HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:leon3mp
Implementation;Synthesis|| CD433 ||@W:No design units in file||leon3mp.srr(103);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/103||util.vhd(77);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\util\util.vhd'/linenumber/77
Implementation;Synthesis|| CD433 ||@W:No design units in file||leon3mp.srr(104);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/104||sparc_disas.vhd(737);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\sparc\sparc_disas.vhd'/linenumber/737
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rfo in a pure function. Change the function type to impure||leon3mp.srr(105);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/105||iu3.vhd(690);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/690
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rfo in a pure function. Change the function type to impure||leon3mp.srr(106);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/106||iu3.vhd(691);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/691
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(107);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/107||iu3.vhd(693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/693
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(108);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/108||iu3.vhd(719);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/719
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol holdn in a pure function. Change the function type to impure||leon3mp.srr(109);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/109||iu3.vhd(864);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/864
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol dsur in a pure function. Change the function type to impure||leon3mp.srr(110);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/110||iu3.vhd(1520);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1520
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol r in a pure function. Change the function type to impure||leon3mp.srr(111);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/111||iu3.vhd(1547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1547
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol r in a pure function. Change the function type to impure||leon3mp.srr(112);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/112||iu3.vhd(1547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1547
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(113);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/113||iu3.vhd(1553);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1553
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol r in a pure function. Change the function type to impure||leon3mp.srr(114);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/114||iu3.vhd(1553);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1553
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(115);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/115||iu3.vhd(1557);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1557
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol r in a pure function. Change the function type to impure||leon3mp.srr(116);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/116||iu3.vhd(1557);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1557
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/117||iu3.vhd(1561);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1561
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol r in a pure function. Change the function type to impure||leon3mp.srr(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/118||iu3.vhd(1561);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1561
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(119);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/119||iu3.vhd(1577);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1577
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/120||iu3.vhd(1584);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1584
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/121||iu3.vhd(1593);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1593
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/122||iu3.vhd(1602);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1602
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(123);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/123||iu3.vhd(1740);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1740
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(124);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/124||iu3.vhd(1745);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1745
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/125||iu3.vhd(1751);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1751
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(126);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/126||iu3.vhd(1761);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1761
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/127||iu3.vhd(1762);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1762
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(128);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/128||iu3.vhd(1784);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1784
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/129||iu3.vhd(1792);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1792
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/130||iu3.vhd(1815);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1815
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/131||iu3.vhd(1817);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1817
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/132||iu3.vhd(1818);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1818
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/133||iu3.vhd(1882);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1882
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/134||iu3.vhd(1901);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1901
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/135||iu3.vhd(1915);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1915
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol blockbpmiss in a pure function. Change the function type to impure||leon3mp.srr(136);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/136||iu3.vhd(1926);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1926
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol blockbpmiss in a pure function. Change the function type to impure||leon3mp.srr(137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/137||iu3.vhd(1994);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1994
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(138);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/138||iu3.vhd(2012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2012
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(139);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/139||iu3.vhd(2019);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2019
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(140);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/140||iu3.vhd(2051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2051
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(141);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/141||iu3.vhd(2057);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2057
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(142);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/142||iu3.vhd(2362);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2362
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(143);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/143||iu3.vhd(2423);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2423
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(144);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/144||iu3.vhd(2427);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2427
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol dco in a pure function. Change the function type to impure||leon3mp.srr(145);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/145||iu3.vhd(2677);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2677
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/146||iu3.vhd(2693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2693
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol cpo in a pure function. Change the function type to impure||leon3mp.srr(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/147||iu3.vhd(2695);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2695
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(148);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/148||iu3.vhd(2716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2716
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol cpo in a pure function. Change the function type to impure||leon3mp.srr(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/149||iu3.vhd(2718);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2718
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/150||iu3.vhd(2728);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2728
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol cpo in a pure function. Change the function type to impure||leon3mp.srr(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/151||iu3.vhd(2735);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2735
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/152||iu3.vhd(2745);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2745
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol cpo in a pure function. Change the function type to impure||leon3mp.srr(153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/153||iu3.vhd(2750);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2750
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/154||iu3.vhd(2771);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2771
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/155||iu3.vhd(2962);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2962
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(156);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/156||iu3.vhd(2963);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2963
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(157);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/157||iu3.vhd(3007);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3007
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/158||iu3.vhd(3008);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3008
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/159||iu3.vhd(3012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3012
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/160||iu3.vhd(3012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3012
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(161);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/161||iu3.vhd(3013);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3013
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/162||iu3.vhd(3017);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3017
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(163);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/163||iu3.vhd(3018);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3018
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/164||iu3.vhd(3019);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3019
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/165||iu3.vhd(3023);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3023
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(166);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/166||iu3.vhd(3027);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3027
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/167||iu3.vhd(3027);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3027
Implementation;Synthesis|| CD638 ||@W:Signal memi.edac is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(173);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/173||leon3mp.vhd(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal memi.scb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(174);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/174||leon3mp.vhd(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal memi.cb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(175);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/175||leon3mp.vhd(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal memi.sd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(176);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/176||leon3mp.vhd(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal memi.bwidth is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(177);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/177||leon3mp.vhd(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal memi.wrn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(178);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/178||leon3mp.vhd(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal memi.writen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/179||leon3mp.vhd(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal memi.bexcn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/180||leon3mp.vhd(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal memi.brdyn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(181);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/181||leon3mp.vhd(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal memi.data is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/182||leon3mp.vhd(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal memo.rs_edac_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(183);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/183||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.sdram_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/184||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.ce is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/185||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.svcdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(186);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/186||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.vcdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(187);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/187||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.scb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(188);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/188||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.cb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/189||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.sa is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/190||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.read is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(191);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/191||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.svbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(192);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/192||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.vbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(193);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/193||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.bdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(194);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/194||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.wrn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(195);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/195||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.writen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(196);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/196||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.oen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(197);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/197||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.romsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(198);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/198||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.iosn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(199);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/199||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.mben is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(200);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/200||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.romn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(201);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/201||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.ramn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(202);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/202||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.ramoen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(203);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/203||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.ramsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(204);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/204||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.sddata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(205);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/205||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.data is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(206);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/206||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal memo.address is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(207);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/207||leon3mp.vhd(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal wpo.wprothit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(208);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/208||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD638 ||@W:Signal sdi.datavalid is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(209);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/209||leon3mp.vhd(153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/153
Implementation;Synthesis|| CD638 ||@W:Signal sdi.regrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(210);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/210||leon3mp.vhd(153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/153
Implementation;Synthesis|| CD638 ||@W:Signal sdi.cb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(211);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/211||leon3mp.vhd(153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/153
Implementation;Synthesis|| CD638 ||@W:Signal sdi.data is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(212);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/212||leon3mp.vhd(153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/153
Implementation;Synthesis|| CD638 ||@W:Signal sdi.wprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(213);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/213||leon3mp.vhd(153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/153
Implementation;Synthesis|| CD638 ||@W:Signal sdo.dqm is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(214);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/214||leon3mp.vhd(154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/154
Implementation;Synthesis|| CD638 ||@W:Signal sdo.casn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(215);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/215||leon3mp.vhd(154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/154
Implementation;Synthesis|| CD638 ||@W:Signal sdo.rasn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(216);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/216||leon3mp.vhd(154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/154
Implementation;Synthesis|| CD638 ||@W:Signal sdo.sdwen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(217);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/217||leon3mp.vhd(154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/154
Implementation;Synthesis|| CD638 ||@W:Signal sdo.sdcsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(218);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/218||leon3mp.vhd(154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/154
Implementation;Synthesis|| CD638 ||@W:Signal sdo.sdcke is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(219);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/219||leon3mp.vhd(154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/154
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.regwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(220);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/220||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.regwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(221);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/221||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.read_pend is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(222);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/222||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cbcal_inc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(223);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/223||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cbcal_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(224);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/224||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cbdqm is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(225);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/225||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.dqs_gate is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(226);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/226||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.vcbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(227);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/227||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.oct is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(228);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/228||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.conf is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(229);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/229||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.odt is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(230);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/230||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cal_rst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(231);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/231||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cal_pll is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(232);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/232||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cal_inc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(233);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/233||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cal_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(234);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/234||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.moben is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(235);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/235||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.sdck is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(236);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/236||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.ba is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(237);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/237||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.ce is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(238);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/238||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(239);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/239||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.data is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(240);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/240||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.address is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(241);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/241||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.vbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(242);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/242||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.nbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(243);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/243||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.qdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(244);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/244||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.bdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(245);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/245||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.dqm is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(246);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/246||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.casn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(247);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/247||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.rasn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(248);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/248||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.sdwen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(249);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/249||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.xsdcsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(250);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/250||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.sdcsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(251);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/251||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.sdcke is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(252);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/252||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.regwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(253);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/253||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.regwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(254);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/254||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.read_pend is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(255);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/255||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cbcal_inc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(256);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/256||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cbcal_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(257);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/257||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cbdqm is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(258);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/258||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.dqs_gate is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/259||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.vcbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(260);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/260||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.oct is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(261);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/261||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.conf is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(262);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/262||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.odt is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(263);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/263||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cal_rst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(264);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/264||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cal_pll is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(265);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/265||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cal_inc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(266);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/266||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cal_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(267);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/267||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.moben is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(268);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/268||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.sdck is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(269);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/269||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.ba is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(270);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/270||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.ce is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(271);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/271||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(272);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/272||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.data is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(273);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/273||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.address is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(274);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/274||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.vbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(275);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/275||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.nbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(276);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/276||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.qdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(277);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/277||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.bdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(278);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/278||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.dqm is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(279);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/279||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.casn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(280);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/280||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.rasn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(281);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/281||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.sdwen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(282);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/282||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.xsdcsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(283);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/283||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.sdcsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(284);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/284||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.sdcke is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(285);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/285||leon3mp.vhd(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/155
Implementation;Synthesis|| CD638 ||@W:Signal apbo_0.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(286);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/286||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_0.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(287);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/287||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_0.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(288);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/288||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_0.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(289);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/289||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_0.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(290);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/290||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_4.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(291);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/291||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_4.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(292);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/292||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_4.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(293);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/293||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_4.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(294);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/294||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_4.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(295);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/295||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_5.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(296);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/296||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_5.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(297);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/297||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_5.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(298);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/298||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_5.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(299);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/299||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_5.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(300);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/300||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_6.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(301);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/301||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_6.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(302);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/302||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_6.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(303);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/303||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_6.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(304);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/304||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_6.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(305);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/305||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_8.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(306);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/306||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_8.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(307);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/307||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_8.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(308);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/308||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_8.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(309);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/309||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_8.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(310);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/310||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_9.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(311);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/311||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_9.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(312);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/312||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_9.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(313);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/313||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_9.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(314);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/314||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_9.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(315);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/315||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_10.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(316);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/316||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_10.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(317);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/317||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_10.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(318);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/318||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_10.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(319);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/319||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_10.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(320);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/320||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_12.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(321);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/321||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_12.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(322);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/322||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_12.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(323);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/323||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_12.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(324);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/324||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_12.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(325);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/325||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_13.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(326);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/326||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_13.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(327);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/327||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_13.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(328);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/328||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_13.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(329);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/329||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_13.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(330);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/330||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_14.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(331);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/331||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_14.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(332);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/332||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_14.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(333);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/333||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_14.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(334);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/334||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_14.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(335);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/335||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_15.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(336);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/336||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_15.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(337);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/337||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_15.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(338);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/338||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_15.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(339);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/339||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal apbo_15.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(340);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/340||leon3mp.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(341);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/341||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(342);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/342||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(343);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/343||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(344);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/344||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(345);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/345||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(346);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/346||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(347);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/347||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(348);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/348||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(349);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/349||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(350);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/350||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(351);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/351||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(352);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/352||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(353);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/353||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(354);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/354||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(355);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/355||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(356);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/356||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(357);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/357||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(358);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/358||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(359);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/359||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(360);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/360||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(361);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/361||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(362);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/362||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(363);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/363||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(364);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/364||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(365);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/365||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(366);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/366||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(367);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/367||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(368);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/368||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(369);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/369||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(370);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/370||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(371);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/371||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(372);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/372||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(373);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/373||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(374);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/374||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(375);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/375||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(376);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/376||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(377);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/377||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(378);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/378||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(379);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/379||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/380||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/381||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(382);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/382||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(383);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/383||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(384);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/384||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(385);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/385||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(386);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/386||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(387);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/387||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(388);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/388||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(389);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/389||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(390);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/390||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(391);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/391||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(392);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/392||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(393);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/393||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(394);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/394||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(395);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/395||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(396);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/396||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(397);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/397||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(398);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/398||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(399);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/399||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(400);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/400||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(401);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/401||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(402);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/402||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(403);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/403||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(404);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/404||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(405);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/405||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(406);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/406||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(407);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/407||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(408);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/408||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(409);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/409||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(410);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/410||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(411);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/411||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/412||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(413);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/413||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(414);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/414||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(415);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/415||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(416);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/416||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(417);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/417||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(418);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/418||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(419);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/419||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(420);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/420||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(421);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/421||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(422);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/422||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(423);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/423||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(424);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/424||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(425);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/425||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(426);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/426||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(427);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/427||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(428);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/428||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(429);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/429||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(430);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/430||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(431);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/431||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(432);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/432||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(433);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/433||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(434);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/434||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(435);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/435||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(436);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/436||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(437);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/437||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(438);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/438||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(439);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/439||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(440);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/440||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(441);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/441||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(442);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/442||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(443);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/443||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(444);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/444||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/445||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(446);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/446||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(447);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/447||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(448);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/448||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(449);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/449||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(450);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/450||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(451);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/451||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(452);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/452||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(453);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/453||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(454);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/454||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(455);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/455||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(456);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/456||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(457);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/457||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(458);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/458||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(459);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/459||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(460);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/460||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/461||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(462);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/462||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(463);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/463||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(464);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/464||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(465);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/465||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(466);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/466||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(467);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/467||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(468);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/468||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(469);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/469||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(470);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/470||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(471);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/471||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(472);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/472||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(473);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/473||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(474);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/474||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(475);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/475||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(476);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/476||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(477);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/477||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(478);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/478||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(479);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/479||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(480);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/480||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(481);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/481||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(482);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/482||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(483);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/483||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(484);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/484||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(485);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/485||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(486);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/486||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(487);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/487||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(488);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/488||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(489);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/489||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(490);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/490||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(491);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/491||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(492);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/492||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(493);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/493||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(494);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/494||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(495);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/495||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(496);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/496||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(497);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/497||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(498);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/498||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(499);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/499||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(500);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/500||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(501);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/501||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(502);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/502||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(503);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/503||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(504);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/504||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(505);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/505||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(506);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/506||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(507);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/507||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(508);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/508||leon3mp.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(509);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/509||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(510);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/510||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(511);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/511||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(512);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/512||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(513);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/513||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(514);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/514||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(515);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/515||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(516);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/516||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(517);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/517||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(518);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/518||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(519);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/519||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(520);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/520||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(521);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/521||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(522);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/522||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(523);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/523||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(524);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/524||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(525);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/525||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(526);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/526||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(527);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/527||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(528);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/528||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(529);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/529||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(530);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/530||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(531);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/531||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(532);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/532||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(533);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/533||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(534);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/534||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(535);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/535||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(536);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/536||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(537);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/537||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(538);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/538||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(539);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/539||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(540);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/540||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(541);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/541||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(542);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/542||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(543);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/543||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(544);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/544||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(545);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/545||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(546);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/546||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/547||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(548);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/548||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(549);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/549||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(550);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/550||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(551);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/551||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(552);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/552||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(553);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/553||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(554);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/554||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(555);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/555||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(556);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/556||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(557);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/557||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(558);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/558||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(559);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/559||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/560||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(561);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/561||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(562);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/562||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(563);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/563||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(564);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/564||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(565);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/565||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(566);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/566||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(567);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/567||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/568||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/569||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(570);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/570||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(571);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/571||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(572);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/572||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(573);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/573||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(574);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/574||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(575);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/575||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(576);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/576||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(577);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/577||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(578);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/578||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(579);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/579||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(580);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/580||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(581);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/581||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(582);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/582||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/583||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(584);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/584||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(585);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/585||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(586);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/586||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(587);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/587||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(588);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/588||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(589);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/589||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(590);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/590||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(591);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/591||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(592);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/592||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(593);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/593||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(594);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/594||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(595);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/595||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(596);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/596||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(597);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/597||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(598);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/598||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(599);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/599||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(600);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/600||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(601);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/601||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(602);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/602||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(603);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/603||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(604);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/604||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(605);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/605||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(606);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/606||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(607);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/607||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(608);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/608||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(609);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/609||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(610);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/610||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(611);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/611||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(612);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/612||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(613);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/613||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(614);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/614||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(615);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/615||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(616);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/616||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(617);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/617||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(618);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/618||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(619);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/619||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(620);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/620||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(621);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/621||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(622);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/622||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(623);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/623||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(624);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/624||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(625);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/625||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(626);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/626||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(627);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/627||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(628);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/628||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(629);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/629||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(630);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/630||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(631);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/631||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(632);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/632||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(633);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/633||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(634);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/634||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(635);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/635||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(636);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/636||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(637);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/637||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(638);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/638||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(639);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/639||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(640);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/640||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(641);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/641||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(642);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/642||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(643);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/643||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(644);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/644||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(645);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/645||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(646);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/646||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(647);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/647||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(648);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/648||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(649);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/649||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(650);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/650||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(651);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/651||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(652);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/652||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(653);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/653||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(654);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/654||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(655);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/655||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(656);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/656||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(657);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/657||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(658);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/658||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(659);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/659||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(660);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/660||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(661);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/661||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(662);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/662||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(663);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/663||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(664);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/664||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(665);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/665||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(666);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/666||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(667);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/667||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(668);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/668||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(669);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/669||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(670);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/670||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(671);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/671||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(672);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/672||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(673);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/673||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(674);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/674||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/675||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(676);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/676||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(677);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/677||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(678);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/678||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(679);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/679||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(680);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/680||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(681);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/681||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(682);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/682||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(683);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/683||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(684);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/684||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(685);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/685||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(686);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/686||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/687||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(688);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/688||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(689);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/689||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(690);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/690||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(691);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/691||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(692);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/692||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/693||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(694);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/694||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(695);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/695||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(696);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/696||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(697);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/697||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/698||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(699);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/699||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(700);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/700||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(701);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/701||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(702);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/702||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(703);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/703||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(704);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/704||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(705);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/705||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(706);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/706||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(707);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/707||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(708);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/708||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(709);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/709||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(710);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/710||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(711);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/711||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(712);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/712||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(713);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/713||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(714);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/714||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(715);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/715||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/716||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(717);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/717||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(718);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/718||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(719);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/719||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(720);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/720||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(721);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/721||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(722);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/722||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/723||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(724);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/724||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(725);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/725||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(726);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/726||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(727);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/727||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(728);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/728||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(729);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/729||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(730);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/730||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(731);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/731||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(732);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/732||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(733);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/733||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(734);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/734||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(735);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/735||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(736);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/736||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(737);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/737||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(738);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/738||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(739);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/739||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(740);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/740||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(741);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/741||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(742);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/742||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(743);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/743||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(744);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/744||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(745);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/745||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(746);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/746||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(747);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/747||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(748);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/748||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(749);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/749||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(750);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/750||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(751);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/751||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(752);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/752||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(753);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/753||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(754);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/754||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(755);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/755||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(756);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/756||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(757);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/757||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(758);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/758||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(759);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/759||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(760);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/760||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(761);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/761||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(762);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/762||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(763);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/763||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(764);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/764||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(765);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/765||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(766);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/766||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(767);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/767||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(768);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/768||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(769);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/769||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(770);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/770||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(771);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/771||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(772);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/772||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(773);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/773||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(774);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/774||leon3mp.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal rstraw is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(775);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/775||leon3mp.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/164
Implementation;Synthesis|| CD638 ||@W:Signal pciclk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(776);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/776||leon3mp.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/164
Implementation;Synthesis|| CD638 ||@W:Signal sdclkl is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(777);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/777||leon3mp.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/164
Implementation;Synthesis|| CD638 ||@W:Signal cgi.clksel is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(778);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/778||leon3mp.vhd(165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/165
Implementation;Synthesis|| CD638 ||@W:Signal cgi.pllctrl is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(779);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/779||leon3mp.vhd(165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/165
Implementation;Synthesis|| CD638 ||@W:Signal cgi.pllrst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(780);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/780||leon3mp.vhd(165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/165
Implementation;Synthesis|| CD638 ||@W:Signal cgi.pllref is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(781);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/781||leon3mp.vhd(165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/165
Implementation;Synthesis|| CD638 ||@W:Signal cgo.pcilock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(782);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/782||leon3mp.vhd(166);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/166
Implementation;Synthesis|| CD638 ||@W:Signal cgo.clklock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(783);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/783||leon3mp.vhd(166);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/166
Implementation;Synthesis|| CD638 ||@W:Signal u2i.extclk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(784);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/784||leon3mp.vhd(167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal u2i.ctsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(785);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/785||leon3mp.vhd(167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal u2i.rxd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(786);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/786||leon3mp.vhd(167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal dui.extclk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(787);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/787||leon3mp.vhd(167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal dui.ctsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(788);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/788||leon3mp.vhd(167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal u2o.rxen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(789);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/789||leon3mp.vhd(168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal u2o.flow is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(790);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/790||leon3mp.vhd(168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal u2o.txen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(791);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/791||leon3mp.vhd(168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal u2o.scaler is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(792);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/792||leon3mp.vhd(168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal u2o.txd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(793);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/793||leon3mp.vhd(168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal u2o.rtsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(794);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/794||leon3mp.vhd(168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal ethi.edcldisable is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(795);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/795||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.edclsepahb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(796);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/796||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.edcladdr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(797);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/797||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.phyrstaddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(798);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/798||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.mdint is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(799);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/799||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.mdio_i is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(800);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/800||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(801);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/801||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_crs is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(802);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/802||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_col is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(803);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/803||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/804||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(805);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/805||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rxd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(806);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/806||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(807);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/807||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.tx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(808);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/808||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.tx_clk_90 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(809);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/809||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(810);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/810||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rmii_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(811);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/811||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi.gtx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(812);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/812||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.edcldisable is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(813);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/813||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.edclsepahb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(814);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/814||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.edcladdr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(815);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/815||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.phyrstaddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(816);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/816||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.mdint is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(817);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/817||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.mdio_i is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(818);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/818||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(819);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/819||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_crs is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(820);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/820||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_col is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(821);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/821||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(822);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/822||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(823);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/823||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rxd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(824);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/824||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(825);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/825||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.tx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(826);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/826||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.tx_clk_90 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(827);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/827||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(828);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/828||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rmii_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(829);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/829||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.gtx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(830);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/830||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.edcldisable is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(831);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/831||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.edclsepahb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(832);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/832||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.edcladdr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(833);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/833||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.phyrstaddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(834);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/834||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.mdint is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(835);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/835||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.mdio_i is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(836);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/836||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(837);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/837||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_crs is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(838);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/838||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_col is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(839);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/839||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(840);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/840||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(841);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/841||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rxd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(842);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/842||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(843);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/843||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.tx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(844);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/844||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.tx_clk_90 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(845);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/845||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(846);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/846||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rmii_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(847);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/847||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.gtx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(848);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/848||leon3mp.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal etho.speed is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(849);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/849||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho.gbit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(850);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/850||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho.mdio_oe is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(851);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/851||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho.mdio_o is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(852);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/852||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho.mdc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(853);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/853||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(854);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/854||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho.tx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(855);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/855||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho.tx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(856);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/856||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho.txd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(857);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/857||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho.reset is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(858);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/858||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho1.speed is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(859);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/859||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho1.gbit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(860);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/860||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho1.mdio_oe is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(861);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/861||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho1.mdio_o is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(862);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/862||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho1.mdc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(863);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/863||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho1.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(864);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/864||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho1.tx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(865);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/865||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho1.tx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(866);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/866||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho1.txd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(867);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/867||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho1.reset is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(868);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/868||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho2.speed is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(869);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/869||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho2.gbit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(870);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/870||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho2.mdio_oe is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(871);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/871||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho2.mdio_o is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(872);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/872||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho2.mdc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(873);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/873||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho2.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(874);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/874||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho2.tx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(875);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/875||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho2.tx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(876);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/876||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho2.txd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(877);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/877||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal etho2.reset is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(878);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/878||leon3mp.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal gpti.latchd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(879);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/879||leon3mp.vhd(182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal gpti.latchv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(880);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/880||leon3mp.vhd(182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal gpti.wdogen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(881);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/881||leon3mp.vhd(182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal gpioi.sig_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(882);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/882||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal gpioi.sig_in is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(883);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/883||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 7 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(884);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/884||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 8 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(885);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/885||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 9 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(886);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/886||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 10 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(887);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/887||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 11 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(888);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/888||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 12 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(889);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/889||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 13 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(890);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/890||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 14 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(891);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/891||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 15 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(892);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/892||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 16 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(893);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/893||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 17 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(894);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/894||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 18 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(895);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/895||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 19 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(896);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/896||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 20 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(897);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/897||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 21 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(898);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/898||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 22 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(899);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/899||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 23 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(900);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/900||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 24 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(901);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/901||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 25 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(902);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/902||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 26 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(903);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/903||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 27 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(904);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/904||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 28 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(905);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/905||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 29 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(906);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/906||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 30 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(907);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/907||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD796 ||@W:Bit 31 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(908);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/908||leon3mp.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal can_lrx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(909);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/909||leon3mp.vhd(187);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/187
Implementation;Synthesis|| CD638 ||@W:Signal can_ltx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(910);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/910||leon3mp.vhd(187);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/187
Implementation;Synthesis|| CD638 ||@W:Signal letx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(911);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/911||leon3mp.vhd(189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/189
Implementation;Synthesis|| CD638 ||@W:Signal clk2x is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(912);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/912||leon3mp.vhd(192);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/192
Implementation;Synthesis|| CD638 ||@W:Signal spw_clkl is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(913);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/913||leon3mp.vhd(192);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/192
Implementation;Synthesis|| CD638 ||@W:Signal databp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(916);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/916||syncrambw.vhd(55);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd'/linenumber/55
Implementation;Synthesis|| CD638 ||@W:Signal testdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(917);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/917||syncrambw.vhd(55);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd'/linenumber/55
Implementation;Synthesis|| CD638 ||@W:Signal rena is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(919);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/919||syncram.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal wena is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(920);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/920||syncram.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal databp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(921);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/921||syncram.vhd(53);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/53
Implementation;Synthesis|| CD638 ||@W:Signal testdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(922);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/922||syncram.vhd(53);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/53
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pready_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(929);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/929||ahbram.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd'/linenumber/259
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pwrite_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(930);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/930||ahbram.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd'/linenumber/259
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.prdata_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(931);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/931||ahbram.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd'/linenumber/259
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pulse_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(936);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/936||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.inpen_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(937);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/937||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.iflag_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(938);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/938||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_6_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(939);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/939||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_5_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(940);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/940||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_4_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(941);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/941||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_3_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(942);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/942||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_2_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(943);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/943||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_1_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(944);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/944||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_0_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(945);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/945||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.bypass_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(946);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/946||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.ilat_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(947);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/947||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.edge_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(948);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/948||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.level_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(949);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/949||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.imask_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(950);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/950||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.setdel_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(953);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/953||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.seten_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(954);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/954||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.extclk_3(2 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(955);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/955||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.extclken_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(956);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/956||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.latchdel_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(957);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/957||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.latchen_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(958);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/958||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.latchsel_3(31 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(959);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/959||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.elatchen_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(960);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/960||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.latchdis_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(961);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/961||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.setdis_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(962);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/962||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.wdogwcr_3(15 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(963);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/963||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.wdogwc_3(15 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(964);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/964||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.wdognmi_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(965);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/965||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.imap_0_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(969);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/969||irqmp.vhd(461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd'/linenumber/461
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.ibroadcast_3(15 downto 1). Make sure that there are no unused intermediate registers.||leon3mp.srr(970);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/970||irqmp.vhd(461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd'/linenumber/461
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of r.tcnt(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||leon3mp.srr(978);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/978||apbuart.vhd(560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd'/linenumber/560
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of r.rcnt(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||leon3mp.srr(979);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/979||apbuart.vhd(560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd'/linenumber/560
Implementation;Synthesis|| CD434 ||@W:Signal wp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(982);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/982||apbctrlx.vhd(137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd'/linenumber/137
Implementation;Synthesis|| CD434 ||@W:Signal wpv in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(983);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/983||apbctrlx.vhd(137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd'/linenumber/137
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.p_0.hmaster_3(3 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(985);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/985||apbctrlx.vhd(344);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd'/linenumber/344
Implementation;Synthesis|| CD638 ||@W:Signal hsel is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(990);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/990||ahbrom.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(991);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/991||ahbrom.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal padx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(994);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/994||outpad.vhd(41);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\outpad.vhd'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.hresp_3(1 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1003);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1003||dcom.vhd(157);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd'/linenumber/157
Implementation;Synthesis|| CD434 ||@W:Signal hrdata2x in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(1014);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1014||dsu3x.vhd(310);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd'/linenumber/310
Implementation;Synthesis|| CD638 ||@W:Signal dinp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1017);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1017||syncram64.vhd(101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd'/linenumber/101
Implementation;Synthesis|| CD638 ||@W:Signal doutp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1018);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1018||syncram64.vhd(101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd'/linenumber/101
Implementation;Synthesis|| CD638 ||@W:Signal rena is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1020);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1020||syncram.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal wena is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1021);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1021||syncram.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal databp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1022);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1022||syncram.vhd(53);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/53
Implementation;Synthesis|| CD638 ||@W:Signal testdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1023);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1023||syncram.vhd(53);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/53
Implementation;Synthesis|| CL240 ||@W:Signal rhin.irq is floating; a simulation mismatch is possible.||leon3mp.srr(1031);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1031||dsu3x.vhd(304);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tr.bphit2_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1032);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1032||dsu3x.vhd(1051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd'/linenumber/1051
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tr.hwdata_3(31 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1033);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1033||dsu3x.vhd(1051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd'/linenumber/1051
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of r.slv.haddr(24 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||leon3mp.srr(1034);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1034||dsu3x.vhd(1031);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd'/linenumber/1031
Implementation;Synthesis|| CD434 ||@W:Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(1039);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1039||cachemem.vhd(214);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal itdatainx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1040);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1040||cachemem.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal itdatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1041);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1041||cachemem.vhd(159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/159
Implementation;Synthesis|| CD638 ||@W:Signal itdataout_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1042);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1042||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal itdataout_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1043);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1043||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal itdataout_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1044);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1044||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal iddatainx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1045);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1045||cachemem.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal iddatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1046);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1046||cachemem.vhd(163);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/163
Implementation;Synthesis|| CD638 ||@W:Signal iddataout_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1047);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1047||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CD638 ||@W:Signal iddataout_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1048);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1048||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CD638 ||@W:Signal iddataout_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1049);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1049||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CD638 ||@W:Signal dtdatainx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1050);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1050||cachemem.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal dtdatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1051||cachemem.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1052);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1052||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1053);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1053||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1054);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1054||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout2_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1055);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1055||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout2_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1056);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1056||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout2_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1057);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1057||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1058);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1058||cachemem.vhd(186);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dddatainx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1059);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1059||cachemem.vhd(188);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/188
Implementation;Synthesis|| CD638 ||@W:Signal dddatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1060);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1060||cachemem.vhd(189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/189
Implementation;Synthesis|| CD638 ||@W:Signal dddataout_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1061);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1061||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CD638 ||@W:Signal dddataout_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1062);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1062||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CD638 ||@W:Signal dddataout_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1063);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1063||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1065);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1065||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1066);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1066||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1067);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1067||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1068);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1068||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1069);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1069||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1070);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1070||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1071);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1071||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1072);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1072||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1073);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1073||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1074);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1074||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1075);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1075||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1076);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1076||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1077);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1077||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1078);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1078||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1079);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1079||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1080);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1080||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1081);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1081||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1082);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1082||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1083);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1083||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1084);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1084||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1085);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1085||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1086);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1086||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1087);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1087||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1088);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1088||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1089);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1089||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1090);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1090||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1091);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1091||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1092);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1092||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1093);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1093||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1094);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1094||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1095);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1095||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1096);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1096||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1097);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1097||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1098);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1098||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1099);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1099||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1100);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1100||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1101||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1102);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1102||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1103);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1103||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1104);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1104||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1105);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1105||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1106);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1106||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1107);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1107||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1108);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1108||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1109);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1109||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1110);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1110||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1111);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1111||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1112);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1112||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1113);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1113||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1114);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1114||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1115);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1115||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1116);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1116||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1117||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1118||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1119);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1119||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1120||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1121||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1122||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1123);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1123||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1124);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1124||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1125||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1126);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1126||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1127||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1128);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1128||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1129||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1130||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1131||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1132||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1133||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1134||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1135||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1136);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1136||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1137||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1138);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1138||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1139);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1139||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1140);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1140||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1141);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1141||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1142);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1142||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1143);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1143||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1144);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1144||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1145);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1145||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1146||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1147||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1148);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1148||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1149||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1150||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1151||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1152||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1153||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1154||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1155||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1156);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1156||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1157);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1157||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1158||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1159||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1160||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1161);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1161||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1162||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1163);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1163||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1164||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1165||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1166);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1166||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1167||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1168||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1169);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1169||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1170);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1170||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1171);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1171||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1172);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1172||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1173);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1173||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1174);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1174||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1175);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1175||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1176);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1176||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1177);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1177||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1178);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1178||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1179||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1180||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1181);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1181||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1182||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1183);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1183||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1184||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1185||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1186);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1186||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1187);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1187||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1188);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1188||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1189||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1190||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1191);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1191||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1192);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1192||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1193);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1193||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1194);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1194||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1195);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1195||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1196);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1196||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1197);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1197||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1198);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1198||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1199);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1199||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1200);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1200||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1201);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1201||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1202);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1202||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1203);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1203||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1204);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1204||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1205);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1205||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1206);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1206||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1207);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1207||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1208);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1208||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1209);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1209||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1210);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1210||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1211);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1211||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1212);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1212||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1213);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1213||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1214);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1214||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1215);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1215||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1216);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1216||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1217);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1217||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1218);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1218||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1219);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1219||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1220);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1220||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1221);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1221||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1222);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1222||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1223);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1223||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1224);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1224||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1225);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1225||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1226);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1226||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1227);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1227||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1228);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1228||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1229);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1229||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1230);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1230||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1231);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1231||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1232);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1232||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1233);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1233||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1234);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1234||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1235);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1235||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1236);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1236||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1237);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1237||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1238);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1238||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1239);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1239||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1240);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1240||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1241);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1241||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1242);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1242||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1243);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1243||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1244);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1244||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1245);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1245||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1246);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1246||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1247);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1247||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1248);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1248||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1249);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1249||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1250);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1250||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1251);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1251||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1252);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1252||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1253);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1253||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1254);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1254||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1255);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1255||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1256);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1256||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1257);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1257||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1258);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1258||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1259||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1260);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1260||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1261);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1261||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1262);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1262||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1263);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1263||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1264);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1264||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1265);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1265||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1266);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1266||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1267);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1267||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1268);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1268||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1269);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1269||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1270);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1270||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1271);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1271||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1272);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1272||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1273);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1273||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1274);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1274||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1275);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1275||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1276);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1276||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1277);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1277||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1278);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1278||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1279);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1279||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1280);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1280||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1281);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1281||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1282);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1282||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1283);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1283||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1284);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1284||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1285);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1285||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1286);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1286||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1287);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1287||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1288);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1288||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1289);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1289||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1290);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1290||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1291);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1291||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1292);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1292||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1293);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1293||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1294);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1294||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1295);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1295||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1296);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1296||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1297);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1297||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1298);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1298||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1299);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1299||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1300);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1300||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1301);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1301||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1302);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1302||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1303);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1303||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1304);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1304||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1305);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1305||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1306);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1306||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1307);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1307||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1308);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1308||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1309);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1309||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1310);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1310||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1311);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1311||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1312);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1312||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1313);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1313||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1314);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1314||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1315);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1315||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1316);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1316||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1317);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1317||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1318);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1318||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1319);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1319||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1320);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1320||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1321);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1321||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1322);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1322||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1323);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1323||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1324);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1324||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1325);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1325||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1326);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1326||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1327);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1327||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1328);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1328||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1329);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1329||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1330);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1330||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1331);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1331||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1332);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1332||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1333);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1333||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1334);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1334||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1335);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1335||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1336);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1336||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1337);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1337||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1338);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1338||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1339);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1339||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1340);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1340||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1341);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1341||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1342);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1342||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1343);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1343||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1344);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1344||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1345);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1345||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1346);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1346||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1347);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1347||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1348);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1348||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1349);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1349||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1350);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1350||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1351);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1351||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1352);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1352||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1353);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1353||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1354);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1354||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1355);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1355||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1356);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1356||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1357);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1357||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1358);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1358||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1359);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1359||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1360);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1360||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1361);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1361||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1362);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1362||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1363);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1363||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1364);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1364||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1365);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1365||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1366);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1366||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1367);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1367||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1368);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1368||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1369);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1369||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1370);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1370||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1371);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1371||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1372);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1372||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1373);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1373||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1374);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1374||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1375);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1375||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1376);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1376||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1377);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1377||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1378);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1378||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1379);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1379||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1380||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1381||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1382);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1382||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1383);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1383||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1384);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1384||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1385);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1385||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1386);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1386||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1387);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1387||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1388);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1388||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1389);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1389||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1390);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1390||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1391);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1391||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1392);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1392||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1393);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1393||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1394);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1394||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1395);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1395||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1396);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1396||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1397);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1397||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1398);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1398||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1399);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1399||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1400);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1400||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1401);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1401||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1402);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1402||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1403);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1403||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1404);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1404||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1405);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1405||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1406);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1406||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1407);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1407||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1408);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1408||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1409);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1409||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1410);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1410||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1411);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1411||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1412||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1413);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1413||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1414);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1414||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1415);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1415||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1416);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1416||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1417);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1417||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1418);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1418||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1419);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1419||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1420);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1420||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1421);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1421||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1422);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1422||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1423);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1423||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1424);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1424||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1425);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1425||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1426);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1426||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1427);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1427||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1428);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1428||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1429);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1429||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1430);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1430||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1431);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1431||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1432);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1432||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1433);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1433||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1434);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1434||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1435);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1435||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1436);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1436||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1437);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1437||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1438);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1438||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1439);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1439||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1440);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1440||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1441);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1441||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1442);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1442||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1443);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1443||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1444);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1444||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1445||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1446);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1446||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1447);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1447||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1448);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1448||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1449);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1449||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1450);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1450||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1451);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1451||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1452);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1452||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1453);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1453||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1454);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1454||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1455);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1455||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1456);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1456||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1457);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1457||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1458);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1458||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1459);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1459||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1460);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1460||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1461||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1462);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1462||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1463);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1463||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1464);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1464||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1465);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1465||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1466);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1466||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1467);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1467||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1468);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1468||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1469);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1469||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1470);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1470||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1471);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1471||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1472);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1472||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1473);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1473||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1474);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1474||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1475);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1475||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1476);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1476||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1477);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1477||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1478);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1478||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1479);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1479||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1480);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1480||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1481);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1481||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1482);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1482||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1483);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1483||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1484);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1484||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1485);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1485||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1486);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1486||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1487);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1487||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1488);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1488||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1489);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1489||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1490);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1490||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1491);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1491||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1492);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1492||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1493);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1493||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1494);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1494||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1495);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1495||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1496);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1496||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1497);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1497||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1498);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1498||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1499);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1499||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1500);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1500||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1501);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1501||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1502);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1502||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1503);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1503||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1504);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1504||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1505);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1505||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1506);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1506||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1507);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1507||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1508);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1508||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1509);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1509||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1510);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1510||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1511);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1511||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1512);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1512||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1513);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1513||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1514);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1514||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1515);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1515||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1516);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1516||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1517);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1517||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1518);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1518||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1519);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1519||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1520);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1520||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1521);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1521||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1522);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1522||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1523);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1523||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1524);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1524||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1525);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1525||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1526);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1526||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1527);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1527||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1528);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1528||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1529);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1529||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1530);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1530||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1531);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1531||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1532);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1532||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1533);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1533||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1534);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1534||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1535);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1535||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal wd1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1537);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1537||regfile_4p_l3.vhd(38);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/38
Implementation;Synthesis|| CD638 ||@W:Signal wd2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1538);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1538||regfile_4p_l3.vhd(38);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/38
Implementation;Synthesis|| CD638 ||@W:Signal e1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1539);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1539||regfile_4p_l3.vhd(39);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/39
Implementation;Synthesis|| CD638 ||@W:Signal e2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1540);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1540||regfile_4p_l3.vhd(39);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/39
Implementation;Synthesis|| CD638 ||@W:Signal write2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1541);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1541||regfile_4p_l3.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/44
Implementation;Synthesis|| CD638 ||@W:Signal renable2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1542);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1542||regfile_4p_l3.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port prdata3 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1544);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1544||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port prdata2 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1545);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1545||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port prdata1 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1546);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1546||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port pre3 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1547||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port pre2 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1548);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1548||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port pre1 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1549);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1549||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD434 ||@W:Signal rst in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(1560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1560||trctrl.vhd(35);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trctrl.vhd'/linenumber/35
Implementation;Synthesis|| CD434 ||@W:Signal hclken in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(1576);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1576||mmu_acache.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/147
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||leon3mp.srr(1577);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1577||mmu_acache.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/147
Implementation;Synthesis|| CG290 ||@W:Referenced variable tro.hwdata is not in sensitivity list.||leon3mp.srr(1578);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1578||mmu_acache.vhd(366);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/366
Implementation;Synthesis|| CG290 ||@W:Referenced variable tro.wallow is not in sensitivity list.||leon3mp.srr(1579);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1579||mmu_acache.vhd(365);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/365
Implementation;Synthesis|| CG290 ||@W:Referenced variable tro.enabled is not in sensitivity list.||leon3mp.srr(1580);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1580||mmu_acache.vhd(364);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/364
Implementation;Synthesis|| CG290 ||@W:Referenced variable chkp is not in sensitivity list.||leon3mp.srr(1581);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1581||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CG290 ||@W:Referenced variable recovn is not in sensitivity list.||leon3mp.srr(1582);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1582||mmu_acache.vhd(416);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/416
Implementation;Synthesis|| CD638 ||@W:Signal r2.hclken2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1583||mmu_acache.vhd(130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/130
Implementation;Synthesis|| CD638 ||@W:Signal r2_chkp.hclken2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1584);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1584||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal r2_chkp.reqmsk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1585);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1585||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal ahbo_hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1586);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1586||mmu_acache.vhd(142);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/142
Implementation;Synthesis|| CL240 ||@W:Signal r2_chkp.hclken2 is floating; a simulation mismatch is possible.||leon3mp.srr(1588);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1588||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal r2_chkp.reqmsk is floating -- simulation mismatch possible.||leon3mp.srr(1589);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1589||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal r2_chkp.reqmsk is floating -- simulation mismatch possible.||leon3mp.srr(1590);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1590||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal r2_chkp.reqmsk is floating -- simulation mismatch possible.||leon3mp.srr(1591);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1591||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CL240 ||@W:Signal r2.hclken2 is floating; a simulation mismatch is possible.||leon3mp.srr(1592);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1592||mmu_acache.vhd(130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/130
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.hcache; possible missing assignment in an if or case statement.||leon3mp.srr(1593);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1593||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.bo(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1594);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1594||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.nba; possible missing assignment in an if or case statement.||leon3mp.srr(1595);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1595||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.ba; possible missing assignment in an if or case statement.||leon3mp.srr(1596);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1596||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.nbo(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1597);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1597||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.hlocken; possible missing assignment in an if or case statement.||leon3mp.srr(1598);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1598||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.lb; possible missing assignment in an if or case statement.||leon3mp.srr(1599);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1599||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.werr; possible missing assignment in an if or case statement.||leon3mp.srr(1600);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1600||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.retry; possible missing assignment in an if or case statement.||leon3mp.srr(1601);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1601||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.retry2; possible missing assignment in an if or case statement.||leon3mp.srr(1602);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1602||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.bg; possible missing assignment in an if or case statement.||leon3mp.srr(1603);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1603||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||leon3mp.srr(1609);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1609||mmu_dcache.vhd(389);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/389
Implementation;Synthesis|| CG290 ||@W:Referenced variable chkp is not in sensitivity list.||leon3mp.srr(1610);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1610||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CG290 ||@W:Referenced variable recovn is not in sensitivity list.||leon3mp.srr(1611);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1611||mmu_dcache.vhd(1675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1675
Implementation;Synthesis|| CD638 ||@W:Signal rs_chkp.snhit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1612);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1612||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal rs_chkp.mask is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1613);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1613||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal rs_chkp.addr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1614);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1614||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal rs_chkp.snoop is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1615);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1615||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1616);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1616||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1617);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1617||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1618);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1618||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1619);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1619||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1620);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1620||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1621);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1621||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1622);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1622||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1623);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1623||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_8 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1624);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1624||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_9 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1625);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1625||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_10 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1626);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1626||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_11 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1627);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1627||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_12 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1628);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1628||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_13 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1629);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1629||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_14 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1630);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1630||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_15 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1631);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1631||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_16 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1632);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1632||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_17 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1633);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1633||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_18 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1634);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1634||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_19 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1635);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1635||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_20 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1636);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1636||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_21 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1637);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1637||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_22 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1638);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1638||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_23 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1639);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1639||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_24 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1640);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1640||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_25 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1641);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1641||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_26 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1642);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1642||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_27 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1643);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1643||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_28 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1644);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1644||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_29 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1645);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1645||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_30 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1646);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1646||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_31 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1647);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1647||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.set is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1648);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1648||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.waddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1649);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1649||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.write is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1650);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1650||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_0 is floating; a simulation mismatch is possible.||leon3mp.srr(1652);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1652||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_1 is floating; a simulation mismatch is possible.||leon3mp.srr(1653);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1653||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_2 is floating; a simulation mismatch is possible.||leon3mp.srr(1654);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1654||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_3 is floating; a simulation mismatch is possible.||leon3mp.srr(1655);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1655||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_4 is floating; a simulation mismatch is possible.||leon3mp.srr(1656);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1656||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_5 is floating; a simulation mismatch is possible.||leon3mp.srr(1657);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1657||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_6 is floating; a simulation mismatch is possible.||leon3mp.srr(1658);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1658||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_7 is floating; a simulation mismatch is possible.||leon3mp.srr(1659);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1659||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_8 is floating; a simulation mismatch is possible.||leon3mp.srr(1660);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1660||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_9 is floating; a simulation mismatch is possible.||leon3mp.srr(1661);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1661||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_10 is floating; a simulation mismatch is possible.||leon3mp.srr(1662);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1662||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_11 is floating; a simulation mismatch is possible.||leon3mp.srr(1663);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1663||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_12 is floating; a simulation mismatch is possible.||leon3mp.srr(1664);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1664||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_13 is floating; a simulation mismatch is possible.||leon3mp.srr(1665);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1665||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_14 is floating; a simulation mismatch is possible.||leon3mp.srr(1666);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1666||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_15 is floating; a simulation mismatch is possible.||leon3mp.srr(1667);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1667||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_16 is floating; a simulation mismatch is possible.||leon3mp.srr(1668);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1668||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_17 is floating; a simulation mismatch is possible.||leon3mp.srr(1669);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1669||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_18 is floating; a simulation mismatch is possible.||leon3mp.srr(1670);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1670||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_19 is floating; a simulation mismatch is possible.||leon3mp.srr(1671);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1671||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_20 is floating; a simulation mismatch is possible.||leon3mp.srr(1672);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1672||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_21 is floating; a simulation mismatch is possible.||leon3mp.srr(1673);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1673||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_22 is floating; a simulation mismatch is possible.||leon3mp.srr(1674);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1674||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_23 is floating; a simulation mismatch is possible.||leon3mp.srr(1675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1675||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_24 is floating; a simulation mismatch is possible.||leon3mp.srr(1676);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1676||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_25 is floating; a simulation mismatch is possible.||leon3mp.srr(1677);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1677||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_26 is floating; a simulation mismatch is possible.||leon3mp.srr(1678);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1678||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_27 is floating; a simulation mismatch is possible.||leon3mp.srr(1679);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1679||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_28 is floating; a simulation mismatch is possible.||leon3mp.srr(1680);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1680||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_29 is floating; a simulation mismatch is possible.||leon3mp.srr(1681);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1681||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_30 is floating; a simulation mismatch is possible.||leon3mp.srr(1682);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1682||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_31 is floating; a simulation mismatch is possible.||leon3mp.srr(1683);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1683||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.set is floating; a simulation mismatch is possible.||leon3mp.srr(1684);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1684||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1685);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1685||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1686);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1686||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1687||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1688);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1688||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1689);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1689||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.write is floating; a simulation mismatch is possible.||leon3mp.srr(1690);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1690||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rs_chkp.snhit is floating -- simulation mismatch possible.||leon3mp.srr(1691);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1691||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rs_chkp.snhit is floating -- simulation mismatch possible.||leon3mp.srr(1692);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1692||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rs_chkp.snhit is floating -- simulation mismatch possible.||leon3mp.srr(1693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1693||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rs_chkp.snhit is floating -- simulation mismatch possible.||leon3mp.srr(1694);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1694||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL240 ||@W:Signal rs_chkp.mask is floating; a simulation mismatch is possible.||leon3mp.srr(1695);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1695||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1696);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1696||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1697);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1697||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1698||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1699);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1699||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1700);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1700||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1701);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1701||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1702);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1702||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1703);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1703||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1704);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1704||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1705);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1705||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1706);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1706||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1707);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1707||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1708);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1708||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1709);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1709||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1710);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1710||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1711);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1711||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1712);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1712||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1713);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1713||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1714);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1714||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1715);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1715||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1716||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1717);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1717||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1718);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1718||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1719);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1719||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1720);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1720||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1721);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1721||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1722);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1722||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL240 ||@W:Signal rs_chkp.snoop is floating; a simulation mismatch is possible.||leon3mp.srr(1723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1723||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.mmctrl1wr_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1724);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1724||mmu_dcache.vhd(1687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1687
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.mmctrl1wr_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1725);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1725||mmu_dcache.vhd(1687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1687
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.req; possible missing assignment in an if or case statement.||leon3mp.srr(1726);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1726||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.holdn; possible missing assignment in an if or case statement.||leon3mp.srr(1727);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1727||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.burst; possible missing assignment in an if or case statement.||leon3mp.srr(1728);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1728||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.dstate(0 to 8); possible missing assignment in an if or case statement.||leon3mp.srr(1729);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1729||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cmiss; possible missing assignment in an if or case statement.||leon3mp.srr(1730);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1730||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cache; possible missing assignment in an if or case statement.||leon3mp.srr(1731);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1731||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.ready; possible missing assignment in an if or case statement.||leon3mp.srr(1732);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1732||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.addr(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1733);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1733||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.rburst; possible missing assignment in an if or case statement.||leon3mp.srr(1734);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1734||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.valid; possible missing assignment in an if or case statement.||leon3mp.srr(1735);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1735||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.stpend; possible missing assignment in an if or case statement.||leon3mp.srr(1736);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1736||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.hit; possible missing assignment in an if or case statement.||leon3mp.srr(1737);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1737||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.xaddress(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1738);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1738||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.read; possible missing assignment in an if or case statement.||leon3mp.srr(1739);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1739||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.lock; possible missing assignment in an if or case statement.||leon3mp.srr(1740);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1740||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cctrlwr; possible missing assignment in an if or case statement.||leon3mp.srr(1741);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1741||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.data1(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1742);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1742||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.nomds; possible missing assignment in an if or case statement.||leon3mp.srr(1743);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1743||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.data2(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1744);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1744||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cctrl.burst; possible missing assignment in an if or case statement.||leon3mp.srr(1745);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1745||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.diag_op; possible missing assignment in an if or case statement.||leon3mp.srr(1746);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1746||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.asi(3 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1747);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1747||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.size(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1748);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1748||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.noflush; possible missing assignment in an if or case statement.||leon3mp.srr(1749);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1749||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.vaddr(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1750);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1750||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.icenable; possible missing assignment in an if or case statement.||leon3mp.srr(1751);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1751||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.bmexc; possible missing assignment in an if or case statement.||leon3mp.srr(1752);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1752||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.mexc; possible missing assignment in an if or case statement.||leon3mp.srr(1753);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1753||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cctrl.ifrz; possible missing assignment in an if or case statement.||leon3mp.srr(1754);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1754||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cctrl.dfrz; possible missing assignment in an if or case statement.||leon3mp.srr(1755);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1755||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.read; possible missing assignment in an if or case statement.||leon3mp.srr(1756);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1756||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.ilramen; possible missing assignment in an if or case statement.||leon3mp.srr(1757);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1757||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.lock2; possible missing assignment in an if or case statement.||leon3mp.srr(1758);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1758||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.asi(4 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1759);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1759||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.size(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1760);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1760||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.su; possible missing assignment in an if or case statement.||leon3mp.srr(1761);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1761||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.dlock; possible missing assignment in an if or case statement.||leon3mp.srr(1762);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1762||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.dsuset(0); possible missing assignment in an if or case statement.||leon3mp.srr(1763);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1763||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.trans_op; possible missing assignment in an if or case statement.||leon3mp.srr(1764);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1764||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flush_op; possible missing assignment in an if or case statement.||leon3mp.srr(1765);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1765||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.tadj(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1766);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1766||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.sadj(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1767);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1767||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.dadj(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1768);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1768||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.lrr; possible missing assignment in an if or case statement.||leon3mp.srr(1769);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1769||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.lock; possible missing assignment in an if or case statement.||leon3mp.srr(1770);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1770||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flush2; possible missing assignment in an if or case statement.||leon3mp.srr(1771);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1771||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flush; possible missing assignment in an if or case statement.||leon3mp.srr(1772);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1772||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flushl2; possible missing assignment in an if or case statement.||leon3mp.srr(1773);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1773||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1774);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1774||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1775);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1775||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1776);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1776||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1777);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1777||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1778);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1778||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1779);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1779||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1780);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1780||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1781);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1781||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1782);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1782||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1783);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1783||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1784);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1784||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1785);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1785||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1786);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1786||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1787);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1787||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1788);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1788||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1789);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1789||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1790);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1790||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1791);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1791||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1792);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1792||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1793);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1793||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1794);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1794||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1795);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1795||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1796);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1796||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1797);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1797||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1798);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1798||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1799);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1799||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1800);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1800||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1801);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1801||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1802);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1802||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1803);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1803||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1804||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1805);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1805||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1806);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1806||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1807);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1807||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1808);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1808||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1809);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1809||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1810);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1810||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1811);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1811||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.pagesize(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1812);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1812||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.pagesize(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1813);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1813||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.bar(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1814);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1814||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.bar(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1815);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1815||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.cctrl.ics(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1816);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1816||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.cctrl.ics(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1817);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1817||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.cctrl.dcs(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1818);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1818||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.cctrl.dcs(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1819);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1819||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.reqst are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1820);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1820||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.tlbdis are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1821);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1821||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.pso are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1822);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1822||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.nf are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1823);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1823||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.e are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1824);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1824||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.cctrl.dsnoop are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1825);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1825||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||leon3mp.srr(1832);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1832||mmu_icache.vhd(274);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/274
Implementation;Synthesis|| CG290 ||@W:Referenced variable chkp is not in sensitivity list.||leon3mp.srr(1833);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1833||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CG290 ||@W:Referenced variable recovn is not in sensitivity list.||leon3mp.srr(1834);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1834||mmu_icache.vhd(792);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/792
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1835);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1835||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1836);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1836||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1837);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1837||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1838);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1838||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1839);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1839||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1840);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1840||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1841);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1841||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1842);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1842||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_8 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1843);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1843||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_9 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1844);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1844||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_10 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1845);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1845||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_11 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1846);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1846||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_12 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1847);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1847||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_13 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1848);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1848||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_14 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1849);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1849||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_15 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1850);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1850||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_16 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1851);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1851||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_17 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1852);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1852||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_18 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1853);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1853||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_19 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1854);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1854||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_20 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1855);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1855||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_21 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1856);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1856||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_22 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1857);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1857||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_23 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1858);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1858||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_24 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1859);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1859||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_25 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1860);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1860||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_26 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1861);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1861||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_27 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1862);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1862||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_28 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1863);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1863||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_29 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1864);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1864||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_30 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1865);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1865||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_31 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1866);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1866||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.set is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1867);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1867||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.waddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1868);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1868||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.write is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1869);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1869||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_0 is floating; a simulation mismatch is possible.||leon3mp.srr(1871);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1871||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_1 is floating; a simulation mismatch is possible.||leon3mp.srr(1872);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1872||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_2 is floating; a simulation mismatch is possible.||leon3mp.srr(1873);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1873||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_3 is floating; a simulation mismatch is possible.||leon3mp.srr(1874);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1874||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_4 is floating; a simulation mismatch is possible.||leon3mp.srr(1875);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1875||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_5 is floating; a simulation mismatch is possible.||leon3mp.srr(1876);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1876||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_6 is floating; a simulation mismatch is possible.||leon3mp.srr(1877);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1877||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_7 is floating; a simulation mismatch is possible.||leon3mp.srr(1878);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1878||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_8 is floating; a simulation mismatch is possible.||leon3mp.srr(1879);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1879||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_9 is floating; a simulation mismatch is possible.||leon3mp.srr(1880);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1880||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_10 is floating; a simulation mismatch is possible.||leon3mp.srr(1881);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1881||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_11 is floating; a simulation mismatch is possible.||leon3mp.srr(1882);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1882||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_12 is floating; a simulation mismatch is possible.||leon3mp.srr(1883);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1883||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_13 is floating; a simulation mismatch is possible.||leon3mp.srr(1884);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1884||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_14 is floating; a simulation mismatch is possible.||leon3mp.srr(1885);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1885||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_15 is floating; a simulation mismatch is possible.||leon3mp.srr(1886);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1886||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_16 is floating; a simulation mismatch is possible.||leon3mp.srr(1887);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1887||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_17 is floating; a simulation mismatch is possible.||leon3mp.srr(1888);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1888||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_18 is floating; a simulation mismatch is possible.||leon3mp.srr(1889);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1889||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_19 is floating; a simulation mismatch is possible.||leon3mp.srr(1890);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1890||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_20 is floating; a simulation mismatch is possible.||leon3mp.srr(1891);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1891||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_21 is floating; a simulation mismatch is possible.||leon3mp.srr(1892);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1892||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_22 is floating; a simulation mismatch is possible.||leon3mp.srr(1893);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1893||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_23 is floating; a simulation mismatch is possible.||leon3mp.srr(1894);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1894||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_24 is floating; a simulation mismatch is possible.||leon3mp.srr(1895);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1895||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_25 is floating; a simulation mismatch is possible.||leon3mp.srr(1896);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1896||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_26 is floating; a simulation mismatch is possible.||leon3mp.srr(1897);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1897||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_27 is floating; a simulation mismatch is possible.||leon3mp.srr(1898);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1898||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_28 is floating; a simulation mismatch is possible.||leon3mp.srr(1899);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1899||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_29 is floating; a simulation mismatch is possible.||leon3mp.srr(1900);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1900||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_30 is floating; a simulation mismatch is possible.||leon3mp.srr(1901);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1901||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_31 is floating; a simulation mismatch is possible.||leon3mp.srr(1902);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1902||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.set is floating; a simulation mismatch is possible.||leon3mp.srr(1903);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1903||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1904);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1904||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1905);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1905||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1906);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1906||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1907);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1907||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1908);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1908||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.write is floating; a simulation mismatch is possible.||leon3mp.srr(1909);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1909||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.cache_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1910);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1910||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.pflushtyp_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1911);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1911||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.pflushaddr_3(31 downto 12). Make sure that there are no unused intermediate registers.||leon3mp.srr(1912);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1912||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.pflushr_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1913);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1913||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.pflush_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1914);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1914||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.diagset_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1915);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1915||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.setrepl_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1916);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1916||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.rndcnt_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1917);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1917||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.faddr_3(4 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1918);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1918||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.hit_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1919);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1919||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.valid_0_3(7 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1920);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1920||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.cache_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1921);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1921||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pflushtyp_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1922);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1922||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pflushaddr_4(31 downto 12). Make sure that there are no unused intermediate registers.||leon3mp.srr(1923);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1923||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pflushr_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1924);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1924||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pflush_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1925);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1925||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.diagset_4(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1926);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1926||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.setrepl_4(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1927);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1927||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.rndcnt_4(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1928);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1928||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.faddr_4(4 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1929);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1929||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.hit_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1930);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1930||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.valid_0_4(7 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1931);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1931||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.req; possible missing assignment in an if or case statement.||leon3mp.srr(1932);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1932||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.holdn; possible missing assignment in an if or case statement.||leon3mp.srr(1933);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1933||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.burst; possible missing assignment in an if or case statement.||leon3mp.srr(1934);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1934||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.underrun; possible missing assignment in an if or case statement.||leon3mp.srr(1935);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1935||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.waddress(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(1936);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1936||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.vaddress(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(1937);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1937||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.overrun; possible missing assignment in an if or case statement.||leon3mp.srr(1938);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1938||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.istate(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1939);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1939||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.bpmiss; possible missing assignment in an if or case statement.||leon3mp.srr(1940);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1940||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.eocl; possible missing assignment in an if or case statement.||leon3mp.srr(1941);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1941||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.diagrdy; possible missing assignment in an if or case statement.||leon3mp.srr(1942);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1942||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cmiss; possible missing assignment in an if or case statement.||leon3mp.srr(1943);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1943||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flush; possible missing assignment in an if or case statement.||leon3mp.srr(1944);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1944||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.su; possible missing assignment in an if or case statement.||leon3mp.srr(1945);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1945||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.trans_op; possible missing assignment in an if or case statement.||leon3mp.srr(1946);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1946||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.lrr; possible missing assignment in an if or case statement.||leon3mp.srr(1947);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1947||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.lock; possible missing assignment in an if or case statement.||leon3mp.srr(1948);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1948||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flush2; possible missing assignment in an if or case statement.||leon3mp.srr(1949);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1949||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CD603 ||@W:Variable bpmiss read before being assigned? This may cause a simulation mismatch ||leon3mp.srr(1953);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1953||iu3.vhd(4482);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4482
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||leon3mp.srr(1954);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1954||iu3.vhd(3801);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3801
Implementation;Synthesis|| CG290 ||@W:Referenced variable xc_dcperr is not in sensitivity list.||leon3mp.srr(1955);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1955||iu3.vhd(4085);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4085
Implementation;Synthesis|| CG290 ||@W:Referenced variable recovn is not in sensitivity list.||leon3mp.srr(1956);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1956||iu3.vhd(4675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4675
Implementation;Synthesis|| CG290 ||@W:Referenced variable bpmiss is not in sensitivity list.||leon3mp.srr(1957);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1957||iu3.vhd(4482);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4482
Implementation;Synthesis|| CG290 ||@W:Referenced variable checkpoint_enable is not in sensitivity list.||leon3mp.srr(1958);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1958||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CD638 ||@W:Signal cpu_index is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1959);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1959||iu3.vhd(3760);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3760
Implementation;Synthesis|| CD638 ||@W:Signal disasen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1960);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1960||iu3.vhd(3761);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3761
Implementation;Synthesis|| CD638 ||@W:Signal wpr_chkp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1961);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1961||iu3.vhd(3767);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3767
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1963);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1963||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1964);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1964||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1965);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1965||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1966);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1966||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1967);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1967||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1968);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1968||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1969);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1969||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1970);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1970||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1971);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1971||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1972);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1972||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1973);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1973||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1974);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1974||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1975);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1975||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1976);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1976||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1977);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1977||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1978);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1978||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1979);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1979||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1980);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1980||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1981);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1981||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1982);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1982||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1983);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1983||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1984);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1984||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1985);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1985||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1986);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1986||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1987);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1987||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1988);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1988||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1989);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1989||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1990);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1990||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1991);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1991||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1992);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1992||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1993);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1993||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1994);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1994||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(1995);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1995||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(1996);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1996||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(1997);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1997||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(1998);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1998||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(1999);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1999||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.dbg.fsr is floating; a simulation mismatch is possible.||leon3mp.srr(2000);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2000||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.dbg.write is floating; a simulation mismatch is possible.||leon3mp.srr(2001);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2001||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.dbg.enable is floating; a simulation mismatch is possible.||leon3mp.srr(2002);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2002||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2003);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2003||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2004);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2004||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2005);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2005||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2006);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2006||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2007);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2007||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2008);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2008||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2009);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2009||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2010);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2010||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2011);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2011||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2012||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2013);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2013||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2014);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2014||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2015);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2015||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2016);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2016||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2017);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2017||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2018);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2018||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2019);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2019||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2020);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2020||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2021);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2021||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2022);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2022||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2023);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2023||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2024);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2024||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2025);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2025||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2026);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2026||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2027);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2027||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2028);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2028||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2029);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2029||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2030);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2030||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2031);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2031||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2032);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2032||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2033);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2033||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2034);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2034||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.x.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2035);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2035||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.x.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2036);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2036||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.x.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2037);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2037||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.x.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2038);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2038||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.x.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2039);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2039||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2040);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2040||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2041);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2041||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2042);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2042||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2043);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2043||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2044);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2044||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2045);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2045||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2046);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2046||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2047);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2047||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2048);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2048||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2049);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2049||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2050);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2050||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2051||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2052);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2052||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2053);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2053||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2054);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2054||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2055);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2055||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2056);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2056||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2057);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2057||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2058);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2058||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2059);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2059||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2060);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2060||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2061);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2061||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2062);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2062||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2063);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2063||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2064);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2064||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2065);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2065||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2066);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2066||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2067);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2067||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2068);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2068||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2069);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2069||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2070);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2070||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2071);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2071||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2072);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2072||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2073);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2073||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2074);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2074||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2075);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2075||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2076);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2076||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2077);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2077||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2078);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2078||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2079);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2079||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2080);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2080||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2081);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2081||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2082);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2082||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2083);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2083||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2084);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2084||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2085);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2085||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2086);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2086||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2087);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2087||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2088);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2088||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2089);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2089||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2090);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2090||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2091);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2091||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2092);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2092||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2093);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2093||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2094);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2094||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2095);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2095||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2096);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2096||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2097);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2097||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2098);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2098||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2099);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2099||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2100);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2100||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2101||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2102);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2102||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2103);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2103||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.m.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2104);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2104||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.m.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2105);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2105||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.m.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2106);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2106||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.m.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2107);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2107||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.m.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2108);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2108||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2109);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2109||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2110);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2110||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2111);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2111||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2112);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2112||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2113);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2113||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2114);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2114||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2115);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2115||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2116);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2116||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2117||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2118||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2119);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2119||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2120||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2121||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2122||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2123);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2123||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2124);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2124||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2125||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2126);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2126||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2127||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2128);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2128||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2129||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2130||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2131||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2132||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2133||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2134||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2135||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2136);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2136||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2137||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2138);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2138||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2139);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2139||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2140);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2140||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2141);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2141||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2142);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2142||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2143);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2143||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2144);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2144||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2145);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2145||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2146||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2147||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2148);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2148||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2149||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2150||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2151||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2152||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2153||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2154||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2155||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2156);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2156||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2157);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2157||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2158||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2159||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2160||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2161);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2161||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2162||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2163);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2163||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2164||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2165||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2166);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2166||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2167||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2168||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2169);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2169||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2170);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2170||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2171);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2171||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2172);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2172||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.e.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2173);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2173||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.e.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2174);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2174||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.e.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2175);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2175||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.e.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2176);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2176||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.e.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2177);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2177||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2178);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2178||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2179||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2180||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2181);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2181||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2182||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2183);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2183||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2184||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2185||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2186);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2186||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2187);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2187||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2188);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2188||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2189||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2190||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2191);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2191||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2192);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2192||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2193);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2193||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2194);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2194||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2195);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2195||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2196);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2196||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2197);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2197||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2198);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2198||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2199);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2199||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2200);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2200||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2201);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2201||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2202);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2202||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2203);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2203||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2204);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2204||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2205);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2205||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2206);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2206||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2207);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2207||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2208);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2208||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2209);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2209||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2210);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2210||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2211);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2211||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2212);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2212||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2213);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2213||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2214);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2214||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2215);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2215||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2216);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2216||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2217);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2217||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2218);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2218||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2219);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2219||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2220);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2220||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2221);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2221||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2222);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2222||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2223);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2223||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2224);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2224||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2225);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2225||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2226);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2226||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2227);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2227||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2228);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2228||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2229);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2229||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2230);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2230||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2231);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2231||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2232);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2232||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2233);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2233||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2234);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2234||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2235);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2235||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2236);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2236||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2237);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2237||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2238);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2238||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2239);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2239||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2240);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2240||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2241);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2241||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.a.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2242);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2242||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.a.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2243);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2243||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.a.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2244);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2244||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.a.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2245);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2245||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.a.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2246);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2246||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2247);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2247||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2248);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2248||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2249);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2249||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2250);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2250||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2251);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2251||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2252);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2252||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2253);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2253||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2254);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2254||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2255);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2255||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2256);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2256||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2257);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2257||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2258);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2258||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2259||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2260);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2260||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2261);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2261||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2262);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2262||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2263);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2263||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2264);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2264||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2265);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2265||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2266);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2266||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2267);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2267||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2268);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2268||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2269);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2269||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2270);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2270||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2271);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2271||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2272);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2272||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2273);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2273||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2274);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2274||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2275);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2275||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2276);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2276||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2277);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2277||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2278);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2278||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2279);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2279||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2280);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2280||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2281);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2281||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2282);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2282||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2283);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2283||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2284);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2284||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2285);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2285||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2286);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2286||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2287);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2287||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2288);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2288||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2289);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2289||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2290);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2290||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2291);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2291||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2292);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2292||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2293);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2293||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2294);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2294||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2295);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2295||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2296);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2296||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2297);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2297||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2298);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2298||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2299);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2299||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2300);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2300||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2301);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2301||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2302);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2302||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2303);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2303||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2304);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2304||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2305);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2305||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2306);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2306||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2307);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2307||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2308);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2308||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2309);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2309||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2310);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2310||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.d.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2311);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2311||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.d.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2312);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2312||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.d.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2313);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2313||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.d.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2314);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2314||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.d.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2315);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2315||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2316);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2316||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2317);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2317||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2318);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2318||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2319);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2319||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2320);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2320||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2321);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2321||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2322);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2322||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2323);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2323||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2324);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2324||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2325);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2325||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2326);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2326||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2327);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2327||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2328);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2328||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2329);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2329||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2330);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2330||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2331);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2331||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2332);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2332||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2333);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2333||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2334);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2334||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2335);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2335||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2336);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2336||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2337);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2337||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2338);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2338||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2339);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2339||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2340);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2340||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2341);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2341||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2342);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2342||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2343);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2343||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2344);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2344||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2345);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2345||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2346);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2346||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2347);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2347||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2348);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2348||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2349);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2349||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2350);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2350||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2351);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2351||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2352);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2352||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2353);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2353||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2354);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2354||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2355);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2355||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2356);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2356||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2357);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2357||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2358);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2358||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2359);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2359||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2360);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2360||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2361);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2361||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2362);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2362||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2363);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2363||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2364);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2364||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2365);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2365||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2366);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2366||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2367);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2367||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2368);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2368||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2369);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2369||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2370);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2370||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2371);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2371||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2372);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2372||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2373);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2373||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2374);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2374||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2375);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2375||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2376);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2376||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2377);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2377||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2378);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2378||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2379);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2379||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2380||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2381||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2382);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2382||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2383);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2383||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2384);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2384||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.exack is floating; a simulation mismatch is possible.||leon3mp.srr(2385);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2385||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.flush is floating; a simulation mismatch is possible.||leon3mp.srr(2386);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2386||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2387);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2387||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2388);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2388||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2389);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2389||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2390);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2390||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2391);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2391||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2392);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2392||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2393);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2393||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2394);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2394||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2395);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2395||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2396);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2396||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2397);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2397||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2398);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2398||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2399);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2399||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2400);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2400||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2401);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2401||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2402);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2402||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2403);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2403||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2404);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2404||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2405);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2405||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2406);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2406||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2407);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2407||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2408);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2408||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2409);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2409||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2410);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2410||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2411);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2411||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2412||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2413);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2413||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2414);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2414||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2415);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2415||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2416);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2416||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2417);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2417||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2418);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2418||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(2419);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2419||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(2420);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2420||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(2421);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2421||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Compile;RootName:leon3mp
Implementation;Compile||(null)||Please refer to the log file for details about 365 Warning(s) , 1 Info(s)||leon3mp_compile_log.rpt;liberoaction://open_report/file/leon3mp_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:leon3mp
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||leon3mp_placeroute_log.rpt;liberoaction://open_report/file/leon3mp_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:leon3mp
