-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon Jul 27 19:01:52 2020
-- Host        : ghost01 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Picture_R_Rom_sim_netlist.vhdl
-- Design      : Picture_R_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DEDEDEDEDEDEDEDEDEDEDEDEDDE1DCE0DCDBEDF1E0DFDFE0E2E1E1E2E0E0E0E0",
      INIT_01 => X"D3D2D2D2D6D8D9DADADADBDBDBDBDBDBDBDBDCDCDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_02 => X"E3CFD7F1FBFDFBFAF3E7E0E1D9D2D1D2D2D1D4D4D8D8D7D7D5D6D5D5D5D5D5D4",
      INIT_03 => X"DEDEDEDEDEDEDEDDDBDFDBDFDCDAEAECE0DFDFE0E2E1E1E2E0E0E0E0EBEDDCE1",
      INIT_04 => X"D7D8D9DADADBDBDCDBDBDBDBDBDBDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_05 => X"FBFCFAF9F1E5DFE2DAD3D1D1D1D2D5D5D8D8D7D7D5D6D5D5D5D5D5D4D3D2D2D2",
      INIT_06 => X"DEDEDDDDDCDEDADFDEDAE4E3E0DFDFE0E0DFE1E2E2E2E2E2DDE3E6F1E7CFD9F6",
      INIT_07 => X"DADBDBDCDBDBDBDBDBDBDCDCDDDDDDDDDDDDDDDDDCDCDDDDDFDFDFDFE0E0E0E0",
      INIT_08 => X"F0E3DEE4D9D2D0D1D1D2D6D7D8D8D7D7D5D6D5D5D5D5D5D4D3D2D2D2D7D8D9DA",
      INIT_09 => X"DCDFDBE2DFD9E0DBE0DFDFE0E0DFE1E2E2E2E2E2DFE0EEFDE8CFDCF6FAFAF9F8",
      INIT_0A => X"DBDBDBDBDBDBDCDCDDDDDDDDDDDDDDDDDCDCDDDDDFDFDFDFE0E0E0E0DEDEDDDD",
      INIT_0B => X"D7D2CDCFD0D2D7D8D7D7D7D7D5D6D5D5D5D5D5D4D3D2D2D2D7D8D9DADBDBDBDC",
      INIT_0C => X"DEDFDFDFE0E0E0E0E0E0E0E0E0E0E0E0E5DAE6F5DFC9D5E9FAFAFBF9F0E3DEE6",
      INIT_0D => X"DCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_0E => X"D3D2D5D3D5D5D5D5D5D6D6D6D6D6D6D6D4D4D3D3D7D8D8D9D9D9D9DBDBDCDCDC",
      INIT_0F => X"E0E0E0E0E0E0E0E0E0E0E0E0E2DDD2CDCECCD7EDFCF9FBFEF5E8E3E6E0D3D1D6",
      INIT_10 => X"DDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDF",
      INIT_11 => X"D5D5D5D5D5D6D6D6D6D6D6D6D4D4D3D3D7D8D8D9D9D9D9DADBDCDCDCDCDCDCDC",
      INIT_12 => X"E0E0E0E0E0E0E0E0DAD6CBC8CACBD6EEFBF7F8FCF3E7E1E4E0D4D2D6D3D2D5D3",
      INIT_13 => X"DDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFE0E0E0E0",
      INIT_14 => X"D5D6D6D6D6D6D6D6D4D4D3D3D7D8D8D9D9D9D9DBDCDCDCDCDCDCDCDCDDDDDDDD",
      INIT_15 => X"E0E0E0E0D3D1C9C5C8CAD6EFF8F7F7FAF3E4DEE5E1D4D2D6D3D2D5D3D5D5D5D5",
      INIT_16 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFE0E0E0E0E0E0E0E0",
      INIT_17 => X"D6D6D6D6D4D4D3D3D7D8D8D9D9D9D9DADBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDD",
      INIT_18 => X"CFCDC5C5C7C9D5EEF8F8F6FAF4E3DBE4E0D4D2D6D3D2D5D3D5D5D5D5D5D6D6D6",
      INIT_19 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFE0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_1A => X"D4D4D3D3D7D8D8D9D9D9D9DBDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_1B => X"C9C7D3ECF8F8F6FAF6E3D8E3E0D4D2D6D3D2D5D3D5D5D5D5D5D6D6D6D6D6D6D6",
      INIT_1C => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFE0E0E0E0E0E0E0E0E0E0E0E0CFCDC6C6",
      INIT_1D => X"D7D8D8D9D9D9D9DADBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_1E => X"F5F6F3F7F6E0D4E2E0D4D2D6D3D2D5D3D5D5D5D5D5D6D6D6D6D6D6D6D4D4D3D3",
      INIT_1F => X"DEDEDEDEDEDEDEDEDEDFDFDFE0E0E0E0E0E0E0E0E0E0E0E0CCCEC8C6C9C7D2E8",
      INIT_20 => X"D9D9D9DBDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_21 => X"F7E0D0E2E0D4D2D6D3D2D5D3D5D5D5D5D5D6D6D6D6D6D6D6D4D4D3D3D7D8D8D9",
      INIT_22 => X"DEDEDEDEDEDFDFDFE0E0E0E0E0E0E0E0E0E0E0E0CACAC9C8C9C6D1E7F5F6F2F6",
      INIT_23 => X"DBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_24 => X"E0D4D2D6D3D2D5D3D5D5D5D5D5D6D6D6D6D6D6D6D4D4D3D3D7D8D8D9D9D9D9DA",
      INIT_25 => X"DEDFDFDFE0E0E0E0E0E0E0E0DFDFDFDFC7C8C7C7C8C5D0E6F4F6F2F7F9E0D1E3",
      INIT_26 => X"DDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_27 => X"D2D2D3D2D5D5D5D5D5D6D6D6D5D6D6D5D4D3D2D2D7D8D8D9D9D9D9DBDCDCDCDD",
      INIT_28 => X"E0E0E0E0E0E0E0E0DFDFDFDFC7CACACBCCC8D1E6F2F0FFFFFFF2CFDCDFD8D3D3",
      INIT_29 => X"DDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDF",
      INIT_2A => X"D5D5D5D5D5D6D6D6D5D6D6D5D4D3D2D3D7D8D8D9D9D9D9DADBDCDCDCDDDDDDDD",
      INIT_2B => X"E0E0E0E0DFDFDFDFC5C7C7CACBC7D1E6F0F0FFFFFFF1CEDBDFD8D3D3D3D2D3D3",
      INIT_2C => X"DDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFE0E0E0E0",
      INIT_2D => X"D5D6D6D6D6D6D6D5D4D3D2D3D7D8D8D9D9D9D9DBDBDBDBDCDCDCDCDDDDDDDDDD",
      INIT_2E => X"DFDFDFDFC2C6C6C9CAC8D2E7EFEFFFFFFFF1CEDBDED7D3D4D3D2D3D3D5D5D5D5",
      INIT_2F => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFE0E0E0E0E0E0E0E0",
      INIT_30 => X"D6D6D6D5D4D4D3D3D7D8D8D9D9D9D9DADADBDBDBDCDCDCDCDDDDDDDDDDDDDDDD",
      INIT_31 => X"C2C6C5C8CAC8D5ECEEEEFFFFFFEFCFD9DED7D3D4D3D3D3D3D5D5D5D5D5D6D6D6",
      INIT_32 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFE0E0E0E0E0E0E0E0DFDFDFDF",
      INIT_33 => X"D5D4D3D3D7D8D8D9D9D9D9DBDBDBDBDBDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_34 => X"C9CBD8F1ECEEFFFFFFF1D1D8DDD6D3D4D3D3D3D3D5D5D5D5D5D6D6D6D6D6D6D6",
      INIT_35 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFE0E0E0E0E0E0E0E0DFDFDFDFC2C4C5C7",
      INIT_36 => X"D7D8D8D9D9D9D9DADADBDBDCDCDCDCDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_37 => X"EDEBFFFFFFF3D1D6DCD6D3D4D4D3D4D3D5D5D5D5D5D6D6D6D6D7D7D6D5D4D3D3",
      INIT_38 => X"DEDEDEDEDEDEDEDEDEDFDFDFE0E0E0E0E0E0E0E0DFDFDFDFC1C4C5C7C8CAD8F2",
      INIT_39 => X"D9D9D9DBDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_3A => X"FFF6D3D3DCD6D3D4D4D4D4D3D5D5D5D5D5D6D6D6D7D7D7D6D5D4D3D4D7D8D8D9",
      INIT_3B => X"DEDEDEDEDEDFDFDFE0E0E0E0E0E0E0E0DFDFDFDFC1C4C5C7C7C7D4EEEEEBFFFF",
      INIT_3C => X"DCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_3D => X"DCD6D3D4D4D4D4D3D5D5D5D5D5D6D6D6D7D7D7D6D5D4D3D4D7D8D9D9D9D9D9DB",
      INIT_3E => X"DEDFDFDFE0E0E0E0E0E0E0E0DFDFDFDFBFC3C6C7C7C3D0E9EEEAFCFFFFF7D4D3",
      INIT_3F => X"DCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDE",
      INIT_40 => X"D4D4D5D5D5D5D5D5D5D6D6D6D7D7D6D6D6D5D5D5D9D9DADBDCDCDCDCDCDCDCDC",
      INIT_41 => X"E0E0E0E0E0E0E0E0DFDFDFDFC7C3C7C5C9C7CEEFF0E8FCFFFFF7D9D1D6D6D5D5",
      INIT_42 => X"DDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDF",
      INIT_43 => X"D5D5D5D5D5D6D6D6D7D7D6D6D6D5D5D5D9D9DADBDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_44 => X"E0E0E0E0DFDFDFDFC7C4C7C5C7C8D0F1F1E9FEFFFFF9DDD4D6D6D5D5D4D4D5D5",
      INIT_45 => X"DDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFE0E0E0E0",
      INIT_46 => X"D5D6D6D6D7D7D6D6D6D6D6D6D9D9DADBDCDCDCDCDCDCDCDCDCDCDCDCDDDDDDDD",
      INIT_47 => X"DFDFDFDFC7C3C6C4C7C9D2F5F3EBFFFFFFFCE0D5D6D6D5D5D4D4D5D5D5D5D5D5",
      INIT_48 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFE0E0E0E0E0E0E0E0",
      INIT_49 => X"D7D7D6D6D6D6D6D6D9D9DADBDCDCDCDCDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDD",
      INIT_4A => X"C7C2C5C3C7CAD4F8F3EAFFFFFFFEE3D5D6D6D5D5D4D4D5D5D5D5D5D5D5D6D6D6",
      INIT_4B => X"DEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFE0E0E0E0E0E0E0E0DFDFDFDF",
      INIT_4C => X"D7D7D7D7D9D9DADBDCDCDCDCDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_4D => X"C7CAD5F8F3E9FEFFFFFEE4D4D6D6D5D5D4D4D5D5D5D5D5D5D5D6D6D6D6D6D7D7",
      INIT_4E => X"DEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFE0E0E0E0E0E0E0E0DFDFDFDFC6C2C5C3",
      INIT_4F => X"D9D9DADBDCDCDCDCDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_50 => X"F2E8FDFFFFFFE6D4D6D6D5D5D4D4D5D5D5D5D5D5D5D6D6D6D6D6D7D7D7D7D7D7",
      INIT_51 => X"DEDEDEDEDFDFDFDEDEDFDFDFE0E0E0E0E0E0E0E0DFDFDFDFC6C2C5C4C8CAD3F6",
      INIT_52 => X"DCDCDCDCDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_53 => X"FFFFE8D4D6D6D5D5D4D4D5D5D5D5D5D5D5D6D6D6D6D6D7D7D7D8D8D8D9D9DADB",
      INIT_54 => X"DFDFDFDEDEDFDFDFE0E0E0E0E0E0E0E0DFDFDFDFC6C2C6C4C8C9D1F3F3E8FEFF",
      INIT_55 => X"DCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_56 => X"D6D6D5D5D4D4D5D5D5D5D5D5D5D6D6D6D6D6D7D7D7D8D8D8D9D9DADBDCDCDCDC",
      INIT_57 => X"DEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC6C2C6C5C8C8CFF1F3E9FFFFFFFFEAD5",
      INIT_58 => X"DCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDE",
      INIT_59 => X"D5D3D4D6D5D5D5D5D5D6D6D6D6D6D7D7D8D8D9D9DADADADADBDBDBDBDCDCDCDC",
      INIT_5A => X"DFDFDFDFDFDFDFDFDFDFDFDFC8C2C4C2C6C8D1F5F3ECF8FFFFFDF0D4D5D5D6D6",
      INIT_5B => X"DDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDF",
      INIT_5C => X"D5D5D5D5D5D6D6D6D6D6D7D7D8D8D9D9DADADADADBDBDBDBDCDCDCDCDCDCDCDC",
      INIT_5D => X"DFDFDFDFDFDFDFDFC7C2C5C3C6C7D1F7F4EEF9FFFFFDF2D6D5D4D5D6D5D3D4D6",
      INIT_5E => X"DDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDF",
      INIT_5F => X"D5D6D6D6D6D6D7D7D8D8D9D9DADADADADBDBDBDBDCDCDCDCDCDCDCDCDDDDDDDD",
      INIT_60 => X"DFDFDFDFC6C3C6C3C5C6D2F9F6EEF9FFFFFEF3D7D5D4D4D5D5D4D4D5D5D5D5D5",
      INIT_61 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDFDFDFDFDF",
      INIT_62 => X"D6D6D7D7D8D8D9D9DADADADADBDBDBDBDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDD",
      INIT_63 => X"C5C3C7C4C4C5D3FBF6EDF7FFFFFFF3D6D5D4D3D4D5D4D4D5D5D5D5D5D5D6D6D6",
      INIT_64 => X"DEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_65 => X"D8D8D9D9DADADADADBDBDBDBDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_66 => X"C4C5D2FBF6ECF5FFFFFFF4D4D6D4D3D4D5D4D4D5D5D5D5D5D5D6D6D6D6D6D7D7",
      INIT_67 => X"DEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC5C3C6C3",
      INIT_68 => X"DADADADADBDBDBDBDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_69 => X"F7EDF6FFFFFFF5D6D9D6D3D4D5D5D4D4D5D5D5D5D5D6D6D6D6D6D7D7D8D8D9D9",
      INIT_6A => X"DEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC5C2C5C3C4C5D1F9",
      INIT_6B => X"DBDBDBDBDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_6C => X"FFFFF8DDDBD7D4D5D6D6D5D4D5D5D5D5D5D6D6D6D6D6D7D7D8D8D9D9DADADADA",
      INIT_6D => X"DFDFDFDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC6C1C4C2C4C6D0F6F9F1F9FF",
      INIT_6E => X"DCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_6F => X"DCD8D5D5D6D6D5D4D5D5D5D5D5D6D6D6D6D6D7D7D8D8D9D9DADADADADBDBDBDB",
      INIT_70 => X"DEDFDFDFE0E0E0E0E0E0E0E0E0E0E0E0C6C1C3C1C3C4CDF1FBF5FDFFFEFEFAE4",
      INIT_71 => X"DBDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDFDEDEDEDE",
      INIT_72 => X"D2D7D3D5D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8D9D9D9DADBDBDBDCDBDBDBDB",
      INIT_73 => X"E0E0E0E0E0E0E0E0E0E0E0E0C5C4C5C0C3C1C8EFFCF5F6FFFFFFFFECEBD3D5D5",
      INIT_74 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDFDFDEDEDEDEDEDFDFDF",
      INIT_75 => X"D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8D9D9D9DADBDBDBDCDBDBDBDBDBDCDCDC",
      INIT_76 => X"DFDFDFDFE0E0E0E0C5C4C7C0C1BFC5EDFDF7FBFFFFFFFFF2EBD4D5D5D3D7D4D5",
      INIT_77 => X"DDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDFDFDEDEDEDEDEDFDFDFDFDFDFDF",
      INIT_78 => X"D5D5D5D5D5D6D6D7D7D8D8D8D9D9D9DADBDBDBDCDBDBDBDBDBDCDCDCDDDDDDDD",
      INIT_79 => X"E0E0E0E0C5C3C7C1C1BFC4EBFBF7FCFFFFFFFFF8EDD5D6D6D3D8D4D5D5D5D5D5",
      INIT_7A => X"DDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDF",
      INIT_7B => X"D5D6D6D7D7D8D8D8D9D9D9DADBDBDBDCDBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDD",
      INIT_7C => X"C5C3C7C1C2BFC3E9F8F6FBFFFFFFFFF7EED6D7D6D3D8D4D6D5D5D5D5D5D5D5D5",
      INIT_7D => X"DDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFE0E0E0E0",
      INIT_7E => X"D7D8D8D8D9D9D9DADBDBDBDCDBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7F => X"C2BFC1E6FAF5F9FFFFFEFFEDF0D7D8D7D3D8D4D5D5D5D5D5D5D5D5D5D5D6D6D7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DDDDDDDDDDDDDCDCDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFE0E0E0E0C5C3C6C1",
      INIT_01 => X"D9D9D9DADBDBDBDCDBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_02 => X"FDF6F8FFFFFBF9E5F1D8D8D6D3D7D3D5D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8",
      INIT_03 => X"DCDCDBDBDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFE0E0E0E0C5C3C6C1C3BFC0E4",
      INIT_04 => X"DBDBDBDCDBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDC",
      INIT_05 => X"FFFDFBE6F1D8D8D6D2D6D3D4D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8D9D9D9DA",
      INIT_06 => X"DEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFE0E0E0E0C5C3C6C1C3BFBFE2FDF5F6FF",
      INIT_07 => X"DBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCDCDCDBDBDBDB",
      INIT_08 => X"F1D8D8D6D1D6D2D4D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8D9D9D9DADBDBDBDC",
      INIT_09 => X"DEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFC5C3C6C1C3BFBFE1FBF3F5FFFFFFFFED",
      INIT_0A => X"DBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_0B => X"D4D3D7D4D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8DADADADADADBDBDBDBDBDBDB",
      INIT_0C => X"DFDFDFDFDFDFDFDFDFDFDFDFC5C1C7C3C2BEBFDFFCF2F6FFFFFDFDEAF3DBD3D8",
      INIT_0D => X"DCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_0E => X"D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8DADADADADADBDBDBDBDBDBDBDBDCDCDC",
      INIT_0F => X"DFDFDFDFDFDFDFDFC5C1C7C3C2BEBFDEFBF2F7FFFFFBFDEDF2DBD4D8D4D4D7D4",
      INIT_10 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_11 => X"D5D5D5D5D5D6D6D7D7D8D8D8DADADADADADBDBDBDBDBDBDBDBDCDCDCDCDCDCDC",
      INIT_12 => X"DFDFDFDFC5C1C7C2C1BFBFDDFAF3F8FFFEFCFFF0F1DDD4D7D5D4D6D4D5D5D5D5",
      INIT_13 => X"DDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDEDEDFDFDF",
      INIT_14 => X"D5D6D6D7D7D8D8D8DADADADADADBDBDBDBDBDBDBDBDCDCDCDCDCDCDCDDDDDDDD",
      INIT_15 => X"C5C2C7C2C1BFBFDBFCF4F8FFFEFCFFF0EFDED5D6D5D4D5D5D5D5D5D5D5D5D5D5",
      INIT_16 => X"DDDDDDDDDEDEDEDEDEDEDEDEDFDFDFDFDFDFDFDFDEDEDEDEDEDEDEDEDFDFDFDF",
      INIT_17 => X"D7D8D8D8DADADADADADBDBDBDBDBDBDBDBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDD",
      INIT_18 => X"C1C0BFD9FEF5F8FFFEFEFFEDEDE0D6D5D6D5D4D5D5D5D5D5D5D5D5D5D5D6D6D7",
      INIT_19 => X"DEDEDEDEDEDEDEDEDFDFDFDFDFDFDFDFDEDEDEDEDEDEDEDEDFDFDFDFC4C2C7C1",
      INIT_1A => X"DADADADADADBDBDBDBDBDBDBDBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1B => X"FDF6F8FFFEFEFFEAEBE2D7D4D6D5D3D6D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8",
      INIT_1C => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDFC4C2C7C0C1C1BFD7",
      INIT_1D => X"DADBDBDBDBDBDBDBDBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_1E => X"FEFFFFEAE9E3D8D3D7D5D2D6D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8DADADADA",
      INIT_1F => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDFC4C2C7BFC0C1BFD6F9F4F9FF",
      INIT_20 => X"DBDBDBDBDBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_21 => X"E8E4D8D3D7D5D2D6D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8DADADADADADBDBDB",
      INIT_22 => X"DEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDFC3C3C5BFC2C4C0D5F4F3FAFFFFFEFFEA",
      INIT_23 => X"DBDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_24 => X"D0D3D7D6D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8DADADADADADBDBDBDBDBDBDB",
      INIT_25 => X"DFDFDFDEDEDFDFDFDFDFDFDFC3C5C4C4C5C3C5C9F0F8F7FFFFFFFEE4E5E9CFDA",
      INIT_26 => X"DDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_27 => X"D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8DADADADADADBDBDBDBDBDBDBDBDCDCDC",
      INIT_28 => X"DEDFDFDFDFDFDFDFC3C4C4C4C7C5C6C9F0F8F7FFFFFFFEE3E6ECD2DCD1D3D6D5",
      INIT_29 => X"DDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDE",
      INIT_2A => X"D5D5D5D5D5D6D6D7D7D8D8D8DADADADADADBDBDBDBDBDBDBDBDCDCDCDDDDDDDD",
      INIT_2B => X"DFDFDFDFC3C4C4C3C6C5C6C9F1F9FAFFFFFFFFE6E7F0D5DCD2D4D6D4D5D5D5D5",
      INIT_2C => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDF",
      INIT_2D => X"D5D6D6D7D7D8D8D8DADADADADADBDBDBDBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDD",
      INIT_2E => X"C3C3C3C3C6C5C5C9F1F9F8FFFFFFFFE8E2F1D6DBD3D5D5D4D5D5D5D5D5D5D5D5",
      INIT_2F => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDF",
      INIT_30 => X"D7D8D8D8DADADADADADBDBDBDBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_31 => X"C6C4C5C8F0F9FAFFFFFFFFE9DCF1D6D9D2D6D6D5D5D5D5D5D5D5D5D5D5D6D6D7",
      INIT_32 => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDFC0C3C3C3",
      INIT_33 => X"DADADADADADBDBDBDBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_34 => X"EEF7F8FFFFFEFFE9D8F2D7D8D3D7D5D6D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8",
      INIT_35 => X"DEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDFC0C1C2C3C6C4C5C8",
      INIT_36 => X"DADBDBDBDBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_37 => X"FFFEFFE8D8F6DBD8D4D8D5D5D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8DADADADA",
      INIT_38 => X"DEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDFC0C1C2C2C5C4C5C8EAF5F8FF",
      INIT_39 => X"DBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_3A => X"DAFADED9D5D8D4D4D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8DADADADADADBDBDB",
      INIT_3B => X"DEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEC0C0C1C1C3C4C5C8E9F3F7FFFFFDFEE7",
      INIT_3C => X"DBDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_3D => X"D9D0D7D4D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8D9D9D9D9DADADADADBDBDBDB",
      INIT_3E => X"DFDFDFDEDEDFDFDFDFDFDFDEC0C0C2C3C5C5C5C4E1F9F4FFFFFEFFEEDBF4DDD5",
      INIT_3F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_40 => X"D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8D9D9D9D9DADADADADBDBDBDBDBDCDCDC",
      INIT_41 => X"DEDFDFDFDFDFDFDEC0C0C2C2C3C5C4C4E0F6F2FFFFFDFDEFE0F7DFD5D9D1D7D4",
      INIT_42 => X"DDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDE",
      INIT_43 => X"D5D5D5D5D5D6D6D7D7D8D8D8D9D9D9D9DADADADADBDBDBDBDBDCDCDCDDDDDDDD",
      INIT_44 => X"DFDFDFDEC0C0C2C2C3C5C4C3DFF8F4FFFFFCFFF2E7FCE3D5D9D3D7D3D5D5D5D5",
      INIT_45 => X"DDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDF",
      INIT_46 => X"D5D6D6D7D7D8D8D8D9D9D9D9DADADADADBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDD",
      INIT_47 => X"C0C0C2C2C3C3C4C3DDF5F3FFFFFCFFF6ECFFE7D5D9D5D6D3D5D5D5D5D5D5D5D5",
      INIT_48 => X"DDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDE",
      INIT_49 => X"D7D8D8D8D9D9D9D9DADADADADBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4A => X"C3C3C4C3DAF6F5FFFFFDFFF9ECFFEAD6D8D6D6D4D5D5D5D5D5D5D5D5D5D6D6D7",
      INIT_4B => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEBFC0C2C2",
      INIT_4C => X"D9D9D9D9DADADADADBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4D => X"D7F3F5FFFFFCFFFCE7FDECD6D7D7D5D5D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8",
      INIT_4E => X"DEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEBFBFC0C2C3C3C4C3",
      INIT_4F => X"DADADADADBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_50 => X"FFFBFFFCDFF9EED7D6D7D4D6D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8D9D9D9D9",
      INIT_51 => X"DEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEBFBFC0C2C3C3C4C3D1F1F4FF",
      INIT_52 => X"DBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_53 => X"DAF6EED7D5D7D4D7D5D5D5D5D5D5D5D5D5D6D6D7D7D8D8D8D9D9D9D9DADADADA",
      INIT_54 => X"DEDFDFDFDFDFDFDEDEDFDFDFDFDFDFDFC0C0C0C2C2C3C2C1CFEEF4FFFFFAFFFC",
      INIT_55 => X"DBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDFDFDFDE",
      INIT_56 => X"D8D4D3D1D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D7D7D7D8D8D9D9DADADBDBDBDB",
      INIT_57 => X"DFDFDFDEDEDFDFDFDFDFDFDFC2C2C2C2C2C2C1C0CBEBF3FFFFFCFFEFD3F1FAD3",
      INIT_58 => X"DCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDF",
      INIT_59 => X"D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D7D7D7D8D8D9D9DADADBDBDBDBDBDCDCDC",
      INIT_5A => X"DEDFDFDFDFDFDFDFC2C2C2C2C2C2C1C0CEEDF0FFFFFEFFEFD3F2FCD5D9D5D4D2",
      INIT_5B => X"DDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDE",
      INIT_5C => X"D4D4D4D4D4D5D5D6D6D7D7D7D7D7D8D8D9D9DADADBDBDBDBDBDCDCDCDCDCDCDC",
      INIT_5D => X"DFDFDFDFC2C2C2C2C2C2C1C0D1EEF0FFFFFFFFF0D8F3FED8D9D5D6D4D4D4D4D4",
      INIT_5E => X"DDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEDEDFDFDF",
      INIT_5F => X"D4D5D5D6D6D7D7D7D7D7D8D8D9D9DADADBDBDBDBDBDCDCDCDCDCDCDCDDDDDDDD",
      INIT_60 => X"C2C2C2C2C2C2C1C0D2EEEFFFFFFFFFEFD6F2FFDBD9D3D6D3D4D4D4D4D4D4D4D4",
      INIT_61 => X"DDDDDDDDDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEDEDFDFDFDFDFDFDF",
      INIT_62 => X"D6D7D7D7D7D7D8D8D9D9DADADBDBDBDBDBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDD",
      INIT_63 => X"C2C2C1C0CFECEEFFFFFEFFF0D7EFFFDED9D2D6D2D4D4D4D4D4D4D4D4D4D5D5D6",
      INIT_64 => X"DEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEDEDFDFDFDFDFDFDFC2C2C2C2",
      INIT_65 => X"D7D7D8D8D9D9DADADBDBDBDBDBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_66 => X"CAEAEFFFFFFCFFF0D4EDFFE3DAD2D6D1D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D7",
      INIT_67 => X"DEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEDEDFDFDFDFDFDFDFC2C2C2C2C2C2C1C0",
      INIT_68 => X"D9D9DADADBDBDBDBDBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_69 => X"FFFCFFF2D5ECFFE7DDD3D8D2D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D7D7D7D8D8",
      INIT_6A => X"DFDFDFDEDEDFDFDFDFDFDFDEDEDFDFDFDFDFDFDFC2C2C2C2C2C2C1C0C5E8F0FF",
      INIT_6B => X"DBDBDBDBDBDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_6C => X"D3ECFFEBDFD5D9D3D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D7D7D7D8D8D9D9DADA",
      INIT_6D => X"DEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC2C2C2C2C2C2C1C0C2E7F1FFFFFBFFF3",
      INIT_6E => X"DBDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDE",
      INIT_6F => X"DED8D4D1D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DBDBDBDB",
      INIT_70 => X"DFDFDFDFDFDFDFDFDFDFDFDFC2C2C2C2C2C2C2C2C4DBEFFFFFFFFFF2D4EEFFF5",
      INIT_71 => X"DCDCDCDCDCDCDCDCDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEDEDFDFDF",
      INIT_72 => X"D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DBDBDBDBDBDCDCDC",
      INIT_73 => X"DFDFDFDFDFDFDFDFC2C2C2C2C2C2C2C2C1D9EFFFFFFFFFF2D1ECFFF9E3D9D4D3",
      INIT_74 => X"DCDCDCDCDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEDEDFDFDFDFDFDFDF",
      INIT_75 => X"D4D4D4D4D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DBDBDBDBDBDCDCDCDCDCDCDC",
      INIT_76 => X"DFDFDFDFC2C2C2C2C2C2C2C2BFD6EFFFFFFFFFF6D5E9FFFDE9DBD3D5D4D4D4D4",
      INIT_77 => X"DEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEDEDFDFDFDFDFDFDFDFDFDFDF",
      INIT_78 => X"D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DBDBDBDBDBDCDCDCDCDCDCDCDCDCDCDC",
      INIT_79 => X"C2C2C2C2C2C2C2C2BED3EDFFFFFFFFF9D8E9FFFFEDDBD2D6D4D4D4D4D4D4D4D4",
      INIT_7A => X"DEDEDEDEDFDFDFDEDEDFDFDFDFDFDFDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_7B => X"D6D7D7D7D8D8D8D8D9D9D9D9DBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_7C => X"C2C2C2C2BFD1EBFFFFFEFFFDE0ECFFFFEFDCD1D5D4D4D4D4D4D4D4D4D4D5D5D6",
      INIT_7D => X"DFDFDFDEDEDFDFDFDFDFDFDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC2C2C2C2",
      INIT_7E => X"D8D8D8D8D9D9D9D9DBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDE",
      INIT_7F => X"C1CEE8FFFFFEFFFCDFEDFFFFF0DFD2D2D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DEDFDFDFDFDFDFDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC2C2C2C2C2C2C2C2",
      INIT_01 => X"D9D9D9D9DBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDFDFDFDE",
      INIT_02 => X"FFFFFFFADDECFFFFF2E4D6D1D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D7D8D8D8D8",
      INIT_03 => X"DFDFDFDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC2C2C2C2C2C2C2C2C2CCE7FF",
      INIT_04 => X"DBDBDBDBDBDCDCDCDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDFDFDFDEDEDFDFDF",
      INIT_05 => X"D6EBFFFFF3E8D8D0D4D4D4D4D4D4D4D4D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9",
      INIT_06 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC2C2C2C2C2C2C2C2C2C9E6FFFFFFFFF7",
      INIT_07 => X"DADBDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDFDFDFDFDFDFDF",
      INIT_08 => X"FBEFD2D4D2D2D3D3D5D5D5D5D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DADADADA",
      INIT_09 => X"DFDFDFDFDFDFDFDFDFDFDFDFC2C0C2C2C2C2C2C2BFC8E9FFFFFFFFFADEE7FFFF",
      INIT_0A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDF",
      INIT_0B => X"D2D2D3D3D5D5D7D5D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DADADADADADBDCDC",
      INIT_0C => X"DFDFDFDFDFDFDFDFC0C0C2C2C2C2C2C2BFC8E7FFFFFFFFFADDE9FFFFFCEFD0D0",
      INIT_0D => X"DDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_0E => X"D5D5D7D7D5D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DADADADADADBDCDCDDDDDDDD",
      INIT_0F => X"DFDFDFDFC0C0C2C2C2C2C2C2BFC7E6FFFFFFFFFBDDE7FFFFFDF1D2D0D2D2D3D3",
      INIT_10 => X"DDDDDDDDDDDDDDDDDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_11 => X"D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DADADADADADBDCDCDDDDDDDDDDDDDDDD",
      INIT_12 => X"C0C0C2C2C2C2C2C2BFC5E4FFFFFFFFFBD6E3FEFFFFF6D7D3D2D2D3D3D5D5D7D5",
      INIT_13 => X"DDDDDDDDDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_14 => X"D6D7D7D7D8D8D8D8D9D9D9D9DADADADADADBDCDCDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_15 => X"C2C2C2C2BFC4E2FFFFFFFFFCD9E5FEFFFFF8D8D3D2D2D3D3D5D5D7D7D5D5D5D6",
      INIT_16 => X"DEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC0C0C2C2",
      INIT_17 => X"D8D8D8D8D9D9D9D9DADADADADADBDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_18 => X"BFC2E1FFFFFFFFFCDEEAFFFFFFF7D6CFD2D2D3D3D5D5D7D5D4D5D5D6D6D7D7D7",
      INIT_19 => X"DEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC0C0C2C2C2C2C2C2",
      INIT_1A => X"D9D9D9D9DADADADADADBDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDE",
      INIT_1B => X"FFFFFFFDE4EEFFFFFFF8D7CFD2D2D3D3D5D5D7D7D5D5D5D6D6D7D7D7D8D8D8D8",
      INIT_1C => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC0C0C2C2C2C2C2C2BFC1DFFF",
      INIT_1D => X"DADADADADADBDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDFDFDF",
      INIT_1E => X"E1EDFFFFFFFADAD2D2D2D3D3D5D5D7D5D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9",
      INIT_1F => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC0C0C2C2C2C2C2C2BFC0DFFFFFFFFFFC",
      INIT_20 => X"DADBDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDFDFDFDFDFDFDFDFDF",
      INIT_21 => X"FFFBDAD1D2D2D3D3D5D5D7D7D5D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DADADADA",
      INIT_22 => X"DFDFDFDFDFDFDFDFDFDFDFDFC0C0C2C2C2C2C2C2C0BED8FFFFFBFEFBE1E9FFFF",
      INIT_23 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_24 => X"D2D2D3D3D5D5D7D5D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DADADADADADBDCDC",
      INIT_25 => X"DFDFDFDFDFDFDFDFC0C0C2C2C2C2C2C2C1BFD9FFFFFCFFFADDE8FFFFFFFBDAD1",
      INIT_26 => X"DDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_27 => X"D5D5D7D7D5D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DADADADADADBDCDCDDDDDDDD",
      INIT_28 => X"DFDFDFDFC0C0C2C2C2C2C2C2C1BED9FFFFFEFFFBDEE9FFFFFFFBDAD1D2D2D3D3",
      INIT_29 => X"DDDDDDDDDDDDDDDDDDDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_2A => X"D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9DADADADADADBDCDCDDDDDDDDDDDDDDDD",
      INIT_2B => X"C0C0C2C2C2C2C2C2C0BDD6FFFFFFFFFBE1EDFFFFFFFCDAD0D2D2D3D3D5D5D7D5",
      INIT_2C => X"DDDDDDDDDDDDDDDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_2D => X"D6D7D7D7D8D8D8D8D9D9D9D9DADADADADADBDCDCDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2E => X"C2C2C2C2C1BCD4FFFFFFFFFEE7F2FFFDFFFDDACFD2D2D3D3D5D5D7D7D5D5D5D6",
      INIT_2F => X"DDDDDDDDDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC0C0C2C2",
      INIT_30 => X"D8D8D8D8D9D9D9D9DADADADADADBDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_31 => X"C2BDD4FFFFFFFFF8E3F2FFFDFFFDDAD0D2D2D3D3D5D5D7D5D4D5D5D6D6D7D7D7",
      INIT_32 => X"DEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC0C0C2C2C2C2C2C2",
      INIT_33 => X"D9D9D9D9DADADADADADBDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_34 => X"FFFAF7EEDBEFFFFDFFFCD9D2D2D2D3D3D5D5D7D7D5D5D5D6D6D7D7D7D8D8D8D8",
      INIT_35 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFC0C0C2C2C2C2C2C2C2BCD4FF",
      INIT_36 => X"DADADADADADBDCDCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDE",
      INIT_37 => X"D1EBFFFEFFFAD9D4D2D2D3D3D5D5D5D5D4D5D5D6D6D7D7D7D8D8D8D8D9D9D9D9",
      INIT_38 => X"00000000000000000000000000000000C0C0C2C2C2C2C2C2C3BBD4FDFFF6EFE3",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Picture_R_Rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
