{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621111655176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621111655176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 17:47:35 2021 " "Processing started: Sat May 15 17:47:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621111655176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621111655176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuit_C10 -c Circuit_C10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuit_C10 -c Circuit_C10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621111655176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621111655493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621111655493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_c10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit_c10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Circuit_C10-comportamento_Circuit_C10 " "Found design unit 1: Circuit_C10-comportamento_Circuit_C10" {  } { { "Circuit_C10.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Circuit_C10.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621111664865 ""} { "Info" "ISGN_ENTITY_NAME" "1 Circuit_C10 " "Found entity 1: Circuit_C10" {  } { { "Circuit_C10.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Circuit_C10.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621111664865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621111664865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_And-comportamento_Porta_And " "Found design unit 1: Porta_And-comportamento_Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_And.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621111664868 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_And " "Found entity 1: Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_And.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621111664868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621111664868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_Nand-comportamento_Porta_Nand " "Found design unit 1: Porta_Nand-comportamento_Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Nand.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621111664869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_Nand " "Found entity 1: Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Nand.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621111664869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621111664869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_Inv-comportamento_Porta_Inv " "Found design unit 1: Porta_Inv-comportamento_Porta_Inv" {  } { { "Porta_Inv.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Inv.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621111664871 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_Inv " "Found entity 1: Porta_Inv" {  } { { "Porta_Inv.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_Inv.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621111664871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621111664871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_OR-comportamento_Porta_OR " "Found design unit 1: Porta_OR-comportamento_Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_OR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621111664872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_OR " "Found entity 1: Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Circuito_C10/Porta_OR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621111664872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621111664872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuit_C10 " "Elaborating entity \"Circuit_C10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621111664948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta_Nand Porta_Nand:U0 " "Elaborating entity \"Porta_Nand\" for hierarchy \"Porta_Nand:U0\"" {  } { { "Circuit_C10.vhd" "U0" { Text "C:/Users/clayt/Desktop/Circuito_C10/Circuit_C10.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621111664971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta_Inv Porta_Inv:U2 " "Elaborating entity \"Porta_Inv\" for hierarchy \"Porta_Inv:U2\"" {  } { { "Circuit_C10.vhd" "U2" { Text "C:/Users/clayt/Desktop/Circuito_C10/Circuit_C10.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621111664984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta_And Porta_And:U5 " "Elaborating entity \"Porta_And\" for hierarchy \"Porta_And:U5\"" {  } { { "Circuit_C10.vhd" "U5" { Text "C:/Users/clayt/Desktop/Circuito_C10/Circuit_C10.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621111664998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta_OR Porta_OR:U9 " "Elaborating entity \"Porta_OR\" for hierarchy \"Porta_OR:U9\"" {  } { { "Circuit_C10.vhd" "U9" { Text "C:/Users/clayt/Desktop/Circuito_C10/Circuit_C10.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621111665013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621111665775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621111666375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621111666375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621111666548 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621111666548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621111666548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621111666548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621111666562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 15 17:47:46 2021 " "Processing ended: Sat May 15 17:47:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621111666562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621111666562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621111666562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621111666562 ""}
