--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml mips_fpga_interface.twx mips_fpga_interface.ncd -o
mips_fpga_interface.twr mips_fpga_interface.pcf -ucf constraints.ucf

Design file:              mips_fpga_interface.ncd
Physical constraint file: mips_fpga_interface.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 413892 paths analyzed, 715 endpoints analyzed, 204 failing endpoints
 204 timing errors detected. (204 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.852ns.
--------------------------------------------------------------------------------

Paths for end point mips_cpu/dmem1/mem_8_7 (SLICE_X42Y9.CE), 1373 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_3_1 (FF)
  Destination:          mips_cpu/dmem1/mem_8_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.658ns (Levels of Logic = 7)
  Clock Path Skew:      -0.194ns (0.538 - 0.732)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_3_1 to mips_cpu/dmem1/mem_8_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y22.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q_3_1
                                                       mips_cpu/mips1/dp/pcreg/q_3_1
    SLICE_X37Y25.G1      net (fanout=15)       1.326   mips_cpu/mips1/dp/pcreg/q_3_1
    SLICE_X37Y25.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/instr<21>2
    SLICE_X38Y21.F1      net (fanout=27)       1.506   mips_cpu/instr<21>
    SLICE_X38Y21.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N29
                                                       mips_cpu/mips1/dp/rf/Mram_mem13.SLICEM_F
    SLICE_X37Y25.F3      net (fanout=2)        1.951   mips_cpu/mips1/dp/rf/N29
    SLICE_X37Y25.X       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/mips1/dp/rf/rd1<6>1
    SLICE_X39Y22.G2      net (fanout=1)        0.408   mips_cpu/mips1/dp/srca<6>
    SLICE_X39Y22.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<5>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<7>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<7>
    SLICE_X40Y17.G3      net (fanout=2)        1.519   mips_cpu/mips1/dp/mainalu/sum<7>
    SLICE_X40Y17.Y       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>12
                                                       mips_cpu/mips1/dp/mainalu/result<7>
    SLICE_X42Y6.G1       net (fanout=67)       1.549   mips_cpu/dataadr<7>
    SLICE_X42Y6.Y        Tilo                  0.529   mips_cpu/dmem1/mem_29_not0001
                                                       mips_cpu/dmem1/mem_8_not000111
    SLICE_X42Y9.CE       net (fanout=1)        1.144   mips_cpu/dmem1/mem_8_not0001
    SLICE_X42Y9.CLK      Tceck                 0.524   mips_cpu/dmem1/mem_8_7
                                                       mips_cpu/dmem1/mem_8_7
    -------------------------------------------------  ---------------------------
    Total                                     14.658ns (5.255ns logic, 9.403ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/dmem1/mem_8_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.609ns (Levels of Logic = 8)
  Clock Path Skew:      -0.119ns (0.538 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/dmem1/mem_8_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y25.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X37Y24.G1      net (fanout=4)        0.697   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X37Y24.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>11_1
    SLICE_X37Y25.G3      net (fanout=15)       0.101   mips_cpu/instr<21>11
    SLICE_X37Y25.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/instr<21>2
    SLICE_X38Y21.F1      net (fanout=27)       1.506   mips_cpu/instr<21>
    SLICE_X38Y21.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N29
                                                       mips_cpu/mips1/dp/rf/Mram_mem13.SLICEM_F
    SLICE_X37Y25.F3      net (fanout=2)        1.951   mips_cpu/mips1/dp/rf/N29
    SLICE_X37Y25.X       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/mips1/dp/rf/rd1<6>1
    SLICE_X39Y22.G2      net (fanout=1)        0.408   mips_cpu/mips1/dp/srca<6>
    SLICE_X39Y22.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<5>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<7>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<7>
    SLICE_X40Y17.G3      net (fanout=2)        1.519   mips_cpu/mips1/dp/mainalu/sum<7>
    SLICE_X40Y17.Y       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>12
                                                       mips_cpu/mips1/dp/mainalu/result<7>
    SLICE_X42Y6.G1       net (fanout=67)       1.549   mips_cpu/dataadr<7>
    SLICE_X42Y6.Y        Tilo                  0.529   mips_cpu/dmem1/mem_29_not0001
                                                       mips_cpu/dmem1/mem_8_not000111
    SLICE_X42Y9.CE       net (fanout=1)        1.144   mips_cpu/dmem1/mem_8_not0001
    SLICE_X42Y9.CLK      Tceck                 0.524   mips_cpu/dmem1/mem_8_7
                                                       mips_cpu/dmem1/mem_8_7
    -------------------------------------------------  ---------------------------
    Total                                     14.609ns (5.734ns logic, 8.875ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_7 (FF)
  Destination:          mips_cpu/dmem1/mem_8_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.418ns (Levels of Logic = 8)
  Clock Path Skew:      -0.119ns (0.538 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_7 to mips_cpu/dmem1/mem_8_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y25.XQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_7
    SLICE_X37Y24.G2      net (fanout=4)        0.506   mips_cpu/mips1/dp/pcreg/q<7>
    SLICE_X37Y24.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>11_1
    SLICE_X37Y25.G3      net (fanout=15)       0.101   mips_cpu/instr<21>11
    SLICE_X37Y25.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/instr<21>2
    SLICE_X38Y21.F1      net (fanout=27)       1.506   mips_cpu/instr<21>
    SLICE_X38Y21.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N29
                                                       mips_cpu/mips1/dp/rf/Mram_mem13.SLICEM_F
    SLICE_X37Y25.F3      net (fanout=2)        1.951   mips_cpu/mips1/dp/rf/N29
    SLICE_X37Y25.X       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/mips1/dp/rf/rd1<6>1
    SLICE_X39Y22.G2      net (fanout=1)        0.408   mips_cpu/mips1/dp/srca<6>
    SLICE_X39Y22.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<5>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<7>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<7>
    SLICE_X40Y17.G3      net (fanout=2)        1.519   mips_cpu/mips1/dp/mainalu/sum<7>
    SLICE_X40Y17.Y       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>12
                                                       mips_cpu/mips1/dp/mainalu/result<7>
    SLICE_X42Y6.G1       net (fanout=67)       1.549   mips_cpu/dataadr<7>
    SLICE_X42Y6.Y        Tilo                  0.529   mips_cpu/dmem1/mem_29_not0001
                                                       mips_cpu/dmem1/mem_8_not000111
    SLICE_X42Y9.CE       net (fanout=1)        1.144   mips_cpu/dmem1/mem_8_not0001
    SLICE_X42Y9.CLK      Tceck                 0.524   mips_cpu/dmem1/mem_8_7
                                                       mips_cpu/dmem1/mem_8_7
    -------------------------------------------------  ---------------------------
    Total                                     14.418ns (5.734ns logic, 8.684ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/dmem1/mem_8_0 (SLICE_X42Y9.CE), 1373 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_3_1 (FF)
  Destination:          mips_cpu/dmem1/mem_8_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.658ns (Levels of Logic = 7)
  Clock Path Skew:      -0.194ns (0.538 - 0.732)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_3_1 to mips_cpu/dmem1/mem_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y22.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q_3_1
                                                       mips_cpu/mips1/dp/pcreg/q_3_1
    SLICE_X37Y25.G1      net (fanout=15)       1.326   mips_cpu/mips1/dp/pcreg/q_3_1
    SLICE_X37Y25.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/instr<21>2
    SLICE_X38Y21.F1      net (fanout=27)       1.506   mips_cpu/instr<21>
    SLICE_X38Y21.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N29
                                                       mips_cpu/mips1/dp/rf/Mram_mem13.SLICEM_F
    SLICE_X37Y25.F3      net (fanout=2)        1.951   mips_cpu/mips1/dp/rf/N29
    SLICE_X37Y25.X       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/mips1/dp/rf/rd1<6>1
    SLICE_X39Y22.G2      net (fanout=1)        0.408   mips_cpu/mips1/dp/srca<6>
    SLICE_X39Y22.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<5>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<7>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<7>
    SLICE_X40Y17.G3      net (fanout=2)        1.519   mips_cpu/mips1/dp/mainalu/sum<7>
    SLICE_X40Y17.Y       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>12
                                                       mips_cpu/mips1/dp/mainalu/result<7>
    SLICE_X42Y6.G1       net (fanout=67)       1.549   mips_cpu/dataadr<7>
    SLICE_X42Y6.Y        Tilo                  0.529   mips_cpu/dmem1/mem_29_not0001
                                                       mips_cpu/dmem1/mem_8_not000111
    SLICE_X42Y9.CE       net (fanout=1)        1.144   mips_cpu/dmem1/mem_8_not0001
    SLICE_X42Y9.CLK      Tceck                 0.524   mips_cpu/dmem1/mem_8_7
                                                       mips_cpu/dmem1/mem_8_0
    -------------------------------------------------  ---------------------------
    Total                                     14.658ns (5.255ns logic, 9.403ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/dmem1/mem_8_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.609ns (Levels of Logic = 8)
  Clock Path Skew:      -0.119ns (0.538 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/dmem1/mem_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y25.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X37Y24.G1      net (fanout=4)        0.697   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X37Y24.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>11_1
    SLICE_X37Y25.G3      net (fanout=15)       0.101   mips_cpu/instr<21>11
    SLICE_X37Y25.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/instr<21>2
    SLICE_X38Y21.F1      net (fanout=27)       1.506   mips_cpu/instr<21>
    SLICE_X38Y21.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N29
                                                       mips_cpu/mips1/dp/rf/Mram_mem13.SLICEM_F
    SLICE_X37Y25.F3      net (fanout=2)        1.951   mips_cpu/mips1/dp/rf/N29
    SLICE_X37Y25.X       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/mips1/dp/rf/rd1<6>1
    SLICE_X39Y22.G2      net (fanout=1)        0.408   mips_cpu/mips1/dp/srca<6>
    SLICE_X39Y22.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<5>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<7>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<7>
    SLICE_X40Y17.G3      net (fanout=2)        1.519   mips_cpu/mips1/dp/mainalu/sum<7>
    SLICE_X40Y17.Y       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>12
                                                       mips_cpu/mips1/dp/mainalu/result<7>
    SLICE_X42Y6.G1       net (fanout=67)       1.549   mips_cpu/dataadr<7>
    SLICE_X42Y6.Y        Tilo                  0.529   mips_cpu/dmem1/mem_29_not0001
                                                       mips_cpu/dmem1/mem_8_not000111
    SLICE_X42Y9.CE       net (fanout=1)        1.144   mips_cpu/dmem1/mem_8_not0001
    SLICE_X42Y9.CLK      Tceck                 0.524   mips_cpu/dmem1/mem_8_7
                                                       mips_cpu/dmem1/mem_8_0
    -------------------------------------------------  ---------------------------
    Total                                     14.609ns (5.734ns logic, 8.875ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_7 (FF)
  Destination:          mips_cpu/dmem1/mem_8_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.418ns (Levels of Logic = 8)
  Clock Path Skew:      -0.119ns (0.538 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_7 to mips_cpu/dmem1/mem_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y25.XQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_7
    SLICE_X37Y24.G2      net (fanout=4)        0.506   mips_cpu/mips1/dp/pcreg/q<7>
    SLICE_X37Y24.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>11_1
    SLICE_X37Y25.G3      net (fanout=15)       0.101   mips_cpu/instr<21>11
    SLICE_X37Y25.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/instr<21>2
    SLICE_X38Y21.F1      net (fanout=27)       1.506   mips_cpu/instr<21>
    SLICE_X38Y21.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N29
                                                       mips_cpu/mips1/dp/rf/Mram_mem13.SLICEM_F
    SLICE_X37Y25.F3      net (fanout=2)        1.951   mips_cpu/mips1/dp/rf/N29
    SLICE_X37Y25.X       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/mips1/dp/rf/rd1<6>1
    SLICE_X39Y22.G2      net (fanout=1)        0.408   mips_cpu/mips1/dp/srca<6>
    SLICE_X39Y22.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<5>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<7>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<7>
    SLICE_X40Y17.G3      net (fanout=2)        1.519   mips_cpu/mips1/dp/mainalu/sum<7>
    SLICE_X40Y17.Y       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>12
                                                       mips_cpu/mips1/dp/mainalu/result<7>
    SLICE_X42Y6.G1       net (fanout=67)       1.549   mips_cpu/dataadr<7>
    SLICE_X42Y6.Y        Tilo                  0.529   mips_cpu/dmem1/mem_29_not0001
                                                       mips_cpu/dmem1/mem_8_not000111
    SLICE_X42Y9.CE       net (fanout=1)        1.144   mips_cpu/dmem1/mem_8_not0001
    SLICE_X42Y9.CLK      Tceck                 0.524   mips_cpu/dmem1/mem_8_7
                                                       mips_cpu/dmem1/mem_8_0
    -------------------------------------------------  ---------------------------
    Total                                     14.418ns (5.734ns logic, 8.684ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/dmem1/mem_18_7 (SLICE_X35Y6.CE), 1373 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_3_1 (FF)
  Destination:          mips_cpu/dmem1/mem_18_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.608ns (Levels of Logic = 7)
  Clock Path Skew:      -0.200ns (0.410 - 0.610)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_3_1 to mips_cpu/dmem1/mem_18_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y22.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q_3_1
                                                       mips_cpu/mips1/dp/pcreg/q_3_1
    SLICE_X37Y25.G1      net (fanout=15)       1.326   mips_cpu/mips1/dp/pcreg/q_3_1
    SLICE_X37Y25.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/instr<21>2
    SLICE_X38Y21.F1      net (fanout=27)       1.506   mips_cpu/instr<21>
    SLICE_X38Y21.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N29
                                                       mips_cpu/mips1/dp/rf/Mram_mem13.SLICEM_F
    SLICE_X37Y25.F3      net (fanout=2)        1.951   mips_cpu/mips1/dp/rf/N29
    SLICE_X37Y25.X       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/mips1/dp/rf/rd1<6>1
    SLICE_X39Y22.G2      net (fanout=1)        0.408   mips_cpu/mips1/dp/srca<6>
    SLICE_X39Y22.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<5>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<7>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<7>
    SLICE_X40Y17.G3      net (fanout=2)        1.519   mips_cpu/mips1/dp/mainalu/sum<7>
    SLICE_X40Y17.Y       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>12
                                                       mips_cpu/mips1/dp/mainalu/result<7>
    SLICE_X34Y7.F3       net (fanout=67)       1.452   mips_cpu/dataadr<7>
    SLICE_X34Y7.X        Tilo                  0.529   mips_cpu/dmem1/mem_18_not0001
                                                       mips_cpu/dmem1/mem_18_not000121
    SLICE_X35Y6.CE       net (fanout=1)        1.191   mips_cpu/dmem1/mem_18_not0001
    SLICE_X35Y6.CLK      Tceck                 0.524   mips_cpu/dmem1/mem_18_7
                                                       mips_cpu/dmem1/mem_18_7
    -------------------------------------------------  ---------------------------
    Total                                     14.608ns (5.255ns logic, 9.353ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/dmem1/mem_18_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.559ns (Levels of Logic = 8)
  Clock Path Skew:      -0.125ns (0.410 - 0.535)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/dmem1/mem_18_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y25.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X37Y24.G1      net (fanout=4)        0.697   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X37Y24.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>11_1
    SLICE_X37Y25.G3      net (fanout=15)       0.101   mips_cpu/instr<21>11
    SLICE_X37Y25.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/instr<21>2
    SLICE_X38Y21.F1      net (fanout=27)       1.506   mips_cpu/instr<21>
    SLICE_X38Y21.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N29
                                                       mips_cpu/mips1/dp/rf/Mram_mem13.SLICEM_F
    SLICE_X37Y25.F3      net (fanout=2)        1.951   mips_cpu/mips1/dp/rf/N29
    SLICE_X37Y25.X       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/mips1/dp/rf/rd1<6>1
    SLICE_X39Y22.G2      net (fanout=1)        0.408   mips_cpu/mips1/dp/srca<6>
    SLICE_X39Y22.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<5>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<7>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<7>
    SLICE_X40Y17.G3      net (fanout=2)        1.519   mips_cpu/mips1/dp/mainalu/sum<7>
    SLICE_X40Y17.Y       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>12
                                                       mips_cpu/mips1/dp/mainalu/result<7>
    SLICE_X34Y7.F3       net (fanout=67)       1.452   mips_cpu/dataadr<7>
    SLICE_X34Y7.X        Tilo                  0.529   mips_cpu/dmem1/mem_18_not0001
                                                       mips_cpu/dmem1/mem_18_not000121
    SLICE_X35Y6.CE       net (fanout=1)        1.191   mips_cpu/dmem1/mem_18_not0001
    SLICE_X35Y6.CLK      Tceck                 0.524   mips_cpu/dmem1/mem_18_7
                                                       mips_cpu/dmem1/mem_18_7
    -------------------------------------------------  ---------------------------
    Total                                     14.559ns (5.734ns logic, 8.825ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_7 (FF)
  Destination:          mips_cpu/dmem1/mem_18_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.368ns (Levels of Logic = 8)
  Clock Path Skew:      -0.125ns (0.410 - 0.535)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_7 to mips_cpu/dmem1/mem_18_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y25.XQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_7
    SLICE_X37Y24.G2      net (fanout=4)        0.506   mips_cpu/mips1/dp/pcreg/q<7>
    SLICE_X37Y24.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>11_1
    SLICE_X37Y25.G3      net (fanout=15)       0.101   mips_cpu/instr<21>11
    SLICE_X37Y25.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/instr<21>2
    SLICE_X38Y21.F1      net (fanout=27)       1.506   mips_cpu/instr<21>
    SLICE_X38Y21.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N29
                                                       mips_cpu/mips1/dp/rf/Mram_mem13.SLICEM_F
    SLICE_X37Y25.F3      net (fanout=2)        1.951   mips_cpu/mips1/dp/rf/N29
    SLICE_X37Y25.X       Tilo                  0.479   mips_cpu/mips1/dp/srca<6>
                                                       mips_cpu/mips1/dp/rf/rd1<6>1
    SLICE_X39Y22.G2      net (fanout=1)        0.408   mips_cpu/mips1/dp/srca<6>
    SLICE_X39Y22.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<5>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<6>
    SLICE_X39Y23.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<7>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<7>
    SLICE_X40Y17.G3      net (fanout=2)        1.519   mips_cpu/mips1/dp/mainalu/sum<7>
    SLICE_X40Y17.Y       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>12
                                                       mips_cpu/mips1/dp/mainalu/result<7>
    SLICE_X34Y7.F3       net (fanout=67)       1.452   mips_cpu/dataadr<7>
    SLICE_X34Y7.X        Tilo                  0.529   mips_cpu/dmem1/mem_18_not0001
                                                       mips_cpu/dmem1/mem_18_not000121
    SLICE_X35Y6.CE       net (fanout=1)        1.191   mips_cpu/dmem1/mem_18_not0001
    SLICE_X35Y6.CLK      Tceck                 0.524   mips_cpu/dmem1/mem_18_7
                                                       mips_cpu/dmem1/mem_18_7
    -------------------------------------------------  ---------------------------
    Total                                     14.368ns (5.734ns logic, 8.634ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/ps2_clk_r_2 (SLICE_X71Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_cpu/keyboard/ps2_clk_r_1 (FF)
  Destination:          mips_cpu/keyboard/ps2_clk_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mips_cpu/keyboard/ps2_clk_r_1 to mips_cpu/keyboard/ps2_clk_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y55.YQ      Tcko                  0.501   mips_cpu/keyboard/ps2_clk_r<2>
                                                       mips_cpu/keyboard/ps2_clk_r_1
    SLICE_X71Y55.BX      net (fanout=1)        0.447   mips_cpu/keyboard/ps2_clk_r<1>
    SLICE_X71Y55.CLK     Tckdi       (-Th)     0.246   mips_cpu/keyboard/ps2_clk_r<2>
                                                       mips_cpu/keyboard/ps2_clk_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/sc_r_5 (SLICE_X43Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_cpu/keyboard/sc_r_6 (FF)
  Destination:          mips_cpu/keyboard/sc_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mips_cpu/keyboard/sc_r_6 to mips_cpu/keyboard/sc_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y21.YQ      Tcko                  0.501   mips_cpu/keyboard/sc_r<7>
                                                       mips_cpu/keyboard/sc_r_6
    SLICE_X43Y20.BX      net (fanout=2)        0.464   mips_cpu/keyboard/sc_r<6>
    SLICE_X43Y20.CLK     Tckdi       (-Th)     0.246   mips_cpu/keyboard/sc_r<5>
                                                       mips_cpu/keyboard/sc_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.255ns logic, 0.464ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/sc_r_8 (SLICE_X66Y48.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_cpu/keyboard/sc_r_9 (FF)
  Destination:          mips_cpu/keyboard/sc_r_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mips_cpu/keyboard/sc_r_9 to mips_cpu/keyboard/sc_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y48.XQ      Tcko                  0.501   mips_cpu/keyboard/sc_r<9>
                                                       mips_cpu/keyboard/sc_r_9
    SLICE_X66Y48.BY      net (fanout=1)        0.467   mips_cpu/keyboard/sc_r<9>
    SLICE_X66Y48.CLK     Tckdi       (-Th)     0.205   mips_cpu/keyboard/sc_r<9>
                                                       mips_cpu/keyboard/sc_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.296ns logic, 0.467ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.316ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.842ns (Twpl)
  Physical resource: mips_cpu/mips1/dp/rf/N155/CLK
  Logical resource: mips_cpu/mips1/dp/rf/Mram_mem_ren11.SLICEM_F/WS
  Location pin: SLICE_X36Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.316ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.842ns (Twph)
  Physical resource: mips_cpu/mips1/dp/rf/N155/CLK
  Logical resource: mips_cpu/mips1/dp/rf/Mram_mem_ren11.SLICEM_F/WS
  Location pin: SLICE_X36Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.316ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.684ns (593.824MHz) (Tcp)
  Physical resource: mips_cpu/mips1/dp/rf/N155/CLK
  Logical resource: mips_cpu/mips1/dp/rf/Mram_mem_ren11.SLICEM_F/WS
  Location pin: SLICE_X36Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.852|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 204  Score: 666886  (Setup/Max: 666886, Hold: 0)

Constraints cover 413892 paths, 0 nets, and 1973 connections

Design statistics:
   Minimum period:  14.852ns{1}   (Maximum frequency:  67.331MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 17 16:32:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 183 MB



