HI this my repo. I shall be posting solution of interesting problem in verilog.
