
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v
# synth_design -part xc7z020clg484-3 -top stage2_Ct_buffer_18_3_16_64 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top stage2_Ct_buffer_18_3_16_64 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 235287 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.535 ; gain = 25.895 ; free physical = 240650 ; free virtual = 304840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stage2_Ct_buffer_18_3_16_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_63_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:208]
INFO: [Synth 8-6155] done synthesizing module 'counter_63_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:208]
INFO: [Synth 8-6157] synthesizing module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:229]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:257]
	Parameter DATA_WIDTH bound to: 288 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:257]
INFO: [Synth 8-6155] done synthesizing module 'ram_288_0_64' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:229]
WARNING: [Synth 8-689] width (14) of port connection 'waddr' does not match port width (6) of module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:133]
WARNING: [Synth 8-689] width (14) of port connection 'waddr' does not match port width (6) of module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:142]
WARNING: [Synth 8-689] width (14) of port connection 'waddr' does not match port width (6) of module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:151]
WARNING: [Synth 8-3848] Net o_valid in module/entity stage2_Ct_buffer_18_3_16_64 does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:72]
INFO: [Synth 8-6155] done synthesizing module 'stage2_Ct_buffer_18_3_16_64' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design stage2_Ct_buffer_18_3_16_64 has unconnected port o_valid
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 71.660 ; free physical = 240640 ; free virtual = 304831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 71.660 ; free physical = 240630 ; free virtual = 304821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 79.656 ; free physical = 240629 ; free virtual = 304819
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 87.660 ; free physical = 240617 ; free virtual = 304807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              288 Bit    Registers := 6     
	                6 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module stage2_Ct_buffer_18_3_16_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module counter_63_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'raddrs_0_reg' and it is trimmed from '6' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v:101]
WARNING: [Synth 8-3331] design stage2_Ct_buffer_18_3_16_64 has unconnected port o_valid
WARNING: [Synth 8-6014] Unused sequential element ram_288_0_64_inst_0/u_dual_port_ram/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ram_288_0_64_inst_1/u_dual_port_ram/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ram_288_0_64_inst_2/u_dual_port_ram/ram_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241437 ; free virtual = 305630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|stage2_Ct_buffer_18_3_16_64 | ram_288_0_64_inst_0/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|stage2_Ct_buffer_18_3_16_64 | ram_288_0_64_inst_1/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|stage2_Ct_buffer_18_3_16_64 | ram_288_0_64_inst_2/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
+----------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/i_/i_/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/i_/i_/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/i_/i_/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/i_/i_/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/i_/i_/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/i_/i_/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/i_/i_/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/i_/i_/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_2/u_dual_port_ram/i_/i_/ram_288_0_64_inst_2/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_2/u_dual_port_ram/i_/i_/ram_288_0_64_inst_2/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_2/u_dual_port_ram/i_/i_/ram_288_0_64_inst_2/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_2/u_dual_port_ram/i_/i_/ram_288_0_64_inst_2/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241422 ; free virtual = 305615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|stage2_Ct_buffer_18_3_16_64 | ram_288_0_64_inst_0/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|stage2_Ct_buffer_18_3_16_64 | ram_288_0_64_inst_1/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|stage2_Ct_buffer_18_3_16_64 | ram_288_0_64_inst_2/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
+----------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_2/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_2/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_2/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_2/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241425 ; free virtual = 305619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241397 ; free virtual = 305591
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241405 ; free virtual = 305599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241410 ; free virtual = 305604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241409 ; free virtual = 305604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241408 ; free virtual = 305603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241407 ; free virtual = 305602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    12|
|2     |LUT1     |     4|
|3     |LUT2     |     2|
|4     |LUT3     |     1|
|5     |LUT4     |     5|
|6     |LUT6     |     4|
|7     |RAMB36E1 |    12|
|8     |FDRE     |    23|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |    63|
|2     |  counter_63_1_inst_in |counter_63_1    |    40|
|3     |  ram_288_0_64_inst_0  |ram_288_0_64    |     4|
|4     |    u_dual_port_ram    |dual_port_ram_3 |     4|
|5     |  ram_288_0_64_inst_1  |ram_288_0_64_0  |     4|
|6     |    u_dual_port_ram    |dual_port_ram_2 |     4|
|7     |  ram_288_0_64_inst_2  |ram_288_0_64_1  |     4|
|8     |    u_dual_port_ram    |dual_port_ram   |     4|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241407 ; free virtual = 305601
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241407 ; free virtual = 305601
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.312 ; gain = 227.672 ; free physical = 241417 ; free virtual = 305612
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.469 ; gain = 0.000 ; free physical = 241635 ; free virtual = 305829
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.469 ; gain = 371.926 ; free physical = 241688 ; free virtual = 305882
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2362.102 ; gain = 515.633 ; free physical = 242103 ; free virtual = 306296
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2362.102 ; gain = 0.000 ; free physical = 242102 ; free virtual = 306294
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.109 ; gain = 0.000 ; free physical = 242082 ; free virtual = 306274
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2497.391 ; gain = 0.004 ; free physical = 241309 ; free virtual = 305502

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 183c5a7f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.391 ; gain = 0.000 ; free physical = 241307 ; free virtual = 305500

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 183c5a7f9

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2497.391 ; gain = 0.000 ; free physical = 241174 ; free virtual = 305372
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ef56a2a5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2497.391 ; gain = 0.000 ; free physical = 241174 ; free virtual = 305372
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1097cb31a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2497.391 ; gain = 0.000 ; free physical = 241172 ; free virtual = 305369
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1097cb31a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2497.391 ; gain = 0.000 ; free physical = 241170 ; free virtual = 305368
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17cb9c3eb

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2497.391 ; gain = 0.000 ; free physical = 241164 ; free virtual = 305362
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17cb9c3eb

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2497.391 ; gain = 0.000 ; free physical = 241163 ; free virtual = 305361
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.391 ; gain = 0.000 ; free physical = 241163 ; free virtual = 305360
Ending Logic Optimization Task | Checksum: 17cb9c3eb

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2497.391 ; gain = 0.000 ; free physical = 241162 ; free virtual = 305360

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.567 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 12 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 18e98c48d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241143 ; free virtual = 305338
Ending Power Optimization Task | Checksum: 18e98c48d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2731.516 ; gain = 234.125 ; free physical = 241143 ; free virtual = 305339

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18e98c48d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241143 ; free virtual = 305339

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241142 ; free virtual = 305338
Ending Netlist Obfuscation Task | Checksum: 1576e24c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241141 ; free virtual = 305337
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2731.516 ; gain = 234.129 ; free physical = 241141 ; free virtual = 305337
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1576e24c1
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module stage2_Ct_buffer_18_3_16_64 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 864 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241043 ; free virtual = 305239
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241041 ; free virtual = 305237
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.567 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241021 ; free virtual = 305218
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 852 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 96 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241017 ; free virtual = 305213
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241016 ; free virtual = 305212

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241039 ; free virtual = 305236


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design stage2_Ct_buffer_18_3_16_64 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 23
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 24
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1576e24c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241038 ; free virtual = 305235
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1576e24c1
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241042 ; free virtual = 305238
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 1125592 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1576e24c1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241034 ; free virtual = 305231
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1576e24c1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241034 ; free virtual = 305230
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1576e24c1

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241032 ; free virtual = 305228
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1576e24c1

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241031 ; free virtual = 305227
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1576e24c1

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241038 ; free virtual = 305234

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241038 ; free virtual = 305234
Ending Netlist Obfuscation Task | Checksum: 1576e24c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 241038 ; free virtual = 305234
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240508 ; free virtual = 304705
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cf601ad4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240508 ; free virtual = 304705
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240508 ; free virtual = 304705

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b1456266

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240395 ; free virtual = 304592

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17e2dcad0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240518 ; free virtual = 304715

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17e2dcad0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240518 ; free virtual = 304715
Phase 1 Placer Initialization | Checksum: 17e2dcad0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240518 ; free virtual = 304715

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bae52c16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240512 ; free virtual = 304709

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240385 ; free virtual = 304582

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11691256d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240385 ; free virtual = 304582
Phase 2 Global Placement | Checksum: 21538a7e2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240384 ; free virtual = 304581

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21538a7e2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240384 ; free virtual = 304581

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 126c6e23e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240384 ; free virtual = 304581

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ebd9f342

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240384 ; free virtual = 304580

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19ba91a84

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240384 ; free virtual = 304580

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26632e60a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240380 ; free virtual = 304577

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1db7aff44

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240380 ; free virtual = 304577

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12a83d882

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240380 ; free virtual = 304577
Phase 3 Detail Placement | Checksum: 12a83d882

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240380 ; free virtual = 304577

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12f44b51f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 12f44b51f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240378 ; free virtual = 304575
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.124. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cd500a8c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240378 ; free virtual = 304574
Phase 4.1 Post Commit Optimization | Checksum: 1cd500a8c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240376 ; free virtual = 304573

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cd500a8c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240376 ; free virtual = 304572

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cd500a8c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240375 ; free virtual = 304572

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240376 ; free virtual = 304573
Phase 4.4 Final Placement Cleanup | Checksum: 16aa675fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240376 ; free virtual = 304572
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16aa675fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240375 ; free virtual = 304572
Ending Placer Task | Checksum: 7f523faf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240389 ; free virtual = 304585
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240388 ; free virtual = 304584
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 93.9% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240364 ; free virtual = 304561
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240421 ; free virtual = 304617
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 240495 ; free virtual = 304693
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 30b671db ConstDB: 0 ShapeSum: 4e9bcdd4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_Ct_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_3[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_3[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wen" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wen". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_Ct_8[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_Ct_8[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1afe88731

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239660 ; free virtual = 303859
Post Restoration Checksum: NetGraph: e2b4de73 NumContArr: cd33a8be Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1afe88731

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239659 ; free virtual = 303858

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1afe88731

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239625 ; free virtual = 303824

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1afe88731

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239625 ; free virtual = 303824
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10e139bf5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239605 ; free virtual = 303804
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.171  | TNS=0.000  | WHS=0.107  | THS=0.000  |

Phase 2 Router Initialization | Checksum: df6ec3b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239603 ; free virtual = 303802

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 124112bd3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239592 ; free virtual = 303792

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.912  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1176950bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239588 ; free virtual = 303787
Phase 4 Rip-up And Reroute | Checksum: 1176950bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239588 ; free virtual = 303787

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1176950bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239588 ; free virtual = 303787

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1176950bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239588 ; free virtual = 303787
Phase 5 Delay and Skew Optimization | Checksum: 1176950bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239587 ; free virtual = 303787

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13015c91d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239587 ; free virtual = 303786
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.912  | TNS=0.000  | WHS=0.147  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13015c91d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239585 ; free virtual = 303784
Phase 6 Post Hold Fix | Checksum: 13015c91d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239585 ; free virtual = 303784

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00776639 %
  Global Horizontal Routing Utilization  = 0.0157201 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f82118c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239581 ; free virtual = 303780

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f82118c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239580 ; free virtual = 303779

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 538d2361

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239581 ; free virtual = 303780

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.912  | TNS=0.000  | WHS=0.147  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 538d2361

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239581 ; free virtual = 303780
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239612 ; free virtual = 303811

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239612 ; free virtual = 303811
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239612 ; free virtual = 303811
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239607 ; free virtual = 303808
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.516 ; gain = 0.000 ; free physical = 239610 ; free virtual = 303811
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2795.953 ; gain = 0.000 ; free physical = 239432 ; free virtual = 303632
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:03:25 2022...
