
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-3FOEPN2

Implementation : synthesis

# Written on Fri May  1 17:05:13 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\designer\MSS_C0\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                     Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock             100.0 MHz     10.000        inferred     Inferred_clkgroup_0     482  
                                                                                                                                          
0 -       OSC_C0_OSC_C0_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     31   
==========================================================================================================================================


Clock Load Summary
******************

                                                          Clock     Source                                                        Clock Pin                                                 Non-clock Pin     Non-clock Pin                                               
Clock                                                     Load      Pin                                                           Seq Example                                               Seq Example       Comb Example                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock             482       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                         MSS_C0_MSS_0.MSS_ADLIB_INST.CLK_BASE                      -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                        
                                                                                                                                                                                                                                                                          
OSC_C0_OSC_C0_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     31        OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     CoreResetP_C0_0.CoreResetP_C0_0.count_ddr_enable_q1.C     -                 OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
==========================================================================================================================================================================================================================================================================
