
*** Running vivado
    with args -log alu_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_display.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source alu_display.tcl -notrace
Command: synth_design -top alu_display -part xc7a200tfbv676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbv676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10552 
WARNING: [Synth 8-6901] identifier 'multiplier' is used before its declaration [D:/vivadoproject/multiply/multiply.srcs/sources_1/new/multiply.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 893.809 ; gain = 239.711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_display' [D:/sourcecode/source_code/4_alu/alu_display.v:5]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/sourcecode/source_code/4_alu/alu.v:6]
INFO: [Synth 8-6157] synthesizing module 'adder32' [D:/vivadoproject/adder32/adder32.srcs/sources_1/new/adder32.v:24]
INFO: [Synth 8-6157] synthesizing module 'CLA_16' [D:/vivadoproject/adder32/adder32.srcs/sources_1/new/CLA_16.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder_4' [D:/vivadoproject/adder32/adder32.srcs/sources_1/new/adder_4.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/vivadoproject/adder32/adder32.srcs/sources_1/new/adder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [D:/vivadoproject/adder32/adder32.srcs/sources_1/new/adder.v:6]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/vivadoproject/adder32/adder32.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (2#1) [D:/vivadoproject/adder32/adder32.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_4' (3#1) [D:/vivadoproject/adder32/adder32.srcs/sources_1/new/adder_4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16' (4#1) [D:/vivadoproject/adder32/adder32.srcs/sources_1/new/CLA_16.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder32' (5#1) [D:/vivadoproject/adder32/adder32.srcs/sources_1/new/adder32.v:24]
INFO: [Synth 8-6157] synthesizing module 'division' [D:/vivadoproject/division/division.srcs/sources_1/new/division.v:6]
INFO: [Synth 8-6155] done synthesizing module 'division' (6#1) [D:/vivadoproject/division/division.srcs/sources_1/new/division.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [D:/sourcecode/source_code/4_alu/alu.v:6]
INFO: [Synth 8-6157] synthesizing module 'multiply' [D:/vivadoproject/multiply/multiply.srcs/sources_1/new/multiply.v:12]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (8#1) [D:/vivadoproject/multiply/multiply.srcs/sources_1/new/multiply.v:12]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [D:/vivadoproject/alu/alu.runs/synth_1/.Xil/Vivado-9152-DESKTOP-GIEJU79/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (9#1) [D:/vivadoproject/alu/alu.runs/synth_1/.Xil/Vivado-9152-DESKTOP-GIEJU79/realtime/lcd_module_stub.v:6]
WARNING: [Synth 8-3848] Net alu_mul in module/entity alu_display does not have driver. [D:/sourcecode/source_code/4_alu/alu_display.v:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_display' (10#1) [D:/sourcecode/source_code/4_alu/alu_display.v:5]
WARNING: [Synth 8-3331] design alu has unconnected port alu_control[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.172 ; gain = 294.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.172 ; gain = 294.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.172 ; gain = 294.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 948.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/sourcecode/source_code/4_alu/alu.xdc]
Finished Parsing XDC File [D:/sourcecode/source_code/4_alu/alu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/sourcecode/source_code/4_alu/alu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1071.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1071.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1071.379 ; gain = 417.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1071.379 ; gain = 417.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1071.379 ; gain = 417.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "display_name" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1071.379 ; gain = 417.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 32    
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 110   
	   3 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 35    
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     23 Bit        Muxes := 1     
	   8 Input     23 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu_display 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   8 Input     23 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module CLA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
Module adder_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 1     
Module CLA_16 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
Module adder32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module division 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 32    
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module multiply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design alu has unconnected port alu_control[14]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiply_module/product_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiply_module/mult_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alu_control_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_name_reg[22] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1071.379 ; gain = 417.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1071.379 ; gain = 417.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1071.379 ; gain = 417.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'display_name_reg[9]' (FD) to 'display_valid_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1109.570 ; gain = 455.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1122.453 ; gain = 468.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1122.453 ; gain = 468.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1122.453 ; gain = 468.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1122.453 ; gain = 468.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1122.453 ; gain = 468.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1122.453 ; gain = 468.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |lcd_module |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |   512|
|4     |LUT1       |    31|
|5     |LUT2       |  1149|
|6     |LUT3       |   480|
|7     |LUT4       |   675|
|8     |LUT5       |  1552|
|9     |LUT6       |  1617|
|10    |FDRE       |   132|
|11    |IBUF       |     4|
|12    |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+---------+------+
|      |Instance            |Module   |Cells |
+------+--------------------+---------+------+
|1     |top                 |         |  6208|
|2     |  alu_module        |alu      |  5525|
|3     |    division_module |division |  5525|
+------+--------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1122.453 ; gain = 468.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.453 ; gain = 345.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1122.453 ; gain = 468.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1134.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'alu_display' is not ideal for floorplanning, since the cellview 'division' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1134.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1134.809 ; gain = 824.715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1134.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vivadoproject/alu/alu.runs/synth_1/alu_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_display_utilization_synth.rpt -pb alu_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 16:39:44 2022...
