#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; UART_1_TXInternalInterrupt
UART_1_TXInternalInterrupt__ES2_PATCH EQU 0
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_1_TXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; QuadDec_1_Cnt8_CounterUDB
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB01_A0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB01_A1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB01_D0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB01_D1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB01_F0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB01_F1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_1_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST

; ADC_DelSig_1_Ext_CP_Clk
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_DelSig_1_theACLK
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; QuadDec_1_bQuadDec
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
QuadDec_1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
QuadDec_1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
QuadDec_1_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST

; ADC_DelSig_1_DEC
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DelSig_1_DSM
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_1_IRQ
ADC_DelSig_1_IRQ__ES2_PATCH EQU 0
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
ADC_DelSig_1_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)

; LIN_1_UART_BUART
LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
LIN_1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
LIN_1_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
LIN_1_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
LIN_1_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
LIN_1_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
LIN_1_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
LIN_1_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
LIN_1_UART_BUART_sRX_RxSts__3__POS EQU 3
LIN_1_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
LIN_1_UART_BUART_sRX_RxSts__4__POS EQU 4
LIN_1_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
LIN_1_UART_BUART_sRX_RxSts__5__POS EQU 5
LIN_1_UART_BUART_sRX_RxSts__MASK EQU 0x38
LIN_1_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
LIN_1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
LIN_1_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
LIN_1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
LIN_1_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
LIN_1_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LIN_1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
LIN_1_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
LIN_1_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
LIN_1_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
LIN_1_UART_BUART_sTX_TxSts__0__POS EQU 0
LIN_1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LIN_1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
LIN_1_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
LIN_1_UART_BUART_sTX_TxSts__1__POS EQU 1
LIN_1_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
LIN_1_UART_BUART_sTX_TxSts__2__POS EQU 2
LIN_1_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
LIN_1_UART_BUART_sTX_TxSts__3__POS EQU 3
LIN_1_UART_BUART_sTX_TxSts__MASK EQU 0x0F
LIN_1_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
LIN_1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LIN_1_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; LIN_1_BLIN_ISR
LIN_1_BLIN_ISR__ES2_PATCH EQU 0
LIN_1_BLIN_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
LIN_1_BLIN_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
LIN_1_BLIN_ISR__INTC_MASK EQU 0x01
LIN_1_BLIN_ISR__INTC_NUMBER EQU 0
LIN_1_BLIN_ISR__INTC_PRIOR_NUM EQU 7
LIN_1_BLIN_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
LIN_1_BLIN_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
LIN_1_BLIN_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
LIN_1_BLIN_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; LIN_1_UART_ISR
LIN_1_UART_ISR__ES2_PATCH EQU 0
LIN_1_UART_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
LIN_1_UART_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
LIN_1_UART_ISR__INTC_MASK EQU 0x02
LIN_1_UART_ISR__INTC_NUMBER EQU 1
LIN_1_UART_ISR__INTC_PRIOR_NUM EQU 7
LIN_1_UART_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
LIN_1_UART_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
LIN_1_UART_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
LIN_1_UART_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; LIN_1_IntClk
LIN_1_IntClk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
LIN_1_IntClk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
LIN_1_IntClk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
LIN_1_IntClk__CFG2_SRC_SEL_MASK EQU 0x07
LIN_1_IntClk__INDEX EQU 0x02
LIN_1_IntClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LIN_1_IntClk__PM_ACT_MSK EQU 0x04
LIN_1_IntClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LIN_1_IntClk__PM_STBY_MSK EQU 0x04

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1

; PWM_2_PWMUDB
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PWM_2_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_2_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_2_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1

; UART_1_BUART
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

; limit_right
limit_right__0__MASK EQU 0x01
limit_right__0__PC EQU CYREG_PRT4_PC0
limit_right__0__PORT EQU 4
limit_right__0__SHIFT EQU 0
limit_right__AG EQU CYREG_PRT4_AG
limit_right__AMUX EQU CYREG_PRT4_AMUX
limit_right__BIE EQU CYREG_PRT4_BIE
limit_right__BIT_MASK EQU CYREG_PRT4_BIT_MASK
limit_right__BYP EQU CYREG_PRT4_BYP
limit_right__CTL EQU CYREG_PRT4_CTL
limit_right__DM0 EQU CYREG_PRT4_DM0
limit_right__DM1 EQU CYREG_PRT4_DM1
limit_right__DM2 EQU CYREG_PRT4_DM2
limit_right__DR EQU CYREG_PRT4_DR
limit_right__INP_DIS EQU CYREG_PRT4_INP_DIS
limit_right__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
limit_right__LCD_EN EQU CYREG_PRT4_LCD_EN
limit_right__MASK EQU 0x01
limit_right__PORT EQU 4
limit_right__PRT EQU CYREG_PRT4_PRT
limit_right__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
limit_right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
limit_right__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
limit_right__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
limit_right__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
limit_right__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
limit_right__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
limit_right__PS EQU CYREG_PRT4_PS
limit_right__SHIFT EQU 0
limit_right__SLW EQU CYREG_PRT4_SLW

; limit_left
limit_left__0__MASK EQU 0x04
limit_left__0__PC EQU CYREG_PRT4_PC2
limit_left__0__PORT EQU 4
limit_left__0__SHIFT EQU 2
limit_left__AG EQU CYREG_PRT4_AG
limit_left__AMUX EQU CYREG_PRT4_AMUX
limit_left__BIE EQU CYREG_PRT4_BIE
limit_left__BIT_MASK EQU CYREG_PRT4_BIT_MASK
limit_left__BYP EQU CYREG_PRT4_BYP
limit_left__CTL EQU CYREG_PRT4_CTL
limit_left__DM0 EQU CYREG_PRT4_DM0
limit_left__DM1 EQU CYREG_PRT4_DM1
limit_left__DM2 EQU CYREG_PRT4_DM2
limit_left__DR EQU CYREG_PRT4_DR
limit_left__INP_DIS EQU CYREG_PRT4_INP_DIS
limit_left__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
limit_left__LCD_EN EQU CYREG_PRT4_LCD_EN
limit_left__MASK EQU 0x04
limit_left__PORT EQU 4
limit_left__PRT EQU CYREG_PRT4_PRT
limit_left__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
limit_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
limit_left__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
limit_left__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
limit_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
limit_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
limit_left__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
limit_left__PS EQU CYREG_PRT4_PS
limit_left__SHIFT EQU 2
limit_left__SLW EQU CYREG_PRT4_SLW

; LIN_1_bLIN
LIN_1_bLIN_CtrlReg__0__MASK EQU 0x01
LIN_1_bLIN_CtrlReg__0__POS EQU 0
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
LIN_1_bLIN_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
LIN_1_bLIN_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
LIN_1_bLIN_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
LIN_1_bLIN_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
LIN_1_bLIN_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
LIN_1_bLIN_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
LIN_1_bLIN_CtrlReg__1__MASK EQU 0x02
LIN_1_bLIN_CtrlReg__1__POS EQU 1
LIN_1_bLIN_CtrlReg__2__MASK EQU 0x04
LIN_1_bLIN_CtrlReg__2__POS EQU 2
LIN_1_bLIN_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
LIN_1_bLIN_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
LIN_1_bLIN_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
LIN_1_bLIN_CtrlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
LIN_1_bLIN_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
LIN_1_bLIN_CtrlReg__MASK EQU 0x07
LIN_1_bLIN_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
LIN_1_bLIN_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
LIN_1_bLIN_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_REG EQU CYREG_B0_UDB06_A0
LIN_1_bLIN_InactFSM_BusInactDp_u0__A1_REG EQU CYREG_B0_UDB06_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_REG EQU CYREG_B0_UDB06_D0
LIN_1_bLIN_InactFSM_BusInactDp_u0__D1_REG EQU CYREG_B0_UDB06_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_REG EQU CYREG_B0_UDB06_F0
LIN_1_bLIN_InactFSM_BusInactDp_u0__F1_REG EQU CYREG_B0_UDB06_F1
LIN_1_bLIN_LINDp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
LIN_1_bLIN_LINDp_u0__A0_REG EQU CYREG_B0_UDB15_A0
LIN_1_bLIN_LINDp_u0__A1_REG EQU CYREG_B0_UDB15_A1
LIN_1_bLIN_LINDp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
LIN_1_bLIN_LINDp_u0__D0_REG EQU CYREG_B0_UDB15_D0
LIN_1_bLIN_LINDp_u0__D1_REG EQU CYREG_B0_UDB15_D1
LIN_1_bLIN_LINDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
LIN_1_bLIN_LINDp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
LIN_1_bLIN_LINDp_u0__F0_REG EQU CYREG_B0_UDB15_F0
LIN_1_bLIN_LINDp_u0__F1_REG EQU CYREG_B0_UDB15_F1
LIN_1_bLIN_LINDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
LIN_1_bLIN_LINDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
LIN_1_bLIN_StsReg__0__MASK EQU 0x01
LIN_1_bLIN_StsReg__0__POS EQU 0
LIN_1_bLIN_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
LIN_1_bLIN_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
LIN_1_bLIN_StsReg__1__MASK EQU 0x02
LIN_1_bLIN_StsReg__1__POS EQU 1
LIN_1_bLIN_StsReg__2__MASK EQU 0x04
LIN_1_bLIN_StsReg__2__POS EQU 2
LIN_1_bLIN_StsReg__3__MASK EQU 0x08
LIN_1_bLIN_StsReg__3__POS EQU 3
LIN_1_bLIN_StsReg__MASK EQU 0x0F
LIN_1_bLIN_StsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
LIN_1_bLIN_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
LIN_1_bLIN_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
LIN_1_bLIN_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
LIN_1_bLIN_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
LIN_1_bLIN_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
LIN_1_bLIN_StsReg__STATUS_REG EQU CYREG_B0_UDB04_ST

; Position_1
Position_1__0__MASK EQU 0x40
Position_1__0__PC EQU CYREG_PRT4_PC6
Position_1__0__PORT EQU 4
Position_1__0__SHIFT EQU 6
Position_1__AG EQU CYREG_PRT4_AG
Position_1__AMUX EQU CYREG_PRT4_AMUX
Position_1__BIE EQU CYREG_PRT4_BIE
Position_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Position_1__BYP EQU CYREG_PRT4_BYP
Position_1__CTL EQU CYREG_PRT4_CTL
Position_1__DM0 EQU CYREG_PRT4_DM0
Position_1__DM1 EQU CYREG_PRT4_DM1
Position_1__DM2 EQU CYREG_PRT4_DM2
Position_1__DR EQU CYREG_PRT4_DR
Position_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Position_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Position_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Position_1__MASK EQU 0x40
Position_1__PORT EQU 4
Position_1__PRT EQU CYREG_PRT4_PRT
Position_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Position_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Position_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Position_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Position_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Position_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Position_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Position_1__PS EQU CYREG_PRT4_PS
Position_1__SHIFT EQU 6
Position_1__SLW EQU CYREG_PRT4_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x05
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x20
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x20

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x01
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x02
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x02

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x06
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x40
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x40

; L_RXD_1
L_RXD_1__0__MASK EQU 0x80
L_RXD_1__0__PC EQU CYREG_PRT3_PC7
L_RXD_1__0__PORT EQU 3
L_RXD_1__0__SHIFT EQU 7
L_RXD_1__AG EQU CYREG_PRT3_AG
L_RXD_1__AMUX EQU CYREG_PRT3_AMUX
L_RXD_1__BIE EQU CYREG_PRT3_BIE
L_RXD_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
L_RXD_1__BYP EQU CYREG_PRT3_BYP
L_RXD_1__CTL EQU CYREG_PRT3_CTL
L_RXD_1__DM0 EQU CYREG_PRT3_DM0
L_RXD_1__DM1 EQU CYREG_PRT3_DM1
L_RXD_1__DM2 EQU CYREG_PRT3_DM2
L_RXD_1__DR EQU CYREG_PRT3_DR
L_RXD_1__INP_DIS EQU CYREG_PRT3_INP_DIS
L_RXD_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
L_RXD_1__LCD_EN EQU CYREG_PRT3_LCD_EN
L_RXD_1__MASK EQU 0x80
L_RXD_1__PORT EQU 3
L_RXD_1__PRT EQU CYREG_PRT3_PRT
L_RXD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
L_RXD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
L_RXD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
L_RXD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
L_RXD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
L_RXD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
L_RXD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
L_RXD_1__PS EQU CYREG_PRT3_PS
L_RXD_1__SHIFT EQU 7
L_RXD_1__SLW EQU CYREG_PRT3_SLW

; L_TXD_1
L_TXD_1__0__MASK EQU 0x01
L_TXD_1__0__PC EQU CYREG_PRT12_PC0
L_TXD_1__0__PORT EQU 12
L_TXD_1__0__SHIFT EQU 0
L_TXD_1__AG EQU CYREG_PRT12_AG
L_TXD_1__BIE EQU CYREG_PRT12_BIE
L_TXD_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
L_TXD_1__BYP EQU CYREG_PRT12_BYP
L_TXD_1__DM0 EQU CYREG_PRT12_DM0
L_TXD_1__DM1 EQU CYREG_PRT12_DM1
L_TXD_1__DM2 EQU CYREG_PRT12_DM2
L_TXD_1__DR EQU CYREG_PRT12_DR
L_TXD_1__INP_DIS EQU CYREG_PRT12_INP_DIS
L_TXD_1__MASK EQU 0x01
L_TXD_1__PORT EQU 12
L_TXD_1__PRT EQU CYREG_PRT12_PRT
L_TXD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
L_TXD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
L_TXD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
L_TXD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
L_TXD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
L_TXD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
L_TXD_1__PS EQU CYREG_PRT12_PS
L_TXD_1__SHIFT EQU 0
L_TXD_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
L_TXD_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
L_TXD_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
L_TXD_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
L_TXD_1__SLW EQU CYREG_PRT12_SLW

; rori_A
rori_A__0__MASK EQU 0x01
rori_A__0__PC EQU CYREG_PRT3_PC0
rori_A__0__PORT EQU 3
rori_A__0__SHIFT EQU 0
rori_A__AG EQU CYREG_PRT3_AG
rori_A__AMUX EQU CYREG_PRT3_AMUX
rori_A__BIE EQU CYREG_PRT3_BIE
rori_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
rori_A__BYP EQU CYREG_PRT3_BYP
rori_A__CTL EQU CYREG_PRT3_CTL
rori_A__DM0 EQU CYREG_PRT3_DM0
rori_A__DM1 EQU CYREG_PRT3_DM1
rori_A__DM2 EQU CYREG_PRT3_DM2
rori_A__DR EQU CYREG_PRT3_DR
rori_A__INP_DIS EQU CYREG_PRT3_INP_DIS
rori_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
rori_A__LCD_EN EQU CYREG_PRT3_LCD_EN
rori_A__MASK EQU 0x01
rori_A__PORT EQU 3
rori_A__PRT EQU CYREG_PRT3_PRT
rori_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
rori_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
rori_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
rori_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
rori_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
rori_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
rori_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
rori_A__PS EQU CYREG_PRT3_PS
rori_A__SHIFT EQU 0
rori_A__SLW EQU CYREG_PRT3_SLW

; rori_B
rori_B__0__MASK EQU 0x04
rori_B__0__PC EQU CYREG_PRT3_PC2
rori_B__0__PORT EQU 3
rori_B__0__SHIFT EQU 2
rori_B__AG EQU CYREG_PRT3_AG
rori_B__AMUX EQU CYREG_PRT3_AMUX
rori_B__BIE EQU CYREG_PRT3_BIE
rori_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
rori_B__BYP EQU CYREG_PRT3_BYP
rori_B__CTL EQU CYREG_PRT3_CTL
rori_B__DM0 EQU CYREG_PRT3_DM0
rori_B__DM1 EQU CYREG_PRT3_DM1
rori_B__DM2 EQU CYREG_PRT3_DM2
rori_B__DR EQU CYREG_PRT3_DR
rori_B__INP_DIS EQU CYREG_PRT3_INP_DIS
rori_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
rori_B__LCD_EN EQU CYREG_PRT3_LCD_EN
rori_B__MASK EQU 0x04
rori_B__PORT EQU 3
rori_B__PRT EQU CYREG_PRT3_PRT
rori_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
rori_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
rori_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
rori_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
rori_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
rori_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
rori_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
rori_B__PS EQU CYREG_PRT3_PS
rori_B__SHIFT EQU 2
rori_B__SLW EQU CYREG_PRT3_SLW

; rori_i
rori_i__0__MASK EQU 0x10
rori_i__0__PC EQU CYREG_PRT3_PC4
rori_i__0__PORT EQU 3
rori_i__0__SHIFT EQU 4
rori_i__AG EQU CYREG_PRT3_AG
rori_i__AMUX EQU CYREG_PRT3_AMUX
rori_i__BIE EQU CYREG_PRT3_BIE
rori_i__BIT_MASK EQU CYREG_PRT3_BIT_MASK
rori_i__BYP EQU CYREG_PRT3_BYP
rori_i__CTL EQU CYREG_PRT3_CTL
rori_i__DM0 EQU CYREG_PRT3_DM0
rori_i__DM1 EQU CYREG_PRT3_DM1
rori_i__DM2 EQU CYREG_PRT3_DM2
rori_i__DR EQU CYREG_PRT3_DR
rori_i__INP_DIS EQU CYREG_PRT3_INP_DIS
rori_i__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
rori_i__LCD_EN EQU CYREG_PRT3_LCD_EN
rori_i__MASK EQU 0x10
rori_i__PORT EQU 3
rori_i__PRT EQU CYREG_PRT3_PRT
rori_i__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
rori_i__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
rori_i__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
rori_i__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
rori_i__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
rori_i__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
rori_i__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
rori_i__PS EQU CYREG_PRT3_PS
rori_i__SHIFT EQU 4
rori_i__SLW EQU CYREG_PRT3_SLW

; isr_1
isr_1__ES2_PATCH EQU 0
isr_1__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_1__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_1__INTC_MASK EQU 0x08
isr_1__INTC_NUMBER EQU 3
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR3
isr_1__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_1__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_1__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x06)

; Pin_1
Pin_1__0__MASK EQU 0x40
Pin_1__0__PC EQU CYREG_PRT5_PC6
Pin_1__0__PORT EQU 5
Pin_1__0__SHIFT EQU 6
Pin_1__AG EQU CYREG_PRT5_AG
Pin_1__AMUX EQU CYREG_PRT5_AMUX
Pin_1__BIE EQU CYREG_PRT5_BIE
Pin_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_1__BYP EQU CYREG_PRT5_BYP
Pin_1__CTL EQU CYREG_PRT5_CTL
Pin_1__DM0 EQU CYREG_PRT5_DM0
Pin_1__DM1 EQU CYREG_PRT5_DM1
Pin_1__DM2 EQU CYREG_PRT5_DM2
Pin_1__DR EQU CYREG_PRT5_DR
Pin_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_1__MASK EQU 0x40
Pin_1__PORT EQU 5
Pin_1__PRT EQU CYREG_PRT5_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_1__PS EQU CYREG_PRT5_PS
Pin_1__SHIFT EQU 6
Pin_1__SLW EQU CYREG_PRT5_SLW

; Pin_2
Pin_2__0__MASK EQU 0x10
Pin_2__0__PC EQU CYREG_PRT5_PC4
Pin_2__0__PORT EQU 5
Pin_2__0__SHIFT EQU 4
Pin_2__AG EQU CYREG_PRT5_AG
Pin_2__AMUX EQU CYREG_PRT5_AMUX
Pin_2__BIE EQU CYREG_PRT5_BIE
Pin_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_2__BYP EQU CYREG_PRT5_BYP
Pin_2__CTL EQU CYREG_PRT5_CTL
Pin_2__DM0 EQU CYREG_PRT5_DM0
Pin_2__DM1 EQU CYREG_PRT5_DM1
Pin_2__DM2 EQU CYREG_PRT5_DM2
Pin_2__DR EQU CYREG_PRT5_DR
Pin_2__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_2__MASK EQU 0x10
Pin_2__PORT EQU 5
Pin_2__PRT EQU CYREG_PRT5_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_2__PS EQU CYREG_PRT5_PS
Pin_2__SHIFT EQU 4
Pin_2__SLW EQU CYREG_PRT5_SLW

; Pin_3
Pin_3__0__MASK EQU 0x20
Pin_3__0__PC EQU CYREG_PRT5_PC5
Pin_3__0__PORT EQU 5
Pin_3__0__SHIFT EQU 5
Pin_3__AG EQU CYREG_PRT5_AG
Pin_3__AMUX EQU CYREG_PRT5_AMUX
Pin_3__BIE EQU CYREG_PRT5_BIE
Pin_3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_3__BYP EQU CYREG_PRT5_BYP
Pin_3__CTL EQU CYREG_PRT5_CTL
Pin_3__DM0 EQU CYREG_PRT5_DM0
Pin_3__DM1 EQU CYREG_PRT5_DM1
Pin_3__DM2 EQU CYREG_PRT5_DM2
Pin_3__DR EQU CYREG_PRT5_DR
Pin_3__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_3__MASK EQU 0x20
Pin_3__PORT EQU 5
Pin_3__PRT EQU CYREG_PRT5_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_3__PS EQU CYREG_PRT5_PS
Pin_3__SHIFT EQU 5
Pin_3__SLW EQU CYREG_PRT5_SLW

; Pin_4
Pin_4__0__MASK EQU 0x80
Pin_4__0__PC EQU CYREG_PRT5_PC7
Pin_4__0__PORT EQU 5
Pin_4__0__SHIFT EQU 7
Pin_4__AG EQU CYREG_PRT5_AG
Pin_4__AMUX EQU CYREG_PRT5_AMUX
Pin_4__BIE EQU CYREG_PRT5_BIE
Pin_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_4__BYP EQU CYREG_PRT5_BYP
Pin_4__CTL EQU CYREG_PRT5_CTL
Pin_4__DM0 EQU CYREG_PRT5_DM0
Pin_4__DM1 EQU CYREG_PRT5_DM1
Pin_4__DM2 EQU CYREG_PRT5_DM2
Pin_4__DR EQU CYREG_PRT5_DR
Pin_4__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_4__MASK EQU 0x80
Pin_4__PORT EQU 5
Pin_4__PRT EQU CYREG_PRT5_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_4__PS EQU CYREG_PRT5_PS
Pin_4__SHIFT EQU 7
Pin_4__SLW EQU CYREG_PRT5_SLW

; Pin_6
Pin_6__0__MASK EQU 0x10
Pin_6__0__PC EQU CYREG_PRT4_PC4
Pin_6__0__PORT EQU 4
Pin_6__0__SHIFT EQU 4
Pin_6__AG EQU CYREG_PRT4_AG
Pin_6__AMUX EQU CYREG_PRT4_AMUX
Pin_6__BIE EQU CYREG_PRT4_BIE
Pin_6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_6__BYP EQU CYREG_PRT4_BYP
Pin_6__CTL EQU CYREG_PRT4_CTL
Pin_6__DM0 EQU CYREG_PRT4_DM0
Pin_6__DM1 EQU CYREG_PRT4_DM1
Pin_6__DM2 EQU CYREG_PRT4_DM2
Pin_6__DR EQU CYREG_PRT4_DR
Pin_6__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_6__MASK EQU 0x10
Pin_6__PORT EQU 4
Pin_6__PRT EQU CYREG_PRT4_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_6__PS EQU CYREG_PRT4_PS
Pin_6__SHIFT EQU 4
Pin_6__SLW EQU CYREG_PRT4_SLW

; Tx_1
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT0_PC6
Tx_1__0__PORT EQU 0
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT0_AG
Tx_1__AMUX EQU CYREG_PRT0_AMUX
Tx_1__BIE EQU CYREG_PRT0_BIE
Tx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_1__BYP EQU CYREG_PRT0_BYP
Tx_1__CTL EQU CYREG_PRT0_CTL
Tx_1__DM0 EQU CYREG_PRT0_DM0
Tx_1__DM1 EQU CYREG_PRT0_DM1
Tx_1__DM2 EQU CYREG_PRT0_DM2
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 0
Tx_1__PRT EQU CYREG_PRT0_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 6
Tx_1__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E09E069
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
