

================================================================
== Vivado HLS Report for 'ip22zilog_convert_to_zs'
================================================================
* Date:           Tue May 26 02:23:05 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%up_curregs_addr = getelementptr [100 x i32]* %up_curregs, i64 0, i64 0" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:67]   --->   Operation 14 'getelementptr' 'up_curregs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:67]   --->   Operation 15 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 16 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:68]   --->   Operation 16 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%up_curregs_addr_3 = getelementptr [100 x i32]* %up_curregs, i64 0, i64 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 17 'getelementptr' 'up_curregs_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.66ns)   --->   "%up_curregs_load_6 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 18 'load' 'up_curregs_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 19 [2/2] (2.66ns)   --->   "%up_curregs_load = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:71]   --->   Operation 19 'load' 'up_curregs_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 20 [1/2] (2.66ns)   --->   "%up_curregs_load_6 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 20 'load' 'up_curregs_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %up_curregs_load_6, i32 4, i32 31)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 21 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %up_curregs_load_6 to i2" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 22 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i2.i2(i28 %tmp, i2 0, i2 %trunc_ln103)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 23 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.66ns)   --->   "store volatile i32 %and_ln, i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103]   --->   Operation 24 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 5.32>
ST_4 : Operation 25 [1/2] (2.66ns)   --->   "%up_curregs_load = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:71]   --->   Operation 25 'load' 'up_curregs_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 26 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:71]   --->   Operation 26 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 27 [2/2] (2.66ns)   --->   "%up_curregs_load_7 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:107]   --->   Operation 27 'load' 'up_curregs_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 5.32>
ST_5 : Operation 28 [2/2] (2.66ns)   --->   "%up_curregs_load_1 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:72]   --->   Operation 28 'load' 'up_curregs_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 29 [1/2] (2.66ns)   --->   "%up_curregs_load_7 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:107]   --->   Operation 29 'load' 'up_curregs_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 30 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_7, i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:107]   --->   Operation 30 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 31 [1/2] (2.66ns)   --->   "%up_curregs_load_1 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:72]   --->   Operation 31 'load' 'up_curregs_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%up_curregs_addr_1 = getelementptr [100 x i32]* %up_curregs, i64 0, i64 3" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:78]   --->   Operation 32 'getelementptr' 'up_curregs_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [2/2] (2.66ns)   --->   "%up_curregs_load_2 = load volatile i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:78]   --->   Operation 33 'load' 'up_curregs_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%up_curregs_addr_2 = getelementptr [100 x i32]* %up_curregs, i64 0, i64 5" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:79]   --->   Operation 34 'getelementptr' 'up_curregs_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [2/2] (2.66ns)   --->   "%up_curregs_load_3 = load volatile i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:79]   --->   Operation 35 'load' 'up_curregs_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 36 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_1, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:72]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 37 [1/2] (2.66ns)   --->   "%up_curregs_load_2 = load volatile i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:78]   --->   Operation 37 'load' 'up_curregs_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 38 [1/2] (2.66ns)   --->   "%up_curregs_load_3 = load volatile i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:79]   --->   Operation 38 'load' 'up_curregs_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 39 [2/2] (2.66ns)   --->   "%up_curregs_load_8 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:111]   --->   Operation 39 'load' 'up_curregs_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 40 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_2, i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:78]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 41 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_3, i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:79]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 42 [1/2] (2.66ns)   --->   "%up_curregs_load_8 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:111]   --->   Operation 42 'load' 'up_curregs_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%brg_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %brg)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:63]   --->   Operation 43 'read' 'brg_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %brg_read to i8" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:73]   --->   Operation 44 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %trunc_ln73 to i32" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:73]   --->   Operation 45 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (2.66ns)   --->   "store volatile i32 %zext_ln73, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:73]   --->   Operation 46 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %brg_read, i32 8, i32 15)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:74]   --->   Operation 47 'partselect' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_8, i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:111]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 10 <SV = 9> <Delay = 2.66>
ST_10 : Operation 49 [2/2] (2.66ns)   --->   "%up_curregs_load_4 = load volatile i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:98]   --->   Operation 49 'load' 'up_curregs_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 50 [2/2] (2.66ns)   --->   "%up_curregs_load_5 = load volatile i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:99]   --->   Operation 50 'load' 'up_curregs_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %trunc_ln74_1 to i32" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:74]   --->   Operation 51 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (2.66ns)   --->   "store volatile i32 %zext_ln74, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:74]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 53 [1/2] (2.66ns)   --->   "%up_curregs_load_4 = load volatile i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:98]   --->   Operation 53 'load' 'up_curregs_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 54 [1/2] (2.66ns)   --->   "%up_curregs_load_5 = load volatile i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:99]   --->   Operation 54 'load' 'up_curregs_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 55 [2/2] (2.66ns)   --->   "%up_curregs_load_9 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:113]   --->   Operation 55 'load' 'up_curregs_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 12 <SV = 11> <Delay = 2.66>
ST_12 : Operation 56 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_4, i32* %up_curregs_addr_1, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:98]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 57 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_5, i32* %up_curregs_addr_2, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:99]   --->   Operation 57 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 58 [1/2] (2.66ns)   --->   "%up_curregs_load_9 = load volatile i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:113]   --->   Operation 58 'load' 'up_curregs_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_ignore_status_mask, i32 0)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:123]   --->   Operation 59 'write' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.66>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %up_curregs), !map !215"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_parity_mask), !map !221"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_port_read_status_mask), !map !225"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_port_ignore_status_mask), !map !229"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cflag), !map !233"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %iflag), !map !239"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %brg), !map !243"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @ip22zilog_convert_to) nounwind"   --->   Operation 67 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:75]   --->   Operation 68 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_parity_mask, i32 255)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:100]   --->   Operation 69 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_9, i32* %up_curregs_addr_3, align 4" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:113]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_read_status_mask, i32 0)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:117]   --->   Operation 71 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_ignore_status_mask, i32 255)" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:133]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:134]   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('up_curregs_addr', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:67) [17]  (0 ns)
	'store' operation ('store_ln67', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:67) of constant 0 on array 'up_curregs' [18]  (2.66 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln68', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:68) of constant 0 on array 'up_curregs' [19]  (2.66 ns)

 <State 3>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_6', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103) on array 'up_curregs' [43]  (2.66 ns)
	'store' operation ('store_ln103', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103) of variable 'and_ln', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:103 on array 'up_curregs' [47]  (2.66 ns)

 <State 4>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:71) on array 'up_curregs' [20]  (2.66 ns)
	'store' operation ('store_ln71', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:71) of variable 'up_curregs_load', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:71 on array 'up_curregs' [21]  (2.66 ns)

 <State 5>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_7', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:107) on array 'up_curregs' [48]  (2.66 ns)
	'store' operation ('store_ln107', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:107) of variable 'up_curregs_load_7', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:107 on array 'up_curregs' [49]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_1', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:72) on array 'up_curregs' [22]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln72', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:72) of variable 'up_curregs_load_1', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:72 on array 'up_curregs' [23]  (2.66 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln78', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:78) of variable 'up_curregs_load_2', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:78 on array 'up_curregs' [33]  (2.66 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	wire read on port 'brg' (extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:63) [16]  (0 ns)
	'store' operation ('store_ln73', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:73) of variable 'zext_ln73', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:73 on array 'up_curregs' [26]  (2.66 ns)

 <State 10>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_4', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:98) on array 'up_curregs' [37]  (2.66 ns)

 <State 11>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln74', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:74) of variable 'zext_ln74', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:74 on array 'up_curregs' [29]  (2.66 ns)

 <State 12>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln98', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:98) of variable 'up_curregs_load_4', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:98 on array 'up_curregs' [38]  (2.66 ns)

 <State 13>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln75', extr_.linuxdriversttyserialip22zilog.c_ip22zilog_convert_to_zs_with_main.c:75) of constant 0 on array 'up_curregs' [30]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
