#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 20:30:52 2018
# Process ID: 530136
# Current directory: C:/Users/Leo/Desktop/FPGA/hw5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent529960 C:\Users\Leo\Desktop\FPGA\hw5\hw5.xpr
# Log file: C:/Users/Leo/Desktop/FPGA/hw5/vivado.log
# Journal file: C:/Users/Leo/Desktop/FPGA/hw5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Leo/Desktop/FPGA/hw5/hw5.xpr
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name parity_v1_0_project -directory C:/Users/Leo/Desktop/FPGA/hw5/hw5.tmp/parity_v1_0_project c:/Users/Leo/Desktop/FPGA/ip_repo/parity_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Leo/Desktop/FPGA/ip_repo/parity_1.0
ipx::edit_ip_in_project -upgrade true -name djb2_v1_0_project -directory C:/Users/Leo/Desktop/FPGA/hw5/hw5.tmp/djb2_v1_0_project c:/Users/Leo/Desktop/FPGA/ip_repo/djb2_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Leo/Desktop/FPGA/ip_repo/djb2_1.0
ipx::edit_ip_in_project -upgrade true -name sorting_v1_0_project -directory C:/Users/Leo/Desktop/FPGA/hw5/hw5.tmp/sorting_v1_0_project c:/Users/Leo/Desktop/FPGA/ip_repo/sorting_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Leo/Desktop/FPGA/ip_repo/sorting_1.0
ipx::edit_ip_in_project -upgrade true -name calculator_v1_0_project -directory C:/Users/Leo/Desktop/FPGA/hw5/hw5.tmp/calculator_v1_0_project c:/Users/Leo/Desktop/FPGA/ip_repo/calculator_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Leo/Desktop/FPGA/ip_repo/calculator_1.0
ipx::edit_ip_in_project -upgrade true -name PWM_v1_0_project -directory C:/Users/Leo/Desktop/FPGA/hw5/hw5.tmp/PWM_v1_0_project c:/Users/Leo/Desktop/FPGA/ip_repo/PWM_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Leo/Desktop/FPGA/ip_repo/PWM_1.0
update_ip_catalog -rebuild
update_ip_catalog
open_bd_design {C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/hw5.bd}
update_ip_catalog -rebuild
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip [get_ips  {hw5_calculator_0_0 hw5_PWM_0_0 hw5_djb2_0_0 hw5_parity_0_1 hw5_sorting_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {hw5_calculator_0_0 hw5_PWM_0_0 hw5_djb2_0_0 hw5_parity_0_1 hw5_sorting_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/hw5.bd]
catch { config_ip_cache -export [get_ips -all hw5_parity_0_1] }
catch { config_ip_cache -export [get_ips -all hw5_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all hw5_sorting_0_0] }
catch { config_ip_cache -export [get_ips -all hw5_djb2_0_0] }
catch { config_ip_cache -export [get_ips -all hw5_calculator_0_0] }
catch { config_ip_cache -export [get_ips -all hw5_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/hw5.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/hw5.bd]
launch_runs -jobs 2 {hw5_parity_0_1_synth_1 hw5_PWM_0_0_synth_1 hw5_sorting_0_0_synth_1 hw5_djb2_0_0_synth_1 hw5_calculator_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/hw5.bd] -directory C:/Users/Leo/Desktop/FPGA/hw5/hw5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Leo/Desktop/FPGA/hw5/hw5.ip_user_files -ipstatic_source_dir C:/Users/Leo/Desktop/FPGA/hw5/hw5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Leo/Desktop/FPGA/hw5/hw5.cache/compile_simlib/modelsim} {questa=C:/Users/Leo/Desktop/FPGA/hw5/hw5.cache/compile_simlib/questa} {riviera=C:/Users/Leo/Desktop/FPGA/hw5/hw5.cache/compile_simlib/riviera} {activehdl=C:/Users/Leo/Desktop/FPGA/hw5/hw5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Users/Leo/Desktop/FPGA/hw5/hw5.runs/impl_1/hw5_wrapper.sysdef C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf

launch_sdk -workspace C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk -hwspec C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name djb2_v1_0_project -directory C:/Users/Leo/Desktop/FPGA/hw5/hw5.tmp/djb2_v1_0_project c:/Users/Leo/Desktop/FPGA/ip_repo/djb2_1.0/component.xml
update_compile_order -fileset sources_1
current_project hw5
open_bd_design {C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/hw5.bd}
close_project
