// Seed: 2058510012
module module_0;
  supply1 id_1;
  assign module_2.id_8 = 0;
  assign id_2 = id_1 && id_1;
  wire id_3, id_4;
  always begin : LABEL_0
    id_1 = 1'b0;
  end
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    output wor   id_2,
    output wire  id_3,
    output wand  id_4
);
  assign id_0 = 1'b0;
  xnor primCall (id_0, id_1, id_6, id_7, id_8, id_9);
  uwire id_6 = 1'b0, id_7, id_8;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    id_10,
    input wor id_4,
    input wire id_5,
    input uwire id_6,
    output tri0 id_7,
    output wire id_8
);
  wire id_11;
  module_0 modCall_1 ();
  assign id_10 = 1;
  id_12(
      1, id_8, id_6
  );
  nand primCall (id_0, id_1, id_10, id_11, id_2, id_3, id_4, id_5, id_6);
endmodule
