{"Source Block": ["oh/src/common/hdl/oh_clockdiv.v@29:39@HdlIdDef", "   //regs\n   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n \t\n   //###########################################\n   //# CHANGE DETECT (count 8 periods)\n   //###########################################\n\n"], "Clone Blocks": [["oh/src/common/hdl/oh_clockdiv.v@28:38", "\n   //regs\n   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n \t\n   //###########################################\n   //# CHANGE DETECT (count 8 periods)\n   //###########################################\n"], ["oh/src/common/hdl/oh_clockdiv.v@27:37", "    );\n\n   //regs\n   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n \t\n   //###########################################\n   //# CHANGE DETECT (count 8 periods)\n"], ["oh/src/common/hdl/oh_clockdiv.v@26:36", "    output \t clkstable    // clock is guaranteed to be stable\n    );\n\n   //regs\n   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n \t\n   //###########################################\n"], ["oh/src/common/hdl/oh_clockdiv.v@25:35", "    output \t clkfall1, // falling edge match \n    output \t clkstable    // clock is guaranteed to be stable\n    );\n\n   //regs\n   reg [7:0] counter;\n   reg \t     clkout0_reg;\n   reg \t     clkout1_reg;\n   reg \t     clkout1_shift;\n   reg [2:0] period;\n \t\n"]], "Diff Content": {"Delete": [], "Add": [[34, "   wire      \n"], [34, "period_match;\n"]]}}