$date
	Tue Apr 30 17:29:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module melayFSM_testbench $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module M $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ CLK $end
$var wire 1 % RST $end
$var parameter 32 & S0 $end
$var parameter 32 ' S1 $end
$var parameter 32 ( S2 $end
$var reg 2 ) State [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 (
b1 '
b0 &
$end
#0
$dumpvars
bx )
1%
0$
x#
x"
x!
$end
#2
b0 )
1$
#4
0$
z#
1"
0%
#6
b1 )
0!
1$
#8
0$
1#
z"
#10
b10 )
1$
#12
0$
1"
#14
1!
1$
#16
0$
#18
1$
#20
0$
0"
#22
b0 )
0!
1$
#24
0$
0#
1"
#26
b1 )
1$
#28
0$
1#
z"
#30
b10 )
1$
#32
0$
1"
#34
1!
1$
#36
0$
