---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/mca/context-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `Context.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>

This file defines a class for holding ownership of various simulated hardware units. <a href="#details">More...</a>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/MCA/Context.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/context-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/HardwareUnits/RegisterFile.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/registerfile-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/HardwareUnits/RetireControlUnit.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/retirecontrolunit-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/HardwareUnits/Scheduler.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/scheduler-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/Stages/DispatchStage.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/dispatchstage-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/Stages/EntryStage.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/entrystage-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/Stages/ExecuteStage.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/executestage-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/Stages/InOrderIssueStage.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/inorderissuestage-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/Stages/MicroOpQueueStage.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/microopqueuestage-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/Stages/RetireStage.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/retirestage-h"
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/mca">llvm::mca</a></>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

This file defines a class for holding ownership of various simulated hardware units.

A Context also provides a utility routine for constructing a default out-of-order pipeline with fetch, dispatch, execute, and retire stages.

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><span class="doxyHighlightComment">//===---------------------------- Context.cpp -------------------&#42;- C++ -&#42;-===//</span></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><span class="doxyHighlightComment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><span class="doxyHighlightComment">// See https://llvm.org/LICENSE.txt for license information.</span></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><span class="doxyHighlightComment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><span class="doxyHighlightComment">/// \\file</span></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><span class="doxyHighlightComment">/// This file defines a class for holding ownership of various simulated</span></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><span class="doxyHighlightComment">/// hardware units.  A Context also provides a utility routine for constructing</span></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><span class="doxyHighlightComment">/// a default out-of-order pipeline with fetch, dispatch, execute, and retire</span></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><span class="doxyHighlightComment">/// stages.</span></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/context-h">llvm/MCA/Context.h</a>&quot;</span></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/registerfile-h">llvm/MCA/HardwareUnits/RegisterFile.h</a>&quot;</span></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/retirecontrolunit-h">llvm/MCA/HardwareUnits/RetireControlUnit.h</a>&quot;</span></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/scheduler-h">llvm/MCA/HardwareUnits/Scheduler.h</a>&quot;</span></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/dispatchstage-h">llvm/MCA/Stages/DispatchStage.h</a>&quot;</span></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/entrystage-h">llvm/MCA/Stages/EntryStage.h</a>&quot;</span></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/executestage-h">llvm/MCA/Stages/ExecuteStage.h</a>&quot;</span></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/inorderissuestage-h">llvm/MCA/Stages/InOrderIssueStage.h</a>&quot;</span></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/microopqueuestage-h">llvm/MCA/Stages/MicroOpQueueStage.h</a>&quot;</span></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/stages/retirestage-h">llvm/MCA/Stages/RetireStage.h</a>&quot;</span></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</span></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/mca">mca</a> &#123;</span></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><span class="doxyHighlight">std::unique&#95;ptr&lt;Pipeline&gt;</span></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32" lineLink="/docs/api/classes/llvm/mca/context/#ae59a559d2474039c4dfb540996e84d42"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mca/context/#ae59a559d2474039c4dfb540996e84d42">Context::createDefaultPipeline</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mca/pipelineoptions">PipelineOptions</a> &amp;Opts, <a href="/docs/api/structs/llvm/mca/sourcemgr">SourceMgr</a> &amp;<a href="/docs/api/namespaces/llvm/#a5f3f23062c5d5636bee27c54f4a407f0">SrcMgr</a>,</span></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><span class="doxyHighlight">                               <a href="/docs/api/classes/llvm/mca/custombehaviour">CustomBehaviour</a> &amp;CB) &#123;</span></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel">MCSchedModel</a> &amp;SM = STI.getSchedModel();</span></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!SM.<a href="/docs/api/structs/llvm/mcschedmodel/#a17c82641b0ce9632ce1baaf54a71db6e">isOutOfOrder</a>())</span></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/context/#a48ddd4fee83ada5df0185350904d8398">createInOrderPipeline</a>(Opts, <a href="/docs/api/namespaces/llvm/#a5f3f23062c5d5636bee27c54f4a407f0">SrcMgr</a>, CB);</span></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Create the hardware units defining the backend.</span></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> RCU = std::make&#95;unique&lt;RetireControlUnit&gt;(SM);</span></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> PRF = std::make&#95;unique&lt;RegisterFile&gt;(SM, MRI, Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a446906c0241a2ba8cff6713dc7a35cb2">RegisterFileSize</a>);</span></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> LSU = std::make&#95;unique&lt;LSUnit&gt;(SM, Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a0d5d115efc4e229156b51d9ce25b6793">LoadQueueSize</a>,</span></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><span class="doxyHighlight">                                      Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a0ca056c4b6038467f238b6f91cd7c74e">StoreQueueSize</a>, Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a6df186c732754aa0cfaabb93572a8d07">AssumeNoAlias</a>);</span></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> HWS = std::make&#95;unique&lt;Scheduler&gt;(SM, &#42;LSU);</span></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Create the pipeline stages.</span></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Fetch = std::make&#95;unique&lt;EntryStage&gt;(<a href="/docs/api/namespaces/llvm/#a5f3f23062c5d5636bee27c54f4a407f0">SrcMgr</a>);</span></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Dispatch =</span></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><span class="doxyHighlight">      std::make&#95;unique&lt;DispatchStage&gt;(STI, MRI, Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a5f5ee31e12d1dfbc4295181b0de64434">DispatchWidth</a>, &#42;RCU, &#42;PRF);</span></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/support/program-cpp/#a3cc4767a85e498eea6b41bfbbdb4d2e9">Execute</a> =</span></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><span class="doxyHighlight">      std::make&#95;unique&lt;ExecuteStage&gt;(&#42;HWS, Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a512954901c309ef36e6add328f458871">EnableBottleneckAnalysis</a>);</span></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Retire = std::make&#95;unique&lt;RetireStage&gt;(&#42;RCU, &#42;PRF, &#42;LSU);</span></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Pass the ownership of all the hardware units to this Context.</span></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/context/#ade3369aca1d7613aaa9356e6a38ceb00">addHardwareUnit</a>(std::move(RCU));</span></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/context/#ade3369aca1d7613aaa9356e6a38ceb00">addHardwareUnit</a>(std::move(PRF));</span></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/context/#ade3369aca1d7613aaa9356e6a38ceb00">addHardwareUnit</a>(std::move(LSU));</span></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/context/#ade3369aca1d7613aaa9356e6a38ceb00">addHardwareUnit</a>(std::move(HWS));</span></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Build the pipeline.</span></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> StagePipeline = std::make&#95;unique&lt;Pipeline&gt;();</span></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><span class="doxyHighlight">  StagePipeline-&gt;appendStage(std::move(Fetch));</span></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a3ad9f723e0a60f417aab427cb93b9dc5">MicroOpQueueSize</a>)</span></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><span class="doxyHighlight">    StagePipeline-&gt;appendStage(std::make&#95;unique&lt;MicroOpQueueStage&gt;(</span></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><span class="doxyHighlight">        Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a3ad9f723e0a60f417aab427cb93b9dc5">MicroOpQueueSize</a>, Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#ac8664b52385f44ea435a4066e33bd95f">DecodersThroughput</a>));</span></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><span class="doxyHighlight">  StagePipeline-&gt;appendStage(std::move(Dispatch));</span></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><span class="doxyHighlight">  StagePipeline-&gt;appendStage(std::move(<a href="/docs/api/files/lib/lib/support/program-cpp/#a3cc4767a85e498eea6b41bfbbdb4d2e9">Execute</a>));</span></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><span class="doxyHighlight">  StagePipeline-&gt;appendStage(std::move(Retire));</span></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> StagePipeline;</span></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><span class="doxyHighlight">std::unique&#95;ptr&lt;Pipeline&gt;</span></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73" lineLink="/docs/api/classes/llvm/mca/context/#a48ddd4fee83ada5df0185350904d8398"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mca/context/#a48ddd4fee83ada5df0185350904d8398">Context::createInOrderPipeline</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mca/pipelineoptions">PipelineOptions</a> &amp;Opts, <a href="/docs/api/structs/llvm/mca/sourcemgr">SourceMgr</a> &amp;<a href="/docs/api/namespaces/llvm/#a5f3f23062c5d5636bee27c54f4a407f0">SrcMgr</a>,</span></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><span class="doxyHighlight">                               <a href="/docs/api/classes/llvm/mca/custombehaviour">CustomBehaviour</a> &amp;CB) &#123;</span></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel">MCSchedModel</a> &amp;SM = STI.getSchedModel();</span></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> PRF = std::make&#95;unique&lt;RegisterFile&gt;(SM, MRI, Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a446906c0241a2ba8cff6713dc7a35cb2">RegisterFileSize</a>);</span></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> LSU = std::make&#95;unique&lt;LSUnit&gt;(SM, Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a0d5d115efc4e229156b51d9ce25b6793">LoadQueueSize</a>,</span></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><span class="doxyHighlight">                                      Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a0ca056c4b6038467f238b6f91cd7c74e">StoreQueueSize</a>, Opts.<a href="/docs/api/structs/llvm/mca/pipelineoptions/#a6df186c732754aa0cfaabb93572a8d07">AssumeNoAlias</a>);</span></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Create the pipeline stages.</span></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Entry = std::make&#95;unique&lt;EntryStage&gt;(<a href="/docs/api/namespaces/llvm/#a5f3f23062c5d5636bee27c54f4a407f0">SrcMgr</a>);</span></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> InOrderIssue = std::make&#95;unique&lt;InOrderIssueStage&gt;(STI, &#42;PRF, CB, &#42;LSU);</span></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> StagePipeline = std::make&#95;unique&lt;Pipeline&gt;();</span></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Pass the ownership of all the hardware units to this Context.</span></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/context/#ade3369aca1d7613aaa9356e6a38ceb00">addHardwareUnit</a>(std::move(PRF));</span></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/context/#ade3369aca1d7613aaa9356e6a38ceb00">addHardwareUnit</a>(std::move(LSU));</span></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Build the pipeline.</span></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><span class="doxyHighlight">  StagePipeline-&gt;appendStage(std::move(Entry));</span></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><span class="doxyHighlight">  StagePipeline-&gt;appendStage(std::move(InOrderIssue));</span></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> StagePipeline;</span></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// namespace mca</span></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// namespace llvm</span></CodeLine>

</ProgramListing>


</DoxygenPage>
