put_pasid_state_wait	,	F_27
atomic_set	,	F_66
spin_lock_init	,	F_68
dev	,	V_13
AMD_IOMMU_INV_PRI_RSP_INVALID	,	V_66
out_clear_state	,	V_88
npages	,	V_57
state	,	V_61
AMD_IOMMU_INV_PRI_RSP_FAIL	,	V_68
create_workqueue	,	F_84
device_id	,	F_1
mmu_notifier_unregister	,	F_32
pci_bus_type	,	V_93
devfn	,	V_6
empty_page_table	,	V_45
free_device_state	,	F_8
destroy_workqueue	,	F_86
domain	,	V_12
GFP_KERNEL	,	V_83
free_pasid_state	,	F_25
devid	,	V_3
__unbind_pasid	,	F_29
GFP_ATOMIC	,	V_26
iommu_wq	,	V_33
BUG	,	F_38
EBUSY	,	V_96
pasid_levels	,	V_24
might_sleep	,	F_51
task_struct	,	V_80
set_pasid_state	,	F_22
get_task_mm	,	F_69
cb	,	V_99
INIT_WORK	,	F_62
AMD_IOMMU_INV_PRI_RSP_SUCCESS	,	V_65
address	,	V_39
e	,	V_72
pr_info	,	F_83
i	,	V_36
PPR_INVALID	,	V_67
"AMD IOMMUv2 functionality not available on this system\n"	,	L_2
iommu_domain_free	,	F_10
state_lock	,	V_10
device_state	,	V_7
set_pri_tag_status	,	F_52
amd_iommu_complete_ppr	,	F_54
out_free_states	,	V_94
mn_to_state	,	F_39
pasids	,	V_89
bus	,	V_4
amd_iommu_domain_enable_v2	,	F_75
NOTIFY_DONE	,	V_76
mn_invalidate_page	,	F_45
ppr_notifier	,	F_60
PPR_SUCCESS	,	V_53
PPR_FAILURE	,	V_69
iommu_mn	,	V_85
finish_pri_tag	,	F_53
finish	,	V_52
down_read	,	F_56
ret	,	V_27
put_page	,	F_59
atomic_dec_and_test	,	F_13
pri	,	V_50
count	,	V_11
iommu_domain	,	V_32
mmu_notifier	,	V_38
free_page	,	F_35
list	,	V_97
spin_unlock_irqrestore	,	F_7
pci_dev	,	V_1
get_user_pages	,	F_57
ops	,	V_84
page	,	V_59
alloc	,	V_19
dev_state	,	V_8
work_struct	,	V_54
free_pasid_states	,	F_37
DEFINE_WAIT	,	F_16
amd_iommu_bind_pasid	,	F_64
PPR_FAULT_WRITE	,	V_60
get_device_state	,	F_4
max_pasids	,	V_37
iommu_attach_device	,	F_76
states	,	V_25
list_del	,	F_79
kzalloc	,	F_61
root	,	V_20
wq	,	V_14
end	,	V_43
do_fault	,	F_55
mn_change_pte	,	F_44
pte	,	V_41
put_pasid_state	,	F_26
start	,	V_42
out_free_dev_state	,	V_92
ptr	,	V_21
put_device_state_wait	,	F_15
schedule	,	F_18
flush_workqueue	,	F_31
pte_t	,	T_2
free_pasid_states_level1	,	F_34
free_pasid_states_level2	,	F_36
ENOMEM	,	V_29
get_pasid_state	,	F_24
amd_iommu_set_invalidate_ctx_cb	,	F_81
amd_iommu_register_ppr_notifier	,	F_85
number	,	V_5
get_zeroed_page	,	F_21
init_waitqueue_head	,	F_67
tmp	,	V_90
lock	,	V_28
inv_ppr_cb	,	V_64
iommu_fault	,	V_75
mm_struct	,	V_40
write	,	V_58
work	,	V_55
index	,	V_23
out_unlock	,	V_30
mmap_sem	,	V_62
__get_device_state	,	F_2
amd_iommu_invalid_ppr_cb	,	T_3
amd_iommu_v2_supported	,	F_65
amd_iommu_init_device	,	F_72
mn_invalidate_range_end	,	F_49
status	,	V_49
ENODEV	,	V_81
wait	,	V_15
amd_iommu_unbind_pasid	,	F_71
kfree	,	F_11
out_drop_state	,	V_78
flags	,	V_9
pgd	,	V_46
list_add_tail	,	F_77
amd_iommu_domain_clear_gcr3	,	F_30
out	,	V_77
mn_release	,	F_50
"AMD IOMMUv2 driver by Joerg Roedel &lt;joerg.roedel@amd.com&gt;\n"	,	L_1
u16	,	T_1
mmput	,	F_28
out_free_domain	,	V_95
amd_iommu_flush_page	,	F_42
pasid	,	V_18
mn_clear_flush_young	,	F_43
EINVAL	,	V_82
TASK_UNINTERRUPTIBLE	,	V_16
__init	,	T_5
__exit	,	T_6
notifier_block	,	V_70
up_read	,	F_58
__mn_flush_page	,	F_41
amd_iommu_domain_set_gcr3	,	F_47
"amd_iommu_v2"	,	L_3
data	,	V_73
mmu_notifier_count	,	V_44
out_free	,	V_86
atomic_inc	,	F_6
wake_up	,	F_14
MAX_DEVICES	,	V_103
pdev	,	V_2
tag	,	V_48
pasid_state	,	V_17
iommu_detach_device	,	F_9
mm	,	V_31
amd_iommu_invalidate_ctx	,	T_4
out_destroy_wq	,	V_101
mn	,	V_34
level	,	V_22
PASID_MASK	,	V_91
inflight	,	V_51
task	,	V_63
nb	,	V_71
spin_lock_irqsave	,	F_5
clear_pasid_state	,	F_23
list_for_each_entry	,	F_3
amd_iommu_fault	,	V_74
tbl	,	V_35
mn_invalidate_range_start	,	F_46
amd_iommu_unregister_ppr_notifier	,	F_88
amd_iommu_v2_init	,	F_82
prepare_to_wait	,	F_17
inv_ctx_cb	,	V_47
amd_iommu_set_invalid_ppr_cb	,	F_80
put_device_state	,	F_12
WARN_ON_ONCE	,	F_89
amd_iommu_free_device	,	F_78
unbind_pasid	,	F_33
mmu_notifier_register	,	F_70
ppr_nb	,	V_102
amd_iommu_domain_direct_map	,	F_74
state_list	,	V_98
fault	,	V_56
NOTIFY_OK	,	V_79
container_of	,	F_40
queue_work	,	F_63
u64	,	V_100
amd_iommu_v2_exit	,	F_87
out_unregister	,	V_87
finish_wait	,	F_19
__get_pasid_state_ptr	,	F_20
iommu_domain_alloc	,	F_73
__pa	,	F_48
