<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2766" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2766{left:544px;bottom:68px;letter-spacing:0.11px;}
#t2_2766{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2766{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2766{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2766{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t6_2766{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_2766{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_2766{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_2766{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#ta_2766{left:69px;bottom:996px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_2766{left:69px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_2766{left:69px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_2766{left:69px;bottom:938px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#te_2766{left:69px;bottom:898px;letter-spacing:0.13px;word-spacing:-0.05px;}
#tf_2766{left:69px;bottom:874px;letter-spacing:-0.12px;}
#tg_2766{left:69px;bottom:855px;letter-spacing:-0.13px;}
#th_2766{left:90px;bottom:837px;letter-spacing:-0.14px;}
#ti_2766{left:69px;bottom:819px;letter-spacing:-0.11px;}
#tj_2766{left:90px;bottom:800px;letter-spacing:-0.12px;}
#tk_2766{left:69px;bottom:782px;letter-spacing:-0.12px;}
#tl_2766{left:90px;bottom:764px;letter-spacing:-0.14px;}
#tm_2766{left:69px;bottom:745px;letter-spacing:-0.11px;}
#tn_2766{left:90px;bottom:727px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_2766{left:90px;bottom:709px;letter-spacing:-0.12px;}
#tp_2766{left:90px;bottom:690px;letter-spacing:-0.13px;}
#tq_2766{left:90px;bottom:672px;letter-spacing:-0.11px;}
#tr_2766{left:90px;bottom:654px;letter-spacing:-0.13px;}
#ts_2766{left:117px;bottom:635px;letter-spacing:-0.13px;}
#tt_2766{left:69px;bottom:617px;letter-spacing:-0.12px;}
#tu_2766{left:90px;bottom:599px;letter-spacing:-0.13px;}
#tv_2766{left:117px;bottom:580px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_2766{left:256px;bottom:580px;}
#tx_2766{left:267px;bottom:580px;letter-spacing:-0.11px;}
#ty_2766{left:145px;bottom:562px;letter-spacing:-0.13px;}
#tz_2766{left:90px;bottom:544px;letter-spacing:-0.11px;}
#t10_2766{left:69px;bottom:525px;letter-spacing:-0.11px;}
#t11_2766{left:69px;bottom:507px;letter-spacing:-0.12px;}
#t12_2766{left:90px;bottom:489px;letter-spacing:-0.13px;}
#t13_2766{left:69px;bottom:470px;letter-spacing:-0.13px;}
#t14_2766{left:69px;bottom:452px;letter-spacing:-0.12px;}
#t15_2766{left:69px;bottom:434px;letter-spacing:-0.12px;}
#t16_2766{left:215px;bottom:434px;}
#t17_2766{left:226px;bottom:434px;letter-spacing:-0.11px;}
#t18_2766{left:367px;bottom:434px;}
#t19_2766{left:378px;bottom:434px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_2766{left:69px;bottom:417px;letter-spacing:-0.12px;}
#t1b_2766{left:90px;bottom:399px;letter-spacing:-0.13px;}
#t1c_2766{left:69px;bottom:380px;letter-spacing:-0.11px;}
#t1d_2766{left:90px;bottom:362px;letter-spacing:-0.11px;}
#t1e_2766{left:90px;bottom:344px;letter-spacing:-0.13px;}
#t1f_2766{left:69px;bottom:325px;letter-spacing:-0.12px;}
#t1g_2766{left:69px;bottom:307px;letter-spacing:-0.14px;}
#t1h_2766{left:69px;bottom:289px;letter-spacing:-0.12px;}
#t1i_2766{left:69px;bottom:270px;letter-spacing:-0.12px;}
#t1j_2766{left:69px;bottom:252px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_2766{left:69px;bottom:234px;letter-spacing:-0.11px;}
#t1l_2766{left:69px;bottom:215px;letter-spacing:-0.12px;}
#t1m_2766{left:69px;bottom:197px;letter-spacing:-0.13px;}
#t1n_2766{left:69px;bottom:179px;letter-spacing:-0.13px;}
#t1o_2766{left:69px;bottom:160px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_2766{left:69px;bottom:142px;letter-spacing:-0.12px;}
#t1q_2766{left:69px;bottom:124px;letter-spacing:-0.12px;}
#t1r_2766{left:214px;bottom:124px;}
#t1s_2766{left:228px;bottom:124px;letter-spacing:-0.16px;}

.s1_2766{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2766{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2766{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_2766{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2766{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_2766{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s7_2766{font-size:14px;font-family:NeoSansIntel_b6r;color:#000;}
.s8_2766{font-size:14px;font-family:Verdana_b66;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2766" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_b6r;
	src: url("fonts/NeoSansIntel_b6r.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

@font-face {
	font-family: Verdana_b66;
	src: url("fonts/Verdana_b66.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2766Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2766" style="-webkit-user-select: none;"><object width="935" height="1210" data="2766/2766.svg" type="image/svg+xml" id="pdf2766" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2766" class="t s1_2766">GETSEC[ENTERACCS]—Execute Authenticated Chipset Code </span>
<span id="t2_2766" class="t s2_2766">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2766" class="t s1_2766">7-14 </span><span id="t4_2766" class="t s1_2766">Vol. 2D </span>
<span id="t5_2766" class="t s3_2766">that a new IDT context be established before this point. Until such a new IDT context is established, the </span>
<span id="t6_2766" class="t s3_2766">programmer must take care in not executing an INT n instruction or any other operation that would result in an </span>
<span id="t7_2766" class="t s3_2766">exception or trap signaling. </span>
<span id="t8_2766" class="t s3_2766">Prior to completion of the GETSEC[ENTERACCS] instruction and after successful authentication of the AC module, </span>
<span id="t9_2766" class="t s3_2766">the private configuration space of the Intel TXT chipset is unlocked. The authenticated code module alone can gain </span>
<span id="ta_2766" class="t s3_2766">access to this normally restricted chipset state for the purpose of securing the platform. </span>
<span id="tb_2766" class="t s3_2766">Once the authenticated code module is launched at the completion of GETSEC[ENTERACCS], it is free to enable </span>
<span id="tc_2766" class="t s3_2766">interrupts by setting EFLAGS.IF and enable NMI by execution of IRET. This presumes that it has re-established </span>
<span id="td_2766" class="t s3_2766">interrupt handling support through initialization of the IDT, GDT, and corresponding interrupt handling code. </span>
<span id="te_2766" class="t s4_2766">Operation in a Uni-Processor Platform </span>
<span id="tf_2766" class="t s5_2766">(* The state of the internal flag ACMODEFLAG persists across instruction boundary *) </span>
<span id="tg_2766" class="t s5_2766">IF (CR4.SMXE=0) </span>
<span id="th_2766" class="t s5_2766">THEN #UD; </span>
<span id="ti_2766" class="t s5_2766">ELSIF (in VMX non-root operation) </span>
<span id="tj_2766" class="t s5_2766">THEN VM Exit (reason=”GETSEC instruction”); </span>
<span id="tk_2766" class="t s5_2766">ELSIF (GETSEC leaf unsupported) </span>
<span id="tl_2766" class="t s5_2766">THEN #UD; </span>
<span id="tm_2766" class="t s5_2766">ELSIF ((in VMX operation) or </span>
<span id="tn_2766" class="t s5_2766">(CR0.PE=0) or (CR0.CD=1) or (CR0.NW=1) or (CR0.NE=0) or </span>
<span id="to_2766" class="t s5_2766">(CPL&gt;0) or (EFLAGS.VM=1) or </span>
<span id="tp_2766" class="t s5_2766">(IA32_APIC_BASE.BSP=0) or </span>
<span id="tq_2766" class="t s5_2766">(TXT chipset not present) or </span>
<span id="tr_2766" class="t s5_2766">(ACMODEFLAG=1) or (IN_SMM=1)) </span>
<span id="ts_2766" class="t s5_2766">THEN #GP(0); </span>
<span id="tt_2766" class="t s5_2766">IF (GETSEC[PARAMETERS].Parameter_Type = 5, MCA_Handling (bit 6) = 0) </span>
<span id="tu_2766" class="t s5_2766">FOR I = 0 to IA32_MCG_CAP.COUNT-1 DO </span>
<span id="tv_2766" class="t s5_2766">IF (IA32_MC[I]_STATUS </span><span id="tw_2766" class="t s6_2766">= </span><span id="tx_2766" class="t s5_2766">uncorrectable error) </span>
<span id="ty_2766" class="t s5_2766">THEN #GP(0); </span>
<span id="tz_2766" class="t s5_2766">OD; </span>
<span id="t10_2766" class="t s5_2766">FI; </span>
<span id="t11_2766" class="t s5_2766">IF (IA32_MCG_STATUS.MCIP=1) or (IERR pin is asserted) </span>
<span id="t12_2766" class="t s5_2766">THEN #GP(0); </span>
<span id="t13_2766" class="t s5_2766">ACBASE := EBX; </span>
<span id="t14_2766" class="t s5_2766">ACSIZE := ECX; </span>
<span id="t15_2766" class="t s5_2766">IF (((ACBASE MOD 4096) </span><span id="t16_2766" class="t s7_2766">≠ </span><span id="t17_2766" class="t s5_2766">0) or ((ACSIZE MOD 64 ) </span><span id="t18_2766" class="t s7_2766">≠ </span><span id="t19_2766" class="t s5_2766">0 ) or (ACSIZE &lt; minimum module size) OR (ACSIZE &gt; authenticated RAM </span>
<span id="t1a_2766" class="t s5_2766">capacity)) or ((ACBASE+ACSIZE) &gt; (2^32 -1))) </span>
<span id="t1b_2766" class="t s5_2766">THEN #GP(0); </span>
<span id="t1c_2766" class="t s5_2766">IF (secondary thread(s) CR0.CD = 1) or ((secondary thread(s) NOT(wait-for-SIPI)) and </span>
<span id="t1d_2766" class="t s5_2766">(secondary thread(s) not in SENTER sleep state) </span>
<span id="t1e_2766" class="t s5_2766">THEN #GP(0); </span>
<span id="t1f_2766" class="t s5_2766">Mask SMI, INIT, A20M, and NMI external pin events; </span>
<span id="t1g_2766" class="t s5_2766">IA32_MISC_ENABLE := (IA32_MISC_ENABLE &amp; MASK_CONST*) </span>
<span id="t1h_2766" class="t s5_2766">(* The hexadecimal value of MASK_CONST may vary due to processor implementations *) </span>
<span id="t1i_2766" class="t s5_2766">A20M := 0; </span>
<span id="t1j_2766" class="t s5_2766">IA32_DEBUGCTL := 0; </span>
<span id="t1k_2766" class="t s5_2766">Invalidate processor TLB(s); </span>
<span id="t1l_2766" class="t s5_2766">Drain Outgoing Transactions; </span>
<span id="t1m_2766" class="t s5_2766">ACMODEFLAG := 1; </span>
<span id="t1n_2766" class="t s5_2766">SignalTXTMessage(ProcessorHold); </span>
<span id="t1o_2766" class="t s5_2766">Load the internal ACRAM based on the AC module size; </span>
<span id="t1p_2766" class="t s5_2766">(* Ensure that all ACRAM loads hit Write Back memory space *) </span>
<span id="t1q_2766" class="t s5_2766">IF (ACRAM memory type </span><span id="t1r_2766" class="t s8_2766">≠ </span><span id="t1s_2766" class="t s5_2766">WB) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
