

================================================================
== Vitis HLS Report for 'ZipperRemoval'
================================================================
* Date:           Thu May  8 10:10:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.637 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        1|  4295360506|  4.000 ns|  17.181 sec|    1|  4295360506|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100  |ZipperRemoval_Pipeline_VITIS_LOOP_1056_2  |        5|    65540|  20.000 ns|  0.262 ms|    5|  65540|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1054_1  |        0|  4295360505|  8 ~ 65543|          -|          -|  0 ~ 65535|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      62|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     226|     480|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     107|    -|
|Register         |        -|     -|     160|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     386|     649|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100  |ZipperRemoval_Pipeline_VITIS_LOOP_1056_2  |        0|   0|  226|  480|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        0|   0|  226|  480|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |loopWidth_fu_126_p2    |         +|   0|  0|  24|          17|           1|
    |y_2_fu_165_p2          |         +|   0|  0|  23|          16|           1|
    |icmp_ln1054_fu_160_p2  |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  62|          50|          19|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done                           |   9|          2|    1|          2|
    |conv2_i_i_lcssa969_fu_72          |   9|          2|   10|         20|
    |imgRgb_read                       |   9|          2|    1|          2|
    |imgUnzip_write                    |   9|          2|    1|          2|
    |p_0_0_0_0_0930_lcssa948973_fu_80  |   9|          2|   10|         20|
    |p_0_1_0_0_0932_lcssa950975_fu_84  |   9|          2|   10|         20|
    |p_0_2_0_0_0934_lcssa946971_fu_76  |   9|          2|   10|         20|
    |real_start                        |   9|          2|    1|          2|
    |y_fu_52                           |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 107|         23|   61|        125|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |   4|   0|    4|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |conv2_i_i_lcssa969_fu_72                                          |  10|   0|   10|          0|
    |conv2_i_i_lcssa969_load_reg_261                                   |  10|   0|   10|          0|
    |grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |loopWidth_reg_253                                                 |  17|   0|   17|          0|
    |p_0_0_0480_1_lcssa967_fu_68                                       |  10|   0|   10|          0|
    |p_0_0_0481_1_lcssa965_fu_64                                       |  10|   0|   10|          0|
    |p_0_0_0482_1_lcssa963_fu_60                                       |  10|   0|   10|          0|
    |p_0_0_0483_1_lcssa961_fu_56                                       |  10|   0|   10|          0|
    |p_0_0_0_0_0930_lcssa948973_fu_80                                  |  10|   0|   10|          0|
    |p_0_0_0_0_0930_lcssa948973_load_reg_271                           |  10|   0|   10|          0|
    |p_0_1_0_0_0932_lcssa950975_fu_84                                  |  10|   0|   10|          0|
    |p_0_1_0_0_0932_lcssa950975_load_reg_276                           |  10|   0|   10|          0|
    |p_0_2_0_0_0934_lcssa946971_fu_76                                  |  10|   0|   10|          0|
    |p_0_2_0_0_0934_lcssa946971_load_reg_266                           |  10|   0|   10|          0|
    |start_once_reg                                                    |   1|   0|    1|          0|
    |y_fu_52                                                           |  16|   0|   16|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 160|   0|  160|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|  ZipperRemoval|  return value|
|imgRgb_dout              |   in|   30|     ap_fifo|         imgRgb|       pointer|
|imgRgb_num_data_valid    |   in|    2|     ap_fifo|         imgRgb|       pointer|
|imgRgb_fifo_cap          |   in|    2|     ap_fifo|         imgRgb|       pointer|
|imgRgb_empty_n           |   in|    1|     ap_fifo|         imgRgb|       pointer|
|imgRgb_read              |  out|    1|     ap_fifo|         imgRgb|       pointer|
|imgUnzip_din             |  out|   30|     ap_fifo|       imgUnzip|       pointer|
|imgUnzip_num_data_valid  |   in|    2|     ap_fifo|       imgUnzip|       pointer|
|imgUnzip_fifo_cap        |   in|    2|     ap_fifo|       imgUnzip|       pointer|
|imgUnzip_full_n          |   in|    1|     ap_fifo|       imgUnzip|       pointer|
|imgUnzip_write           |  out|    1|     ap_fifo|       imgUnzip|       pointer|
|height                   |   in|   16|   ap_stable|         height|        scalar|
|width                    |   in|   16|   ap_stable|          width|        scalar|
+-------------------------+-----+-----+------------+---------------+--------------+

