{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538667649840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538667649849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  4 12:40:49 2018 " "Processing started: Thu Oct  4 12:40:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538667649849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538667649849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPScomPipeline -c MIPScomPipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPScomPipeline -c MIPScomPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538667649851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1538667651137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clocks.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/clocks.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "7seg.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/7seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WB.v 1 1 " "Found 1 design units, including 1 entities, in source file WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file Pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_4.v 1 1 " "Found 1 design units, including 1 entities, in source file PC_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_4 " "Found entity 1: PC_4" {  } { { "PC_4.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/PC_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUXhazard2.v 1 1 " "Found 1 design units, including 1 entities, in source file MUXhazard2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXhazard2 " "Found entity 1: MUXhazard2" {  } { { "MUXhazard2.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUXhazard2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUXhazard1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUXhazard1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXhazard1 " "Found entity 1: MUXhazard1" {  } { { "MUXhazard1.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUXhazard1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX32b.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32b " "Found entity 1: MUX32b" {  } { { "MUX32b.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUX32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX32.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX32.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX5b.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5b " "Found entity 1: MUX5b" {  } { { "MUX5b.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUX5b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651516 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1538667651521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPScomPipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPScomPipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPScomPipeline " "Found entity 1: MIPScomPipeline" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaInstru.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaInstru.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaInstru " "Found entity 1: memoriaInstru" {  } { { "memoriaInstru.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memoriaInstru.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.v 1 1 " "Found 1 design units, including 1 entities, in source file memdados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memdados " "Found entity 1: memdados" {  } { { "memdados.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memdados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF.v 1 1 " "Found 1 design units, including 1 entities, in source file IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_EX.v 1 1 " "Found 1 design units, including 1 entities, in source file ID_EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID.v 1 1 " "Found 1 design units, including 1 entities, in source file ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard1 " "Found entity 1: hazard1" {  } { { "hazard.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fowarding.v 1 1 " "Found 1 design units, including 1 entities, in source file fowarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 fowarding " "Found entity 1: fowarding" {  } { { "fowarding.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/fowarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ExtensorSinal.v 1 1 " "Found 1 design units, including 1 entities, in source file ExtensorSinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal " "Found entity 1: ExtensorSinal" {  } { { "ExtensorSinal.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ExtensorSinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX.v 1 1 " "Found 1 design units, including 1 entities, in source file EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/bancoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651578 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALUcontrol.v(5) " "Verilog HDL information at ALUcontrol.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1538667651582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667651588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667651588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPScomPipeline " "Elaborating entity \"MIPScomPipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538667651816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:divisorClk " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:divisorClk\"" {  } { { "MIPScomPipeline.v" "divisorClk" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clocks.v(31) " "Verilog HDL assignment warning at clocks.v(31): truncated value with size 32 to match size of target (25)" {  } { { "clocks.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/clocks.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538667651886 "|MIPScomPipeline|clk_div:divisorClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:pipe " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:pipe\"" {  } { { "MIPScomPipeline.v" "pipe" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF Pipeline:pipe\|IF:i_f " "Elaborating entity \"IF\" for hierarchy \"Pipeline:pipe\|IF:i_f\"" {  } { { "Pipeline.v" "i_f" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaInstru Pipeline:pipe\|IF:i_f\|memoriaInstru:IM1 " "Elaborating entity \"memoriaInstru\" for hierarchy \"Pipeline:pipe\|IF:i_f\|memoriaInstru:IM1\"" {  } { { "IF.v" "IM1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651904 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "memoriaInstru.v(6) " "Verilog HDL or VHDL warning at the memoriaInstru.v(6): index expression is not wide enough to address all of the elements in the array" {  } { { "memoriaInstru.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memoriaInstru.v" 6 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1538667651915 "|MIPScomPipeline|Pipeline:comb_5|IF:i_f|memoriaInstru:IM1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 255 memoriaInstru.v(10) " "Verilog HDL warning at memoriaInstru.v(10): number of words (18) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memoriaInstru.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memoriaInstru.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1538667651916 "|MIPScomPipeline|Pipeline:comb_5|IF:i_f|memoriaInstru:IM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoriaInstru\[31..18\] 0 memoriaInstru.v(5) " "Net \"memoriaInstru\[31..18\]\" at memoriaInstru.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaInstru.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memoriaInstru.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1538667651916 "|MIPScomPipeline|Pipeline:comb_5|IF:i_f|memoriaInstru:IM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_4 Pipeline:pipe\|IF:i_f\|PC_4:soma_4 " "Elaborating entity \"PC_4\" for hierarchy \"Pipeline:pipe\|IF:i_f\|PC_4:soma_4\"" {  } { { "IF.v" "soma_4" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32b Pipeline:pipe\|IF:i_f\|MUX32b:mux1 " "Elaborating entity \"MUX32b\" for hierarchy \"Pipeline:pipe\|IF:i_f\|MUX32b:mux1\"" {  } { { "IF.v" "mux1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID Pipeline:pipe\|IF:i_f\|IF_ID:if_id " "Elaborating entity \"IF_ID\" for hierarchy \"Pipeline:pipe\|IF:i_f\|IF_ID:if_id\"" {  } { { "IF.v" "if_id" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID Pipeline:pipe\|ID:i_d " "Elaborating entity \"ID\" for hierarchy \"Pipeline:pipe\|ID:i_d\"" {  } { { "Pipeline.v" "i_d" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control Pipeline:pipe\|ID:i_d\|control:control1 " "Elaborating entity \"control\" for hierarchy \"Pipeline:pipe\|ID:i_d\|control:control1\"" {  } { { "ID.v" "control1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg Pipeline:pipe\|ID:i_d\|bancoReg:reg1 " "Elaborating entity \"bancoReg\" for hierarchy \"Pipeline:pipe\|ID:i_d\|bancoReg:reg1\"" {  } { { "ID.v" "reg1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bancoReg.v(21) " "Verilog HDL assignment warning at bancoReg.v(21): truncated value with size 32 to match size of target (11)" {  } { { "bancoReg.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/bancoReg.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538667651949 "|MIPScomPipeline|Pipeline:comb_5|ID:i_d|bancoReg:reg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorSinal Pipeline:pipe\|ID:i_d\|ExtensorSinal:sinal_EX " "Elaborating entity \"ExtensorSinal\" for hierarchy \"Pipeline:pipe\|ID:i_d\|ExtensorSinal:sinal_EX\"" {  } { { "ID.v" "sinal_EX" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX Pipeline:pipe\|ID:i_d\|ID_EX:id_ex_pipeline " "Elaborating entity \"ID_EX\" for hierarchy \"Pipeline:pipe\|ID:i_d\|ID_EX:id_ex_pipeline\"" {  } { { "ID.v" "id_ex_pipeline" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX Pipeline:pipe\|EX:execute " "Elaborating entity \"EX\" for hierarchy \"Pipeline:pipe\|EX:execute\"" {  } { { "Pipeline.v" "execute" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add Pipeline:pipe\|EX:execute\|add:soma " "Elaborating entity \"add\" for hierarchy \"Pipeline:pipe\|EX:execute\|add:soma\"" {  } { { "EX.v" "soma" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol Pipeline:pipe\|EX:execute\|ALUcontrol:alucontrol " "Elaborating entity \"ALUcontrol\" for hierarchy \"Pipeline:pipe\|EX:execute\|ALUcontrol:alucontrol\"" {  } { { "EX.v" "alucontrol" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651981 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUcontrol.v(10) " "Verilog HDL Case Statement warning at ALUcontrol.v(10): incomplete case statement has no default case item" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1538667651985 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUctrl ALUcontrol.v(5) " "Verilog HDL Always Construct warning at ALUcontrol.v(5): inferring latch(es) for variable \"ALUctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1538667651985 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUctrl\[0\] ALUcontrol.v(5) " "Inferred latch for \"ALUctrl\[0\]\" at ALUcontrol.v(5)" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538667651985 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUctrl\[1\] ALUcontrol.v(5) " "Inferred latch for \"ALUctrl\[1\]\" at ALUcontrol.v(5)" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538667651985 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUctrl\[2\] ALUcontrol.v(5) " "Inferred latch for \"ALUctrl\[2\]\" at ALUcontrol.v(5)" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538667651985 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUctrl\[3\] ALUcontrol.v(5) " "Inferred latch for \"ALUctrl\[3\]\" at ALUcontrol.v(5)" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538667651985 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Pipeline:pipe\|EX:execute\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"Pipeline:pipe\|EX:execute\|ALU:alu1\"" {  } { { "EX.v" "alu1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5b Pipeline:pipe\|EX:execute\|MUX5b:mux5_1 " "Elaborating entity \"MUX5b\" for hierarchy \"Pipeline:pipe\|EX:execute\|MUX5b:mux5_1\"" {  } { { "EX.v" "mux5_1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 Pipeline:pipe\|EX:execute\|MUX32:Mux32_2 " "Elaborating entity \"MUX32\" for hierarchy \"Pipeline:pipe\|EX:execute\|MUX32:Mux32_2\"" {  } { { "EX.v" "Mux32_2" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXhazard1 Pipeline:pipe\|EX:execute\|MUXhazard1:Mux32_3inA " "Elaborating entity \"MUXhazard1\" for hierarchy \"Pipeline:pipe\|EX:execute\|MUXhazard1:Mux32_3inA\"" {  } { { "EX.v" "Mux32_3inA" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667651999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM Pipeline:pipe\|EX:execute\|EX_MEM:ex_mem_pipeline " "Elaborating entity \"EX_MEM\" for hierarchy \"Pipeline:pipe\|EX:execute\|EX_MEM:ex_mem_pipeline\"" {  } { { "EX.v" "ex_mem_pipeline" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667652008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM Pipeline:pipe\|MEM:memory " "Elaborating entity \"MEM\" for hierarchy \"Pipeline:pipe\|MEM:memory\"" {  } { { "Pipeline.v" "memory" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667652014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memdados Pipeline:pipe\|MEM:memory\|memdados:datamem " "Elaborating entity \"memdados\" for hierarchy \"Pipeline:pipe\|MEM:memory\|memdados:datamem\"" {  } { { "MEM.v" "datamem" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MEM.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667652019 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 255 memdados.v(12) " "Verilog HDL warning at memdados.v(12): number of words (24) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memdados.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memdados.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1538667652191 "|MIPScomPipeline|Pipeline:comb_5|MEM:memory|memdados:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB Pipeline:pipe\|MEM:memory\|MEM_WB:mem_wb_pipeline " "Elaborating entity \"MEM_WB\" for hierarchy \"Pipeline:pipe\|MEM:memory\|MEM_WB:mem_wb_pipeline\"" {  } { { "MEM.v" "mem_wb_pipeline" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MEM.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667652206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 MEM_WB.v(22) " "Verilog HDL assignment warning at MEM_WB.v(22): truncated value with size 5 to match size of target (2)" {  } { { "MEM_WB.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MEM_WB.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538667652209 "|MIPScomPipeline|Pipeline:comb_5|MEM:memory|MEM_WB:mem_wb_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB Pipeline:pipe\|WB:writeback " "Elaborating entity \"WB\" for hierarchy \"Pipeline:pipe\|WB:writeback\"" {  } { { "Pipeline.v" "writeback" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667652211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Pipeline:pipe\|WB:writeback\|MUX:muxwb " "Elaborating entity \"MUX\" for hierarchy \"Pipeline:pipe\|WB:writeback\|MUX:muxwb\"" {  } { { "WB.v" "muxwb" { Text "/home/neto/Documentos/mips/MIPScomPipeline/WB.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667652214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard1 Pipeline:pipe\|hazard1:hzrd " "Elaborating entity \"hazard1\" for hierarchy \"Pipeline:pipe\|hazard1:hzrd\"" {  } { { "Pipeline.v" "hzrd" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667652218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fowarding Pipeline:pipe\|fowarding:fwrd " "Elaborating entity \"fowarding\" for hierarchy \"Pipeline:pipe\|fowarding:fwrd\"" {  } { { "Pipeline.v" "fwrd" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667652221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fowarding.v(8) " "Verilog HDL assignment warning at fowarding.v(8): truncated value with size 32 to match size of target (2)" {  } { { "fowarding.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/fowarding.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538667652224 "|MIPScomPipeline|Pipeline:comb_5|fowarding:fwrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fowarding.v(12) " "Verilog HDL assignment warning at fowarding.v(12): truncated value with size 32 to match size of target (2)" {  } { { "fowarding.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/fowarding.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538667652224 "|MIPScomPipeline|Pipeline:comb_5|fowarding:fwrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:seteS1 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:seteS1\"" {  } { { "MIPScomPipeline.v" "seteS1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667652226 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_0 " "Inferred RAM node \"Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1538667663546 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_1 " "Inferred RAM node \"Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1538667663556 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif " "Parameter INIT_FILE set to db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif " "Parameter INIT_FILE set to db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Pipeline:pipe\|MEM:memory\|memdados:datamem\|Mux27_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Pipeline:pipe\|MEM:memory\|memdados:datamem\|Mux27_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIPScomPipeline.MIPScomPipeline0.rtl.mif " "Parameter INIT_FILE set to MIPScomPipeline.MIPScomPipeline0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667664442 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667664442 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1538667664442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|altsyncram:memoriaRegs_rtl_0 " "Elaborated megafunction instantiation \"Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|altsyncram:memoriaRegs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667664844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|altsyncram:memoriaRegs_rtl_0 " "Instantiated megafunction \"Pipeline:pipe\|ID:i_d\|bancoReg:reg1\|altsyncram:memoriaRegs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667664846 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538667664846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_crh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_crh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_crh1 " "Found entity 1: altsyncram_crh1" {  } { { "db/altsyncram_crh1.tdf" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/db/altsyncram_crh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667665014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667665014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:pipe\|MEM:memory\|memdados:datamem\|altsyncram:Mux27_rtl_0 " "Elaborated megafunction instantiation \"Pipeline:pipe\|MEM:memory\|memdados:datamem\|altsyncram:Mux27_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667665053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:pipe\|MEM:memory\|memdados:datamem\|altsyncram:Mux27_rtl_0 " "Instantiated megafunction \"Pipeline:pipe\|MEM:memory\|memdados:datamem\|altsyncram:Mux27_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667665053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667665053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667665053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667665053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667665053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667665053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIPScomPipeline.MIPScomPipeline0.rtl.mif " "Parameter \"INIT_FILE\" = \"MIPScomPipeline.MIPScomPipeline0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667665053 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538667665053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0321.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0321.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0321 " "Found entity 1: altsyncram_0321" {  } { { "db/altsyncram_0321.tdf" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/db/altsyncram_0321.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667665187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667665187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:pipe\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[1\] " "Latch Pipeline:pipe\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:pipe\|ID:i_d\|ID_EX:id_ex_pipeline\|rsout\[4\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:pipe\|ID:i_d\|ID_EX:id_ex_pipeline\|rsout\[4\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1538667666348 ""}  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1538667666348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:pipe\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[2\] " "Latch Pipeline:pipe\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:pipe\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaBitsCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:pipe\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaBitsCtr\[4\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1538667666348 ""}  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1538667666348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:pipe\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[0\] " "Latch Pipeline:pipe\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:pipe\|ID:i_d\|ID_EX:id_ex_pipeline\|rsout\[4\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:pipe\|ID:i_d\|ID_EX:id_ex_pipeline\|rsout\[4\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1538667666348 ""}  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1538667666348 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1538667668834 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1538667672166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.map.smsg " "Generated suppressed messages file /home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1538667672806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538667675176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667675176 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667676582 "|MIPScomPipeline|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1538667676582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1031 " "Implemented 1031 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538667676584 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538667676584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "884 " "Implemented 884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538667676584 ""} { "Info" "ICUT_CUT_TM_RAMS" "70 " "Implemented 70 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1538667676584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538667676584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538667678486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  4 12:41:18 2018 " "Processing ended: Thu Oct  4 12:41:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538667678486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538667678486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538667678486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538667678486 ""}
