#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Feb 17 19:15:11 2021
# Process ID: 832
# Current directory: C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23664 C:\Users\peter\Desktop\Projects\FPGA\fl_accel\vivado\pynq\pynq.xpr
# Log file: C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq/vivado.log
# Journal file: C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq/pynq.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Peter/Desktop/Projects/FPGA/vivado/pynq' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/peter/Desktop/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/Peter/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/accel', nor could it be found using path 'C:/Users/Peter/Desktop/Projects/FPGA/vivado/accel'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:arty-z7-20:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/accel'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'float.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
float_axi_dma_0_0
float_ps7_0_axi_periph_0
float_xbar_0
float_processing_system7_0_0
float_axi_mem_intercon_0
float_xbar_1
float_rst_ps7_0_100M_0
float_auto_us_0
float_floating_point_0_0
float_axi_dma_1_0
float_auto_us_1
float_floating_point_0_1
float_auto_pc_0
float_auto_pc_1

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'main.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
main_axi_mem_intercon_0
main_processing_system7_0_0
main_conv_accel_0_2
main_axi_dma_0_0
main_ps7_0_axi_periph_0
main_xbar_0
main_rst_ps7_0_100M_0
main_xbar_1
main_auto_pc_0
main_auto_us_0
main_auto_pc_1

INFO: [Project 1-230] Project 'pynq.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1147.270 ; gain = 72.855
update_compile_order -fileset sources_1
open_bd_design {C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq/pynq.srcs/sources_1/bd/main/main.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- peteryuen:fl:conv_accel:1.0 - conv_accel_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <main> from BD file <C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq/pynq.srcs/sources_1/bd/main/main.bd>
