Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/tools/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_12_hour_tb_behav xil_defaultlib.clock_12_hour_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" Line 1. Module clock_12_hour doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" Line 49. Module count2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" Line 68. Module bcd12 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" Line 102. Module bcd60 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" Line 102. Module bcd60 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" Line 1. Module clock_12_hour doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" Line 49. Module count2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" Line 68. Module bcd12 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" Line 102. Module bcd60 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/imports/12-hour_clock/clock_12_hour.v" Line 102. Module bcd60 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count2
Compiling module xil_defaultlib.bcd12
Compiling module xil_defaultlib.bcd60
Compiling module xil_defaultlib.clock_12_hour
Compiling module xil_defaultlib.clock_12_hour_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_12_hour_tb_behav
