// Seed: 4016924285
module module_0 (
    input  wor  id_0,
    output wand id_1,
    output wire id_2
);
  wire id_4, id_5, id_6;
  timeunit 1ps;
  assign module_1.id_5 = 0;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1
    , id_20,
    input supply1 id_2,
    input tri id_3,
    output uwire id_4,
    output wire id_5,
    input wand id_6,
    input tri0 id_7
    , id_21,
    input wor id_8,
    output tri0 id_9,
    output wand id_10#(
        .id_22(-1),
        .id_23(1),
        .id_24(1'b0),
        .id_25(-1)
    ),
    input wor id_11,
    input wor id_12,
    input tri0 id_13,
    input wand id_14,
    input tri0 id_15,
    output tri1 id_16,
    output logic id_17,
    output supply0 id_18
);
  always id_17 <= -1'b0;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_18
  );
endmodule
