{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749121071715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749121071725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 05 18:57:51 2025 " "Processing started: Thu Jun 05 18:57:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749121071725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121071725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121071725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749121072545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749121072545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749121084819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121084819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "D:/github_project/fpga/debouncer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749121084823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121084823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_scanner.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scanner " "Found entity 1: keyboard_scanner" {  } { { "keyboard_scanner.v" "" { Text "D:/github_project/fpga/keyboard_scanner.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749121084827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121084827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_controller " "Found entity 1: seven_segment_controller" {  } { { "seven_segment_decoder.v" "" { Text "D:/github_project/fpga/seven_segment_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749121084832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121084832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano_recorder.v 1 1 " "Found 1 design units, including 1 entities, in source file piano_recorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano_recorder " "Found entity 1: piano_recorder" {  } { { "piano_recorder.v" "" { Text "D:/github_project/fpga/piano_recorder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749121084834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121084834 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "song_player.v(568) " "Verilog HDL information at song_player.v(568): always construct contains both blocking and non-blocking assignments" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 568 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749121084838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_player.v 1 1 " "Found 1 design units, including 1 entities, in source file song_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 song_player " "Found entity 1: song_player" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749121084839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121084839 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_base_note_id_internal fpga.v(272) " "Verilog HDL Procedural Assignment error at fpga.v(272): object \"display_base_note_id_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 272 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084844 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_semitone_type_internal fpga.v(273) " "Verilog HDL Procedural Assignment error at fpga.v(273): object \"display_semitone_type_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 273 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_active_flag_internal fpga.v(274) " "Verilog HDL Procedural Assignment error at fpga.v(274): object \"display_active_flag_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 274 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_active_flag_internal fpga.v(277) " "Verilog HDL Procedural Assignment error at fpga.v(277): object \"display_active_flag_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 277 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_base_note_id_internal fpga.v(280) " "Verilog HDL Procedural Assignment error at fpga.v(280): object \"display_base_note_id_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 280 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_semitone_type_internal fpga.v(280) " "Verilog HDL Procedural Assignment error at fpga.v(280): object \"display_semitone_type_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 280 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_base_note_id_internal fpga.v(281) " "Verilog HDL Procedural Assignment error at fpga.v(281): object \"display_base_note_id_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 281 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_semitone_type_internal fpga.v(281) " "Verilog HDL Procedural Assignment error at fpga.v(281): object \"display_semitone_type_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 281 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_base_note_id_internal fpga.v(282) " "Verilog HDL Procedural Assignment error at fpga.v(282): object \"display_base_note_id_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 282 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_semitone_type_internal fpga.v(282) " "Verilog HDL Procedural Assignment error at fpga.v(282): object \"display_semitone_type_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 282 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_base_note_id_internal fpga.v(283) " "Verilog HDL Procedural Assignment error at fpga.v(283): object \"display_base_note_id_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 283 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_semitone_type_internal fpga.v(283) " "Verilog HDL Procedural Assignment error at fpga.v(283): object \"display_semitone_type_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 283 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_base_note_id_internal fpga.v(284) " "Verilog HDL Procedural Assignment error at fpga.v(284): object \"display_base_note_id_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 284 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_semitone_type_internal fpga.v(284) " "Verilog HDL Procedural Assignment error at fpga.v(284): object \"display_semitone_type_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 284 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_base_note_id_internal fpga.v(285) " "Verilog HDL Procedural Assignment error at fpga.v(285): object \"display_base_note_id_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 285 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_semitone_type_internal fpga.v(285) " "Verilog HDL Procedural Assignment error at fpga.v(285): object \"display_semitone_type_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 285 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_base_note_id_internal fpga.v(286) " "Verilog HDL Procedural Assignment error at fpga.v(286): object \"display_base_note_id_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 286 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_semitone_type_internal fpga.v(286) " "Verilog HDL Procedural Assignment error at fpga.v(286): object \"display_semitone_type_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 286 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "display_base_note_id_internal fpga.v(288) " "Verilog HDL Procedural Assignment error at fpga.v(288): object \"display_base_note_id_internal\" on left-hand side of assignment must have a variable data type" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 288 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749121084845 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/github_project/fpga/output_files/fpga.map.smsg " "Generated suppressed messages file D:/github_project/fpga/output_files/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121084867 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749121084909 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 05 18:58:04 2025 " "Processing ended: Thu Jun 05 18:58:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749121084909 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749121084909 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749121084909 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121084909 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749121085670 ""}
