Analysis & Synthesis report for DE1_SoC_CAMERA
Wed Apr 30 02:44:19 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|state
 11. State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|state
 12. State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|state
 13. State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|cordic_iteration:iCORDIC_ITERATION|state
 14. State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|cordic_iteration:iCORDIC_ITERATION|state
 15. State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|cordic_iteration:iCORDIC_ITERATION|state
 16. State Machine - |DE1_SoC_CAMERA|uart_tx:u_uart_tx|state
 17. State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u_i2c|mSetup_ST
 18. State Machine - |DE1_SoC_CAMERA|fsm_state
 19. State Machine - |DE1_SoC_CAMERA|prev_st
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for angles_u:rom_u|altsyncram:altsyncram_component|altsyncram_0jh1:auto_generated
 27. Source assignments for angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated
 28. Source assignments for angles_lr:rom_lr|altsyncram:altsyncram_component|altsyncram_9mh1:auto_generated
 29. Source assignments for RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2
 30. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 31. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 32. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 33. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram
 34. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 35. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 36. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 37. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 38. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 39. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 40. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 41. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 42. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 43. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram
 44. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 45. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 46. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 47. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 48. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 49. Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 50. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 51. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 52. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 53. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram
 54. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 55. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
 56. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 57. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 58. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 59. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
 60. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 61. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 62. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 63. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram
 64. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 65. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
 66. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 67. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 68. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 69. Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
 70. Source assignments for start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated
 71. Source assignments for start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated
 72. Source assignments for start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated
 73. Source assignments for start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated
 74. Source assignments for start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated
 75. Source assignments for end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated
 76. Source assignments for end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated
 77. Source assignments for end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated
 78. Source assignments for end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated
 79. Source assignments for end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated
 80. Source assignments for end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated
 81. Source assignments for sld_signaltap:auto_signaltap_0
 82. Parameter Settings for User Entity Instance: CCD_Capture:u_capture
 83. Parameter Settings for User Entity Instance: angles_u:rom_u|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: angles_ll:rom_ll|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: angles_lr:rom_lr|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb
 87. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component
 88. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst
 89. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER
 90. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|label_unit:iLABEL
 91. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|LUT:iLUT
 92. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U
 93. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|cordic_iteration:iCORDIC_ITERATION
 94. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U
 95. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U
 96. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U
 97. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg
 98. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo
 99. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL
100. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|cordic_iteration:iCORDIC_ITERATION
101. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL
102. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL
103. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL
104. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg
105. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo
106. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR
107. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|cordic_iteration:iCORDIC_ITERATION
108. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR
109. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR
110. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR
111. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg
112. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo
113. Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score:iSCORE
114. Parameter Settings for User Entity Instance: sdram_pll:u_pll|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i
115. Parameter Settings for User Entity Instance: Sdram_Control:u_sdram
116. Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|control_interface:u_control_interface
117. Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|command:u_command
118. Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|sdr_data_path:u_sdr_data_path
119. Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
120. Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
121. Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
122. Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
123. Parameter Settings for User Entity Instance: I2C_CCD_Config:u_i2c
124. Parameter Settings for User Entity Instance: start_screen:rom_spl1|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: start_screen_second:rom_spl2|altsyncram:altsyncram_component
126. Parameter Settings for User Entity Instance: start_screen_3:rom_3|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: start_screen_2:rom_2|altsyncram:altsyncram_component
128. Parameter Settings for User Entity Instance: start_screen_1:rom_1|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: end_screen_1star:rom_e1|altsyncram:altsyncram_component
130. Parameter Settings for User Entity Instance: end_screen_2star:rom_e2|altsyncram:altsyncram_component
131. Parameter Settings for User Entity Instance: end_screen_3star:rom_e3|altsyncram:altsyncram_component
132. Parameter Settings for User Entity Instance: end_screen_4star:rom_e4|altsyncram:altsyncram_component
133. Parameter Settings for User Entity Instance: end_screen_5star:rom_e5|altsyncram:altsyncram_component
134. Parameter Settings for User Entity Instance: end_screen:end_screen_inst|altsyncram:altsyncram_component
135. Parameter Settings for User Entity Instance: uart_tx:u_uart_tx
136. Parameter Settings for User Entity Instance: VGA_Controller:u_vga
137. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
138. altsyncram Parameter Settings by Entity Instance
139. altshift_taps Parameter Settings by Entity Instance
140. Port Connectivity Checks: "VGA_Controller:u_vga"
141. Port Connectivity Checks: "uart_tx:u_uart_tx"
142. Port Connectivity Checks: "end_screen_5star:rom_e5"
143. Port Connectivity Checks: "end_screen_4star:rom_e4"
144. Port Connectivity Checks: "end_screen_3star:rom_e3"
145. Port Connectivity Checks: "end_screen_2star:rom_e2"
146. Port Connectivity Checks: "end_screen_1star:rom_e1"
147. Port Connectivity Checks: "I2C_CCD_Config:u_i2c|I2C_Controller:u0"
148. Port Connectivity Checks: "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo"
149. Port Connectivity Checks: "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo"
150. Port Connectivity Checks: "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo"
151. Port Connectivity Checks: "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo"
152. Port Connectivity Checks: "Sdram_Control:u_sdram|sdr_data_path:u_sdr_data_path"
153. Port Connectivity Checks: "Sdram_Control:u_sdram|control_interface:u_control_interface"
154. Port Connectivity Checks: "Sdram_Control:u_sdram"
155. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score:iSCORE"
156. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR"
157. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR"
158. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL"
159. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL"
160. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo"
161. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U"
162. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U"
163. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER"
164. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst"
165. Port Connectivity Checks: "RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf"
166. Port Connectivity Checks: "RAW2RGB:u_raw2rgb"
167. Port Connectivity Checks: "angles_lr:rom_lr"
168. Port Connectivity Checks: "angles_ll:rom_ll"
169. Port Connectivity Checks: "angles_u:rom_u"
170. Port Connectivity Checks: "CCD_Capture:u_capture"
171. Signal Tap Logic Analyzer Settings
172. Post-Synthesis Netlist Statistics for Top Partition
173. Elapsed Time Per Partition
174. Connections to In-System Debugging Instance "auto_signaltap_0"
175. Analysis & Synthesis Messages
176. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 30 02:44:19 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; DE1_SoC_CAMERA                                  ;
; Top-level Entity Name           ; DE1_SoC_CAMERA                                  ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 10627                                           ;
; Total pins                      ; 226                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,918,644                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_CAMERA     ; DE1_SoC_CAMERA     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.99        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.5%      ;
;     Processor 3            ;  11.2%      ;
;     Processor 4            ;  11.2%      ;
;     Processor 5            ;  11.0%      ;
;     Processor 6            ;  11.0%      ;
;     Processor 7            ;  11.0%      ;
;     Processor 8            ;  10.9%      ;
;     Processor 9            ;  10.7%      ;
;     Processor 10           ;  10.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; shifter.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shifter.sv                                                         ;             ;
; counter.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/counter.sv                                                         ;             ;
; fifo.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/fifo.sv                                                            ;             ;
; shift_register.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shift_register.sv                                                  ;             ;
; shift_register_dtw.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shift_register_dtw.sv                                              ;             ;
; score.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/score.sv                                                           ;             ;
; LUT.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/LUT.sv                                                             ;             ;
; label_unit.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/label_unit.sv                                                      ;             ;
; happy_feet.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv                                                      ;             ;
; dtw.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv                                                             ;             ;
; cordic_iteration.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cordic_iteration.sv                                                ;             ;
; cordic.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cordic.sv                                                          ;             ;
; cluster.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv                                                         ;             ;
; v/VGA_Controller.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/VGA_Controller.v                                                 ;             ;
; v/SEG7_LUT.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/SEG7_LUT.v                                                       ;             ;
; v/Reset_Delay.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/Reset_Delay.v                                                    ;             ;
; v/RAW2RGB.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/RAW2RGB.v                                                        ;             ;
; v/I2C_Controller.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_Controller.v                                                 ;             ;
; v/I2C_CCD_Config.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_CCD_Config.v                                                 ;             ;
; v/CCD_Capture.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/CCD_Capture.v                                                    ;             ;
; Sdram_Control/Sdram_Params.h                                       ; yes             ; User File                                    ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Params.h                                       ;             ;
; Sdram_Control/Sdram_Control.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v                                      ;             ;
; Sdram_Control/sdr_data_path.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/sdr_data_path.v                                      ;             ;
; Sdram_Control/control_interface.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/control_interface.v                                  ;             ;
; Sdram_Control/command.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/command.v                                            ;             ;
; v/SEG7_LUT_6.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/SEG7_LUT_6.v                                                     ;             ;
; v/sdram_pll.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/sdram_pll.v                                                      ; sdram_pll   ;
; v/sdram_pll/sdram_pll_0002.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/sdram_pll/sdram_pll_0002.v                                       ; sdram_pll   ;
; v/Line_Buffer1.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/Line_Buffer1.v                                                   ;             ;
; Sdram_Control/Sdram_RD_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_RD_FIFO.v                                      ;             ;
; Sdram_Control/Sdram_WR_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_WR_FIFO.v                                      ;             ;
; start_screen.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen.v                                                     ;             ;
; start_screen_3.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_3.v                                                   ;             ;
; start_screen_2.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_2.v                                                   ;             ;
; start_screen_1.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_1.v                                                   ;             ;
; angles_u.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_u.v                                                         ;             ;
; angles_lr.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_lr.v                                                        ;             ;
; angles_ll.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_ll.v                                                        ;             ;
; end_screen.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen.v                                                       ;             ;
; start_screen_second.v                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_second.v                                              ;             ;
; end_screen_1star.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_1star.v                                                 ;             ;
; end_screen_2star.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_2star.v                                                 ;             ;
; end_screen_3star.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_3star.v                                                 ;             ;
; end_screen_4star.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_4star.v                                                 ;             ;
; end_screen_5star.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_5star.v                                                 ;             ;
; de1_soc_camera.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; aglobal241.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_0jh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_0jh1.tdf                                             ;             ;
; angles_u.mif                                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_u.mif                                                       ;             ;
; db/altsyncram_3mh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_3mh1.tdf                                             ;             ;
; angles_ll.mif                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_ll.mif                                                      ;             ;
; db/altsyncram_9mh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_9mh1.tdf                                             ;             ;
; angles_lr.mif                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_lr.mif                                                      ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altshift_taps.tdf                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                      ;             ;
; db/shift_taps_lv51.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/shift_taps_lv51.tdf                                             ;             ;
; db/altsyncram_jug1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jug1.tdf                                             ;             ;
; db/cntr_7of.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_7of.tdf                                                    ;             ;
; db/cmpr_qac.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cmpr_qac.tdf                                                    ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v                                                          ;             ;
; dcfifo_mixed_widths.tdf                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                               ;             ;
; db/dcfifo_ngp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ngp1.tdf                                                 ;             ;
; db/a_gray2bin_oab.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/a_gray2bin_oab.tdf                                              ;             ;
; db/a_graycounter_nv6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/a_graycounter_nv6.tdf                                           ;             ;
; db/a_graycounter_jdc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/a_graycounter_jdc.tdf                                           ;             ;
; db/altsyncram_86d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_86d1.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_906.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cmpr_906.tdf                                                    ;             ;
; db/dcfifo_ahp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ahp1.tdf                                                 ;             ;
; db/alt_synch_pipe_apl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_apl.tdf                                          ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dffpipe_re9.tdf                                                 ;             ;
; db/alt_synch_pipe_bpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_bpl.tdf                                          ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dffpipe_se9.tdf                                                 ;             ;
; db/altsyncram_s5i1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_s5i1.tdf                                             ;             ;
; start_screen.mif                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen.mif                                                   ;             ;
; db/decode_s2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/decode_s2a.tdf                                                  ;             ;
; db/mux_chb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/mux_chb.tdf                                                     ;             ;
; db/altsyncram_nsi1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_nsi1.tdf                                             ;             ;
; start_screen_second.mif                                            ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_second.mif                                            ;             ;
; db/altsyncram_eai1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_eai1.tdf                                             ;             ;
; start_screen_3.mif                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_3.mif                                                 ;             ;
; db/altsyncram_dai1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_dai1.tdf                                             ;             ;
; start_screen_2.mif                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_2.mif                                                 ;             ;
; db/altsyncram_cai1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_cai1.tdf                                             ;             ;
; start_screen_1.mif                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_1.mif                                                 ;             ;
; db/altsyncram_fgi1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf                                             ;             ;
; end_screen_1star.mif                                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_1star.mif                                               ;             ;
; db/altsyncram_ggi1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf                                             ;             ;
; end_screen_2star.mif                                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_2star.mif                                               ;             ;
; db/altsyncram_hgi1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf                                             ;             ;
; end_screen_3star.mif                                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_3star.mif                                               ;             ;
; db/altsyncram_igi1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf                                             ;             ;
; end_screen_4star.mif                                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_4star.mif                                               ;             ;
; db/altsyncram_jgi1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf                                             ;             ;
; end_screen_5star.mif                                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_5star.mif                                               ;             ;
; db/altsyncram_5uh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_5uh1.tdf                                             ;             ;
; end_screen.mif                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen.mif                                                     ;             ;
; uart_tx.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/uart_tx.v                                                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dffeea.inc                                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                         ;             ;
; sld_transition_detector.vhd                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_transition_detector.vhd                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                  ;             ;
; db/altsyncram_8e84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_8e84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.tdf                                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.inc                                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/muxlut.inc                                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc                                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altshift.inc                                                          ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/declut.inc                                                            ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cmpconst.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                               ;             ;
; db/cntr_eai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_eai.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sld057baccd/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 6696           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 5095           ;
;     -- 7 input functions                    ; 46             ;
;     -- 6 input functions                    ; 1305           ;
;     -- 5 input functions                    ; 981            ;
;     -- 4 input functions                    ; 759            ;
;     -- <=3 input functions                  ; 2004           ;
;                                             ;                ;
; Dedicated logic registers                   ; 10627          ;
;                                             ;                ;
; I/O pins                                    ; 226            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1918644        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 4              ;
;     -- PLLs                                 ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 9065           ;
; Total fan-out                               ; 79071          ;
; Average fan-out                             ; 4.74           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SoC_CAMERA                                                                                                                         ; 5095 (156)          ; 10627 (141)               ; 1918644           ; 0          ; 226  ; 0            ; |DE1_SoC_CAMERA                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_CAMERA                    ; work         ;
;    |CCD_Capture:u_capture|                                                                                                              ; 35 (35)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|CCD_Capture:u_capture                                                                                                                                                                                                                                                                                                                      ; CCD_Capture                       ; work         ;
;    |I2C_CCD_Config:u_i2c|                                                                                                               ; 198 (142)           ; 133 (95)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u_i2c                                                                                                                                                                                                                                                                                                                       ; I2C_CCD_Config                    ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 56 (56)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u_i2c|I2C_Controller:u0                                                                                                                                                                                                                                                                                                     ; I2C_Controller                    ; work         ;
;    |RAW2RGB:u_raw2rgb|                                                                                                                  ; 3175 (64)           ; 8011 (72)                 ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb                                                                                                                                                                                                                                                                                                                          ; RAW2RGB                           ; work         ;
;       |Line_Buffer1:uLinebuf|                                                                                                           ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf                                                                                                                                                                                                                                                                                                    ; Line_Buffer1                      ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                                                                                        ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                              ; altshift_taps                     ; work         ;
;             |shift_taps_lv51:auto_generated|                                                                                            ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated                                                                                                                                                                                                                               ; shift_taps_lv51                   ; work         ;
;                |altsyncram_jug1:altsyncram2|                                                                                            ; 0 (0)               ; 0 (0)                     ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2                                                                                                                                                                                                   ; altsyncram_jug1                   ; work         ;
;                |cntr_7of:cntr1|                                                                                                         ; 15 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1                                                                                                                                                                                                                ; cntr_7of                          ; work         ;
;                   |cmpr_qac:cmpr4|                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4                                                                                                                                                                                                 ; cmpr_qac                          ; work         ;
;       |happy_feet:happy_feet_inst|                                                                                                      ; 3096 (1)            ; 7928 (2)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst                                                                                                                                                                                                                                                                                               ; happy_feet                        ; work         ;
;          |LUT:iLUT|                                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|LUT:iLUT                                                                                                                                                                                                                                                                                      ; LUT                               ; work         ;
;          |cluster:iCLUSTER|                                                                                                             ; 410 (410)           ; 225 (225)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER                                                                                                                                                                                                                                                                              ; cluster                           ; work         ;
;          |cordic:iCORDIC_LL|                                                                                                            ; 102 (20)            ; 65 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL                                                                                                                                                                                                                                                                             ; cordic                            ; work         ;
;             |cordic_iteration:iCORDIC_ITERATION|                                                                                        ; 82 (82)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|cordic_iteration:iCORDIC_ITERATION                                                                                                                                                                                                                                          ; cordic_iteration                  ; work         ;
;          |cordic:iCORDIC_LR|                                                                                                            ; 103 (20)            ; 65 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR                                                                                                                                                                                                                                                                             ; cordic                            ; work         ;
;             |cordic_iteration:iCORDIC_ITERATION|                                                                                        ; 83 (83)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|cordic_iteration:iCORDIC_ITERATION                                                                                                                                                                                                                                          ; cordic_iteration                  ; work         ;
;          |cordic:iCORDIC_U|                                                                                                             ; 100 (20)            ; 65 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U                                                                                                                                                                                                                                                                              ; cordic                            ; work         ;
;             |cordic_iteration:iCORDIC_ITERATION|                                                                                        ; 80 (80)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|cordic_iteration:iCORDIC_ITERATION                                                                                                                                                                                                                                           ; cordic_iteration                  ; work         ;
;          |counter:iCOUNTER|                                                                                                             ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|counter:iCOUNTER                                                                                                                                                                                                                                                                              ; counter                           ; work         ;
;          |dtw:iDTW_LL|                                                                                                                  ; 379 (337)           ; 234 (70)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL                                                                                                                                                                                                                                                                                   ; dtw                               ; work         ;
;             |shift_register:fifo|                                                                                                       ; 16 (16)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo                                                                                                                                                                                                                                                               ; shift_register                    ; work         ;
;             |shift_register_dtw:shift_reg|                                                                                              ; 26 (26)             ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg                                                                                                                                                                                                                                                      ; shift_register_dtw                ; work         ;
;          |dtw:iDTW_LR|                                                                                                                  ; 379 (337)           ; 234 (70)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR                                                                                                                                                                                                                                                                                   ; dtw                               ; work         ;
;             |shift_register:fifo|                                                                                                       ; 16 (16)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo                                                                                                                                                                                                                                                               ; shift_register                    ; work         ;
;             |shift_register_dtw:shift_reg|                                                                                              ; 26 (26)             ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg                                                                                                                                                                                                                                                      ; shift_register_dtw                ; work         ;
;          |dtw:iDTW_U|                                                                                                                   ; 379 (337)           ; 234 (70)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U                                                                                                                                                                                                                                                                                    ; dtw                               ; work         ;
;             |shift_register:fifo|                                                                                                       ; 16 (16)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo                                                                                                                                                                                                                                                                ; shift_register                    ; work         ;
;             |shift_register_dtw:shift_reg|                                                                                              ; 26 (26)             ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg                                                                                                                                                                                                                                                       ; shift_register_dtw                ; work         ;
;          |fifo:iFIFO_LL|                                                                                                                ; 188 (188)           ; 1122 (1122)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL                                                                                                                                                                                                                                                                                 ; fifo                              ; work         ;
;          |fifo:iFIFO_LR|                                                                                                                ; 188 (188)           ; 1122 (1122)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR                                                                                                                                                                                                                                                                                 ; fifo                              ; work         ;
;          |fifo:iFIFO_U|                                                                                                                 ; 188 (188)           ; 1122 (1122)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U                                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;          |label_unit:iLABEL|                                                                                                            ; 93 (93)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|label_unit:iLABEL                                                                                                                                                                                                                                                                             ; label_unit                        ; work         ;
;          |score:iSCORE|                                                                                                                 ; 24 (24)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score:iSCORE                                                                                                                                                                                                                                                                                  ; score                             ; work         ;
;          |shifter:iSHIFTER_LL|                                                                                                          ; 183 (183)           ; 1117 (1117)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL                                                                                                                                                                                                                                                                           ; shifter                           ; work         ;
;          |shifter:iSHIFTER_LR|                                                                                                          ; 183 (183)           ; 1117 (1117)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR                                                                                                                                                                                                                                                                           ; shifter                           ; work         ;
;          |shifter:iSHIFTER_U|                                                                                                           ; 183 (183)           ; 1117 (1117)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U                                                                                                                                                                                                                                                                            ; shifter                           ; work         ;
;    |Reset_Delay:u_reset|                                                                                                                ; 47 (47)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Reset_Delay:u_reset                                                                                                                                                                                                                                                                                                                        ; Reset_Delay                       ; work         ;
;    |SEG7_LUT_6:u_seg7|                                                                                                                  ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u_seg7                                                                                                                                                                                                                                                                                                                          ; SEG7_LUT_6                        ; work         ;
;       |SEG7_LUT:u0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u_seg7|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u_seg7|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u_seg7|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u_seg7|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u_seg7|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u_seg7|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                              ; SEG7_LUT                          ; work         ;
;    |Sdram_Control:u_sdram|                                                                                                              ; 626 (213)           ; 713 (157)                 ; 28672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram                                                                                                                                                                                                                                                                                                                      ; Sdram_Control                     ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                                                      ; 70 (0)              ; 112 (0)                   ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                                           ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 70 (0)              ; 112 (0)                   ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                         ; dcfifo_mixed_widths               ; work         ;
;             |dcfifo_ahp1:auto_generated|                                                                                                ; 70 (15)             ; 112 (30)                  ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                                                                                                                                                                              ; dcfifo_ahp1                       ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                              ; a_gray2bin_oab                    ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                              ; a_gray2bin_oab                    ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                  ; a_graycounter_jdc                 ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                  ; a_graycounter_nv6                 ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                   ; alt_synch_pipe_apl                ; work         ;
;                   |dffpipe_re9:dffpipe5|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5                                                                                                                                                              ; dffpipe_re9                       ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                   ; alt_synch_pipe_bpl                ; work         ;
;                   |dffpipe_se9:dffpipe8|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8                                                                                                                                                              ; dffpipe_se9                       ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                     ; altsyncram_86d1                   ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                     ; cmpr_906                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                      ; cmpr_906                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                                                                                                      ; 70 (0)              ; 112 (0)                   ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                                           ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 70 (0)              ; 112 (0)                   ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                         ; dcfifo_mixed_widths               ; work         ;
;             |dcfifo_ahp1:auto_generated|                                                                                                ; 70 (15)             ; 112 (30)                  ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                                                                                                                                                                              ; dcfifo_ahp1                       ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                              ; a_gray2bin_oab                    ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                              ; a_gray2bin_oab                    ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                  ; a_graycounter_jdc                 ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                  ; a_graycounter_nv6                 ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                   ; alt_synch_pipe_apl                ; work         ;
;                   |dffpipe_re9:dffpipe5|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5                                                                                                                                                              ; dffpipe_re9                       ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                   ; alt_synch_pipe_bpl                ; work         ;
;                   |dffpipe_se9:dffpipe8|                                                                                                ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8                                                                                                                                                              ; dffpipe_se9                       ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                     ; altsyncram_86d1                   ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                     ; cmpr_906                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                      ; cmpr_906                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                                                     ; 72 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                          ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 72 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                        ; dcfifo_mixed_widths               ; work         ;
;             |dcfifo_ngp1:auto_generated|                                                                                                ; 72 (14)             ; 112 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                                                                                                                                                                             ; dcfifo_ngp1                       ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                             ; a_gray2bin_oab                    ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                             ; a_gray2bin_oab                    ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                 ; a_graycounter_jdc                 ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                 ; a_graycounter_nv6                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                  ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                            ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                  ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                            ; dffpipe_qe9                       ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                    ; altsyncram_86d1                   ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                    ; cmpr_906                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                     ; cmpr_906                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                          ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                          ; dffpipe_oe9                       ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                                                                                     ; 72 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                                          ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                            ; 72 (0)              ; 112 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                        ; dcfifo_mixed_widths               ; work         ;
;             |dcfifo_ngp1:auto_generated|                                                                                                ; 72 (14)             ; 112 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                                                                                                                                                                             ; dcfifo_ngp1                       ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                             ; a_gray2bin_oab                    ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                             ; a_gray2bin_oab                    ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                 ; a_graycounter_jdc                 ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                 ; a_graycounter_nv6                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                  ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                            ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                  ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                            ; dffpipe_qe9                       ; work         ;
;                |altsyncram_86d1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram                                                                                                                                                                                    ; altsyncram_86d1                   ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                    ; cmpr_906                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                     ; cmpr_906                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                          ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                          ; dffpipe_oe9                       ; work         ;
;       |command:u_command|                                                                                                               ; 54 (54)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|command:u_command                                                                                                                                                                                                                                                                                                    ; command                           ; work         ;
;       |control_interface:u_control_interface|                                                                                           ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|control_interface:u_control_interface                                                                                                                                                                                                                                                                                ; control_interface                 ; work         ;
;    |VGA_Controller:u_vga|                                                                                                               ; 95 (95)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|VGA_Controller:u_vga                                                                                                                                                                                                                                                                                                                       ; VGA_Controller                    ; work         ;
;    |angles_ll:rom_ll|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 1100              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|angles_ll:rom_ll                                                                                                                                                                                                                                                                                                                           ; angles_ll                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1100              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|angles_ll:rom_ll|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;          |altsyncram_3mh1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1100              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_3mh1                   ; work         ;
;    |angles_lr:rom_lr|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 1100              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|angles_lr:rom_lr                                                                                                                                                                                                                                                                                                                           ; angles_lr                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1100              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|angles_lr:rom_lr|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;          |altsyncram_9mh1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1100              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|angles_lr:rom_lr|altsyncram:altsyncram_component|altsyncram_9mh1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_9mh1                   ; work         ;
;    |angles_u:rom_u|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1100              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|angles_u:rom_u                                                                                                                                                                                                                                                                                                                             ; angles_u                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1100              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|angles_u:rom_u|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_0jh1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1100              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|angles_u:rom_u|altsyncram:altsyncram_component|altsyncram_0jh1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_0jh1                   ; work         ;
;    |end_screen:end_screen_inst|                                                                                                         ; 18 (0)              ; 12 (0)                    ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|end_screen:end_screen_inst                                                                                                                                                                                                                                                                                                                 ; end_screen                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 18 (0)              ; 12 (0)                    ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|end_screen:end_screen_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_5uh1:auto_generated|                                                                                               ; 18 (0)              ; 12 (12)                   ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_5uh1                   ; work         ;
;             |decode_s2a:rden_decode|                                                                                                    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|decode_s2a:rden_decode                                                                                                                                                                                                                           ; decode_s2a                        ; work         ;
;             |mux_chb:mux2|                                                                                                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|mux_chb:mux2                                                                                                                                                                                                                                     ; mux_chb                           ; work         ;
;    |sdram_pll:u_pll|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u_pll                                                                                                                                                                                                                                                                                                                            ; sdram_pll                         ; sdram_pll    ;
;       |sdram_pll_0002:sdram_pll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u_pll|sdram_pll_0002:sdram_pll_inst                                                                                                                                                                                                                                                                                              ; sdram_pll_0002                    ; sdram_pll    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u_pll|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                      ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 461 (2)             ; 1352 (129)                ; 12800             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 459 (0)             ; 1223 (0)                  ; 12800             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 459 (66)            ; 1223 (470)                ; 12800             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 12800             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8e84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12800             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e84:auto_generated                                                                                                                                                 ; altsyncram_8e84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 54 (54)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 258 (2)             ; 467 (4)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 0 (0)               ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 30 (0)              ; 150 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 30 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 219 (21)            ; 198 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; sld_transition_detector           ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:65:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:66:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:66:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:67:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:67:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:68:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:68:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:69:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:69:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:70:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:70:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:71:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:71:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:72:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:72:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:73:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:73:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:74:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:74:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:75:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:75:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:76:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:76:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:77:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:77:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:78:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:78:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:79:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:79:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:80:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:80:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:81:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:81:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:82:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:82:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:83:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:83:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:84:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:84:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:85:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:85:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:86:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:86:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:87:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:87:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:88:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:88:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:89:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:89:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:90:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:90:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:91:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:91:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:92:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:92:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:93:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:93:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:94:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:94:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:95:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:95:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:96:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:96:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:97:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:97:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:98:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:98:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                     ; sld_transition_detect             ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (10)             ; 149 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_eai:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_eai:auto_generated                                                             ; cntr_eai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |start_screen:rom_spl1|                                                                                                              ; 12 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen:rom_spl1                                                                                                                                                                                                                                                                                                                      ; start_screen                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 12 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen:rom_spl1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_s5i1:auto_generated|                                                                                               ; 12 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_s5i1                   ; work         ;
;             |mux_chb:mux2|                                                                                                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|mux_chb:mux2                                                                                                                                                                                                                                          ; mux_chb                           ; work         ;
;    |start_screen_1:rom_1|                                                                                                               ; 46 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_1:rom_1                                                                                                                                                                                                                                                                                                                       ; start_screen_1                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 46 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_1:rom_1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_cai1:auto_generated|                                                                                               ; 46 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_cai1                   ; work         ;
;             |decode_s2a:rden_decode|                                                                                                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|decode_s2a:rden_decode                                                                                                                                                                                                                                 ; decode_s2a                        ; work         ;
;             |mux_chb:mux2|                                                                                                              ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|mux_chb:mux2                                                                                                                                                                                                                                           ; mux_chb                           ; work         ;
;    |start_screen_2:rom_2|                                                                                                               ; 14 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_2:rom_2                                                                                                                                                                                                                                                                                                                       ; start_screen_2                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 14 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_2:rom_2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_dai1:auto_generated|                                                                                               ; 14 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_dai1                   ; work         ;
;             |mux_chb:mux2|                                                                                                              ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|mux_chb:mux2                                                                                                                                                                                                                                           ; mux_chb                           ; work         ;
;    |start_screen_3:rom_3|                                                                                                               ; 14 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_3:rom_3                                                                                                                                                                                                                                                                                                                       ; start_screen_3                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 14 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_3:rom_3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_eai1:auto_generated|                                                                                               ; 14 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_eai1                   ; work         ;
;             |mux_chb:mux2|                                                                                                              ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|mux_chb:mux2                                                                                                                                                                                                                                           ; mux_chb                           ; work         ;
;    |start_screen_second:rom_spl2|                                                                                                       ; 12 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_second:rom_spl2                                                                                                                                                                                                                                                                                                               ; start_screen_second               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 12 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_second:rom_spl2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_nsi1:auto_generated|                                                                                               ; 12 (0)              ; 0 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_nsi1                   ; work         ;
;             |mux_chb:mux2|                                                                                                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|mux_chb:mux2                                                                                                                                                                                                                                   ; mux_chb                           ; work         ;
;    |uart_tx:u_uart_tx|                                                                                                                  ; 53 (53)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|uart_tx:u_uart_tx                                                                                                                                                                                                                                                                                                                          ; uart_tx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2|ALTSYNCRAM                                                   ; M10K block ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672  ; None                    ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                     ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                    ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                     ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                    ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                    ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                    ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram|ALTSYNCRAM                                    ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                    ;
; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|ALTSYNCRAM                                                                                                            ; M10K block ; ROM              ; 110          ; 10           ; --           ; --           ; 1100   ; angles_ll.mif           ;
; angles_lr:rom_lr|altsyncram:altsyncram_component|altsyncram_9mh1:auto_generated|ALTSYNCRAM                                                                                                            ; M10K block ; ROM              ; 110          ; 10           ; --           ; --           ; 1100   ; angles_lr.mif           ;
; angles_u:rom_u|altsyncram:altsyncram_component|altsyncram_0jh1:auto_generated|ALTSYNCRAM                                                                                                              ; M10K block ; ROM              ; 110          ; 10           ; --           ; --           ; 1100   ; angles_u.mif            ;
; end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|ALTSYNCRAM                                                                                                  ; M10K block ; ROM              ; 307200       ; 1            ; --           ; --           ; 307200 ; end_screen.mif          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e84:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 100          ; 128          ; 100          ; 12800  ; None                    ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|ALTSYNCRAM                                                                                                       ; M10K block ; ROM              ; 307200       ; 1            ; --           ; --           ; 307200 ; start_screen.mif        ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|ALTSYNCRAM                                                                                                        ; M10K block ; ROM              ; 307200       ; 1            ; --           ; --           ; 307200 ; start_screen_1.mif      ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|ALTSYNCRAM                                                                                                        ; M10K block ; ROM              ; 307200       ; 1            ; --           ; --           ; 307200 ; start_screen_2.mif      ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|ALTSYNCRAM                                                                                                        ; M10K block ; ROM              ; 307200       ; 1            ; --           ; --           ; 307200 ; start_screen_3.mif      ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ALTSYNCRAM                                                                                                ; M10K block ; ROM              ; 307200       ; 1            ; --           ; --           ; 307200 ; start_screen_second.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File               ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_CAMERA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                               ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|end_screen:end_screen_inst                                                                                                                                                                                                                                          ; end_screen.v                  ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|start_screen_1:rom_1                                                                                                                                                                                                                                                ; start_screen_1.v              ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|start_screen_2:rom_2                                                                                                                                                                                                                                                ; start_screen_2.v              ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|start_screen_3:rom_3                                                                                                                                                                                                                                                ; start_screen_3.v              ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|end_screen_1star:rom_e1                                                                                                                                                                                                                                             ; end_screen_1star.v            ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|end_screen_2star:rom_e2                                                                                                                                                                                                                                             ; end_screen_2star.v            ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|end_screen_3star:rom_e3                                                                                                                                                                                                                                             ; end_screen_3star.v            ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|end_screen_4star:rom_e4                                                                                                                                                                                                                                             ; end_screen_4star.v            ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|end_screen_5star:rom_e5                                                                                                                                                                                                                                             ; end_screen_5star.v            ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|angles_ll:rom_ll                                                                                                                                                                                                                                                    ; angles_ll.v                   ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|angles_lr:rom_lr                                                                                                                                                                                                                                                    ; angles_lr.v                   ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|start_screen:rom_spl1                                                                                                                                                                                                                                               ; start_screen.v                ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|start_screen_second:rom_spl2                                                                                                                                                                                                                                        ; start_screen_second.v         ;
; Altera ; ROM: 1-PORT                ; 23.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|angles_u:rom_u                                                                                                                                                                                                                                                      ; angles_u.v                    ;
; Altera ; altera_pll                 ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|sdram_pll:u_pll                                                                                                                                                                                                                                                     ; v/sdram_pll.v                 ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf                                                                                                                                                                                                                             ; v/Line_Buffer1.v              ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                    ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                    ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                   ; Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                   ; Sdram_Control/Sdram_WR_FIFO.v ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|state ;
+---------------+------------+---------------+------------+-------------------------------------+
; Name          ; state.DONE ; state.COMPUTE ; state.INCR ; state.IDLE                          ;
+---------------+------------+---------------+------------+-------------------------------------+
; state.IDLE    ; 0          ; 0             ; 0          ; 0                                   ;
; state.INCR    ; 0          ; 0             ; 1          ; 1                                   ;
; state.COMPUTE ; 0          ; 1             ; 0          ; 1                                   ;
; state.DONE    ; 1          ; 0             ; 0          ; 1                                   ;
+---------------+------------+---------------+------------+-------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|state ;
+---------------+------------+---------------+------------+--------------------------------------+
; Name          ; state.DONE ; state.COMPUTE ; state.INCR ; state.IDLE                           ;
+---------------+------------+---------------+------------+--------------------------------------+
; state.IDLE    ; 0          ; 0             ; 0          ; 0                                    ;
; state.INCR    ; 0          ; 0             ; 1          ; 1                                    ;
; state.COMPUTE ; 0          ; 1             ; 0          ; 1                                    ;
; state.DONE    ; 1          ; 0             ; 0          ; 1                                    ;
+---------------+------------+---------------+------------+--------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|state ;
+---------------+------------+---------------+------------+--------------------------------------+
; Name          ; state.DONE ; state.COMPUTE ; state.INCR ; state.IDLE                           ;
+---------------+------------+---------------+------------+--------------------------------------+
; state.IDLE    ; 0          ; 0             ; 0          ; 0                                    ;
; state.INCR    ; 0          ; 0             ; 1          ; 1                                    ;
; state.COMPUTE ; 0          ; 1             ; 0          ; 1                                    ;
; state.DONE    ; 1          ; 0             ; 0          ; 1                                    ;
+---------------+------------+---------------+------------+--------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|cordic_iteration:iCORDIC_ITERATION|state ;
+---------------+------------+------------+-----------------------------------------------------------------------------------------------+
; Name          ; state.IDLE ; state.DONE ; state.ITERATE                                                                                 ;
+---------------+------------+------------+-----------------------------------------------------------------------------------------------+
; state.IDLE    ; 0          ; 0          ; 0                                                                                             ;
; state.ITERATE ; 1          ; 0          ; 1                                                                                             ;
; state.DONE    ; 1          ; 1          ; 0                                                                                             ;
+---------------+------------+------------+-----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|cordic_iteration:iCORDIC_ITERATION|state ;
+---------------+------------+------------+-----------------------------------------------------------------------------------------------+
; Name          ; state.IDLE ; state.DONE ; state.ITERATE                                                                                 ;
+---------------+------------+------------+-----------------------------------------------------------------------------------------------+
; state.IDLE    ; 0          ; 0          ; 0                                                                                             ;
; state.ITERATE ; 1          ; 0          ; 1                                                                                             ;
; state.DONE    ; 1          ; 1          ; 0                                                                                             ;
+---------------+------------+------------+-----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|cordic_iteration:iCORDIC_ITERATION|state ;
+---------------+------------+------------+----------------------------------------------------------------------------------------------+
; Name          ; state.IDLE ; state.DONE ; state.ITERATE                                                                                ;
+---------------+------------+------------+----------------------------------------------------------------------------------------------+
; state.IDLE    ; 0          ; 0          ; 0                                                                                            ;
; state.ITERATE ; 1          ; 0          ; 1                                                                                            ;
; state.DONE    ; 1          ; 1          ; 0                                                                                            ;
+---------------+------------+------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|uart_tx:u_uart_tx|state                           ;
+-----------------+----------------+-----------------+-----------------+------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ;
+-----------------+----------------+-----------------+-----------------+------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ;
+-----------------+----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u_i2c|mSetup_ST    ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|fsm_state                                                                                                       ;
+---------------------+-----------------+---------------------+--------------------+--------------------+--------------------+--------------------+
; Name                ; fsm_state.S_END ; fsm_state.S_CAPTURE ; fsm_state.S_COUNT1 ; fsm_state.S_COUNT2 ; fsm_state.S_COUNT3 ; fsm_state.S_SPLASH ;
+---------------------+-----------------+---------------------+--------------------+--------------------+--------------------+--------------------+
; fsm_state.S_SPLASH  ; 0               ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ;
; fsm_state.S_COUNT3  ; 0               ; 0                   ; 0                  ; 0                  ; 1                  ; 1                  ;
; fsm_state.S_COUNT2  ; 0               ; 0                   ; 0                  ; 1                  ; 0                  ; 1                  ;
; fsm_state.S_COUNT1  ; 0               ; 0                   ; 1                  ; 0                  ; 0                  ; 1                  ;
; fsm_state.S_CAPTURE ; 0               ; 1                   ; 0                  ; 0                  ; 0                  ; 1                  ;
; fsm_state.S_END     ; 1               ; 0                   ; 0                  ; 0                  ; 0                  ; 1                  ;
+---------------------+-----------------+---------------------+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|prev_st                                                                                           ;
+-------------------+---------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; prev_st.S_END ; prev_st.S_CAPTURE ; prev_st.S_COUNT1 ; prev_st.S_COUNT2 ; prev_st.S_COUNT3 ; prev_st.S_SPLASH ;
+-------------------+---------------+-------------------+------------------+------------------+------------------+------------------+
; prev_st.S_SPLASH  ; 0             ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; prev_st.S_COUNT3  ; 0             ; 0                 ; 0                ; 0                ; 1                ; 1                ;
; prev_st.S_COUNT2  ; 0             ; 0                 ; 0                ; 1                ; 0                ; 1                ;
; prev_st.S_COUNT1  ; 0             ; 0                 ; 1                ; 0                ; 0                ; 1                ;
; prev_st.S_CAPTURE ; 0             ; 1                 ; 0                ; 0                ; 0                ; 1                ;
; prev_st.S_END     ; 1             ; 0                 ; 0                ; 0                ; 0                ; 1                ;
+-------------------+---------------+-------------------+------------------+------------------+------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 160                                                                                                                                                 ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                  ; Reason for Removal                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; VGA_Controller:u_vga|oVGA_SYNC                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                     ;
; Sdram_Control:u_sdram|mDATAOUT[0,1,15]                                                                                                                         ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[0][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[0][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][29]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][28]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][27]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][26]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][25]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][24]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][23]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][22]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][21]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][20]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][19]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][18]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][17]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][16]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][14]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][13]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][12]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][11]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[0][10]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|label_unit:iLABEL|y_u[9]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|label_unit:iLABEL|y_ll[9]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|label_unit:iLABEL|y_lr[9]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[1][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[2][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|queue[3][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[1][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[2][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][29]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][28]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][27]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][26]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][25]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][24]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][22]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][21]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][20]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][19]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][18]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][16]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][14]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][13]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][12]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][11]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|queue[3][10]                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][29]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][28]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][27]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][26]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][25]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][24]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][23]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][22]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][21]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][20]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][19]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][18]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][17]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][16]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][14]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][13]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][12]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][11]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[1][10]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][29]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][28]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][27]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][26]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][25]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][24]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][23]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][22]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][21]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][20]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][19]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][18]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][17]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][16]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][14]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][13]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][12]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][11]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[2][10]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][29]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][28]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][27]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][26]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][25]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][24]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][23]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][22]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][21]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][20]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][19]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][18]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][17]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][16]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][14]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][13]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][12]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][11]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|queue[3][10]                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|nxt_score[24..29]                                                                                     ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|nxt_score[24..29]                                                                                     ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|nxt_score[24..29]                                                                                      ; Lost fanout                                                                                                                ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[31]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[30]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[27..29]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[26]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[25]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[24]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[31]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[30]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[27..29]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[26]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[25]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                     ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[24]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|angle_begin[0,1,3,6,8,9]                                                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|angle_begin[0,1,3,6,8,9]                                                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|angle_begin[0,1,3,6,8,9]                                                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]  ; Lost fanout                                                                                                                ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]  ; Lost fanout                                                                                                                ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]  ; Lost fanout                                                                                                                ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]  ; Lost fanout                                                                                                                ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9] ; Lost fanout                                                                                                                ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9] ; Lost fanout                                                                                                                ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9] ; Lost fanout                                                                                                                ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9] ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|angle_begin[2]                                                                                  ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|angle_begin[4]                                  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|angle_begin[4]                                                                                  ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|angle_begin[5]                                  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|angle_begin[5]                                                                                  ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|angle_begin[7]                                  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|angle_begin[2]                                                                                  ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|angle_begin[4]                                  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|angle_begin[4]                                                                                  ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|angle_begin[5]                                  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|angle_begin[5]                                                                                  ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|angle_begin[7]                                  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|angle_begin[2]                                                                                   ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|angle_begin[4]                                   ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|angle_begin[4]                                                                                   ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|angle_begin[5]                                   ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|angle_begin[5]                                                                                   ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|angle_begin[7]                                   ;
; uart_tx:u_uart_tx|shift_reg[3,4,6]                                                                                                                             ; Merged with uart_tx:u_uart_tx|shift_reg[1]                                                                                 ;
; uart_tx:u_uart_tx|shift_reg[2,5,7]                                                                                                                             ; Merged with uart_tx:u_uart_tx|shift_reg[0]                                                                                 ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|address_reg_a[5]                                                          ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[5]     ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|address_reg_a[5]                                                   ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[5]     ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|address_reg_a[5]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[5]     ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|address_reg_a[5]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[5]     ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|address_reg_a[5]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[5]     ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|address_reg_a[4]                                                          ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[4]     ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|address_reg_a[4]                                                   ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[4]     ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|address_reg_a[4]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[4]     ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|address_reg_a[4]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[4]     ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|address_reg_a[4]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[4]     ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|address_reg_a[3]                                                          ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[3]     ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|address_reg_a[3]                                                   ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[3]     ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|address_reg_a[3]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[3]     ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|address_reg_a[3]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[3]     ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|address_reg_a[3]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[3]     ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|address_reg_a[2]                                                          ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[2]     ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|address_reg_a[2]                                                   ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[2]     ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|address_reg_a[2]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[2]     ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|address_reg_a[2]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[2]     ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|address_reg_a[2]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[2]     ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|address_reg_a[1]                                                          ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[1]     ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|address_reg_a[1]                                                   ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[1]     ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|address_reg_a[1]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[1]     ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|address_reg_a[1]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[1]     ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|address_reg_a[1]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[1]     ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|address_reg_a[0]                                                          ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[0]     ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|address_reg_a[0]                                                   ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[0]     ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|address_reg_a[0]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[0]     ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|address_reg_a[0]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[0]     ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|address_reg_a[0]                                                           ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|address_reg_a[0]     ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|out_address_reg_a[5]                                                      ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[5] ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|out_address_reg_a[5]                                               ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[5] ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|out_address_reg_a[5]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[5] ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|out_address_reg_a[5]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[5] ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|out_address_reg_a[5]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[5] ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|out_address_reg_a[4]                                                      ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[4] ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|out_address_reg_a[4]                                               ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[4] ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|out_address_reg_a[4]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[4] ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|out_address_reg_a[4]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[4] ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|out_address_reg_a[4]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[4] ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|out_address_reg_a[3]                                                      ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[3] ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|out_address_reg_a[3]                                               ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[3] ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|out_address_reg_a[3]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[3] ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|out_address_reg_a[3]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[3] ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|out_address_reg_a[3]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[3] ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|out_address_reg_a[2]                                                      ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[2] ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|out_address_reg_a[2]                                               ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[2] ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|out_address_reg_a[2]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[2] ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|out_address_reg_a[2]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[2] ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|out_address_reg_a[2]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[2] ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|out_address_reg_a[1]                                                      ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[1] ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|out_address_reg_a[1]                                               ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[1] ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|out_address_reg_a[1]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[1] ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|out_address_reg_a[1]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[1] ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|out_address_reg_a[1]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[1] ;
; start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|out_address_reg_a[0]                                                      ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[0] ;
; start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|out_address_reg_a[0]                                               ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[0] ;
; start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|out_address_reg_a[0]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[0] ;
; start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated|out_address_reg_a[0]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[0] ;
; start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|out_address_reg_a[0]                                                       ; Merged with end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|out_address_reg_a[0] ;
; Sdram_Control:u_sdram|rWR1_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u_sdram|rWR1_ADDR[3]                                                                             ;
; Sdram_Control:u_sdram|rWR2_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u_sdram|rWR2_ADDR[3]                                                                             ;
; Sdram_Control:u_sdram|rRD1_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u_sdram|rRD1_ADDR[3]                                                                             ;
; Sdram_Control:u_sdram|rRD2_ADDR[0..2]                                                                                                                          ; Merged with Sdram_Control:u_sdram|rRD2_ADDR[3]                                                                             ;
; Sdram_Control:u_sdram|mLENGTH[0..3,5]                                                                                                                          ; Merged with Sdram_Control:u_sdram|mLENGTH[7]                                                                               ;
; Sdram_Control:u_sdram|mLENGTH[4]                                                                                                                               ; Merged with Sdram_Control:u_sdram|mLENGTH[6]                                                                               ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|nxt_ready_refer                                                                                       ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|write_fifo                                            ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|nxt_inp[10..28]                                                                                       ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|nxt_inp[29]                                           ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|nxt_ready_refer                                                                                       ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|write_fifo                                            ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|nxt_inp[10..28]                                                                                       ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|nxt_inp[29]                                           ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|nxt_ready_refer                                                                                        ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|write_fifo                                             ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|nxt_inp[10..28]                                                                                        ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|nxt_inp[29]                                            ;
; Sdram_Control:u_sdram|mADDR[0..2]                                                                                                                              ; Merged with Sdram_Control:u_sdram|mADDR[3]                                                                                 ;
; Sdram_Control:u_sdram|control_interface:u_control_interface|SADDR[0..2]                                                                                        ; Merged with Sdram_Control:u_sdram|control_interface:u_control_interface|SADDR[3]                                           ;
; Sdram_Control:u_sdram|rRD1_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; Sdram_Control:u_sdram|rRD2_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|nxt_inp[29]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|nxt_inp[29]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|nxt_inp[29]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; Sdram_Control:u_sdram|rWR1_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; Sdram_Control:u_sdram|rWR2_ADDR[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; Sdram_Control:u_sdram|mLENGTH[7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; uart_tx:u_uart_tx|shift_reg[1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                     ;
; CCD_Capture:u_capture|Y_Cont[9..15]                                                                                                                            ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[20..31]                                                                                  ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[19..31]                                                                                  ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[20..31]                                                                                  ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[19..31]                                                                                  ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[20..31]                                                                                  ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[19..31]                                                                                  ; Lost fanout                                                                                                                ;
; Sdram_Control:u_sdram|mADDR[3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                     ;
; Sdram_Control:u_sdram|control_interface:u_control_interface|SADDR[3]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; prev_st.S_SPLASH                                                                                                                                               ; Lost fanout                                                                                                                ;
; prev_st.S_COUNT2                                                                                                                                               ; Lost fanout                                                                                                                ;
; prev_st.S_COUNT1                                                                                                                                               ; Lost fanout                                                                                                                ;
; prev_st.S_CAPTURE                                                                                                                                              ; Lost fanout                                                                                                                ;
; prev_st.S_END                                                                                                                                                  ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|state~4                                                                                                ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|state~5                                                                                                ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|state~4                                                                                               ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|state~5                                                                                               ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|state~4                                                                                               ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|state~5                                                                                               ; Lost fanout                                                                                                                ;
; uart_tx:u_uart_tx|state~6                                                                                                                                      ; Lost fanout                                                                                                                ;
; uart_tx:u_uart_tx|state~7                                                                                                                                      ; Lost fanout                                                                                                                ;
; I2C_CCD_Config:u_i2c|mSetup_ST~9                                                                                                                               ; Lost fanout                                                                                                                ;
; I2C_CCD_Config:u_i2c|mSetup_ST~10                                                                                                                              ; Lost fanout                                                                                                                ;
; fsm_state~8                                                                                                                                                    ; Lost fanout                                                                                                                ;
; fsm_state~9                                                                                                                                                    ; Lost fanout                                                                                                                ;
; fsm_state~10                                                                                                                                                   ; Lost fanout                                                                                                                ;
; prev_st~4                                                                                                                                                      ; Lost fanout                                                                                                                ;
; prev_st~5                                                                                                                                                      ; Lost fanout                                                                                                                ;
; prev_st~6                                                                                                                                                      ; Lost fanout                                                                                                                ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|ful                                                                                                  ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|emp                                                  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|ful                                                                                                 ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|emp                                                 ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|ful                                                                                                 ; Merged with RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|emp                                                 ;
; I2C_CCD_Config:u_i2c|LUT_INDEX[5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                     ;
; Total Number of Removed Registers = 592                                                                                                                        ;                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[31] ; Lost Fanouts              ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[30], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[29], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[28], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[27], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[26], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[25], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[24], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[23], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[22], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[21], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[20], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_0[19]  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[31] ; Lost Fanouts              ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[30], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[29], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[28], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[27], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[26], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[25], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[24], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[23], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[22], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[21], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[20], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_1[19]  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[31] ; Lost Fanouts              ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[30], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[29], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[28], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[27], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[26], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[25], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[24], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[23], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[22], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[21], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[20], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_y_2[19]  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[31] ; Lost Fanouts              ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[30], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[29], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[28], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[27], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[26], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[25], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[24], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[23], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[22], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[21], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_0[20]  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[31] ; Lost Fanouts              ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[30], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[29], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[28], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[27], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[26], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[25], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[24], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[23], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[22], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[21], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_1[20]  ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[31] ; Lost Fanouts              ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[30], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[29], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[28], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[27], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[26], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[25], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[24], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[23], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[22], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[21], ;
;                                                                           ;                           ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|sum_x_2[20]  ;
; CCD_Capture:u_capture|Y_Cont[15]                                          ; Lost Fanouts              ; CCD_Capture:u_capture|Y_Cont[14], CCD_Capture:u_capture|Y_Cont[13],        ;
;                                                                           ;                           ; CCD_Capture:u_capture|Y_Cont[12], CCD_Capture:u_capture|Y_Cont[11],        ;
;                                                                           ;                           ; CCD_Capture:u_capture|Y_Cont[10], CCD_Capture:u_capture|Y_Cont[9]          ;
; Sdram_Control:u_sdram|rWR1_ADDR[3]                                        ; Stuck at GND              ; Sdram_Control:u_sdram|mADDR[3],                                            ;
;                                                                           ; due to stuck port data_in ; Sdram_Control:u_sdram|control_interface:u_control_interface|SADDR[3]       ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[31]                                        ; Stuck at VCC              ; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[31]                              ;
;                                                                           ; due to stuck port data_in ;                                                                            ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[30]                                        ; Stuck at GND              ; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[30]                              ;
;                                                                           ; due to stuck port data_in ;                                                                            ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[29]                                        ; Stuck at VCC              ; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[29]                              ;
;                                                                           ; due to stuck port data_in ;                                                                            ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[28]                                        ; Stuck at VCC              ; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[28]                              ;
;                                                                           ; due to stuck port data_in ;                                                                            ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[27]                                        ; Stuck at VCC              ; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[27]                              ;
;                                                                           ; due to stuck port data_in ;                                                                            ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[26]                                        ; Stuck at GND              ; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[26]                              ;
;                                                                           ; due to stuck port data_in ;                                                                            ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[25]                                        ; Stuck at VCC              ; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[25]                              ;
;                                                                           ; due to stuck port data_in ;                                                                            ;
; I2C_CCD_Config:u_i2c|mI2C_DATA[24]                                        ; Stuck at GND              ; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD[24]                              ;
;                                                                           ; due to stuck port data_in ;                                                                            ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10627 ;
; Number of registers using Synchronous Clear  ; 854   ;
; Number of registers using Synchronous Load   ; 6906  ;
; Number of registers using Asynchronous Clear ; 6122  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8555  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RAW2RGB:u_raw2rgb|fill                                                                                                                                                ; 3655    ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SCLK                                                                                                                           ; 3       ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                  ; 15      ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                  ; 14      ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                  ; 23      ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                  ; 19      ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                  ; 18      ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                  ; 21      ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|emp                                                                                                        ; 280     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|emp                                                                                                        ; 280     ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|emp                                                                                                         ; 280     ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|END                                                                                                                            ; 5       ;
; I2C_CCD_Config:u_i2c|I2C_Controller:u0|SDO                                                                                                                            ; 4       ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 9       ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 9       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][0]                                                                      ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][0]                                                                      ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][0]                                                                       ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][1]                                                                      ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][1]                                                                      ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][1]                                                                       ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][2]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][2]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][2]                                                                       ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][3]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][3]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][3]                                                                       ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][4]                                                                      ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][4]                                                                      ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][4]                                                                       ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][5]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][5]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][5]                                                                       ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][6]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][6]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][6]                                                                       ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][7]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][7]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][7]                                                                       ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][8]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][8]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][8]                                                                       ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][9]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][9]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][9]                                                                       ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][10]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][10]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][10]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][11]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][11]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][11]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][12]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][12]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][12]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][13]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][13]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][13]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][14]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][14]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][14]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][15]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][15]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][15]                                                                      ; 4       ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 9       ;
; Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 9       ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 8       ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 2       ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 8       ;
; Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 2       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][16]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][16]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][16]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][17]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][17]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][17]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][18]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][18]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][18]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][19]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][19]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][19]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][20]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][20]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][20]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][21]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][21]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][21]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][22]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][22]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][22]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[3][23]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[3][23]                                                                     ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[3][23]                                                                      ; 4       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[2][0]                                                                      ; 5       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[2][0]                                                                      ; 5       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[2][0]                                                                       ; 5       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[2][1]                                                                      ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[2][1]                                                                      ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[2][1]                                                                       ; 3       ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[2][2]                                                                      ; 5       ;
; Total number of inverted registers = 375*                                                                                                                             ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[0][5]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[1][9]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[2][0]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[3][3]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[4][2]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[5][9]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[6][2]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[7][4]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[8][2]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[9][2]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[10][4]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[11][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[12][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[13][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[14][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[15][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[16][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[17][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[18][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[19][3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[20][8]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[21][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[22][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[23][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[24][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[25][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[26][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[27][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[28][1]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[29][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[30][4]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[31][7]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[32][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[33][8]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[34][3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[35][1]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[36][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[37][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[38][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[39][3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[40][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[41][4]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[42][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[43][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[44][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[45][1]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[46][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[47][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[48][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[49][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[50][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[51][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[52][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[53][7]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[54][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[55][3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[56][5]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[57][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[58][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[59][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[60][1]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[61][4]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[62][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[63][1]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[64][5]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[65][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[66][3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[67][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[68][5]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[69][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[70][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[71][1]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[72][3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[73][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[74][4]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[75][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[76][1]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[77][5]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[78][4]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[79][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[80][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[81][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[82][4]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[83][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[84][6]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[85][3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[86][7]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[87][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[88][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[89][8]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[90][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[91][4]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[92][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[93][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[94][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[95][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[96][8]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[97][1]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[98][5]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[99][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[100][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[101][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[102][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[103][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[104][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[105][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[106][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[107][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[108][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U|queue[109][7]                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|i[0]                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|j[0]                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|count[5]                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|Selector64                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|Selector63                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[0][5]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[1][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[2][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[3][3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[4][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[5][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[6][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[7][4]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[8][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[9][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[10][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[11][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[12][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[13][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[14][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[15][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[16][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[17][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[18][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[19][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[20][8]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[21][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[22][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[23][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[24][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[25][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[26][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[27][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[28][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[29][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[30][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[31][7]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[32][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[33][8]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[34][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[35][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[36][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[37][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[38][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[39][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[40][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[41][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[42][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[43][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[44][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[45][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[46][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[47][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[48][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[49][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[50][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[51][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[52][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[53][7]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[54][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[55][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[56][5]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[57][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[58][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[59][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[60][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[61][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[62][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[63][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[64][5]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[65][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[66][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[67][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[68][5]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[69][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[70][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[71][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[72][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[73][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[74][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[75][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[76][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[77][5]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[78][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[79][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[80][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[81][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[82][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[83][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[84][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[85][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[86][7]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[87][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[88][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[89][8]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[90][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[91][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[92][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[93][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[94][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[95][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[96][8]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[97][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[98][5]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[99][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[100][1]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[101][0]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[102][9]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[103][2]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[104][3]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[105][2]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[106][9]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[107][0]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[108][1]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL|queue[109][7]                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|i[0]                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|j[0]                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|count[5]                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|Selector64                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|Selector63                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[0][5]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[1][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[2][0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[3][3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[4][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[5][9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[6][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[7][4]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[8][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[9][2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[10][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[11][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[12][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[13][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[14][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[15][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[16][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[17][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[18][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[19][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[20][8]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[21][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[22][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[23][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[24][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[25][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[26][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[27][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[28][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[29][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[30][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[31][7]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[32][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[33][8]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[34][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[35][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[36][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[37][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[38][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[39][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[40][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[41][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[42][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[43][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[44][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[45][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[46][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[47][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[48][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[49][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[50][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[51][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[52][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[53][7]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[54][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[55][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[56][5]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[57][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[58][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[59][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[60][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[61][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[62][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[63][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[64][5]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[65][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[66][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[67][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[68][5]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[69][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[70][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[71][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[72][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[73][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[74][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[75][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[76][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[77][5]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[78][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[79][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[80][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[81][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[82][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[83][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[84][6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[85][3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[86][7]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[87][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[88][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[89][8]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[90][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[91][4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[92][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[93][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[94][2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[95][9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[96][8]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[97][1]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[98][5]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[99][0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[100][1]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[101][0]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[102][9]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[103][2]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[104][3]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[105][2]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[106][9]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[107][0]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[108][1]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR|queue[109][7]                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|i[0]                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|j[0]                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|count[5]                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|Selector64                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|Selector63                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[109][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[108][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[107][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[106][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[105][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[104][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[103][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[102][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[101][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[100][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[99][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[98][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[97][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[96][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[95][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[94][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[93][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[92][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[91][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[90][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[89][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[88][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[87][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[86][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[85][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[84][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[83][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[82][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[81][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[80][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[79][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[78][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[77][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[76][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[75][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[74][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[73][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[72][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[71][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[70][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[69][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[68][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[67][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[66][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[65][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[64][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[63][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[62][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[61][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[60][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[59][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[58][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[57][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[56][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[55][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[54][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[53][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[52][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[51][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[50][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[49][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[48][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[47][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[46][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[45][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[44][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[43][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[42][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[41][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[40][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[39][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[38][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[37][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[36][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[35][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[34][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[33][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[32][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[31][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[30][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[29][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[28][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[27][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[26][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[25][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[24][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[23][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[22][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[21][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[20][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[19][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[18][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[17][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[16][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[15][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[14][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[13][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[12][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[11][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[10][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[9][9]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[8][9]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[7][9]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[6][9]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[5][9]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[4][9]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[3][9]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[2][9]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[1][9]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|shift_reg[0][9]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[109][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[108][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[107][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[106][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[105][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[104][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[103][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[102][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[101][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[100][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[99][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[98][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[97][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[96][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[95][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[94][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[93][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[92][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[91][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[90][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[89][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[88][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[87][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[86][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[85][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[84][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[83][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[82][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[81][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[80][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[79][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[78][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[77][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[76][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[75][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[74][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[73][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[72][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[71][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[70][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[69][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[68][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[67][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[66][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[65][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[64][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[63][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[62][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[61][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[60][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[59][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[58][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[57][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[56][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[55][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[54][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[53][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[52][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[51][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[50][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[49][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[48][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[47][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[46][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[45][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[44][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[43][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[42][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[41][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[40][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[39][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[38][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[37][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[36][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[35][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[34][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[33][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[32][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[31][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[30][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[29][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[28][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[27][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[26][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[25][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[24][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[23][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[22][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[21][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[20][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[19][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[18][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[17][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[16][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[15][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[14][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[13][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[12][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[11][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[10][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[9][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[8][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[7][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[6][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[5][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[4][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[3][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[2][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[1][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|shift_reg[0][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[109][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[108][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[107][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[106][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[105][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[104][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[103][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[102][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[101][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[100][9]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[99][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[98][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[97][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[96][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[95][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[94][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[93][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[92][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[91][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[90][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[89][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[88][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[87][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[86][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[85][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[84][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[83][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[82][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[81][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[80][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[79][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[78][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[77][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[76][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[75][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[74][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[73][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[72][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[71][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[70][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[69][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[68][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[67][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[66][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[65][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[64][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[63][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[62][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[61][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[60][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[59][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[58][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[57][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[56][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[55][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[54][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[53][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[52][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[51][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[50][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[49][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[48][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[47][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[46][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[45][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[44][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[43][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[42][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[41][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[40][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[39][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[38][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[37][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[36][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[35][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[34][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[33][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[32][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[31][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[30][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[29][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[28][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[27][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[26][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[25][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[24][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[23][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[22][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[21][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[20][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[19][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[18][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[17][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[16][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[15][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[14][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[13][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[12][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[11][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[10][9]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[9][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[8][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[7][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[6][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[5][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[4][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[3][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[2][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[1][9]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|shift_reg[0][9]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|ptr[1]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|ptr[1]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|ptr[4]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|command:u_command|BA[0]                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|control_interface:u_control_interface|timer[15]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|command:u_command|command_done                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|command:u_command|SA[8]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|command:u_command|SA[1]                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|command:u_command|rp_shift[0]                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR|ptr[2]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL|ptr[5]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U|ptr[6]                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|cordic_iteration:iCORDIC_ITERATION|angle_final[6]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|cordic_iteration:iCORDIC_ITERATION|angle_final[9]       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|cordic_iteration:iCORDIC_ITERATION|x_k[5]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|cordic_iteration:iCORDIC_ITERATION|angle_final[9]       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|cordic_iteration:iCORDIC_ITERATION|y_k[0]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|cordic_iteration:iCORDIC_ITERATION|angle_final[9]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|counter:iCOUNTER|k[1]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[0][27]                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|label_unit:iLABEL|y_u[7]                                                  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|label_unit:iLABEL|x_lr[8]                                                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|label_unit:iLABEL|x_ll[6]                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg|sreg[0][2]                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|cordic_iteration:iCORDIC_ITERATION|ShiftRight0          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|cordic_iteration:iCORDIC_ITERATION|ShiftRight1          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|cordic_iteration:iCORDIC_ITERATION|ShiftRight0           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo|Mux24                                      ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|min_abc[2]                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|cordic_iteration:iCORDIC_ITERATION|ShiftRight0          ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|cordic_iteration:iCORDIC_ITERATION|ShiftRight0           ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|cordic_iteration:iCORDIC_ITERATION|ShiftRight0          ;
; 8:1                ; 12 bits   ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|cordic_iteration:iCORDIC_ITERATION|ShiftRight0          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[0][29]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[0][28]                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg|sreg[0][19]                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg|sreg[0][18]                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo|Mux24                                     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|min_abc[26]                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo|Mux22                                     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|min_abc[19]                                                   ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|mADDR[5]                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|RD_MASK[0]                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|WR_MASK[0]                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|CMD[1]                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u_sdram|ST[9]                                                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|mCCD_R[11]                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u_capture|Y_Cont[9]                                                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u_i2c|senosr_exposure[15]                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u_capture|X_Cont[10]                                                                                       ;
; 64:1               ; 4 bits    ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u_i2c|mI2C_DATA[12]                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_CAMERA|uart_tx:u_uart_tx|bit_idx[1]                                                                                           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |DE1_SoC_CAMERA|uart_tx:u_uart_tx|tick_cnt[7]                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u_i2c|I2C_Controller:u0|SD_COUNTER[2]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u_i2c|senosr_exposure[8]                                                                                ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|Add1                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE1_SoC_CAMERA|uart_tx:u_uart_tx|state                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_CAMERA|uart_tx:u_uart_tx|state                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_CAMERA|frame_cnt[0]                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated|mux_chb:mux2|l3_w0_n4_mux_dataout  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE1_SoC_CAMERA|Selector5                                                                                                              ;
; 33:1               ; 3 bits    ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated|mux_chb:mux2|l6_w0_n0_mux_dataout  ;
; 7:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|VGA_Controller:u_vga|oVGA_B[9]                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|mux_chb:mux2|l3_w0_n4_mux_dataout ;
; 3:1                ; 77 bits   ; 154 LEs       ; 0 LEs                ; 154 LEs                ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|k_color_0[11]                                            ;
; 3:1                ; 77 bits   ; 154 LEs       ; 0 LEs                ; 154 LEs                ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|k_color_1[12]                                            ;
; 3:1                ; 77 bits   ; 154 LEs       ; 0 LEs                ; 154 LEs                ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|k_color_2[12]                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for angles_u:rom_u|altsyncram:altsyncram_component|altsyncram_0jh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for angles_lr:rom_lr|altsyncram:altsyncram_component|altsyncram_9mh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                             ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                             ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                            ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                            ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u_capture ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: angles_u:rom_u|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 10                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 110                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; angles_u.mif         ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_0jh1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: angles_ll:rom_ll|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 10                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 110                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; angles_ll.mif        ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_3mh1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: angles_lr:rom_lr|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 10                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 110                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; angles_lr.mif        ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_9mh1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; IMG_WIDTH      ; 640   ; Signed Integer                        ;
; IMG_HEIGHT     ; 480   ; Signed Integer                        ;
; ANGLE_DEPTH    ; 10    ; Signed Integer                        ;
; FRAME_COUNT    ; 110   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                    ;
+----------------+-----------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                 ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                                          ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                                          ;
; WIDTH          ; 12              ; Signed Integer                                                                          ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                 ;
; CBXI_PARAMETER ; shift_taps_lv51 ; Untyped                                                                                 ;
+----------------+-----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; IMG_WIDTH      ; 640   ; Signed Integer                                                   ;
; IMG_HEIGHT     ; 480   ; Signed Integer                                                   ;
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                   ;
; FRAME_COUNT    ; 110   ; Signed Integer                                                   ;
; OUTPUT_WIDTH   ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; IMG_WIDTH      ; 640   ; Signed Integer                                                                    ;
; IMG_HEIGHT     ; 480   ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|label_unit:iLABEL ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; COORD_DEPTH    ; 10    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|LUT:iLUT ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; ITERATIONS     ; 20    ; Signed Integer                                                            ;
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; ITERATIONS     ; 20    ; Signed Integer                                                                    ;
; COORD_DEPTH    ; 10    ; Signed Integer                                                                    ;
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|cordic_iteration:iCORDIC_ITERATION ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ITERATIONS     ; 20    ; Signed Integer                                                                                                       ;
; COORD_DEPTH    ; 10    ; Signed Integer                                                                                                       ;
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                                      ;
; NUM_VALUES     ; 110   ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DEPTH          ; 110   ; Signed Integer                                                                ;
; DATA_WIDTH     ; 10    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH     ; 11    ; Signed Integer                                                              ;
; OVERFLOW       ; 30    ; Signed Integer                                                              ;
; SIZE           ; 110   ; Signed Integer                                                              ;
; BAND_RADIUS    ; 4     ; Signed Integer                                                              ;
; BAND_SIZE      ; 4     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; R              ; 4     ; Signed Integer                                                                                           ;
; WIDTH          ; 30    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; DEPTH          ; 4     ; Signed Integer                                                                                  ;
; DATA_WIDTH     ; 30    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; ITERATIONS     ; 20    ; Signed Integer                                                                     ;
; COORD_DEPTH    ; 10    ; Signed Integer                                                                     ;
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LL|cordic_iteration:iCORDIC_ITERATION ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ITERATIONS     ; 20    ; Signed Integer                                                                                                        ;
; COORD_DEPTH    ; 10    ; Signed Integer                                                                                                        ;
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LL ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                                       ;
; NUM_VALUES     ; 110   ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DEPTH          ; 110   ; Signed Integer                                                                 ;
; DATA_WIDTH     ; 10    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DATA_WIDTH     ; 11    ; Signed Integer                                                               ;
; OVERFLOW       ; 30    ; Signed Integer                                                               ;
; SIZE           ; 110   ; Signed Integer                                                               ;
; BAND_RADIUS    ; 4     ; Signed Integer                                                               ;
; BAND_SIZE      ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register_dtw:shift_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; R              ; 4     ; Signed Integer                                                                                            ;
; WIDTH          ; 30    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL|shift_register:fifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 4     ; Signed Integer                                                                                   ;
; DATA_WIDTH     ; 30    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; ITERATIONS     ; 20    ; Signed Integer                                                                     ;
; COORD_DEPTH    ; 10    ; Signed Integer                                                                     ;
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_LR|cordic_iteration:iCORDIC_ITERATION ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ITERATIONS     ; 20    ; Signed Integer                                                                                                        ;
; COORD_DEPTH    ; 10    ; Signed Integer                                                                                                        ;
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_LR ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; ANGLE_DEPTH    ; 10    ; Signed Integer                                                                       ;
; NUM_VALUES     ; 110   ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DEPTH          ; 110   ; Signed Integer                                                                 ;
; DATA_WIDTH     ; 10    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DATA_WIDTH     ; 11    ; Signed Integer                                                               ;
; OVERFLOW       ; 30    ; Signed Integer                                                               ;
; SIZE           ; 110   ; Signed Integer                                                               ;
; BAND_RADIUS    ; 4     ; Signed Integer                                                               ;
; BAND_SIZE      ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register_dtw:shift_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; R              ; 4     ; Signed Integer                                                                                            ;
; WIDTH          ; 30    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR|shift_register:fifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 4     ; Signed Integer                                                                                   ;
; DATA_WIDTH     ; 30    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score:iSCORE ;
+----------------+------------+--------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                     ;
+----------------+------------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 32         ; Signed Integer                                                           ;
; ANGLE_DEPTH    ; 31         ; Signed Integer                                                           ;
; MAX_VALUE      ; 2147483647 ; Signed Integer                                                           ;
+----------------+------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u_pll|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 4                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                             ;
; phase_shift1                         ; 7500 ps                ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 25.000000 MHz          ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u_sdram ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                            ;
; REF_PER        ; 1024  ; Signed Integer                            ;
; SC_CL          ; 3     ; Signed Integer                            ;
; SC_RCD         ; 3     ; Signed Integer                            ;
; SC_RRD         ; 7     ; Signed Integer                            ;
; SC_PM          ; 1     ; Signed Integer                            ;
; SC_BL          ; 1     ; Signed Integer                            ;
; SDR_BL         ; 111   ; Unsigned Binary                           ;
; SDR_BT         ; 0     ; Unsigned Binary                           ;
; SDR_CL         ; 011   ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|control_interface:u_control_interface ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                  ;
; REF_PER        ; 1024  ; Signed Integer                                                                  ;
; SC_CL          ; 3     ; Signed Integer                                                                  ;
; SC_RCD         ; 3     ; Signed Integer                                                                  ;
; SC_RRD         ; 7     ; Signed Integer                                                                  ;
; SC_PM          ; 1     ; Signed Integer                                                                  ;
; SC_BL          ; 1     ; Signed Integer                                                                  ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                 ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                 ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|command:u_command ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|sdr_data_path:u_sdr_data_path ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                          ;
; REF_PER        ; 1024  ; Signed Integer                                                          ;
; SC_CL          ; 3     ; Signed Integer                                                          ;
; SC_RCD         ; 3     ; Signed Integer                                                          ;
; SC_RRD         ; 7     ; Signed Integer                                                          ;
; SC_PM          ; 1     ; Signed Integer                                                          ;
; SC_BL          ; 1     ; Signed Integer                                                          ;
; SDR_BL         ; 111   ; Unsigned Binary                                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                                         ;
; SDR_CL         ; 011   ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                   ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                         ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                         ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                         ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                         ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                         ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                ;
; USE_EAB                                   ; ON          ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                         ;
; CBXI_PARAMETER                            ; dcfifo_ngp1 ; Untyped                                                                                ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                   ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                         ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                         ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                         ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                         ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                         ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                ;
; USE_EAB                                   ; ON          ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                         ;
; CBXI_PARAMETER                            ; dcfifo_ngp1 ; Untyped                                                                                ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                  ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                               ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                               ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                               ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                               ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                               ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                               ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                               ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                               ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                        ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                        ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                        ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                        ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                               ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                               ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                        ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                               ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                               ;
; USE_EAB                                   ; ON          ; Untyped                                                                               ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                               ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                        ;
; CBXI_PARAMETER                            ; dcfifo_ahp1 ; Untyped                                                                               ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                  ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                               ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                               ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                               ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                               ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                               ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                               ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                               ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                               ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                        ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                        ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                        ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                        ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                               ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                               ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                        ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                               ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                               ;
; USE_EAB                                   ; ON          ; Untyped                                                                               ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                               ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                        ;
; CBXI_PARAMETER                            ; dcfifo_ahp1 ; Untyped                                                                               ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u_i2c ;
+-----------------------+------------------+------------------------+
; Parameter Name        ; Value            ; Type                   ;
+-----------------------+------------------+------------------------+
; default_exposure      ; 0000010100000000 ; Unsigned Binary        ;
; exposure_change_value ; 0000000000011001 ; Unsigned Binary        ;
; CLK_Freq              ; 50000000         ; Signed Integer         ;
; I2C_Freq              ; 20000            ; Signed Integer         ;
; LUT_SIZE              ; 25               ; Signed Integer         ;
+-----------------------+------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_screen:rom_spl1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; start_screen.mif     ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_s5i1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_screen_second:rom_spl2|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                       ;
+------------------------------------+-------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                    ;
; WIDTH_A                            ; 1                       ; Signed Integer                             ;
; WIDTHAD_A                          ; 19                      ; Signed Integer                             ;
; NUMWORDS_A                         ; 307200                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                    ;
; WIDTH_B                            ; 1                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M10K                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                    ;
; INIT_FILE                          ; start_screen_second.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_nsi1         ; Untyped                                    ;
+------------------------------------+-------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_screen_3:rom_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 1                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; start_screen_3.mif   ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_eai1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_screen_2:rom_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 1                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; start_screen_2.mif   ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_dai1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_screen_1:rom_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 1                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; start_screen_1.mif   ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_cai1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: end_screen_1star:rom_e1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; end_screen_1star.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_fgi1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: end_screen_2star:rom_e2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; end_screen_2star.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_ggi1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: end_screen_3star:rom_e3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; end_screen_3star.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_hgi1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: end_screen_4star:rom_e4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; end_screen_4star.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_igi1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: end_screen_5star:rom_e5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; end_screen_5star.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_jgi1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: end_screen:end_screen_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                     ;
; WIDTH_A                            ; 1                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; end_screen.mif       ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_5uh1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:u_uart_tx ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                     ;
; BAUD           ; 115200   ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u_vga ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                           ;
; H_SYNC_BACK    ; 48    ; Signed Integer                           ;
; H_SYNC_ACT     ; 640   ; Signed Integer                           ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                           ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                           ;
; V_SYNC_CYC     ; 2     ; Signed Integer                           ;
; V_SYNC_BACK    ; 33    ; Signed Integer                           ;
; V_SYNC_ACT     ; 480   ; Signed Integer                           ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                           ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                           ;
; X_START        ; 144   ; Signed Integer                           ;
; Y_START        ; 35    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                        ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 99                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 30                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 211                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 99                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 100                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 14                                                           ;
; Entity Instance                           ; angles_u:rom_u|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 110                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; angles_ll:rom_ll|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 110                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; angles_lr:rom_lr|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 110                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; start_screen:rom_spl1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; start_screen_second:rom_spl2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; start_screen_3:rom_3|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; start_screen_2:rom_2|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; start_screen_1:rom_1|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; end_screen_1star:rom_e1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; end_screen_2star:rom_e2|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; end_screen_3star:rom_e3|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; end_screen_4star:rom_e4|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; end_screen_5star:rom_e5|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; end_screen:end_screen_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 1                                                            ;
;     -- NUMWORDS_A                         ; 307200                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                        ;
+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; Value                                                                         ;
+----------------------------+-------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                             ;
; Entity Instance            ; RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                             ;
;     -- TAP_DISTANCE        ; 1280                                                                          ;
;     -- WIDTH               ; 12                                                                            ;
+----------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u_vga"                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:u_uart_tx"                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; tx_data[4..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_data[7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tx_data[6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_data[5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tx_data[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tx_data[1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_data[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tx_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "end_screen_5star:rom_e5"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "end_screen_4star:rom_e4"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "end_screen_3star:rom_e3"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "end_screen_2star:rom_e2"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "end_screen_1star:rom_e1"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u_i2c|I2C_Controller:u0"                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo"                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo"                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write2_fifo"                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo"                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u_sdram|sdr_data_path:u_sdr_data_path"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u_sdram|control_interface:u_control_interface"                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u_sdram"                                                                                                                                                                             ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score:iSCORE"                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; score_u  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; score_ll ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; score_lr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LR"                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; camera ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "camera[10..10]" will be connected to GND.                      ;
; refer  ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "refer[10..10]" will be connected to GND.                       ;
; score  ; Output ; Warning  ; Output or bidir port (30 bits) is smaller than the port expression (32 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LR"                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_LL"                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; camera ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "camera[10..10]" will be connected to GND.                      ;
; refer  ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "refer[10..10]" will be connected to GND.                       ;
; score  ; Output ; Warning  ; Output or bidir port (30 bits) is smaller than the port expression (32 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_LL"                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo"                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (30 bits) it drives.  Extra input bit(s) "i_data[29..11]" will be connected to GND. ;
; empty  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U"                                                                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; camera ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "camera[10..10]" will be connected to GND.                      ;
; refer  ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "refer[10..10]" will be connected to GND.                       ;
; score  ; Output ; Warning  ; Output or bidir port (30 bits) is smaller than the port expression (32 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER"                                                                                                         ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y_0  ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; y_1  ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; y_2  ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; fail ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst"                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; oDTW_RDY_U ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf"                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u_raw2rgb"                                                                                                                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX_Cont        ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont        ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (9 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; oRed[1..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[1..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oScore[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; k              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "angles_lr:rom_lr"                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (7 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "angles_ll:rom_ll"                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (7 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "angles_u:rom_u"                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (7 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u_capture"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oFrame_Cont     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 30                  ; 99               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 9185                        ;
;     CLR               ; 694                         ;
;     CLR SCLR          ; 272                         ;
;     CLR SLD           ; 31                          ;
;     ENA               ; 47                          ;
;     ENA CLR           ; 927                         ;
;     ENA CLR SCLR      ; 402                         ;
;     ENA CLR SLD       ; 3378                        ;
;     ENA SCLR          ; 64                          ;
;     ENA SLD           ; 3281                        ;
;     SCLR              ; 22                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 5                           ;
;     plain             ; 61                          ;
; arriav_io_obuf        ; 62                          ;
; arriav_lcell_comb     ; 4549                        ;
;     arith             ; 1227                        ;
;         0 data inputs ; 38                          ;
;         1 data inputs ; 770                         ;
;         2 data inputs ; 137                         ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 36                          ;
;         5 data inputs ; 201                         ;
;     extend            ; 45                          ;
;         7 data inputs ; 45                          ;
;     normal            ; 3221                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 119                         ;
;         2 data inputs ; 253                         ;
;         3 data inputs ; 251                         ;
;         4 data inputs ; 684                         ;
;         5 data inputs ; 693                         ;
;         6 data inputs ; 1219                        ;
;     shared            ; 56                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 24                          ;
; boundary_port         ; 321                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 338                         ;
;                       ;                             ;
; Max LUT depth         ; 13.50                       ;
; Average LUT depth     ; 2.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                      ; Details                                                                                                                                                        ;
+---------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK2_50                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                              ; N/A                                                                                                                                                            ;
; CLOCK2_50                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                              ; N/A                                                                                                                                                            ;
; CLOCK_50                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                               ; N/A                                                                                                                                                            ;
; D5M_PIXLCLK                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_PIXLCLK                                                                            ; N/A                                                                                                                                                            ;
; D5M_PIXLCLK                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_PIXLCLK                                                                            ; N/A                                                                                                                                                            ;
; D5M_SCLK                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_CCD_Config:u_i2c|I2C_Controller:u0|I2C_SCLK~1                                      ; N/A                                                                                                                                                            ;
; D5M_SCLK                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_CCD_Config:u_i2c|I2C_Controller:u0|I2C_SCLK~1                                      ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[0]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[0]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[0]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[10]  ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[10]  ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[10]  ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[1]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[1]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[1]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[2]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[2]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[2]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[3]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[3]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[3]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[4]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[4]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[4]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[5]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[5]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[5]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[6]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[6]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[6]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[7]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[7]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[7]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[8]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[8]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[8]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[9]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[9]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|frame_end_count[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER|frame_end_count_reg[9]   ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fill ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|fill~_wirecell                                                       ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fill ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|fill~_wirecell                                                       ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[0]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[0]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[0]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[1]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[1]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[1]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[2]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[2]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[2]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[3]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[3]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[3]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[4]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[4]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[4]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[5]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[5]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[5]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[6]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[6]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[6]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[7]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[7]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[7]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[8]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[8]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[8]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[9]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[9]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iX_Cont[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|X_Cont[9]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[0]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[0]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[0]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[1]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[1]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[1]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[2]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[2]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[2]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[3]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[3]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[3]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[4]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[4]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[4]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[5]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[5]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[5]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[6]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[6]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[6]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[7]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[7]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[7]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[8]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[8]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|iY_Cont[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CCD_Capture:u_capture|Y_Cont[8]                                                        ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[0]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[0]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[10]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[10]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[11]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[11]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[1]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[1]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[2]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[2]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[3]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[3]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[4]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[4]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[5]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[5]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[6]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[6]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[7]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[7]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[8]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[8]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[9]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oBlue[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_B[9]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[1]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[1]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[11]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[11]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[12]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[12]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[2]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[2]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[3]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[3]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[4]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[4]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[5]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[5]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[6]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[6]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[7]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[7]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[8]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[8]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[9]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[9]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[10]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oGreen[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_G[10]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[0]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[0]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[10]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[10]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[11]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[11]                                                           ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[1]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[1]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[2]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[2]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[3]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[3]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[4]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[4]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[5]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[5]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[6]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[6]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[7]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[7]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[8]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[8]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[9]                                                            ; N/A                                                                                                                                                            ;
; RAW2RGB:u_raw2rgb|oRed[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB:u_raw2rgb|mCCD_R[9]                                                            ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[0] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[0] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[1] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[1] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[2] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[2] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[3] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[3] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[4] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[4] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[5] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[5] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[6] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[6] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[7] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[7] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[8] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[8] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[9] ; N/A                                                                                                                                                            ;
; angles_ll:rom_ll|q[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated|q_a[9] ; N/A                                                                                                                                                            ;
; capture_frame                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; capture_frame                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; frame_cnt[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[0]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[0]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[1]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[1]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[2]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[2]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[3]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[3]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[4]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[4]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[5]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[5]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[6]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[6]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[7]                                                                           ; N/A                                                                                                                                                            ;
; frame_cnt[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_cnt[7]                                                                           ; N/A                                                                                                                                                            ;
; frame_index[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[0]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[0]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[1]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[1]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[2]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[2]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[3]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[3]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[4]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[4]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[5]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[5]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[6]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[6]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[7]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[7]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[8]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[8]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[9]                                                                         ; N/A                                                                                                                                                            ;
; frame_index[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frame_index[9]                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A                                                                                                                                                            ;
+---------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Apr 30 02:43:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file shifter.sv
    Info (12023): Found entity 1: shifter File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.sv
    Info (12023): Found entity 1: fifo File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/fifo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_register.sv
    Info (12023): Found entity 1: shift_register File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shift_register.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file shift_register_dtw.sv
    Info (12023): Found entity 1: shift_register_dtw File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shift_register_dtw.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file gameloop.sv
    Info (12023): Found entity 1: gameloop File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/gameloop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dtw_stochastic.sv
    Info (12023): Found entity 1: dtw_stochastic File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw_stochastic.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file score.sv
    Info (12023): Found entity 1: score File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/score.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lut.sv
    Info (12023): Found entity 1: LUT File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/LUT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file label_unit.sv
    Info (12023): Found entity 1: label_unit File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/label_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hier.sv
    Info (12023): Found entity 1: hier File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/hier.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file happy_feet.sv
    Info (12023): Found entity 1: happy_feet File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dtw.sv
    Info (12023): Found entity 1: dtw File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cordic_iteration.sv
    Info (12023): Found entity 1: cordic_iteration File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cordic_iteration.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cordic.sv
    Info (12023): Found entity 1: cordic File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cordic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cluster.sv
    Info (12023): Found entity 1: cluster File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/VGA_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/SEG7_LUT.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/Reset_Delay.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/RAW2RGB.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_CCD_Config.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/CCD_Capture.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/SEG7_LUT_6.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/sdram_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: sdram_pll_0002 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/sdram_pll/sdram_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer1.v
    Info (12023): Found entity 1: Line_Buffer1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/Line_Buffer1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file start_screen.v
    Info (12023): Found entity 1: start_screen File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file start_screen_3.v
    Info (12023): Found entity 1: start_screen_3 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file start_screen_2.v
    Info (12023): Found entity 1: start_screen_2 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file start_screen_1.v
    Info (12023): Found entity 1: start_screen_1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file angles_u.v
    Info (12023): Found entity 1: angles_u File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_u.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file angles_lr.v
    Info (12023): Found entity 1: angles_lr File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_lr.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file angles_ll.v
    Info (12023): Found entity 1: angles_ll File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_ll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file end_screen.v
    Info (12023): Found entity 1: end_screen File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file start_screen_second.v
    Info (12023): Found entity 1: start_screen_second File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_second.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file end_screen_1star.v
    Info (12023): Found entity 1: end_screen_1star File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_1star.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file end_screen_2star.v
    Info (12023): Found entity 1: end_screen_2star File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_2star.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file end_screen_3star.v
    Info (12023): Found entity 1: end_screen_3star File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_3star.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file end_screen_4star.v
    Info (12023): Found entity 1: end_screen_4star File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_4star.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file end_screen_5star.v
    Info (12023): Found entity 1: end_screen_5star File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_5star.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at gameloop.sv(14): created implicit net for "empty_refer" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/gameloop.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at gameloop.sv(15): created implicit net for "empty_camera" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/gameloop.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at hier.sv(78): created implicit net for "angle_rdy" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/hier.sv Line: 78
Warning (10236): Verilog HDL Implicit Net warning at hier.sv(96): created implicit net for "camera_ready" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/hier.sv Line: 96
Warning (10236): Verilog HDL Implicit Net warning at RAW2RGB.v(156): created implicit net for "DTW_RDY_U" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/RAW2RGB.v Line: 156
Warning (12125): Using design file de1_soc_camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SoC_CAMERA File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_camera.v(230): created implicit net for "auto_start" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 230
Info (12127): Elaborating entity "DE1_SoC_CAMERA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(182): object "start_happy_feet" assigned a value but never read File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 182
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(207): object "capture_frame" assigned a value but never read File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 207
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(332): object "done_prev" assigned a value but never read File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 332
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(511): object "px_e1" assigned a value but never read File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 511
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(512): object "px_e2" assigned a value but never read File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 512
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(513): object "px_e3" assigned a value but never read File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 513
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(514): object "px_e4" assigned a value but never read File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 514
Warning (10036): Verilog HDL or VHDL warning at de1_soc_camera.v(515): object "px_e5" assigned a value but never read File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 515
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(179): truncated value with size 32 to match size of target (21) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 179
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(196): truncated value with size 32 to match size of target (10) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 196
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(204): truncated value with size 32 to match size of target (10) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 204
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(223): truncated value with size 32 to match size of target (24) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 223
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(452): truncated value with size 32 to match size of target (25) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 452
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(481): truncated value with size 32 to match size of target (19) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 481
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(559): truncated value with size 32 to match size of target (8) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 559
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(569): truncated value with size 32 to match size of target (8) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 569
Warning (10230): Verilog HDL assignment warning at de1_soc_camera.v(579): truncated value with size 32 to match size of target (8) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 579
Info (10264): Verilog HDL Case Statement information at de1_soc_camera.v(548): all case item expressions in this case statement are onehot File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 548
Warning (10034): Output port "LEDR[8..3]" at de1_soc_camera.v(76) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 76
Warning (10034): Output port "ADC_DIN" at de1_soc_camera.v(14) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 14
Warning (10034): Output port "ADC_SCLK" at de1_soc_camera.v(16) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 16
Warning (10034): Output port "AUD_DACDAT" at de1_soc_camera.v(22) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 22
Warning (10034): Output port "AUD_XCK" at de1_soc_camera.v(24) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 24
Warning (10034): Output port "FAN_CTRL" at de1_soc_camera.v(46) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 46
Warning (10034): Output port "FPGA_I2C_SCLK" at de1_soc_camera.v(49) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 49
Warning (10034): Output port "IRDA_TXD" at de1_soc_camera.v(69) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 69
Warning (10034): Output port "TD_RESET_N" at de1_soc_camera.v(88) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 88
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u_reset" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 261
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u_capture" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 280
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(164): object "ifval_fedge" assigned a value but never read File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/CCD_Capture.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(165): object "y_cnt_d" assigned a value but never read File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/CCD_Capture.v Line: 165
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/CCD_Capture.v Line: 125
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/CCD_Capture.v Line: 129
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/CCD_Capture.v Line: 185
Info (12128): Elaborating entity "angles_u" for hierarchy "angles_u:rom_u" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 286
Info (12128): Elaborating entity "altsyncram" for hierarchy "angles_u:rom_u|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_u.v Line: 82
Info (12130): Elaborated megafunction instantiation "angles_u:rom_u|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_u.v Line: 82
Info (12133): Instantiated megafunction "angles_u:rom_u|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_u.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "angles_u.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "110"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0jh1.tdf
    Info (12023): Found entity 1: altsyncram_0jh1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_0jh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0jh1" for hierarchy "angles_u:rom_u|altsyncram:altsyncram_component|altsyncram_0jh1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127004): Memory depth (110) in the design file differs from memory depth (137) in the Memory Initialization File "C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_u.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_u.v Line: 82
Info (12128): Elaborating entity "angles_ll" for hierarchy "angles_ll:rom_ll" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 287
Info (12128): Elaborating entity "altsyncram" for hierarchy "angles_ll:rom_ll|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_ll.v Line: 82
Info (12130): Elaborated megafunction instantiation "angles_ll:rom_ll|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_ll.v Line: 82
Info (12133): Instantiated megafunction "angles_ll:rom_ll|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_ll.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "angles_ll.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "110"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3mh1.tdf
    Info (12023): Found entity 1: altsyncram_3mh1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_3mh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3mh1" for hierarchy "angles_ll:rom_ll|altsyncram:altsyncram_component|altsyncram_3mh1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127004): Memory depth (110) in the design file differs from memory depth (137) in the Memory Initialization File "C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_ll.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_ll.v Line: 82
Info (12128): Elaborating entity "angles_lr" for hierarchy "angles_lr:rom_lr" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 288
Info (12128): Elaborating entity "altsyncram" for hierarchy "angles_lr:rom_lr|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_lr.v Line: 82
Info (12130): Elaborated megafunction instantiation "angles_lr:rom_lr|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_lr.v Line: 82
Info (12133): Instantiated megafunction "angles_lr:rom_lr|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_lr.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "angles_lr.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "110"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9mh1.tdf
    Info (12023): Found entity 1: altsyncram_9mh1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_9mh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9mh1" for hierarchy "angles_lr:rom_lr|altsyncram:altsyncram_component|altsyncram_9mh1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127004): Memory depth (110) in the design file differs from memory depth (137) in the Memory Initialization File "C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_lr.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/angles_lr.v Line: 82
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u_raw2rgb" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 317
Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(64): truncated value with size 32 to match size of target (10) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/RAW2RGB.v Line: 64
Warning (10034): Output port "oDTW_RDY_U" at RAW2RGB.v(39) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/RAW2RGB.v Line: 39
Info (12128): Elaborating entity "Line_Buffer1" for hierarchy "RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/RAW2RGB.v Line: 84
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/Line_Buffer1.v Line: 79
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/Line_Buffer1.v Line: 79
Info (12133): Instantiated megafunction "RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/Line_Buffer1.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf
    Info (12023): Found entity 1: shift_taps_lv51 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/shift_taps_lv51.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_lv51" for hierarchy "RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf
    Info (12023): Found entity 1: altsyncram_jug1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jug1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jug1" for hierarchy "RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/shift_taps_lv51.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf
    Info (12023): Found entity 1: cntr_7of File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_7of.tdf Line: 28
Info (12128): Elaborating entity "cntr_7of" for hierarchy "RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/shift_taps_lv51.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf
    Info (12023): Found entity 1: cmpr_qac File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cmpr_qac.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qac" for hierarchy "RAW2RGB:u_raw2rgb|Line_Buffer1:uLinebuf|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_7of.tdf Line: 36
Info (12128): Elaborating entity "happy_feet" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/RAW2RGB.v Line: 158
Info (12128): Elaborating entity "cluster" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cluster:iCLUSTER" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 105
Warning (10230): Verilog HDL assignment warning at cluster.sv(108): truncated value with size 32 to match size of target (13) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 108
Warning (10230): Verilog HDL assignment warning at cluster.sv(126): truncated value with size 32 to match size of target (13) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 126
Warning (10230): Verilog HDL assignment warning at cluster.sv(144): truncated value with size 32 to match size of target (13) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 144
Warning (10230): Verilog HDL assignment warning at cluster.sv(156): truncated value with size 32 to match size of target (10) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 156
Warning (10230): Verilog HDL assignment warning at cluster.sv(157): truncated value with size 32 to match size of target (9) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 157
Warning (10230): Verilog HDL assignment warning at cluster.sv(169): truncated value with size 32 to match size of target (10) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 169
Warning (10230): Verilog HDL assignment warning at cluster.sv(170): truncated value with size 32 to match size of target (9) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 170
Warning (10230): Verilog HDL assignment warning at cluster.sv(182): truncated value with size 32 to match size of target (10) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 182
Warning (10230): Verilog HDL assignment warning at cluster.sv(183): truncated value with size 32 to match size of target (9) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 183
Warning (10230): Verilog HDL assignment warning at cluster.sv(204): truncated value with size 32 to match size of target (11) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 204
Warning (10034): Output port "fail" at cluster.sv(33) has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cluster.sv Line: 33
Info (12128): Elaborating entity "label_unit" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|label_unit:iLABEL" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 110
Info (12128): Elaborating entity "counter" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|counter:iCOUNTER" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 123
Warning (10230): Verilog HDL assignment warning at counter.sv(17): truncated value with size 32 to match size of target (5) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/counter.sv Line: 17
Info (12128): Elaborating entity "LUT" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|LUT:iLUT" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 124
Warning (10030): Net "atan_table.data_a" at LUT.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/LUT.sv Line: 9
Warning (10030): Net "atan_table.waddr_a" at LUT.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/LUT.sv Line: 9
Warning (10030): Net "atan_table.we_a" at LUT.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/LUT.sv Line: 9
Info (12128): Elaborating entity "cordic" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 129
Info (12128): Elaborating entity "cordic_iteration" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|cordic:iCORDIC_U|cordic_iteration:iCORDIC_ITERATION" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/cordic.sv Line: 47
Info (12128): Elaborating entity "shifter" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|shifter:iSHIFTER_U" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 132
Warning (10230): Verilog HDL assignment warning at shifter.sv(21): truncated value with size 32 to match size of target (7) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shifter.sv Line: 21
Warning (10230): Verilog HDL assignment warning at shifter.sv(30): truncated value with size 32 to match size of target (7) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shifter.sv Line: 30
Warning (10230): Verilog HDL assignment warning at shifter.sv(40): truncated value with size 32 to match size of target (7) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shifter.sv Line: 40
Info (12128): Elaborating entity "fifo" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|fifo:iFIFO_U" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 135
Warning (10230): Verilog HDL assignment warning at fifo.sv(30): truncated value with size 32 to match size of target (11) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/fifo.sv Line: 30
Warning (10230): Verilog HDL assignment warning at fifo.sv(43): truncated value with size 32 to match size of target (11) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/fifo.sv Line: 43
Info (12128): Elaborating entity "dtw" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 152
Warning (10230): Verilog HDL assignment warning at dtw.sv(197): truncated value with size 32 to match size of target (8) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 197
Warning (10230): Verilog HDL assignment warning at dtw.sv(198): truncated value with size 32 to match size of target (8) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 198
Warning (10230): Verilog HDL assignment warning at dtw.sv(210): truncated value with size 32 to match size of target (8) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 210
Warning (10230): Verilog HDL assignment warning at dtw.sv(211): truncated value with size 32 to match size of target (8) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 211
Warning (10230): Verilog HDL assignment warning at dtw.sv(218): truncated value with size 32 to match size of target (8) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 218
Warning (10230): Verilog HDL assignment warning at dtw.sv(239): truncated value with size 32 to match size of target (11) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 239
Info (12128): Elaborating entity "shift_register_dtw" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register_dtw:shift_reg" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 66
Info (12128): Elaborating entity "shift_register" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|dtw:iDTW_U|shift_register:fifo" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 81
Warning (10230): Verilog HDL assignment warning at shift_register.sv(51): truncated value with size 32 to match size of target (2) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shift_register.sv Line: 51
Warning (10230): Verilog HDL assignment warning at shift_register.sv(58): truncated value with size 32 to match size of target (2) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shift_register.sv Line: 58
Warning (10230): Verilog HDL assignment warning at shift_register.sv(61): truncated value with size 32 to match size of target (2) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shift_register.sv Line: 61
Warning (10230): Verilog HDL assignment warning at shift_register.sv(63): truncated value with size 32 to match size of target (2) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/shift_register.sv Line: 63
Info (12128): Elaborating entity "score" for hierarchy "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score:iSCORE" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 210
Warning (10259): Verilog HDL error at score.sv(4): constant value overflow File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/score.sv Line: 4
Info (12128): Elaborating entity "SEG7_LUT_6" for hierarchy "SEG7_LUT_6:u_seg7" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 362
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_6:u_seg7|SEG7_LUT:u0" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/SEG7_LUT_6.v Line: 47
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u_pll" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 374
Info (12128): Elaborating entity "sdram_pll_0002" for hierarchy "sdram_pll:u_pll|sdram_pll_0002:sdram_pll_inst" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/sdram_pll.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "sdram_pll:u_pll|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/sdram_pll/sdram_pll_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sdram_pll:u_pll|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/sdram_pll/sdram_pll_0002.v Line: 94
Info (12133): Instantiated megafunction "sdram_pll:u_pll|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/sdram_pll/sdram_pll_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "7500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u_sdram" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 425
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 385
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 423
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u_sdram|control_interface:u_control_interface" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 239
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u_sdram|command:u_command" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 264
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u_sdram|sdr_data_path:u_sdr_data_path" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 282
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_WR_FIFO.v Line: 83
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_WR_FIFO.v Line: 83
Info (12133): Instantiated megafunction "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_WR_FIFO.v Line: 83
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf
    Info (12023): Found entity 1: dcfifo_ngp1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ngp1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ngp1" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/a_gray2bin_oab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ngp1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/a_graycounter_nv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ngp1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/a_graycounter_jdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ngp1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf
    Info (12023): Found entity 1: altsyncram_86d1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_86d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_86d1" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ngp1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ngp1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ngp1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ngp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cmpr_906.tdf Line: 23
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control:u_sdram|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ngp1.tdf Line: 71
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 302
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_RD_FIFO.v Line: 83
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_RD_FIFO.v Line: 83
Info (12133): Instantiated megafunction "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_RD_FIFO.v Line: 83
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf
    Info (12023): Found entity 1: dcfifo_ahp1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ahp1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ahp1" for hierarchy "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ahp1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dcfifo_ahp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u_i2c" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 438
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_CCD_Config.v Line: 127
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(128): truncated value with size 32 to match size of target (1) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_CCD_Config.v Line: 128
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(150): truncated value with size 32 to match size of target (25) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_CCD_Config.v Line: 150
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(155): truncated value with size 32 to match size of target (1) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_CCD_Config.v Line: 155
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(180): truncated value with size 32 to match size of target (16) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_CCD_Config.v Line: 180
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(230): truncated value with size 32 to match size of target (6) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_CCD_Config.v Line: 230
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u_i2c|I2C_Controller:u0" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_CCD_Config.v Line: 197
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_Controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/I2C_Controller.v Line: 83
Info (12128): Elaborating entity "start_screen" for hierarchy "start_screen:rom_spl1" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 489
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_screen:rom_spl1|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen.v Line: 82
Info (12130): Elaborated megafunction instantiation "start_screen:rom_spl1|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen.v Line: 82
Info (12133): Instantiated megafunction "start_screen:rom_spl1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "start_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5i1.tdf
    Info (12023): Found entity 1: altsyncram_s5i1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_s5i1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_s5i1" for hierarchy "start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|decode_s2a:rden_decode" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_s5i1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "start_screen:rom_spl1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|mux_chb:mux2" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_s5i1.tdf Line: 42
Info (12128): Elaborating entity "start_screen_second" for hierarchy "start_screen_second:rom_spl2" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 490
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_screen_second:rom_spl2|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_second.v Line: 82
Info (12130): Elaborated megafunction instantiation "start_screen_second:rom_spl2|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_second.v Line: 82
Info (12133): Instantiated megafunction "start_screen_second:rom_spl2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_second.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "start_screen_second.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nsi1.tdf
    Info (12023): Found entity 1: altsyncram_nsi1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_nsi1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_nsi1" for hierarchy "start_screen_second:rom_spl2|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "start_screen_3" for hierarchy "start_screen_3:rom_3" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 497
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_screen_3:rom_3|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_3.v Line: 82
Info (12130): Elaborated megafunction instantiation "start_screen_3:rom_3|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_3.v Line: 82
Info (12133): Instantiated megafunction "start_screen_3:rom_3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_3.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "start_screen_3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eai1.tdf
    Info (12023): Found entity 1: altsyncram_eai1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_eai1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_eai1" for hierarchy "start_screen_3:rom_3|altsyncram:altsyncram_component|altsyncram_eai1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "start_screen_2" for hierarchy "start_screen_2:rom_2" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 498
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_screen_2:rom_2|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_2.v Line: 82
Info (12130): Elaborated megafunction instantiation "start_screen_2:rom_2|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_2.v Line: 82
Info (12133): Instantiated megafunction "start_screen_2:rom_2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_2.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "start_screen_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dai1.tdf
    Info (12023): Found entity 1: altsyncram_dai1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_dai1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_dai1" for hierarchy "start_screen_2:rom_2|altsyncram:altsyncram_component|altsyncram_dai1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "start_screen_1" for hierarchy "start_screen_1:rom_1" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 499
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_screen_1:rom_1|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_1.v Line: 82
Info (12130): Elaborated megafunction instantiation "start_screen_1:rom_1|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_1.v Line: 82
Info (12133): Instantiated megafunction "start_screen_1:rom_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/start_screen_1.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "start_screen_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cai1.tdf
    Info (12023): Found entity 1: altsyncram_cai1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_cai1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_cai1" for hierarchy "start_screen_1:rom_1|altsyncram:altsyncram_component|altsyncram_cai1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "end_screen_1star" for hierarchy "end_screen_1star:rom_e1" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 506
Info (12128): Elaborating entity "altsyncram" for hierarchy "end_screen_1star:rom_e1|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_1star.v Line: 82
Info (12130): Elaborated megafunction instantiation "end_screen_1star:rom_e1|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_1star.v Line: 82
Info (12133): Instantiated megafunction "end_screen_1star:rom_e1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_1star.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "end_screen_1star.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fgi1.tdf
    Info (12023): Found entity 1: altsyncram_fgi1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_fgi1" for hierarchy "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "end_screen_2star" for hierarchy "end_screen_2star:rom_e2" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 507
Info (12128): Elaborating entity "altsyncram" for hierarchy "end_screen_2star:rom_e2|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_2star.v Line: 82
Info (12130): Elaborated megafunction instantiation "end_screen_2star:rom_e2|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_2star.v Line: 82
Info (12133): Instantiated megafunction "end_screen_2star:rom_e2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_2star.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "end_screen_2star.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ggi1.tdf
    Info (12023): Found entity 1: altsyncram_ggi1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ggi1" for hierarchy "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "end_screen_3star" for hierarchy "end_screen_3star:rom_e3" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 508
Info (12128): Elaborating entity "altsyncram" for hierarchy "end_screen_3star:rom_e3|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_3star.v Line: 82
Info (12130): Elaborated megafunction instantiation "end_screen_3star:rom_e3|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_3star.v Line: 82
Info (12133): Instantiated megafunction "end_screen_3star:rom_e3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_3star.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "end_screen_3star.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hgi1.tdf
    Info (12023): Found entity 1: altsyncram_hgi1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_hgi1" for hierarchy "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "end_screen_4star" for hierarchy "end_screen_4star:rom_e4" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 509
Info (12128): Elaborating entity "altsyncram" for hierarchy "end_screen_4star:rom_e4|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_4star.v Line: 82
Info (12130): Elaborated megafunction instantiation "end_screen_4star:rom_e4|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_4star.v Line: 82
Info (12133): Instantiated megafunction "end_screen_4star:rom_e4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_4star.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "end_screen_4star.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_igi1.tdf
    Info (12023): Found entity 1: altsyncram_igi1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_igi1" for hierarchy "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "end_screen_5star" for hierarchy "end_screen_5star:rom_e5" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 510
Info (12128): Elaborating entity "altsyncram" for hierarchy "end_screen_5star:rom_e5|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_5star.v Line: 82
Info (12130): Elaborated megafunction instantiation "end_screen_5star:rom_e5|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_5star.v Line: 82
Info (12133): Instantiated megafunction "end_screen_5star:rom_e5|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen_5star.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "end_screen_5star.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jgi1.tdf
    Info (12023): Found entity 1: altsyncram_jgi1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_jgi1" for hierarchy "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "end_screen" for hierarchy "end_screen:end_screen_inst" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 517
Info (12128): Elaborating entity "altsyncram" for hierarchy "end_screen:end_screen_inst|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen.v Line: 82
Info (12130): Elaborated megafunction instantiation "end_screen:end_screen_inst|altsyncram:altsyncram_component" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen.v Line: 82
Info (12133): Instantiated megafunction "end_screen:end_screen_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/end_screen.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "end_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5uh1.tdf
    Info (12023): Found entity 1: altsyncram_5uh1 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_5uh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_5uh1" for hierarchy "end_screen:end_screen_inst|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file uart_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart_tx File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/uart_tx.v Line: 5
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:u_uart_tx" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 627
Warning (10230): Verilog HDL assignment warning at uart_tx.v(73): truncated value with size 32 to match size of target (3) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/uart_tx.v Line: 73
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u_vga" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 670
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(121): truncated value with size 32 to match size of target (10) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/VGA_Controller.v Line: 121
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(124): truncated value with size 32 to match size of target (10) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/VGA_Controller.v Line: 124
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/VGA_Controller.v Line: 127
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(184): truncated value with size 32 to match size of target (13) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/VGA_Controller.v Line: 184
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(210): truncated value with size 32 to match size of target (13) File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/v/VGA_Controller.v Line: 210
Warning (12010): Port "i_data" on the entity instantiation of "fifo" is connected to a signal of width 11. The formal width of the signal in the module is 30.  The extra bits will be driven by GND. File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 81
Warning (12010): Port "i_data" on the entity instantiation of "fifo" is connected to a signal of width 11. The formal width of the signal in the module is 30.  The extra bits will be driven by GND. File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/dtw.sv Line: 81
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|y_0[9]" is missing source, defaulting to GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 46
    Warning (12110): Net "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|y_1[9]" is missing source, defaulting to GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 48
    Warning (12110): Net "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|y_2[9]" is missing source, defaulting to GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 50
    Warning (12110): Net "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score_u[31]" is missing source, defaulting to GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 75
    Warning (12110): Net "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score_u[30]" is missing source, defaulting to GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 75
    Warning (12110): Net "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score_ll[31]" is missing source, defaulting to GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 87
    Warning (12110): Net "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score_ll[30]" is missing source, defaulting to GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 87
    Warning (12110): Net "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score_lr[31]" is missing source, defaulting to GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 99
    Warning (12110): Net "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|score_lr[30]" is missing source, defaulting to GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/happy_feet.sv Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8e84.tdf
    Info (12023): Found entity 1: altsyncram_8e84 File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_8e84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eai.tdf
    Info (12023): Found entity 1: cntr_eai File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_eai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.04.30.02:44:03 Progress: Loading sld057baccd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a0" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 43
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a1" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 65
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a2" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 87
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a3" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 109
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a4" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 131
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a5" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 153
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a6" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 175
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a7" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 197
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a8" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 219
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a9" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 241
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a10" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 263
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a11" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 285
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a12" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 307
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a13" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 329
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a14" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 351
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a15" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 373
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a16" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 395
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a17" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 417
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a18" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 439
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a19" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 461
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a20" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 483
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a21" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 505
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a22" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 527
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a23" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 549
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a24" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 571
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a25" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 593
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a26" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 615
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a27" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 637
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a28" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 659
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a29" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 681
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a30" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 703
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a31" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 725
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a32" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 747
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a33" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 769
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a34" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 791
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a35" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 813
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a36" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 835
        Warning (14320): Synthesized away node "end_screen_5star:rom_e5|altsyncram:altsyncram_component|altsyncram_jgi1:auto_generated|ram_block1a37" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_jgi1.tdf Line: 857
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a0" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 43
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a1" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 65
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a2" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 87
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a3" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 109
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a4" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 131
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a5" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 153
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a6" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 175
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a7" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 197
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a8" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 219
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a9" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 241
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a10" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 263
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a11" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 285
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a12" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 307
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a13" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 329
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a14" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 351
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a15" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 373
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a16" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 395
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a17" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 417
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a18" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 439
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a19" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 461
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a20" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 483
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a21" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 505
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a22" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 527
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a23" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 549
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a24" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 571
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a25" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 593
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a26" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 615
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a27" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 637
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a28" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 659
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a29" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 681
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a30" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 703
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a31" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 725
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a32" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 747
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a33" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 769
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a34" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 791
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a35" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 813
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a36" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 835
        Warning (14320): Synthesized away node "end_screen_4star:rom_e4|altsyncram:altsyncram_component|altsyncram_igi1:auto_generated|ram_block1a37" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_igi1.tdf Line: 857
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a0" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 43
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a1" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 65
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a2" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 87
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a3" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 109
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a4" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 131
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a5" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 153
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a6" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 175
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a7" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 197
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a8" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 219
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a9" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 241
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a10" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 263
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a11" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 285
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a12" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 307
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a13" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 329
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a14" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 351
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a15" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 373
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a16" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 395
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a17" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 417
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a18" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 439
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a19" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 461
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a20" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 483
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a21" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 505
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a22" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 527
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a23" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 549
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a24" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 571
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a25" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 593
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a26" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 615
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a27" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 637
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a28" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 659
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a29" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 681
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a30" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 703
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a31" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 725
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a32" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 747
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a33" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 769
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a34" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 791
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a35" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 813
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a36" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 835
        Warning (14320): Synthesized away node "end_screen_3star:rom_e3|altsyncram:altsyncram_component|altsyncram_hgi1:auto_generated|ram_block1a37" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_hgi1.tdf Line: 857
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 43
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 65
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 87
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 109
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a4" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 131
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a5" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 153
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a6" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 175
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a7" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 197
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a8" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 219
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a9" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 241
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a10" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 263
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a11" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 285
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a12" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 307
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a13" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 329
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a14" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 351
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a15" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 373
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a16" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 395
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a17" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 417
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a18" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 439
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a19" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 461
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a20" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 483
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a21" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 505
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a22" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 527
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a23" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 549
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a24" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 571
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a25" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 593
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a26" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 615
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a27" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 637
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a28" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 659
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a29" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 681
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a30" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 703
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a31" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 725
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a32" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 747
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a33" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 769
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a34" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 791
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a35" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 813
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a36" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 835
        Warning (14320): Synthesized away node "end_screen_2star:rom_e2|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a37" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_ggi1.tdf Line: 857
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a0" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 43
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a1" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 65
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a2" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 87
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a3" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 109
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a4" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 131
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a5" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 153
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a6" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 175
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a7" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 197
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a8" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 219
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a9" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 241
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a10" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 263
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a11" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 285
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a12" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 307
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a13" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 329
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a14" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 351
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a15" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 373
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a16" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 395
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a17" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 417
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a18" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 439
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a19" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 461
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a20" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 483
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a21" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 505
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a22" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 527
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a23" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 549
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a24" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 571
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a25" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 593
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a26" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 615
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a27" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 637
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a28" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 659
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a29" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 681
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a30" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 703
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a31" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 725
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a32" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 747
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a33" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 769
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a34" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 791
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a35" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 813
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a36" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 835
        Warning (14320): Synthesized away node "end_screen_1star:rom_e1|altsyncram:altsyncram_component|altsyncram_fgi1:auto_generated|ram_block1a37" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_fgi1.tdf Line: 857
        Warning (14320): Synthesized away node "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[0]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_86d1.tdf Line: 42
        Warning (14320): Synthesized away node "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[1]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_86d1.tdf Line: 74
        Warning (14320): Synthesized away node "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[10]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_86d1.tdf Line: 362
        Warning (14320): Synthesized away node "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[11]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_86d1.tdf Line: 394
        Warning (14320): Synthesized away node "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[15]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_86d1.tdf Line: 522
        Warning (14320): Synthesized away node "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[0]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_86d1.tdf Line: 42
        Warning (14320): Synthesized away node "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[1]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_86d1.tdf Line: 74
        Warning (14320): Synthesized away node "Sdram_Control:u_sdram|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|q_b[15]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/altsyncram_86d1.tdf Line: 522
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "RAW2RGB:u_raw2rgb|happy_feet:happy_feet_inst|LUT:iLUT|atan_table" is uninferred due to inappropriate RAM size File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/LUT.sv Line: 9
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File "C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/db/DE1_SoC_CAMERA.ram0_LUT_13e99.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver. File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 53
Info (13000): Registers with preset signals will power-up high File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 443
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13000): Registers with preset signals will power-up high File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/Sdram_Control/Sdram_Control.v Line: 443
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 13
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 20
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 21
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 23
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 50
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 79
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 80
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 81
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 82
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 53
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 14
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 16
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 22
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 24
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 33
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 46
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 49
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 69
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 76
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 76
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 76
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 76
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 76
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 76
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 76
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 88
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 102
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 114
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 140 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/DE1_SoC_CAMERA.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 259 of its 261 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 15
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 19
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 28
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 29
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 68
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 73
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 73
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 73
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 73
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 73
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 73
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 73
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 73
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 85
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 86
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 86
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 86
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 86
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 86
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 86
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 86
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 86
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 87
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 89
    Warning (15610): No output dependent on input pin "D5M_STROBE" File: C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/de1_soc_camera.v Line: 113
Info (21057): Implemented 14577 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 117 output pins
    Info (21060): Implemented 62 bidirectional pins
    Info (21061): Implemented 13904 logic cells
    Info (21064): Implemented 438 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 382 warnings
    Info: Peak virtual memory: 6148 megabytes
    Info: Processing ended: Wed Apr 30 02:44:19 2025
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/parid/Downloads/Just_Dance 6/Just_Dance7/Just_Dance/DE1_SoC_CAMERA.map.smsg.


