// Seed: 434853158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_19;
  wire id_20;
  assign module_1.id_23 = 0;
endmodule
module module_0 (
    inout wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    output tri1 id_5,
    input wand id_6,
    input uwire id_7,
    output supply1 module_1,
    input wor id_9,
    output wor id_10,
    input supply1 id_11,
    input wire id_12,
    output tri1 id_13,
    output uwire id_14,
    input supply1 id_15,
    output wor id_16,
    output tri id_17,
    input tri id_18,
    input tri1 id_19,
    input supply1 id_20,
    input wand id_21,
    input wor id_22,
    output supply0 id_23,
    input wand id_24,
    output wor id_25
);
  wire id_27;
  xor primCall (
      id_23, id_24, id_0, id_15, id_7, id_19, id_27, id_9, id_3, id_21, id_20, id_18, id_6, id_12
  );
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
