{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-313,-564",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port qsfp1_rx -pg 1 -lvl 6 -x 1630 -y 540 -defaultsOSRD -right
preplace port qsfp1_tx -pg 1 -lvl 6 -x 1630 -y 560 -defaultsOSRD
preplace port GPIO_LED -pg 1 -lvl 6 -x 1630 -y 400 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port qsfp0_tx -pg 1 -lvl 6 -x 1630 -y 70 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 6 -x 1630 -y 90 -defaultsOSRD -right
preplace port port-id_led_heartbeat -pg 1 -lvl 6 -x 1630 -y 850 -defaultsOSRD
preplace port port-id_pb_rst_n -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port port-id_channel_up_1 -pg 1 -lvl 6 -x 1630 -y 600 -defaultsOSRD
preplace port port-id_sys_reset_out_1 -pg 1 -lvl 6 -x 1630 -y 580 -defaultsOSRD
preplace port port-id_sys_reset_out_0 -pg 1 -lvl 6 -x 1630 -y 110 -defaultsOSRD
preplace port port-id_channel_up_0 -pg 1 -lvl 6 -x 1630 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 150 -y 540 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace inst blinker -pg 1 -lvl 5 -x 1430 -y 850 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir RESETN left -pinY RESETN 20L -pinDir LED right -pinY LED 0R
preplace inst system_reset -pg 1 -lvl 2 -x 470 -y 540 -swap {0 3 1 2 4 5 6 9 7 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst system_interconnect -pg 1 -lvl 4 -x 1050 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 40 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 20 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 120L -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI right -pinY M02_AXI 160R -pinDir aclk left -pinY aclk 140L -pinDir aresetn left -pinY aresetn 160L
preplace inst axi_gpio -pg 1 -lvl 5 -x 1430 -y 400 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst traffic_generator -pg 1 -lvl 3 -x 780 -y 500 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 20R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 0L
preplace inst qsfp_c2c -pg 1 -lvl 5 -x 1430 -y 540 -swap {0 1 2 29 4 5 6 7 8 3 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 9 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 58 57 56 55 59} -defaultsOSRD -pinDir qsfp1_rx right -pinY qsfp1_rx 0R -pinDir qsfp1_clk left -pinY qsfp1_clk 160L -pinDir qsfp1_tx right -pinY qsfp1_tx 20R -pinDir s_axi_lite left -pinY s_axi_lite 0L -pinDir s_axi left -pinY s_axi 20L -pinDir init_clk left -pinY init_clk 200L -pinDir channel_up_1 right -pinY channel_up_1 60R -pinDir sys_reset_out_1 right -pinY sys_reset_out_1 40R -pinDir aurora_pma_init_in left -pinY aurora_pma_init_in 180L -pinDir s_aresetn left -pinY s_aresetn 220L
preplace inst bandwidth_tester -pg 1 -lvl 4 -x 1050 -y 70 -swap {5 1 2 3 4 0 6 7 8 9 13 10 12 11} -defaultsOSRD -pinDir IN_AXIS right -pinY IN_AXIS 20R -pinDir OUT_AXIS right -pinY OUT_AXIS 0R -pinDir clock right -pinY clock 100R -pinDir reset right -pinY reset 40R -pinBusDir xfer_time right -pinBusY xfer_time 80R -pinBusDir rcvd_data right -pinBusY rcvd_data 60R
preplace inst qsfp_data -pg 1 -lvl 5 -x 1430 -y 70 -swap {7 1 2 0 4 5 6 3 8 9 10 11 12 13 14 15 21 18 17 19 16 20} -defaultsOSRD -pinDir qsfp_clk left -pinY qsfp_clk 160L -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 0L -pinDir USER_DATA_M_AXIS_RX left -pinY USER_DATA_M_AXIS_RX 20L -pinDir qsfp_tx right -pinY qsfp_tx 0R -pinDir qsfp_rx right -pinY qsfp_rx 20R -pinDir init_clk left -pinY init_clk 240L -pinDir channel_up right -pinY channel_up 110R -pinDir sys_reset_out right -pinY sys_reset_out 40R -pinDir user_clk_out left -pinY user_clk_out 200L -pinBusDir probe0 left -pinBusY probe0 180L -pinDir reset_in left -pinY reset_in 220L
preplace netloc aurora_64b66b_0_sys_reset_out 1 4 2 1230J 10 1600
preplace netloc aurora_64b66b_0_user_clk_out 1 4 1 1190 170n
preplace netloc aurora_core_channel_up 1 5 1 NJ 600
preplace netloc bandwidth_tester_xfer_time 1 4 1 1230 150n
preplace netloc binker_0_LED 1 5 1 NJ 850
preplace netloc ext_reset_in_0_1 1 0 2 NJ 600 NJ
preplace netloc qsfp_c2c_sys_reset_out_1 1 5 1 NJ 580
preplace netloc qsfp_data_channel_up_0 1 5 1 NJ 180
preplace netloc system_clock_IBUF_OUT 1 1 4 280 680 670 580 890 720 1210
preplace netloc system_reset_peripheral_aresetn 1 2 3 650 600 910 740 1190
preplace netloc system_reset_peripheral_reset 1 2 3 NJ 620 NJ 620 1230
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 540
preplace netloc aurora_64b66b_0_USER_DATA_M_AXIS_RX 1 4 1 N 90
preplace netloc axi_gpio_0_GPIO 1 5 1 NJ 400
preplace netloc bandwidth_test_0_OUT_AXIS 1 4 1 N 70
preplace netloc qsfp0_clk_1 1 0 5 NJ 230 NJ 230 NJ 230 NJ 230 NJ
preplace netloc qsfp0_rx_1 1 5 1 NJ 90
preplace netloc qsfp1_clk_1 1 0 5 NJ 700 NJ 700 NJ 700 NJ 700 NJ
preplace netloc qsfp1_rx_1 1 5 1 NJ 540
preplace netloc qsfp_c2c_qsfp1_tx 1 5 1 NJ 560
preplace netloc qsfp_data_qsfp0_tx 1 5 1 NJ 70
preplace netloc smartconnect_0_M01_AXI 1 4 1 N 400
preplace netloc system_interconnect_M00_AXI 1 4 1 N 540
preplace netloc system_interconnect_M02_AXI 1 4 1 N 560
preplace netloc traffic_gen_0_M_AXI 1 3 1 N 520
levelinfo -pg 1 0 150 470 780 1050 1430 1630
pagesize -pg 1 -db -bbox -sgen -140 0 1800 930
",
   "No Loops_ScaleFactor":"0.65698",
   "No Loops_TopLeft":"-134,-88",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 320 -y -220 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 2 10 -130 610
levelinfo -pg 1 -10 320 650
pagesize -pg 1 -db -bbox -sgen -10 -310 650 180
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"7"
}
