<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › mbx › regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __REGS_2700G_</span>
<span class="cp">#define __REGS_2700G_</span>

<span class="cm">/* extern unsigned long virt_base_2700; */</span>
<span class="cm">/* #define __REG_2700G(x)	(*(volatile unsigned long*)((x)+virt_base_2700)) */</span>
<span class="cp">#define __REG_2700G(x)	((x)+virt_base_2700)</span>

<span class="cm">/* System Configuration Registers (0x0000_0000  0x0000_0010) */</span>
<span class="cp">#define SYSCFG		__REG_2700G(0x00000000)</span>
<span class="cp">#define PFBASE		__REG_2700G(0x00000004)</span>
<span class="cp">#define PFCEIL		__REG_2700G(0x00000008)</span>
<span class="cp">#define POLLFLAG	__REG_2700G(0x0000000c)</span>
<span class="cp">#define SYSRST		__REG_2700G(0x00000010)</span>

<span class="cm">/* Interrupt Control Registers (0x0000_0014  0x0000_002F) */</span>
<span class="cp">#define NINTPW		__REG_2700G(0x00000014)</span>
<span class="cp">#define MINTENABLE	__REG_2700G(0x00000018)</span>
<span class="cp">#define MINTSTAT	__REG_2700G(0x0000001c)</span>
<span class="cp">#define SINTENABLE	__REG_2700G(0x00000020)</span>
<span class="cp">#define SINTSTAT	__REG_2700G(0x00000024)</span>
<span class="cp">#define SINTCLR		__REG_2700G(0x00000028)</span>

<span class="cm">/* Clock Control Registers (0x0000_002C  0x0000_005F) */</span>
<span class="cp">#define SYSCLKSRC	__REG_2700G(0x0000002c)</span>
<span class="cp">#define PIXCLKSRC	__REG_2700G(0x00000030)</span>
<span class="cp">#define CLKSLEEP	__REG_2700G(0x00000034)</span>
<span class="cp">#define COREPLL		__REG_2700G(0x00000038)</span>
<span class="cp">#define DISPPLL		__REG_2700G(0x0000003c)</span>
<span class="cp">#define PLLSTAT		__REG_2700G(0x00000040)</span>
<span class="cp">#define VOVRCLK		__REG_2700G(0x00000044)</span>
<span class="cp">#define PIXCLK		__REG_2700G(0x00000048)</span>
<span class="cp">#define MEMCLK		__REG_2700G(0x0000004c)</span>
<span class="cp">#define M24CLK		__REG_2700G(0x00000050)</span>
<span class="cp">#define MBXCLK		__REG_2700G(0x00000054)</span>
<span class="cp">#define SDCLK		__REG_2700G(0x00000058)</span>
<span class="cp">#define PIXCLKDIV	__REG_2700G(0x0000005c)</span>

<span class="cm">/* LCD Port Control Register (0x0000_0060  0x0000_006F) */</span>
<span class="cp">#define LCD_CONFIG	__REG_2700G(0x00000060)</span>

<span class="cm">/* On-Die Frame Buffer Registers (0x0000_0064  0x0000_006B) */</span>
<span class="cp">#define ODFBPWR		__REG_2700G(0x00000064)</span>
<span class="cp">#define ODFBSTAT	__REG_2700G(0x00000068)</span>

<span class="cm">/* GPIO Registers (0x0000_006C  0x0000_007F) */</span>
<span class="cp">#define GPIOCGF		__REG_2700G(0x0000006c)</span>
<span class="cp">#define GPIOHI		__REG_2700G(0x00000070)</span>
<span class="cp">#define GPIOLO		__REG_2700G(0x00000074)</span>
<span class="cp">#define GPIOSTAT	__REG_2700G(0x00000078)</span>

<span class="cm">/* Pulse Width Modulator (PWM) Registers (0x0000_0200  0x0000_02FF) */</span>
<span class="cp">#define PWMRST		__REG_2700G(0x00000200)</span>
<span class="cp">#define PWMCFG		__REG_2700G(0x00000204)</span>
<span class="cp">#define PWM0DIV		__REG_2700G(0x00000210)</span>
<span class="cp">#define PWM0DUTY	__REG_2700G(0x00000214)</span>
<span class="cp">#define PWM0PER		__REG_2700G(0x00000218)</span>
<span class="cp">#define PWM1DIV		__REG_2700G(0x00000220)</span>
<span class="cp">#define PWM1DUTY	__REG_2700G(0x00000224)</span>
<span class="cp">#define PWM1PER		__REG_2700G(0x00000228)</span>

<span class="cm">/* Identification (ID) Registers (0x0000_0300  0x0000_0FFF) */</span>
<span class="cp">#define ID		__REG_2700G(0x00000FF0)</span>

<span class="cm">/* Local Memory (SDRAM) Interface Registers (0x0000_1000  0x0000_1FFF) */</span>
<span class="cp">#define LMRST		__REG_2700G(0x00001000)</span>
<span class="cp">#define LMCFG		__REG_2700G(0x00001004)</span>
<span class="cp">#define LMPWR		__REG_2700G(0x00001008)</span>
<span class="cp">#define LMPWRSTAT	__REG_2700G(0x0000100c)</span>
<span class="cp">#define LMCEMR		__REG_2700G(0x00001010)</span>
<span class="cp">#define LMTYPE		__REG_2700G(0x00001014)</span>
<span class="cp">#define LMTIM		__REG_2700G(0x00001018)</span>
<span class="cp">#define LMREFRESH	__REG_2700G(0x0000101c)</span>
<span class="cp">#define LMPROTMIN	__REG_2700G(0x00001020)</span>
<span class="cp">#define LMPROTMAX	__REG_2700G(0x00001024)</span>
<span class="cp">#define LMPROTCFG	__REG_2700G(0x00001028)</span>
<span class="cp">#define LMPROTERR	__REG_2700G(0x0000102c)</span>

<span class="cm">/* Plane Controller Registers (0x0000_2000  0x0000_2FFF) */</span>
<span class="cp">#define GSCTRL		__REG_2700G(0x00002000)</span>
<span class="cp">#define VSCTRL		__REG_2700G(0x00002004)</span>
<span class="cp">#define GBBASE		__REG_2700G(0x00002020)</span>
<span class="cp">#define VBBASE		__REG_2700G(0x00002024)</span>
<span class="cp">#define GDRCTRL		__REG_2700G(0x00002040)</span>
<span class="cp">#define VCMSK		__REG_2700G(0x00002044)</span>
<span class="cp">#define GSCADR		__REG_2700G(0x00002060)</span>
<span class="cp">#define VSCADR		__REG_2700G(0x00002064)</span>
<span class="cp">#define VUBASE		__REG_2700G(0x00002084)</span>
<span class="cp">#define VVBASE		__REG_2700G(0x000020a4)</span>
<span class="cp">#define GSADR		__REG_2700G(0x000020c0)</span>
<span class="cp">#define VSADR		__REG_2700G(0x000020c4)</span>
<span class="cp">#define HCCTRL		__REG_2700G(0x00002100)</span>
<span class="cp">#define HCSIZE		__REG_2700G(0x00002110)</span>
<span class="cp">#define HCPOS		__REG_2700G(0x00002120)</span>
<span class="cp">#define HCBADR		__REG_2700G(0x00002130)</span>
<span class="cp">#define HCCKMSK		__REG_2700G(0x00002140)</span>
<span class="cp">#define GPLUT		__REG_2700G(0x00002150)</span>
<span class="cp">#define DSCTRL		__REG_2700G(0x00002154)</span>
<span class="cp">#define DHT01		__REG_2700G(0x00002158)</span>
<span class="cp">#define DHT02		__REG_2700G(0x0000215c)</span>
<span class="cp">#define DHT03		__REG_2700G(0x00002160)</span>
<span class="cp">#define DVT01		__REG_2700G(0x00002164)</span>
<span class="cp">#define DVT02		__REG_2700G(0x00002168)</span>
<span class="cp">#define DVT03		__REG_2700G(0x0000216c)</span>
<span class="cp">#define DBCOL		__REG_2700G(0x00002170)</span>
<span class="cp">#define BGCOLOR		__REG_2700G(0x00002174)</span>
<span class="cp">#define DINTRS		__REG_2700G(0x00002178)</span>
<span class="cp">#define DINTRE		__REG_2700G(0x0000217c)</span>
<span class="cp">#define DINTRCNT	__REG_2700G(0x00002180)</span>
<span class="cp">#define DSIG		__REG_2700G(0x00002184)</span>
<span class="cp">#define DMCTRL		__REG_2700G(0x00002188)</span>
<span class="cp">#define CLIPCTRL	__REG_2700G(0x0000218c)</span>
<span class="cp">#define SPOCTRL		__REG_2700G(0x00002190)</span>
<span class="cp">#define SVCTRL		__REG_2700G(0x00002194)</span>

<span class="cm">/* 0x0000_2198 */</span>
<span class="cm">/* 0x0000_21A8 VSCOEFF[0:4] Video Scalar Vertical Coefficient [0:4] 4.14.5 */</span>
<span class="cp">#define VSCOEFF0	__REG_2700G(0x00002198)</span>
<span class="cp">#define VSCOEFF1	__REG_2700G(0x0000219c)</span>
<span class="cp">#define VSCOEFF2	__REG_2700G(0x000021a0)</span>
<span class="cp">#define VSCOEFF3	__REG_2700G(0x000021a4)</span>
<span class="cp">#define VSCOEFF4	__REG_2700G(0x000021a8)</span>

<span class="cp">#define SHCTRL		__REG_2700G(0x000021b0)</span>

<span class="cm">/* 0x0000_21B4 */</span>
<span class="cm">/* 0x0000_21D4 HSCOEFF[0:8] Video Scalar Horizontal Coefficient [0:8] 4.14.7 */</span>
<span class="cp">#define HSCOEFF0	__REG_2700G(0x000021b4)</span>
<span class="cp">#define HSCOEFF1	__REG_2700G(0x000021b8)</span>
<span class="cp">#define HSCOEFF2	__REG_2700G(0x000021bc)</span>
<span class="cp">#define HSCOEFF3	__REG_2700G(0x000021c0)</span>
<span class="cp">#define HSCOEFF4	__REG_2700G(0x000021c4)</span>
<span class="cp">#define HSCOEFF5	__REG_2700G(0x000021c8)</span>
<span class="cp">#define HSCOEFF6	__REG_2700G(0x000021cc)</span>
<span class="cp">#define HSCOEFF7	__REG_2700G(0x000021d0)</span>
<span class="cp">#define HSCOEFF8	__REG_2700G(0x000021d4)</span>

<span class="cp">#define SSSIZE		__REG_2700G(0x000021D8)</span>

<span class="cm">/* 0x0000_2200 */</span>
<span class="cm">/* 0x0000_2240 VIDGAM[0:16] Video Gamma LUT Index [0:16] 4.15.2 */</span>
<span class="cp">#define VIDGAM0		__REG_2700G(0x00002200)</span>
<span class="cp">#define VIDGAM1		__REG_2700G(0x00002204)</span>
<span class="cp">#define VIDGAM2		__REG_2700G(0x00002208)</span>
<span class="cp">#define VIDGAM3		__REG_2700G(0x0000220c)</span>
<span class="cp">#define VIDGAM4		__REG_2700G(0x00002210)</span>
<span class="cp">#define VIDGAM5		__REG_2700G(0x00002214)</span>
<span class="cp">#define VIDGAM6		__REG_2700G(0x00002218)</span>
<span class="cp">#define VIDGAM7		__REG_2700G(0x0000221c)</span>
<span class="cp">#define VIDGAM8		__REG_2700G(0x00002220)</span>
<span class="cp">#define VIDGAM9		__REG_2700G(0x00002224)</span>
<span class="cp">#define VIDGAM10	__REG_2700G(0x00002228)</span>
<span class="cp">#define VIDGAM11	__REG_2700G(0x0000222c)</span>
<span class="cp">#define VIDGAM12	__REG_2700G(0x00002230)</span>
<span class="cp">#define VIDGAM13	__REG_2700G(0x00002234)</span>
<span class="cp">#define VIDGAM14	__REG_2700G(0x00002238)</span>
<span class="cp">#define VIDGAM15	__REG_2700G(0x0000223c)</span>
<span class="cp">#define VIDGAM16	__REG_2700G(0x00002240)</span>

<span class="cm">/* 0x0000_2250 */</span>
<span class="cm">/* 0x0000_2290 GFXGAM[0:16] Graphics Gamma LUT Index [0:16] 4.15.3 */</span>
<span class="cp">#define GFXGAM0		__REG_2700G(0x00002250)</span>
<span class="cp">#define GFXGAM1		__REG_2700G(0x00002254)</span>
<span class="cp">#define GFXGAM2		__REG_2700G(0x00002258)</span>
<span class="cp">#define GFXGAM3		__REG_2700G(0x0000225c)</span>
<span class="cp">#define GFXGAM4		__REG_2700G(0x00002260)</span>
<span class="cp">#define GFXGAM5		__REG_2700G(0x00002264)</span>
<span class="cp">#define GFXGAM6		__REG_2700G(0x00002268)</span>
<span class="cp">#define GFXGAM7		__REG_2700G(0x0000226c)</span>
<span class="cp">#define GFXGAM8		__REG_2700G(0x00002270)</span>
<span class="cp">#define GFXGAM9		__REG_2700G(0x00002274)</span>
<span class="cp">#define GFXGAM10	__REG_2700G(0x00002278)</span>
<span class="cp">#define GFXGAM11	__REG_2700G(0x0000227c)</span>
<span class="cp">#define GFXGAM12	__REG_2700G(0x00002280)</span>
<span class="cp">#define GFXGAM13	__REG_2700G(0x00002284)</span>
<span class="cp">#define GFXGAM14	__REG_2700G(0x00002288)</span>
<span class="cp">#define GFXGAM15	__REG_2700G(0x0000228c)</span>
<span class="cp">#define GFXGAM16	__REG_2700G(0x00002290)</span>

<span class="cp">#define DLSTS		__REG_2700G(0x00002300)</span>
<span class="cp">#define DLLCTRL		__REG_2700G(0x00002304)</span>
<span class="cp">#define DVLNUM		__REG_2700G(0x00002308)</span>
<span class="cp">#define DUCTRL		__REG_2700G(0x0000230c)</span>
<span class="cp">#define DVECTRL		__REG_2700G(0x00002310)</span>
<span class="cp">#define DHDET		__REG_2700G(0x00002314)</span>
<span class="cp">#define DVDET		__REG_2700G(0x00002318)</span>
<span class="cp">#define DODMSK		__REG_2700G(0x0000231c)</span>
<span class="cp">#define CSC01		__REG_2700G(0x00002330)</span>
<span class="cp">#define CSC02		__REG_2700G(0x00002334)</span>
<span class="cp">#define CSC03		__REG_2700G(0x00002338)</span>
<span class="cp">#define CSC04		__REG_2700G(0x0000233c)</span>
<span class="cp">#define CSC05		__REG_2700G(0x00002340)</span>

<span class="cp">#define FB_MEMORY_START	__REG_2700G(0x00060000)</span>

<span class="cp">#endif </span><span class="cm">/* __REGS_2700G_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
