// Seed: 3860640300
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign id_4 = id_4;
  assign module_2.id_8 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    output logic id_1,
    input uwire id_2,
    input supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    input wand id_7,
    output supply0 id_8,
    output wor id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  for (id_12 = 1; 1; id_9 = id_7) begin : LABEL_0
    always if (1'd0) if (id_5 == 1 <-> 1) id_1 <= id_12;
  end
  wire id_13;
  id_14 :
  assert property (@(posedge 1) 1)
  else;
endmodule
