;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/9/2018 12:56:44 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x29210000  	10529
0x0008	0x28D90000  	10457
0x000C	0x28D90000  	10457
0x0010	0x28D90000  	10457
0x0014	0x28D90000  	10457
0x0018	0x28D90000  	10457
0x001C	0x28D90000  	10457
0x0020	0x28D90000  	10457
0x0024	0x28D90000  	10457
0x0028	0x28D90000  	10457
0x002C	0x28D90000  	10457
0x0030	0x28D90000  	10457
0x0034	0x28D90000  	10457
0x0038	0x28D90000  	10457
0x003C	0x28D90000  	10457
0x0040	0x28D90000  	10457
0x0044	0x28D90000  	10457
0x0048	0x28D90000  	10457
0x004C	0x28D90000  	10457
0x0050	0x28D90000  	10457
0x0054	0x28D90000  	10457
0x0058	0x28D90000  	10457
0x005C	0x28D90000  	10457
0x0060	0x28D90000  	10457
0x0064	0x28D90000  	10457
0x0068	0x28D90000  	10457
0x006C	0x28D90000  	10457
0x0070	0x28D90000  	10457
0x0074	0x28D90000  	10457
0x0078	0x28D90000  	10457
0x007C	0x28D90000  	10457
0x0080	0x28D90000  	10457
0x0084	0x28D90000  	10457
0x0088	0x28D90000  	10457
0x008C	0x28D90000  	10457
0x0090	0x28D90000  	10457
0x0094	0x28D90000  	10457
0x0098	0x28D90000  	10457
0x009C	0x28D90000  	10457
0x00A0	0x28D90000  	10457
0x00A4	0x28D90000  	10457
0x00A8	0x28D90000  	10457
0x00AC	0x28D90000  	10457
0x00B0	0x28D90000  	10457
0x00B4	0x28D90000  	10457
0x00B8	0x28D90000  	10457
0x00BC	0x28D90000  	10457
0x00C0	0x28D90000  	10457
0x00C4	0x28D90000  	10457
0x00C8	0x28D90000  	10457
0x00CC	0x28D90000  	10457
0x00D0	0x28D90000  	10457
0x00D4	0x28D90000  	10457
0x00D8	0x28D90000  	10457
0x00DC	0x28D90000  	10457
0x00E0	0x28D90000  	10457
0x00E4	0x28D90000  	10457
0x00E8	0x28D90000  	10457
0x00EC	0x28D90000  	10457
0x00F0	0x28D90000  	10457
0x00F4	0x28D90000  	10457
0x00F8	0x28D90000  	10457
0x00FC	0x28D90000  	10457
0x0100	0x28D90000  	10457
0x0104	0x28D90000  	10457
0x0108	0x28D90000  	10457
0x010C	0x28D90000  	10457
0x0110	0x28D90000  	10457
0x0114	0x28D90000  	10457
0x0118	0x28D90000  	10457
0x011C	0x28D90000  	10457
0x0120	0x28D90000  	10457
0x0124	0x28D90000  	10457
0x0128	0x28D90000  	10457
0x012C	0x28D90000  	10457
0x0130	0x28D90000  	10457
0x0134	0x28D90000  	10457
0x0138	0x28D90000  	10457
0x013C	0x28D90000  	10457
0x0140	0x28D90000  	10457
0x0144	0x28D90000  	10457
0x0148	0x28D90000  	10457
0x014C	0x28D90000  	10457
0x0150	0x28D90000  	10457
0x0154	0x28D90000  	10457
0x0158	0x28D90000  	10457
0x015C	0x28D90000  	10457
0x0160	0x28D90000  	10457
0x0164	0x28D90000  	10457
0x0168	0x28D90000  	10457
0x016C	0x28D90000  	10457
0x0170	0x28D90000  	10457
0x0174	0x28D90000  	10457
0x0178	0x28D90000  	10457
0x017C	0x28D90000  	10457
0x0180	0x28D90000  	10457
0x0184	0x28D90000  	10457
0x0188	0x28D90000  	10457
0x018C	0x28D90000  	10457
0x0190	0x28D90000  	10457
0x0194	0x28D90000  	10457
; end of ____SysVT
_main:
;Click_3D_Hall_3_KINETIS.c, 76 :: 		void main( )
0x2920	0xF000F810  BL	10564
0x2924	0xF7FFFFDC  BL	10464
0x2928	0xF000FCF4  BL	13076
0x292C	0xF7FFFFEE  BL	10508
0x2930	0xF000FCA2  BL	12920
;Click_3D_Hall_3_KINETIS.c, 78 :: 		systemInit( );
0x2934	0xF7FFFF9C  BL	_systemInit+0
;Click_3D_Hall_3_KINETIS.c, 79 :: 		applicationInit( );
0x2938	0xF7FFFF76  BL	_applicationInit+0
;Click_3D_Hall_3_KINETIS.c, 81 :: 		while (1)
L_main6:
;Click_3D_Hall_3_KINETIS.c, 83 :: 		applicationTask( );
0x293C	0xF7FFFF08  BL	_applicationTask+0
;Click_3D_Hall_3_KINETIS.c, 84 :: 		}
0x2940	0xE7FC    B	L_main6
;Click_3D_Hall_3_KINETIS.c, 85 :: 		}
L_end_main:
L__main_end_loop:
0x2942	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System.c, 273 :: 		
0x273C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 275 :: 		
L_loopDW:
;__Lib_System.c, 276 :: 		
0x273E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 277 :: 		
0x2742	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 278 :: 		
0x2746	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 279 :: 		
0x274A	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 281 :: 		
L_end___CC2DW:
0x274C	0xB001    ADD	SP, SP, #4
0x274E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 315 :: 		
0x27EC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 317 :: 		
0x27EE	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 318 :: 		
0x27F2	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 319 :: 		
0x27F6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 320 :: 		
0x27FA	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 321 :: 		
0x27FC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 322 :: 		
0x2800	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 323 :: 		
0x2802	0x46D4    MOV	R12, R10
;__Lib_System.c, 324 :: 		
0x2804	0x46EA    MOV	R10, SP
;__Lib_System.c, 325 :: 		
L_loopFZs:
;__Lib_System.c, 326 :: 		
0x2806	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 327 :: 		
0x280A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 328 :: 		
0x280E	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 329 :: 		
0x2810	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 330 :: 		
0x2814	0xDD05    BLE	L_norep
;__Lib_System.c, 331 :: 		
0x2816	0x46E2    MOV	R10, R12
;__Lib_System.c, 332 :: 		
0x2818	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 333 :: 		
0x281C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 334 :: 		
0x2820	0xE7F1    B	L_loopFZs
;__Lib_System.c, 335 :: 		
L_norep:
;__Lib_System.c, 337 :: 		
L_end___FillZeros:
0x2822	0xB001    ADD	SP, SP, #4
0x2824	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_3D_Hall_3_KINETIS.c, 33 :: 		void systemInit( )
0x2870	0xB081    SUB	SP, SP, #4
0x2872	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_KINETIS.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x2876	0x2201    MOVS	R2, #1
0x2878	0x2107    MOVS	R1, #7
0x287A	0x2000    MOVS	R0, #0
0x287C	0xF7FFFE7E  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_KINETIS.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x2880	0x2200    MOVS	R2, #0
0x2882	0x2101    MOVS	R1, #1
0x2884	0x2000    MOVS	R0, #0
0x2886	0xF7FFFE79  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_KINETIS.c, 37 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x288A	0x2200    MOVS	R2, #0
0x288C	0x2102    MOVS	R1, #2
0x288E	0x2000    MOVS	R0, #0
0x2890	0xF7FFFE74  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_KINETIS.c, 39 :: 		mikrobus_i2cInit( _MIKROBUS1, &_C3DHALL3_I2C_CFG[0] );
0x2894	0x480E    LDR	R0, [PC, #56]
0x2896	0x4601    MOV	R1, R0
0x2898	0x2000    MOVS	R0, #0
0x289A	0xF7FFFDFB  BL	_mikrobus_i2cInit+0
;Click_3D_Hall_3_KINETIS.c, 41 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x289E	0xF2425180  MOVW	R1, #9600
0x28A2	0x2010    MOVS	R0, #16
0x28A4	0xF7FFFE94  BL	_mikrobus_logInit+0
;Click_3D_Hall_3_KINETIS.c, 43 :: 		Delay_ms(100);
0x28A8	0xF64007FE  MOVW	R7, #2302
0x28AC	0xF2C0073D  MOVT	R7, #61
0x28B0	0xBF00    NOP
0x28B2	0xBF00    NOP
L_systemInit0:
0x28B4	0x1E7F    SUBS	R7, R7, #1
0x28B6	0xD1FD    BNE	L_systemInit0
0x28B8	0xBF00    NOP
0x28BA	0xBF00    NOP
0x28BC	0xBF00    NOP
;Click_3D_Hall_3_KINETIS.c, 45 :: 		mikrobus_logWrite( "  ... system init done ...  ", _LOG_LINE );
0x28BE	0x4805    LDR	R0, [PC, #20]
0x28C0	0x2102    MOVS	R1, #2
0x28C2	0xF7FFFEE5  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_KINETIS.c, 46 :: 		}
L_end_systemInit:
0x28C6	0xF8DDE000  LDR	LR, [SP, #0]
0x28CA	0xB001    ADD	SP, SP, #4
0x28CC	0x4770    BX	LR
0x28CE	0xBF00    NOP
0x28D0	0x32740000  	__C3DHALL3_I2C_CFG+0
0x28D4	0x00001FFF  	?lstr1_Click_3D_Hall_3_KINETIS+0
; end of _systemInit
_mikrobus_gpioInit:
;docking_station_HEXIWEAR.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x257C	0xB081    SUB	SP, SP, #4
0x257E	0xF8CDE000  STR	LR, [SP, #0]
0x2582	0xFA5FF881  UXTB	R8, R1
0x2586	0xFA5FF982  UXTB	R9, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 32 (R8)
; direction start address is: 36 (R9)
;docking_station_HEXIWEAR.c, 164 :: 		switch( bus )
0x258A	0xE016    B	L_mikrobus_gpioInit117
; bus end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit119:
0x258C	0xFA5FF189  UXTB	R1, R9
; direction end address is: 36 (R9)
0x2590	0xFA5FF088  UXTB	R0, R8
; pin end address is: 32 (R8)
0x2594	0xF7FFFCCA  BL	docking_station_HEXIWEAR__gpioInit_1+0
0x2598	0xE016    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit120:
; direction start address is: 36 (R9)
; pin start address is: 32 (R8)
0x259A	0xFA5FF189  UXTB	R1, R9
; direction end address is: 36 (R9)
0x259E	0xFA5FF088  UXTB	R0, R8
; pin end address is: 32 (R8)
0x25A2	0xF7FFFDA7  BL	docking_station_HEXIWEAR__gpioInit_2+0
0x25A6	0xE00F    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 173 :: 		case _MIKROBUS3 : return _gpioInit_3(pin, direction);
L_mikrobus_gpioInit121:
; direction start address is: 36 (R9)
; pin start address is: 32 (R8)
0x25A8	0xFA5FF189  UXTB	R1, R9
; direction end address is: 36 (R9)
0x25AC	0xFA5FF088  UXTB	R0, R8
; pin end address is: 32 (R8)
0x25B0	0xF7FFFBD8  BL	docking_station_HEXIWEAR__gpioInit_3+0
0x25B4	0xE008    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit122:
0x25B6	0x2001    MOVS	R0, #1
0x25B8	0xE006    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 185 :: 		}
L_mikrobus_gpioInit117:
; direction start address is: 36 (R9)
; pin start address is: 32 (R8)
; bus start address is: 0 (R0)
0x25BA	0x2800    CMP	R0, #0
0x25BC	0xD0E6    BEQ	L_mikrobus_gpioInit119
0x25BE	0x2801    CMP	R0, #1
0x25C0	0xD0EB    BEQ	L_mikrobus_gpioInit120
0x25C2	0x2802    CMP	R0, #2
0x25C4	0xD0F0    BEQ	L_mikrobus_gpioInit121
; bus end address is: 0 (R0)
; pin end address is: 32 (R8)
; direction end address is: 36 (R9)
0x25C6	0xE7F6    B	L_mikrobus_gpioInit122
;docking_station_HEXIWEAR.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x25C8	0xF8DDE000  LDR	LR, [SP, #0]
0x25CC	0xB001    ADD	SP, SP, #4
0x25CE	0x4770    BX	LR
; end of _mikrobus_gpioInit
docking_station_HEXIWEAR__gpioInit_1:
;__ds_hexi_gpio.c, 106 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1F2C	0xB081    SUB	SP, SP, #4
0x1F2E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ds_hexi_gpio.c, 108 :: 		switch( pin )
0x1F32	0xE0A9    B	L_docking_station_HEXIWEAR__gpioInit_10
; pin end address is: 0 (R0)
;__ds_hexi_gpio.c, 110 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_2 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_2 );  break;
L_docking_station_HEXIWEAR__gpioInit_12:
0x1F34	0x2901    CMP	R1, #1
0x1F36	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_13
; dir end address is: 4 (R1)
0x1F38	0xF04F0104  MOV	R1, #4
0x1F3C	0x4865    LDR	R0, [PC, #404]
0x1F3E	0xF7FFFCC1  BL	_GPIO_Digital_Input+0
0x1F42	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_14
L_docking_station_HEXIWEAR__gpioInit_13:
0x1F44	0xF04F0104  MOV	R1, #4
0x1F48	0x4863    LDR	R0, [PC, #396]
0x1F4A	0xF7FFFCAF  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_14:
0x1F4E	0xE0BB    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 111 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_11);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_11);  break;
L_docking_station_HEXIWEAR__gpioInit_15:
; dir start address is: 4 (R1)
0x1F50	0x2901    CMP	R1, #1
0x1F52	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_16
; dir end address is: 4 (R1)
0x1F54	0xF44F6100  MOV	R1, #2048
0x1F58	0x485E    LDR	R0, [PC, #376]
0x1F5A	0xF7FFFCB3  BL	_GPIO_Digital_Input+0
0x1F5E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_17
L_docking_station_HEXIWEAR__gpioInit_16:
0x1F60	0xF44F6100  MOV	R1, #2048
0x1F64	0x485C    LDR	R0, [PC, #368]
0x1F66	0xF7FFFCA1  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_17:
0x1F6A	0xE0AD    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 112 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_4 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_4 );  break;
L_docking_station_HEXIWEAR__gpioInit_18:
; dir start address is: 4 (R1)
0x1F6C	0x2901    CMP	R1, #1
0x1F6E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_19
; dir end address is: 4 (R1)
0x1F70	0xF04F0110  MOV	R1, #16
0x1F74	0x4859    LDR	R0, [PC, #356]
0x1F76	0xF7FFFCA5  BL	_GPIO_Digital_Input+0
0x1F7A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_110
L_docking_station_HEXIWEAR__gpioInit_19:
0x1F7C	0xF04F0110  MOV	R1, #16
0x1F80	0x4857    LDR	R0, [PC, #348]
0x1F82	0xF7FFFC93  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_110:
0x1F86	0xE09F    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 113 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_5 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_5 );  break;
L_docking_station_HEXIWEAR__gpioInit_111:
; dir start address is: 4 (R1)
0x1F88	0x2901    CMP	R1, #1
0x1F8A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_112
; dir end address is: 4 (R1)
0x1F8C	0xF04F0120  MOV	R1, #32
0x1F90	0x4852    LDR	R0, [PC, #328]
0x1F92	0xF7FFFC97  BL	_GPIO_Digital_Input+0
0x1F96	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_113
L_docking_station_HEXIWEAR__gpioInit_112:
0x1F98	0xF04F0120  MOV	R1, #32
0x1F9C	0x4850    LDR	R0, [PC, #320]
0x1F9E	0xF7FFFC85  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_113:
0x1FA2	0xE091    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 114 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_114:
; dir start address is: 4 (R1)
0x1FA4	0x2901    CMP	R1, #1
0x1FA6	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_115
; dir end address is: 4 (R1)
0x1FA8	0xF04F0180  MOV	R1, #128
0x1FAC	0x484B    LDR	R0, [PC, #300]
0x1FAE	0xF7FFFC89  BL	_GPIO_Digital_Input+0
0x1FB2	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_116
L_docking_station_HEXIWEAR__gpioInit_115:
0x1FB4	0xF04F0180  MOV	R1, #128
0x1FB8	0x4849    LDR	R0, [PC, #292]
0x1FBA	0xF7FFFC77  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_116:
0x1FBE	0xE083    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 115 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_117:
; dir start address is: 4 (R1)
0x1FC0	0x2901    CMP	R1, #1
0x1FC2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_118
; dir end address is: 4 (R1)
0x1FC4	0xF04F0140  MOV	R1, #64
0x1FC8	0x4844    LDR	R0, [PC, #272]
0x1FCA	0xF7FFFC7B  BL	_GPIO_Digital_Input+0
0x1FCE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_119
L_docking_station_HEXIWEAR__gpioInit_118:
0x1FD0	0xF04F0140  MOV	R1, #64
0x1FD4	0x4842    LDR	R0, [PC, #264]
0x1FD6	0xF7FFFC69  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_119:
0x1FDA	0xE075    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 116 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTA_PDIR, _GPIO_PINMASK_10);  else GPIO_Digital_Output(&PTA_PDOR, _GPIO_PINMASK_10);  break;
L_docking_station_HEXIWEAR__gpioInit_120:
; dir start address is: 4 (R1)
0x1FDC	0x2901    CMP	R1, #1
0x1FDE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_121
; dir end address is: 4 (R1)
0x1FE0	0xF44F6180  MOV	R1, #1024
0x1FE4	0x483F    LDR	R0, [PC, #252]
0x1FE6	0xF7FFFC6D  BL	_GPIO_Digital_Input+0
0x1FEA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_122
L_docking_station_HEXIWEAR__gpioInit_121:
0x1FEC	0xF44F6180  MOV	R1, #1024
0x1FF0	0x483D    LDR	R0, [PC, #244]
0x1FF2	0xF7FFFC5B  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_122:
0x1FF6	0xE067    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 117 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_13);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_13);  break;
L_docking_station_HEXIWEAR__gpioInit_123:
; dir start address is: 4 (R1)
0x1FF8	0x2901    CMP	R1, #1
0x1FFA	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_124
; dir end address is: 4 (R1)
0x1FFC	0xF44F5100  MOV	R1, #8192
0x2000	0x4834    LDR	R0, [PC, #208]
0x2002	0xF7FFFC5F  BL	_GPIO_Digital_Input+0
0x2006	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_125
L_docking_station_HEXIWEAR__gpioInit_124:
0x2008	0xF44F5100  MOV	R1, #8192
0x200C	0x4832    LDR	R0, [PC, #200]
0x200E	0xF7FFFC4D  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_125:
0x2012	0xE059    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 118 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_2 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_2 );  break;
L_docking_station_HEXIWEAR__gpioInit_126:
; dir start address is: 4 (R1)
0x2014	0x2901    CMP	R1, #1
0x2016	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_127
; dir end address is: 4 (R1)
0x2018	0xF04F0104  MOV	R1, #4
0x201C	0x4833    LDR	R0, [PC, #204]
0x201E	0xF7FFFC51  BL	_GPIO_Digital_Input+0
0x2022	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_128
L_docking_station_HEXIWEAR__gpioInit_127:
0x2024	0xF04F0104  MOV	R1, #4
0x2028	0x4831    LDR	R0, [PC, #196]
0x202A	0xF7FFFC3F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_128:
0x202E	0xE04B    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 119 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_3 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_3 );  break;
L_docking_station_HEXIWEAR__gpioInit_129:
; dir start address is: 4 (R1)
0x2030	0x2901    CMP	R1, #1
0x2032	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_130
; dir end address is: 4 (R1)
0x2034	0xF04F0108  MOV	R1, #8
0x2038	0x482C    LDR	R0, [PC, #176]
0x203A	0xF7FFFC43  BL	_GPIO_Digital_Input+0
0x203E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_131
L_docking_station_HEXIWEAR__gpioInit_130:
0x2040	0xF04F0108  MOV	R1, #8
0x2044	0x482A    LDR	R0, [PC, #168]
0x2046	0xF7FFFC31  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_131:
0x204A	0xE03D    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 120 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_132:
; dir start address is: 4 (R1)
0x204C	0x2901    CMP	R1, #1
0x204E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_133
; dir end address is: 4 (R1)
0x2050	0xF44F7180  MOV	R1, #256
0x2054	0x4825    LDR	R0, [PC, #148]
0x2056	0xF7FFFC35  BL	_GPIO_Digital_Input+0
0x205A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_134
L_docking_station_HEXIWEAR__gpioInit_133:
0x205C	0xF44F7180  MOV	R1, #256
0x2060	0x4823    LDR	R0, [PC, #140]
0x2062	0xF7FFFC23  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_134:
0x2066	0xE02F    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 121 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_9 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_9 );  break;
L_docking_station_HEXIWEAR__gpioInit_135:
; dir start address is: 4 (R1)
0x2068	0x2901    CMP	R1, #1
0x206A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_136
; dir end address is: 4 (R1)
0x206C	0xF44F7100  MOV	R1, #512
0x2070	0x481E    LDR	R0, [PC, #120]
0x2072	0xF7FFFC27  BL	_GPIO_Digital_Input+0
0x2076	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_137
L_docking_station_HEXIWEAR__gpioInit_136:
0x2078	0xF44F7100  MOV	R1, #512
0x207C	0x481C    LDR	R0, [PC, #112]
0x207E	0xF7FFFC15  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_137:
0x2082	0xE021    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 122 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_docking_station_HEXIWEAR__gpioInit_138:
0x2084	0x2001    MOVS	R0, #1
0x2086	0xE020    B	L_end__gpioInit_1
;__ds_hexi_gpio.c, 123 :: 		}
L_docking_station_HEXIWEAR__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2088	0x2800    CMP	R0, #0
0x208A	0xF43FAF53  BEQ	L_docking_station_HEXIWEAR__gpioInit_12
0x208E	0x2801    CMP	R0, #1
0x2090	0xF43FAF5E  BEQ	L_docking_station_HEXIWEAR__gpioInit_15
0x2094	0x2802    CMP	R0, #2
0x2096	0xF43FAF69  BEQ	L_docking_station_HEXIWEAR__gpioInit_18
0x209A	0x2803    CMP	R0, #3
0x209C	0xF43FAF74  BEQ	L_docking_station_HEXIWEAR__gpioInit_111
0x20A0	0x2804    CMP	R0, #4
0x20A2	0xF43FAF7F  BEQ	L_docking_station_HEXIWEAR__gpioInit_114
0x20A6	0x2805    CMP	R0, #5
0x20A8	0xF43FAF8A  BEQ	L_docking_station_HEXIWEAR__gpioInit_117
0x20AC	0x2806    CMP	R0, #6
0x20AE	0xF43FAF95  BEQ	L_docking_station_HEXIWEAR__gpioInit_120
0x20B2	0x2807    CMP	R0, #7
0x20B4	0xD0A0    BEQ	L_docking_station_HEXIWEAR__gpioInit_123
0x20B6	0x2808    CMP	R0, #8
0x20B8	0xD0AC    BEQ	L_docking_station_HEXIWEAR__gpioInit_126
0x20BA	0x2809    CMP	R0, #9
0x20BC	0xD0B8    BEQ	L_docking_station_HEXIWEAR__gpioInit_129
0x20BE	0x280A    CMP	R0, #10
0x20C0	0xD0C4    BEQ	L_docking_station_HEXIWEAR__gpioInit_132
0x20C2	0x280B    CMP	R0, #11
0x20C4	0xD0D0    BEQ	L_docking_station_HEXIWEAR__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x20C6	0xE7DD    B	L_docking_station_HEXIWEAR__gpioInit_138
L_docking_station_HEXIWEAR__gpioInit_11:
;__ds_hexi_gpio.c, 124 :: 		return _MIKROBUS_OK;
0x20C8	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_gpio.c, 125 :: 		}
L_end__gpioInit_1:
0x20CA	0xF8DDE000  LDR	LR, [SP, #0]
0x20CE	0xB001    ADD	SP, SP, #4
0x20D0	0x4770    BX	LR
0x20D2	0xBF00    NOP
0x20D4	0xF050400F  	PTB_PDIR+0
0x20D8	0xF040400F  	PTB_PDOR+0
0x20DC	0xF090400F  	PTC_PDIR+0
0x20E0	0xF080400F  	PTC_PDOR+0
0x20E4	0xF010400F  	PTA_PDIR+0
0x20E8	0xF000400F  	PTA_PDOR+0
0x20EC	0xF0D0400F  	PTD_PDIR+0
0x20F0	0xF0C0400F  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO.c, 280 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x18C4	0xB081    SUB	SP, SP, #4
0x18C6	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 281 :: 		
0x18CA	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x18CC	0xF7FFFF16  BL	_GPIO_Config+0
;__Lib_GPIO.c, 282 :: 		
L_end_GPIO_Digital_Input:
0x18D0	0xF8DDE000  LDR	LR, [SP, #0]
0x18D4	0xB001    ADD	SP, SP, #4
0x18D6	0x4770    BX	LR
0x18D8	0x01040002  	#131332
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x16FC	0xB081    SUB	SP, SP, #4
0x16FE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1702	0xF7FFFB8B  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x1706	0xF8DDE000  LDR	LR, [SP, #0]
0x170A	0xB001    ADD	SP, SP, #4
0x170C	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0E1C	0xB083    SUB	SP, SP, #12
0x0E1E	0xF8CDE000  STR	LR, [SP, #0]
0x0E22	0x4606    MOV	R6, R0
0x0E24	0x460C    MOV	R4, R1
0x0E26	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x0E28	0x4630    MOV	R0, R6
0x0E2A	0xF7FFFB49  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x0E2E	0xF24013FF  MOVW	R3, #511
0x0E32	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x0E36	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x0E38	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x0E3A	0x4622    MOV	R2, R4
0x0E3C	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x0E3E	0x2E20    CMP	R6, #32
0x0E40	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x0E42	0xF04F0301  MOV	R3, #1
0x0E46	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x0E4A	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x0E4E	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x0E50	0x42A3    CMP	R3, R4
0x0E52	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x0E54	0x0304    LSLS	R4, R0, #12
0x0E56	0x4B1A    LDR	R3, [PC, #104]
0x0E58	0x191C    ADDS	R4, R3, R4
0x0E5A	0x00B3    LSLS	R3, R6, #2
0x0E5C	0x18E5    ADDS	R5, R4, R3
0x0E5E	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x0E60	0x682C    LDR	R4, [R5, #0]
0x0E62	0x4B18    LDR	R3, [PC, #96]
0x0E64	0xEA040303  AND	R3, R4, R3, LSL #0
0x0E68	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x0E6A	0x4B17    LDR	R3, [PC, #92]
0x0E6C	0xEA010403  AND	R4, R1, R3, LSL #0
0x0E70	0x9B01    LDR	R3, [SP, #4]
0x0E72	0x681B    LDR	R3, [R3, #0]
0x0E74	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0E78	0x9B01    LDR	R3, [SP, #4]
0x0E7A	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x0E7C	0xF4013380  AND	R3, R1, #65536
0x0E80	0xF5B33F80  CMP	R3, #65536
0x0E84	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x0E86	0x0184    LSLS	R4, R0, #6
0x0E88	0x4B10    LDR	R3, [PC, #64]
0x0E8A	0x191B    ADDS	R3, R3, R4
0x0E8C	0x3314    ADDS	R3, #20
0x0E8E	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x0E90	0xF4013300  AND	R3, R1, #131072
0x0E94	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x0E96	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x0E98	0x9B02    LDR	R3, [SP, #8]
0x0E9A	0x681B    LDR	R3, [R3, #0]
0x0E9C	0xEA030404  AND	R4, R3, R4, LSL #0
0x0EA0	0x9B02    LDR	R3, [SP, #8]
0x0EA2	0x601C    STR	R4, [R3, #0]
0x0EA4	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x0EA6	0x9B02    LDR	R3, [SP, #8]
0x0EA8	0x681B    LDR	R3, [R3, #0]
0x0EAA	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x0EAE	0x9B02    LDR	R3, [SP, #8]
0x0EB0	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x0EB2	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x0EB4	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x0EB6	0xF8DDE000  LDR	LR, [SP, #0]
0x0EBA	0xB003    ADD	SP, SP, #12
0x0EBC	0x4770    BX	LR
0x0EBE	0xBF00    NOP
0x0EC0	0x90004004  	#1074040832
0x0EC4	0x0000FFFF  	#-65536
0x0EC8	0xFFFF0000  	#65535
0x0ECC	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x04C0	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x04C2	0xF24011FF  MOVW	R1, #511
0x04C6	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x04CA	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x04CC	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x04CE	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x04D2	0xF04F0101  MOV	R1, #1
0x04D6	0xFA01F202  LSL	R2, R1, R2
0x04DA	0x4904    LDR	R1, [PC, #16]
0x04DC	0x6809    LDR	R1, [R1, #0]
0x04DE	0xEA410202  ORR	R2, R1, R2, LSL #0
0x04E2	0x4902    LDR	R1, [PC, #8]
0x04E4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x04E6	0xB001    ADD	SP, SP, #4
0x04E8	0x4770    BX	LR
0x04EA	0xBF00    NOP
0x04EC	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO.c, 270 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x18AC	0xB081    SUB	SP, SP, #4
0x18AE	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 271 :: 		
0x18B2	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x18B4	0xF7FFFF22  BL	_GPIO_Config+0
;__Lib_GPIO.c, 272 :: 		
L_end_GPIO_Digital_Output:
0x18B8	0xF8DDE000  LDR	LR, [SP, #0]
0x18BC	0xB001    ADD	SP, SP, #4
0x18BE	0x4770    BX	LR
0x18C0	0x01040004  	#262404
; end of _GPIO_Digital_Output
docking_station_HEXIWEAR__gpioInit_2:
;__ds_hexi_gpio.c, 127 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x20F4	0xB081    SUB	SP, SP, #4
0x20F6	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ds_hexi_gpio.c, 129 :: 		switch( pin )
0x20FA	0xE0A9    B	L_docking_station_HEXIWEAR__gpioInit_239
; pin end address is: 0 (R0)
;__ds_hexi_gpio.c, 131 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_3 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_3 );  break;
L_docking_station_HEXIWEAR__gpioInit_241:
0x20FC	0x2901    CMP	R1, #1
0x20FE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_242
; dir end address is: 4 (R1)
0x2100	0xF04F0108  MOV	R1, #8
0x2104	0x4865    LDR	R0, [PC, #404]
0x2106	0xF7FFFBDD  BL	_GPIO_Digital_Input+0
0x210A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_243
L_docking_station_HEXIWEAR__gpioInit_242:
0x210C	0xF04F0108  MOV	R1, #8
0x2110	0x4863    LDR	R0, [PC, #396]
0x2112	0xF7FFFBCB  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_243:
0x2116	0xE0BB    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 132 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_19);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_19);  break;
L_docking_station_HEXIWEAR__gpioInit_244:
; dir start address is: 4 (R1)
0x2118	0x2901    CMP	R1, #1
0x211A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_245
; dir end address is: 4 (R1)
0x211C	0xF44F2100  MOV	R1, #524288
0x2120	0x485E    LDR	R0, [PC, #376]
0x2122	0xF7FFFBCF  BL	_GPIO_Digital_Input+0
0x2126	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_246
L_docking_station_HEXIWEAR__gpioInit_245:
0x2128	0xF44F2100  MOV	R1, #524288
0x212C	0x485C    LDR	R0, [PC, #368]
0x212E	0xF7FFFBBD  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_246:
0x2132	0xE0AD    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 133 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_3 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_3 );  break;
L_docking_station_HEXIWEAR__gpioInit_247:
; dir start address is: 4 (R1)
0x2134	0x2901    CMP	R1, #1
0x2136	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_248
; dir end address is: 4 (R1)
0x2138	0xF04F0108  MOV	R1, #8
0x213C	0x4859    LDR	R0, [PC, #356]
0x213E	0xF7FFFBC1  BL	_GPIO_Digital_Input+0
0x2142	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_249
L_docking_station_HEXIWEAR__gpioInit_248:
0x2144	0xF04F0108  MOV	R1, #8
0x2148	0x4857    LDR	R0, [PC, #348]
0x214A	0xF7FFFBAF  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_249:
0x214E	0xE09F    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 134 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_5 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_5 );  break;
L_docking_station_HEXIWEAR__gpioInit_250:
; dir start address is: 4 (R1)
0x2150	0x2901    CMP	R1, #1
0x2152	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_251
; dir end address is: 4 (R1)
0x2154	0xF04F0120  MOV	R1, #32
0x2158	0x4852    LDR	R0, [PC, #328]
0x215A	0xF7FFFBB3  BL	_GPIO_Digital_Input+0
0x215E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_252
L_docking_station_HEXIWEAR__gpioInit_251:
0x2160	0xF04F0120  MOV	R1, #32
0x2164	0x4850    LDR	R0, [PC, #320]
0x2166	0xF7FFFBA1  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_252:
0x216A	0xE091    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 135 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_253:
; dir start address is: 4 (R1)
0x216C	0x2901    CMP	R1, #1
0x216E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_254
; dir end address is: 4 (R1)
0x2170	0xF04F0180  MOV	R1, #128
0x2174	0x484B    LDR	R0, [PC, #300]
0x2176	0xF7FFFBA5  BL	_GPIO_Digital_Input+0
0x217A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_255
L_docking_station_HEXIWEAR__gpioInit_254:
0x217C	0xF04F0180  MOV	R1, #128
0x2180	0x4849    LDR	R0, [PC, #292]
0x2182	0xF7FFFB93  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_255:
0x2186	0xE083    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 136 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_256:
; dir start address is: 4 (R1)
0x2188	0x2901    CMP	R1, #1
0x218A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_257
; dir end address is: 4 (R1)
0x218C	0xF04F0140  MOV	R1, #64
0x2190	0x4844    LDR	R0, [PC, #272]
0x2192	0xF7FFFB97  BL	_GPIO_Digital_Input+0
0x2196	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_258
L_docking_station_HEXIWEAR__gpioInit_257:
0x2198	0xF04F0140  MOV	R1, #64
0x219C	0x4842    LDR	R0, [PC, #264]
0x219E	0xF7FFFB85  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_258:
0x21A2	0xE075    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 137 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTA_PDIR, _GPIO_PINMASK_11);  else GPIO_Digital_Output(&PTA_PDOR, _GPIO_PINMASK_11);  break;
L_docking_station_HEXIWEAR__gpioInit_259:
; dir start address is: 4 (R1)
0x21A4	0x2901    CMP	R1, #1
0x21A6	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_260
; dir end address is: 4 (R1)
0x21A8	0xF44F6100  MOV	R1, #2048
0x21AC	0x483F    LDR	R0, [PC, #252]
0x21AE	0xF7FFFB89  BL	_GPIO_Digital_Input+0
0x21B2	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_261
L_docking_station_HEXIWEAR__gpioInit_260:
0x21B4	0xF44F6100  MOV	R1, #2048
0x21B8	0x483D    LDR	R0, [PC, #244]
0x21BA	0xF7FFFB77  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_261:
0x21BE	0xE067    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 138 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_262:
; dir start address is: 4 (R1)
0x21C0	0x2901    CMP	R1, #1
0x21C2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_263
; dir end address is: 4 (R1)
0x21C4	0xF44F7180  MOV	R1, #256
0x21C8	0x4834    LDR	R0, [PC, #208]
0x21CA	0xF7FFFB7B  BL	_GPIO_Digital_Input+0
0x21CE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_264
L_docking_station_HEXIWEAR__gpioInit_263:
0x21D0	0xF44F7180  MOV	R1, #256
0x21D4	0x4832    LDR	R0, [PC, #200]
0x21D6	0xF7FFFB69  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_264:
0x21DA	0xE059    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 139 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_16);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_16);  break;
L_docking_station_HEXIWEAR__gpioInit_265:
; dir start address is: 4 (R1)
0x21DC	0x2901    CMP	R1, #1
0x21DE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_266
; dir end address is: 4 (R1)
0x21E0	0xF44F3180  MOV	R1, #65536
0x21E4	0x482F    LDR	R0, [PC, #188]
0x21E6	0xF7FFFB6D  BL	_GPIO_Digital_Input+0
0x21EA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_267
L_docking_station_HEXIWEAR__gpioInit_266:
0x21EC	0xF44F3180  MOV	R1, #65536
0x21F0	0x482D    LDR	R0, [PC, #180]
0x21F2	0xF7FFFB5B  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_267:
0x21F6	0xE04B    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 140 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_17);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_17);  break;
L_docking_station_HEXIWEAR__gpioInit_268:
; dir start address is: 4 (R1)
0x21F8	0x2901    CMP	R1, #1
0x21FA	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_269
; dir end address is: 4 (R1)
0x21FC	0xF44F3100  MOV	R1, #131072
0x2200	0x4828    LDR	R0, [PC, #160]
0x2202	0xF7FFFB5F  BL	_GPIO_Digital_Input+0
0x2206	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_270
L_docking_station_HEXIWEAR__gpioInit_269:
0x2208	0xF44F3100  MOV	R1, #131072
0x220C	0x4826    LDR	R0, [PC, #152]
0x220E	0xF7FFFB4D  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_270:
0x2212	0xE03D    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 141 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_271:
; dir start address is: 4 (R1)
0x2214	0x2901    CMP	R1, #1
0x2216	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_272
; dir end address is: 4 (R1)
0x2218	0xF44F7180  MOV	R1, #256
0x221C	0x4825    LDR	R0, [PC, #148]
0x221E	0xF7FFFB51  BL	_GPIO_Digital_Input+0
0x2222	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_273
L_docking_station_HEXIWEAR__gpioInit_272:
0x2224	0xF44F7180  MOV	R1, #256
0x2228	0x4823    LDR	R0, [PC, #140]
0x222A	0xF7FFFB3F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_273:
0x222E	0xE02F    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 142 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_9 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_9 );  break;
L_docking_station_HEXIWEAR__gpioInit_274:
; dir start address is: 4 (R1)
0x2230	0x2901    CMP	R1, #1
0x2232	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_275
; dir end address is: 4 (R1)
0x2234	0xF44F7100  MOV	R1, #512
0x2238	0x481E    LDR	R0, [PC, #120]
0x223A	0xF7FFFB43  BL	_GPIO_Digital_Input+0
0x223E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_276
L_docking_station_HEXIWEAR__gpioInit_275:
0x2240	0xF44F7100  MOV	R1, #512
0x2244	0x481C    LDR	R0, [PC, #112]
0x2246	0xF7FFFB31  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_276:
0x224A	0xE021    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 143 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_docking_station_HEXIWEAR__gpioInit_277:
0x224C	0x2001    MOVS	R0, #1
0x224E	0xE020    B	L_end__gpioInit_2
;__ds_hexi_gpio.c, 144 :: 		}
L_docking_station_HEXIWEAR__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2250	0x2800    CMP	R0, #0
0x2252	0xF43FAF53  BEQ	L_docking_station_HEXIWEAR__gpioInit_241
0x2256	0x2801    CMP	R0, #1
0x2258	0xF43FAF5E  BEQ	L_docking_station_HEXIWEAR__gpioInit_244
0x225C	0x2802    CMP	R0, #2
0x225E	0xF43FAF69  BEQ	L_docking_station_HEXIWEAR__gpioInit_247
0x2262	0x2803    CMP	R0, #3
0x2264	0xF43FAF74  BEQ	L_docking_station_HEXIWEAR__gpioInit_250
0x2268	0x2804    CMP	R0, #4
0x226A	0xF43FAF7F  BEQ	L_docking_station_HEXIWEAR__gpioInit_253
0x226E	0x2805    CMP	R0, #5
0x2270	0xF43FAF8A  BEQ	L_docking_station_HEXIWEAR__gpioInit_256
0x2274	0x2806    CMP	R0, #6
0x2276	0xF43FAF95  BEQ	L_docking_station_HEXIWEAR__gpioInit_259
0x227A	0x2807    CMP	R0, #7
0x227C	0xD0A0    BEQ	L_docking_station_HEXIWEAR__gpioInit_262
0x227E	0x2808    CMP	R0, #8
0x2280	0xD0AC    BEQ	L_docking_station_HEXIWEAR__gpioInit_265
0x2282	0x2809    CMP	R0, #9
0x2284	0xD0B8    BEQ	L_docking_station_HEXIWEAR__gpioInit_268
0x2286	0x280A    CMP	R0, #10
0x2288	0xD0C4    BEQ	L_docking_station_HEXIWEAR__gpioInit_271
0x228A	0x280B    CMP	R0, #11
0x228C	0xD0D0    BEQ	L_docking_station_HEXIWEAR__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x228E	0xE7DD    B	L_docking_station_HEXIWEAR__gpioInit_277
L_docking_station_HEXIWEAR__gpioInit_240:
;__ds_hexi_gpio.c, 145 :: 		return _MIKROBUS_OK;
0x2290	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_gpio.c, 146 :: 		}
L_end__gpioInit_2:
0x2292	0xF8DDE000  LDR	LR, [SP, #0]
0x2296	0xB001    ADD	SP, SP, #4
0x2298	0x4770    BX	LR
0x229A	0xBF00    NOP
0x229C	0xF050400F  	PTB_PDIR+0
0x22A0	0xF040400F  	PTB_PDOR+0
0x22A4	0xF090400F  	PTC_PDIR+0
0x22A8	0xF080400F  	PTC_PDOR+0
0x22AC	0xF010400F  	PTA_PDIR+0
0x22B0	0xF000400F  	PTA_PDOR+0
0x22B4	0xF0D0400F  	PTD_PDIR+0
0x22B8	0xF0C0400F  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__gpioInit_2
docking_station_HEXIWEAR__gpioInit_3:
;__ds_hexi_gpio.c, 148 :: 		static T_mikrobus_ret _gpioInit_3(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1D64	0xB081    SUB	SP, SP, #4
0x1D66	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ds_hexi_gpio.c, 150 :: 		switch( pin )
0x1D6A	0xE0A9    B	L_docking_station_HEXIWEAR__gpioInit_378
; pin end address is: 0 (R0)
;__ds_hexi_gpio.c, 152 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_380:
0x1D6C	0x2901    CMP	R1, #1
0x1D6E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_381
; dir end address is: 4 (R1)
0x1D70	0xF04F0140  MOV	R1, #64
0x1D74	0x4865    LDR	R0, [PC, #404]
0x1D76	0xF7FFFDA5  BL	_GPIO_Digital_Input+0
0x1D7A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_382
L_docking_station_HEXIWEAR__gpioInit_381:
0x1D7C	0xF04F0140  MOV	R1, #64
0x1D80	0x4863    LDR	R0, [PC, #396]
0x1D82	0xF7FFFD93  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_382:
0x1D86	0xE0BB    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 153 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_10);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_10);  break;
L_docking_station_HEXIWEAR__gpioInit_383:
; dir start address is: 4 (R1)
0x1D88	0x2901    CMP	R1, #1
0x1D8A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_384
; dir end address is: 4 (R1)
0x1D8C	0xF44F6180  MOV	R1, #1024
0x1D90	0x485E    LDR	R0, [PC, #376]
0x1D92	0xF7FFFD97  BL	_GPIO_Digital_Input+0
0x1D96	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_385
L_docking_station_HEXIWEAR__gpioInit_384:
0x1D98	0xF44F6180  MOV	R1, #1024
0x1D9C	0x485C    LDR	R0, [PC, #368]
0x1D9E	0xF7FFFD85  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_385:
0x1DA2	0xE0AD    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 154 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_2 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_2 );  break;
L_docking_station_HEXIWEAR__gpioInit_386:
; dir start address is: 4 (R1)
0x1DA4	0x2901    CMP	R1, #1
0x1DA6	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_387
; dir end address is: 4 (R1)
0x1DA8	0xF04F0104  MOV	R1, #4
0x1DAC	0x4859    LDR	R0, [PC, #356]
0x1DAE	0xF7FFFD89  BL	_GPIO_Digital_Input+0
0x1DB2	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_388
L_docking_station_HEXIWEAR__gpioInit_387:
0x1DB4	0xF04F0104  MOV	R1, #4
0x1DB8	0x4857    LDR	R0, [PC, #348]
0x1DBA	0xF7FFFD77  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_388:
0x1DBE	0xE09F    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 155 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_5 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_5 );  break;
L_docking_station_HEXIWEAR__gpioInit_389:
; dir start address is: 4 (R1)
0x1DC0	0x2901    CMP	R1, #1
0x1DC2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_390
; dir end address is: 4 (R1)
0x1DC4	0xF04F0120  MOV	R1, #32
0x1DC8	0x4852    LDR	R0, [PC, #328]
0x1DCA	0xF7FFFD7B  BL	_GPIO_Digital_Input+0
0x1DCE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_391
L_docking_station_HEXIWEAR__gpioInit_390:
0x1DD0	0xF04F0120  MOV	R1, #32
0x1DD4	0x4850    LDR	R0, [PC, #320]
0x1DD6	0xF7FFFD69  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_391:
0x1DDA	0xE091    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 156 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_392:
; dir start address is: 4 (R1)
0x1DDC	0x2901    CMP	R1, #1
0x1DDE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_393
; dir end address is: 4 (R1)
0x1DE0	0xF04F0180  MOV	R1, #128
0x1DE4	0x484B    LDR	R0, [PC, #300]
0x1DE6	0xF7FFFD6D  BL	_GPIO_Digital_Input+0
0x1DEA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_394
L_docking_station_HEXIWEAR__gpioInit_393:
0x1DEC	0xF04F0180  MOV	R1, #128
0x1DF0	0x4849    LDR	R0, [PC, #292]
0x1DF2	0xF7FFFD5B  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_394:
0x1DF6	0xE083    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 157 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_395:
; dir start address is: 4 (R1)
0x1DF8	0x2901    CMP	R1, #1
0x1DFA	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_396
; dir end address is: 4 (R1)
0x1DFC	0xF04F0140  MOV	R1, #64
0x1E00	0x4844    LDR	R0, [PC, #272]
0x1E02	0xF7FFFD5F  BL	_GPIO_Digital_Input+0
0x1E06	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_397
L_docking_station_HEXIWEAR__gpioInit_396:
0x1E08	0xF04F0140  MOV	R1, #64
0x1E0C	0x4842    LDR	R0, [PC, #264]
0x1E0E	0xF7FFFD4D  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_397:
0x1E12	0xE075    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 158 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTA_PDIR, _GPIO_PINMASK_4 );  else GPIO_Digital_Output(&PTA_PDOR, _GPIO_PINMASK_4 );  break;
L_docking_station_HEXIWEAR__gpioInit_398:
; dir start address is: 4 (R1)
0x1E14	0x2901    CMP	R1, #1
0x1E16	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_399
; dir end address is: 4 (R1)
0x1E18	0xF04F0110  MOV	R1, #16
0x1E1C	0x483F    LDR	R0, [PC, #252]
0x1E1E	0xF7FFFD51  BL	_GPIO_Digital_Input+0
0x1E22	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3100
L_docking_station_HEXIWEAR__gpioInit_399:
0x1E24	0xF04F0110  MOV	R1, #16
0x1E28	0x483D    LDR	R0, [PC, #244]
0x1E2A	0xF7FFFD3F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3100:
0x1E2E	0xE067    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 159 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_3101:
; dir start address is: 4 (R1)
0x1E30	0x2901    CMP	R1, #1
0x1E32	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3102
; dir end address is: 4 (R1)
0x1E34	0xF04F0180  MOV	R1, #128
0x1E38	0x4834    LDR	R0, [PC, #208]
0x1E3A	0xF7FFFD43  BL	_GPIO_Digital_Input+0
0x1E3E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3103
L_docking_station_HEXIWEAR__gpioInit_3102:
0x1E40	0xF04F0180  MOV	R1, #128
0x1E44	0x4832    LDR	R0, [PC, #200]
0x1E46	0xF7FFFD31  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3103:
0x1E4A	0xE059    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 160 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_16);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_16);  break;
L_docking_station_HEXIWEAR__gpioInit_3104:
; dir start address is: 4 (R1)
0x1E4C	0x2901    CMP	R1, #1
0x1E4E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3105
; dir end address is: 4 (R1)
0x1E50	0xF44F3180  MOV	R1, #65536
0x1E54	0x482F    LDR	R0, [PC, #188]
0x1E56	0xF7FFFD35  BL	_GPIO_Digital_Input+0
0x1E5A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3106
L_docking_station_HEXIWEAR__gpioInit_3105:
0x1E5C	0xF44F3180  MOV	R1, #65536
0x1E60	0x482D    LDR	R0, [PC, #180]
0x1E62	0xF7FFFD23  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3106:
0x1E66	0xE04B    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 161 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_17);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_17);  break;
L_docking_station_HEXIWEAR__gpioInit_3107:
; dir start address is: 4 (R1)
0x1E68	0x2901    CMP	R1, #1
0x1E6A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3108
; dir end address is: 4 (R1)
0x1E6C	0xF44F3100  MOV	R1, #131072
0x1E70	0x4828    LDR	R0, [PC, #160]
0x1E72	0xF7FFFD27  BL	_GPIO_Digital_Input+0
0x1E76	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3109
L_docking_station_HEXIWEAR__gpioInit_3108:
0x1E78	0xF44F3100  MOV	R1, #131072
0x1E7C	0x4826    LDR	R0, [PC, #152]
0x1E7E	0xF7FFFD15  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3109:
0x1E82	0xE03D    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 162 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_3110:
; dir start address is: 4 (R1)
0x1E84	0x2901    CMP	R1, #1
0x1E86	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3111
; dir end address is: 4 (R1)
0x1E88	0xF44F7180  MOV	R1, #256
0x1E8C	0x4825    LDR	R0, [PC, #148]
0x1E8E	0xF7FFFD19  BL	_GPIO_Digital_Input+0
0x1E92	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3112
L_docking_station_HEXIWEAR__gpioInit_3111:
0x1E94	0xF44F7180  MOV	R1, #256
0x1E98	0x4823    LDR	R0, [PC, #140]
0x1E9A	0xF7FFFD07  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3112:
0x1E9E	0xE02F    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 163 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_9 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_9 );  break;
L_docking_station_HEXIWEAR__gpioInit_3113:
; dir start address is: 4 (R1)
0x1EA0	0x2901    CMP	R1, #1
0x1EA2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3114
; dir end address is: 4 (R1)
0x1EA4	0xF44F7100  MOV	R1, #512
0x1EA8	0x481E    LDR	R0, [PC, #120]
0x1EAA	0xF7FFFD0B  BL	_GPIO_Digital_Input+0
0x1EAE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3115
L_docking_station_HEXIWEAR__gpioInit_3114:
0x1EB0	0xF44F7100  MOV	R1, #512
0x1EB4	0x481C    LDR	R0, [PC, #112]
0x1EB6	0xF7FFFCF9  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3115:
0x1EBA	0xE021    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 164 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_docking_station_HEXIWEAR__gpioInit_3116:
0x1EBC	0x2001    MOVS	R0, #1
0x1EBE	0xE020    B	L_end__gpioInit_3
;__ds_hexi_gpio.c, 165 :: 		}
L_docking_station_HEXIWEAR__gpioInit_378:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1EC0	0x2800    CMP	R0, #0
0x1EC2	0xF43FAF53  BEQ	L_docking_station_HEXIWEAR__gpioInit_380
0x1EC6	0x2801    CMP	R0, #1
0x1EC8	0xF43FAF5E  BEQ	L_docking_station_HEXIWEAR__gpioInit_383
0x1ECC	0x2802    CMP	R0, #2
0x1ECE	0xF43FAF69  BEQ	L_docking_station_HEXIWEAR__gpioInit_386
0x1ED2	0x2803    CMP	R0, #3
0x1ED4	0xF43FAF74  BEQ	L_docking_station_HEXIWEAR__gpioInit_389
0x1ED8	0x2804    CMP	R0, #4
0x1EDA	0xF43FAF7F  BEQ	L_docking_station_HEXIWEAR__gpioInit_392
0x1EDE	0x2805    CMP	R0, #5
0x1EE0	0xF43FAF8A  BEQ	L_docking_station_HEXIWEAR__gpioInit_395
0x1EE4	0x2806    CMP	R0, #6
0x1EE6	0xF43FAF95  BEQ	L_docking_station_HEXIWEAR__gpioInit_398
0x1EEA	0x2807    CMP	R0, #7
0x1EEC	0xD0A0    BEQ	L_docking_station_HEXIWEAR__gpioInit_3101
0x1EEE	0x2808    CMP	R0, #8
0x1EF0	0xD0AC    BEQ	L_docking_station_HEXIWEAR__gpioInit_3104
0x1EF2	0x2809    CMP	R0, #9
0x1EF4	0xD0B8    BEQ	L_docking_station_HEXIWEAR__gpioInit_3107
0x1EF6	0x280A    CMP	R0, #10
0x1EF8	0xD0C4    BEQ	L_docking_station_HEXIWEAR__gpioInit_3110
0x1EFA	0x280B    CMP	R0, #11
0x1EFC	0xD0D0    BEQ	L_docking_station_HEXIWEAR__gpioInit_3113
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1EFE	0xE7DD    B	L_docking_station_HEXIWEAR__gpioInit_3116
L_docking_station_HEXIWEAR__gpioInit_379:
;__ds_hexi_gpio.c, 166 :: 		return _MIKROBUS_OK;
0x1F00	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_gpio.c, 167 :: 		}
L_end__gpioInit_3:
0x1F02	0xF8DDE000  LDR	LR, [SP, #0]
0x1F06	0xB001    ADD	SP, SP, #4
0x1F08	0x4770    BX	LR
0x1F0A	0xBF00    NOP
0x1F0C	0xF050400F  	PTB_PDIR+0
0x1F10	0xF040400F  	PTB_PDOR+0
0x1F14	0xF090400F  	PTC_PDIR+0
0x1F18	0xF080400F  	PTC_PDOR+0
0x1F1C	0xF010400F  	PTA_PDIR+0
0x1F20	0xF000400F  	PTA_PDOR+0
0x1F24	0xF0D0400F  	PTD_PDIR+0
0x1F28	0xF0C0400F  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__gpioInit_3
_mikrobus_i2cInit:
;docking_station_HEXIWEAR.c, 221 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2494	0xB081    SUB	SP, SP, #4
0x2496	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 223 :: 		switch( bus )
0x249A	0xE00D    B	L_mikrobus_i2cInit129
; bus end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 226 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit131:
0x249C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x249E	0xF7FFFC41  BL	docking_station_HEXIWEAR__i2cInit_1+0
0x24A2	0xE010    B	L_end_mikrobus_i2cInit
;docking_station_HEXIWEAR.c, 229 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit132:
; cfg start address is: 4 (R1)
0x24A4	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x24A6	0xF7FFFC4D  BL	docking_station_HEXIWEAR__i2cInit_2+0
0x24AA	0xE00C    B	L_end_mikrobus_i2cInit
;docking_station_HEXIWEAR.c, 232 :: 		case _MIKROBUS3 : return _i2cInit_3( cfg );
L_mikrobus_i2cInit133:
; cfg start address is: 4 (R1)
0x24AC	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x24AE	0xF7FFFF05  BL	docking_station_HEXIWEAR__i2cInit_3+0
0x24B2	0xE008    B	L_end_mikrobus_i2cInit
;docking_station_HEXIWEAR.c, 243 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit134:
0x24B4	0x2001    MOVS	R0, #1
0x24B6	0xE006    B	L_end_mikrobus_i2cInit
;docking_station_HEXIWEAR.c, 244 :: 		}
L_mikrobus_i2cInit129:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x24B8	0x2800    CMP	R0, #0
0x24BA	0xD0EF    BEQ	L_mikrobus_i2cInit131
0x24BC	0x2801    CMP	R0, #1
0x24BE	0xD0F1    BEQ	L_mikrobus_i2cInit132
0x24C0	0x2802    CMP	R0, #2
0x24C2	0xD0F3    BEQ	L_mikrobus_i2cInit133
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x24C4	0xE7F6    B	L_mikrobus_i2cInit134
;docking_station_HEXIWEAR.c, 247 :: 		}
L_end_mikrobus_i2cInit:
0x24C6	0xF8DDE000  LDR	LR, [SP, #0]
0x24CA	0xB001    ADD	SP, SP, #4
0x24CC	0x4770    BX	LR
; end of _mikrobus_i2cInit
docking_station_HEXIWEAR__i2cInit_1:
;__ds_hexi_i2c.c, 36 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1D24	0xB081    SUB	SP, SP, #4
0x1D26	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_i2c.c, 38 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_Module_I2C0_PD8_9 );
0x1D2A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1D2C	0x4608    MOV	R0, R1
0x1D2E	0x4904    LDR	R1, [PC, #16]
0x1D30	0xF7FFFDD4  BL	_I2C0_Init_Advanced+0
;__ds_hexi_i2c.c, 39 :: 		return _MIKROBUS_OK;
0x1D34	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_i2c.c, 40 :: 		}
L_end__i2cInit_1:
0x1D36	0xF8DDE000  LDR	LR, [SP, #0]
0x1D3A	0xB001    ADD	SP, SP, #4
0x1D3C	0x4770    BX	LR
0x1D3E	0xBF00    NOP
0x1D40	0x31440000  	__GPIO_Module_I2C0_PD8_9+0
; end of docking_station_HEXIWEAR__i2cInit_1
_I2C0_Init_Advanced:
;__Lib_I2C_012.c, 591 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x18DC	0xB081    SUB	SP, SP, #4
0x18DE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_012.c, 592 :: 		
0x18E2	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x18E4	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x18E6	0x4803    LDR	R0, [PC, #12]
0x18E8	0xF7FFFD84  BL	__Lib_I2C_012_I2Cx_Init_Advanced+0
;__Lib_I2C_012.c, 593 :: 		
L_end_I2C0_Init_Advanced:
0x18EC	0xF8DDE000  LDR	LR, [SP, #0]
0x18F0	0xB001    ADD	SP, SP, #4
0x18F2	0x4770    BX	LR
0x18F4	0x60004006  	I2C0_A1+0
; end of _I2C0_Init_Advanced
__Lib_I2C_012_I2Cx_Init_Advanced:
;__Lib_I2C_012.c, 788 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x13F4	0xB08A    SUB	SP, SP, #40
0x13F6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_I2C_012.c, 796 :: 		
0x13FA	0x4B50    LDR	R3, [PC, #320]
0x13FC	0x4298    CMP	R0, R3
0x13FE	0xD110    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced102
;__Lib_I2C_012.c, 797 :: 		
0x1400	0x2400    MOVS	R4, #0
0x1402	0x4B4F    LDR	R3, [PC, #316]
0x1404	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 798 :: 		
0x1406	0x2401    MOVS	R4, #1
0x1408	0xB264    SXTB	R4, R4
0x140A	0x4B4E    LDR	R3, [PC, #312]
0x140C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 799 :: 		
0x140E	0x4C4E    LDR	R4, [PC, #312]
0x1410	0x4B4E    LDR	R3, [PC, #312]
0x1412	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 800 :: 		
0x1414	0x4C4E    LDR	R4, [PC, #312]
0x1416	0x4B4F    LDR	R3, [PC, #316]
0x1418	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 801 :: 		
0x141A	0x4C4F    LDR	R4, [PC, #316]
0x141C	0x4B4F    LDR	R3, [PC, #316]
0x141E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 802 :: 		
0x1420	0xE026    B	L___Lib_I2C_012_I2Cx_Init_Advanced103
L___Lib_I2C_012_I2Cx_Init_Advanced102:
;__Lib_I2C_012.c, 803 :: 		
0x1422	0x4B4F    LDR	R3, [PC, #316]
0x1424	0x4298    CMP	R0, R3
0x1426	0xD110    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced104
;__Lib_I2C_012.c, 804 :: 		
0x1428	0x2400    MOVS	R4, #0
0x142A	0x4B4E    LDR	R3, [PC, #312]
0x142C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 805 :: 		
0x142E	0x2401    MOVS	R4, #1
0x1430	0xB264    SXTB	R4, R4
0x1432	0x4B4D    LDR	R3, [PC, #308]
0x1434	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 806 :: 		
0x1436	0x4C4D    LDR	R4, [PC, #308]
0x1438	0x4B44    LDR	R3, [PC, #272]
0x143A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 807 :: 		
0x143C	0x4C4C    LDR	R4, [PC, #304]
0x143E	0x4B45    LDR	R3, [PC, #276]
0x1440	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 808 :: 		
0x1442	0x4C4C    LDR	R4, [PC, #304]
0x1444	0x4B45    LDR	R3, [PC, #276]
0x1446	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 809 :: 		
0x1448	0xE012    B	L___Lib_I2C_012_I2Cx_Init_Advanced105
L___Lib_I2C_012_I2Cx_Init_Advanced104:
;__Lib_I2C_012.c, 810 :: 		
0x144A	0x4B4B    LDR	R3, [PC, #300]
0x144C	0x4298    CMP	R0, R3
0x144E	0xD10F    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced106
;__Lib_I2C_012.c, 811 :: 		
0x1450	0x2400    MOVS	R4, #0
0x1452	0x4B4A    LDR	R3, [PC, #296]
0x1454	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 812 :: 		
0x1456	0x2401    MOVS	R4, #1
0x1458	0xB264    SXTB	R4, R4
0x145A	0x4B49    LDR	R3, [PC, #292]
0x145C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 813 :: 		
0x145E	0x4C49    LDR	R4, [PC, #292]
0x1460	0x4B3A    LDR	R3, [PC, #232]
0x1462	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 814 :: 		
0x1464	0x4C48    LDR	R4, [PC, #288]
0x1466	0x4B3B    LDR	R3, [PC, #236]
0x1468	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 815 :: 		
0x146A	0x4C48    LDR	R4, [PC, #288]
0x146C	0x4B3B    LDR	R3, [PC, #236]
0x146E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 816 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced106:
L___Lib_I2C_012_I2Cx_Init_Advanced105:
L___Lib_I2C_012_I2Cx_Init_Advanced103:
;__Lib_I2C_012.c, 818 :: 		
0x1470	0x9101    STR	R1, [SP, #4]
; module end address is: 8 (R2)
0x1472	0x9002    STR	R0, [SP, #8]
0x1474	0x4610    MOV	R0, R2
0x1476	0xF7FFFB81  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_012.c, 820 :: 		
0x147A	0xAB06    ADD	R3, SP, #24
0x147C	0x4618    MOV	R0, R3
0x147E	0xF7FFFD27  BL	_SIM_GetClocksFrequency+0
0x1482	0x9802    LDR	R0, [SP, #8]
0x1484	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 821 :: 		
; bestError start address is: 36 (R9)
0x1486	0xF04F39FF  MOV	R9, #-1
;__Lib_I2C_012.c, 822 :: 		
; bestMult start address is: 28 (R7)
0x148A	0x2700    MOVS	R7, #0
;__Lib_I2C_012.c, 823 :: 		
; bestIcr start address is: 32 (R8)
0x148C	0xF2400800  MOVW	R8, #0
;__Lib_I2C_012.c, 825 :: 		
; mult start address is: 8 (R2)
0x1490	0x2200    MOVS	R2, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced107:
; mult start address is: 8 (R2)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
; bestError start address is: 36 (R9)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1492	0x2A02    CMP	R2, #2
0x1494	0xD837    BHI	L___Lib_I2C_012_I2Cx_Init_Advanced138
0x1496	0xF1B90F00  CMP	R9, #0
0x149A	0xD034    BEQ	L___Lib_I2C_012_I2Cx_Init_Advanced137
L___Lib_I2C_012_I2Cx_Init_Advanced136:
;__Lib_I2C_012.c, 827 :: 		
0x149C	0x2301    MOVS	R3, #1
0x149E	0xB21B    SXTH	R3, R3
0x14A0	0xFA03F502  LSL	R5, R3, R2
; multiplier start address is: 20 (R5)
0x14A4	0xB22D    SXTH	R5, R5
;__Lib_I2C_012.c, 829 :: 		
; i start address is: 24 (R6)
0x14A6	0x2600    MOVS	R6, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; i end address is: 24 (R6)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced112:
; i start address is: 24 (R6)
; multiplier start address is: 20 (R5)
; multiplier end address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; bestError start address is: 36 (R9)
; bestMult start address is: 28 (R7)
; bestIcr start address is: 32 (R8)
; mult start address is: 8 (R2)
0x14A8	0x2E32    CMP	R6, #50
0x14AA	0xD228    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced140
; multiplier end address is: 20 (R5)
;__Lib_I2C_012.c, 831 :: 		
; multiplier start address is: 20 (R5)
0x14AC	0x00F4    LSLS	R4, R6, #3
0x14AE	0x4B38    LDR	R3, [PC, #224]
0x14B0	0x191B    ADDS	R3, R3, R4
0x14B2	0x1D1B    ADDS	R3, R3, #4
0x14B4	0x681B    LDR	R3, [R3, #0]
0x14B6	0xFB05F403  MUL	R4, R5, R3
0x14BA	0x9B07    LDR	R3, [SP, #28]
0x14BC	0xFBB3F3F4  UDIV	R3, R3, R4
0x14C0	0x9304    STR	R3, [SP, #16]
;__Lib_I2C_012.c, 832 :: 		
0x14C2	0x4299    CMP	R1, R3
0x14C4	0xD903    BLS	L___Lib_I2C_012_I2Cx_Init_Advanced115
0x14C6	0x9B04    LDR	R3, [SP, #16]
0x14C8	0x1ACB    SUB	R3, R1, R3
0x14CA	0x9303    STR	R3, [SP, #12]
0x14CC	0xE002    B	L___Lib_I2C_012_I2Cx_Init_Advanced116
L___Lib_I2C_012_I2Cx_Init_Advanced115:
0x14CE	0x9B04    LDR	R3, [SP, #16]
0x14D0	0x1A5B    SUB	R3, R3, R1
0x14D2	0x9303    STR	R3, [SP, #12]
L___Lib_I2C_012_I2Cx_Init_Advanced116:
0x14D4	0x9B03    LDR	R3, [SP, #12]
0x14D6	0x9305    STR	R3, [SP, #20]
;__Lib_I2C_012.c, 834 :: 		
0x14D8	0x9B03    LDR	R3, [SP, #12]
0x14DA	0x454B    CMP	R3, R9
0x14DC	0xD20B    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced139
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
;__Lib_I2C_012.c, 836 :: 		
0x14DE	0x4617    MOV	R7, R2
;__Lib_I2C_012.c, 837 :: 		
0x14E0	0x00F4    LSLS	R4, R6, #3
0x14E2	0x4B2B    LDR	R3, [PC, #172]
0x14E4	0x191B    ADDS	R3, R3, R4
0x14E6	0xF8D38000  LDR	R8, [R3, #0]
; bestIcr start address is: 32 (R8)
;__Lib_I2C_012.c, 838 :: 		
; bestError start address is: 16 (R4)
0x14EA	0x9C05    LDR	R4, [SP, #20]
;__Lib_I2C_012.c, 840 :: 		
0x14EC	0x9B05    LDR	R3, [SP, #20]
0x14EE	0x2B00    CMP	R3, #0
0x14F0	0xD100    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced118
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
0x14F2	0xE005    B	L___Lib_I2C_012_I2Cx_Init_Advanced113
L___Lib_I2C_012_I2Cx_Init_Advanced118:
;__Lib_I2C_012.c, 841 :: 		
; i start address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; multiplier start address is: 20 (R5)
0x14F4	0xE000    B	L___Lib_I2C_012_I2Cx_Init_Advanced117
L___Lib_I2C_012_I2Cx_Init_Advanced139:
;__Lib_I2C_012.c, 834 :: 		
0x14F6	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 841 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced117:
;__Lib_I2C_012.c, 829 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x14F8	0x1C76    ADDS	R6, R6, #1
;__Lib_I2C_012.c, 842 :: 		
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
0x14FA	0x46A1    MOV	R9, R4
0x14FC	0xE7D4    B	L___Lib_I2C_012_I2Cx_Init_Advanced112
L___Lib_I2C_012_I2Cx_Init_Advanced140:
;__Lib_I2C_012.c, 829 :: 		
0x14FE	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 842 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced113:
;__Lib_I2C_012.c, 825 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x1500	0x1C52    ADDS	R2, R2, #1
;__Lib_I2C_012.c, 843 :: 		
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 16 (R4)
; mult end address is: 8 (R2)
0x1502	0x46A1    MOV	R9, R4
0x1504	0xE7C5    B	L___Lib_I2C_012_I2Cx_Init_Advanced107
;__Lib_I2C_012.c, 825 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced138:
L___Lib_I2C_012_I2Cx_Init_Advanced137:
;__Lib_I2C_012.c, 844 :: 		
0x1506	0x1C44    ADDS	R4, R0, #1
0x1508	0x01BB    LSLS	R3, R7, #6
; bestMult end address is: 28 (R7)
0x150A	0xEA430308  ORR	R3, R3, R8, LSL #0
; bestIcr end address is: 32 (R8)
0x150E	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_012.c, 846 :: 		
0x1510	0x1C85    ADDS	R5, R0, #2
0x1512	0x2401    MOVS	R4, #1
0x1514	0x782B    LDRB	R3, [R5, #0]
0x1516	0xF36413C7  BFI	R3, R4, #7, #1
0x151A	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 847 :: 		
0x151C	0x1C85    ADDS	R5, R0, #2
0x151E	0x2401    MOVS	R4, #1
0x1520	0x782B    LDRB	R3, [R5, #0]
0x1522	0xF3641386  BFI	R3, R4, #6, #1
0x1526	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 849 :: 		
0x1528	0x1D85    ADDS	R5, R0, #6
; I2C_BASE end address is: 0 (R0)
0x152A	0x2401    MOVS	R4, #1
0x152C	0x782B    LDRB	R3, [R5, #0]
0x152E	0xF3641345  BFI	R3, R4, #5, #1
0x1532	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 850 :: 		
L_end_I2Cx_Init_Advanced:
0x1534	0xF8DDE000  LDR	LR, [SP, #0]
0x1538	0xB00A    ADD	SP, SP, #40
0x153A	0x4770    BX	LR
0x153C	0x60004006  	I2C0_A1+0
0x1540	0x004C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x1544	0x06984290  	SIM_SCGC4+0
0x1548	0x163D0000  	_I2C0_Start+0
0x154C	0x00C41FFF  	_I2C_Start_Ptr+0
0x1550	0x166D0000  	_I2C0_Read+0
0x1554	0x00C81FFF  	_I2C_Read_Ptr+0
0x1558	0x10C10000  	_I2C0_Write+0
0x155C	0x00CC1FFF  	_I2C_Write_Ptr+0
0x1560	0x70004006  	I2C1_A1+0
0x1564	0x00501FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x1568	0x069C4290  	SIM_SCGC4+0
0x156C	0x16250000  	_I2C1_Start+0
0x1570	0x16B50000  	_I2C1_Read+0
0x1574	0x17110000  	_I2C1_Write+0
0x1578	0x6000400E  	I2C2_A1+0
0x157C	0x00541FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x1580	0x05184290  	SIM_SCGC1+0
0x1584	0x160D0000  	_I2C2_Start+0
0x1588	0x16910000  	_I2C2_Read+0
0x158C	0x16D90000  	_I2C2_Write+0
0x1590	0x2E700000  	_divTable+0
; end of __Lib_I2C_012_I2Cx_Init_Advanced
_SIM_GetClocksFrequency:
;__Lib_System.c, 977 :: 		
; SIM_Clocks start address is: 0 (R0)
0x0ED0	0xB081    SUB	SP, SP, #4
0x0ED2	0xF8CDE000  STR	LR, [SP, #0]
0x0ED6	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 984 :: 		
0x0ED8	0xF7FFFB36  BL	_Get_Fosc_kHz+0
0x0EDC	0xF24031E8  MOVW	R1, #1000
0x0EE0	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 986 :: 		
0x0EE4	0x4919    LDR	R1, [PC, #100]
0x0EE6	0x6809    LDR	R1, [R1, #0]
0x0EE8	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 987 :: 		
0x0EEA	0x4918    LDR	R1, [PC, #96]
0x0EEC	0x6809    LDR	R1, [R1, #0]
0x0EEE	0xF0016170  AND	R1, R1, #251658240
0x0EF2	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x0EF4	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 988 :: 		
0x0EF6	0x4915    LDR	R1, [PC, #84]
0x0EF8	0x6809    LDR	R1, [R1, #0]
0x0EFA	0xF4010170  AND	R1, R1, #15728640
0x0EFE	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x0F00	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 989 :: 		
0x0F02	0x4912    LDR	R1, [PC, #72]
0x0F04	0x6809    LDR	R1, [R1, #0]
0x0F06	0xF4012170  AND	R1, R1, #983040
0x0F0A	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x0F0C	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 991 :: 		
0x0F0E	0xB2D1    UXTB	R1, R2
0x0F10	0x1C49    ADDS	R1, R1, #1
0x0F12	0xB209    SXTH	R1, R1
0x0F14	0x4359    MULS	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x0F16	0x460F    MOV	R7, R1
;__Lib_System.c, 993 :: 		
0x0F18	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 994 :: 		
0x0F1A	0x1D22    ADDS	R2, R4, #4
0x0F1C	0x1C41    ADDS	R1, R0, #1
0x0F1E	0xB209    SXTH	R1, R1
; clockDiv2 end address is: 0 (R0)
0x0F20	0xFBB7F1F1  UDIV	R1, R7, R1
0x0F24	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 995 :: 		
0x0F26	0xF2040208  ADDW	R2, R4, #8
0x0F2A	0x1C69    ADDS	R1, R5, #1
0x0F2C	0xB209    SXTH	R1, R1
; clockDiv3 end address is: 20 (R5)
0x0F2E	0xFBB7F1F1  UDIV	R1, R7, R1
0x0F32	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 996 :: 		
0x0F34	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x0F38	0x1C71    ADDS	R1, R6, #1
0x0F3A	0xB209    SXTH	R1, R1
; clockDiv4 end address is: 24 (R6)
0x0F3C	0xFBB7F1F1  UDIV	R1, R7, R1
; mcgOutClockFrequency end address is: 28 (R7)
0x0F40	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 997 :: 		
L_end_SIM_GetClocksFrequency:
0x0F42	0xF8DDE000  LDR	LR, [SP, #0]
0x0F46	0xB001    ADD	SP, SP, #4
0x0F48	0x4770    BX	LR
0x0F4A	0xBF00    NOP
0x0F4C	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0548	0x4801    LDR	R0, [PC, #4]
0x054A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x054C	0x4770    BX	LR
0x054E	0xBF00    NOP
0x0550	0x00B41FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x0B7C	0xB081    SUB	SP, SP, #4
0x0B7E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x0B82	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x0B86	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x0B88	0xEA4F018C  LSL	R1, R12, #2
0x0B8C	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x0B90	0x6809    LDR	R1, [R1, #0]
0x0B92	0xF1B13FFF  CMP	R1, #-1
0x0B96	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x0B98	0xF10B0134  ADD	R1, R11, #52
0x0B9C	0xEA4F038C  LSL	R3, R12, #2
0x0BA0	0x18C9    ADDS	R1, R1, R3
0x0BA2	0x6809    LDR	R1, [R1, #0]
0x0BA4	0x460A    MOV	R2, R1
0x0BA6	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x0BAA	0x6809    LDR	R1, [R1, #0]
0x0BAC	0x4608    MOV	R0, R1
0x0BAE	0x4611    MOV	R1, R2
0x0BB0	0xF7FFFC9E  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x0BB4	0xF10C0C01  ADD	R12, R12, #1
0x0BB8	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x0BBC	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0BBE	0xF8DDE000  LDR	LR, [SP, #0]
0x0BC2	0xB001    ADD	SP, SP, #4
0x0BC4	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x04F0	0xB082    SUB	SP, SP, #8
0x04F2	0xF8CDE000  STR	LR, [SP, #0]
0x04F6	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x04F8	0xEA4F1258  LSR	R2, R8, #5
0x04FC	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x0500	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x0502	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x0506	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x0508	0x0193    LSLS	R3, R2, #6
0x050A	0x4A0D    LDR	R2, [PC, #52]
0x050C	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x050E	0xF04F0201  MOV	R2, #1
0x0512	0x40A2    LSLS	R2, R4
0x0514	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x0516	0x4618    MOV	R0, R3
0x0518	0x460A    MOV	R2, R1
0x051A	0x9901    LDR	R1, [SP, #4]
0x051C	0xF001F8EE  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x0520	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x0524	0x4A07    LDR	R2, [PC, #28]
0x0526	0x18D3    ADDS	R3, R2, R3
0x0528	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x052C	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x052E	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x0532	0x6822    LDR	R2, [R4, #0]
0x0534	0x431A    ORRS	R2, R3
0x0536	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0538	0xF8DDE000  LDR	LR, [SP, #0]
0x053C	0xB002    ADD	SP, SP, #8
0x053E	0x4770    BX	LR
0x0540	0xF000400F  	#1074786304
0x0544	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
docking_station_HEXIWEAR__i2cInit_2:
;__ds_hexi_i2c.c, 42 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1D44	0xB081    SUB	SP, SP, #4
0x1D46	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_i2c.c, 44 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_Module_I2C0_PD8_9 );
0x1D4A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1D4C	0x4608    MOV	R0, R1
0x1D4E	0x4904    LDR	R1, [PC, #16]
0x1D50	0xF7FFFDC4  BL	_I2C0_Init_Advanced+0
;__ds_hexi_i2c.c, 45 :: 		return _MIKROBUS_OK;
0x1D54	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_i2c.c, 46 :: 		}
L_end__i2cInit_2:
0x1D56	0xF8DDE000  LDR	LR, [SP, #0]
0x1D5A	0xB001    ADD	SP, SP, #4
0x1D5C	0x4770    BX	LR
0x1D5E	0xBF00    NOP
0x1D60	0x31440000  	__GPIO_Module_I2C0_PD8_9+0
; end of docking_station_HEXIWEAR__i2cInit_2
docking_station_HEXIWEAR__i2cInit_3:
;__ds_hexi_i2c.c, 48 :: 		static T_mikrobus_ret _i2cInit_3(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x22BC	0xB081    SUB	SP, SP, #4
0x22BE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_i2c.c, 50 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_Module_I2C0_PD8_9 );
0x22C2	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x22C4	0x4608    MOV	R0, R1
0x22C6	0x4904    LDR	R1, [PC, #16]
0x22C8	0xF7FFFB08  BL	_I2C0_Init_Advanced+0
;__ds_hexi_i2c.c, 51 :: 		return _MIKROBUS_OK;
0x22CC	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_i2c.c, 52 :: 		}
L_end__i2cInit_3:
0x22CE	0xF8DDE000  LDR	LR, [SP, #0]
0x22D2	0xB001    ADD	SP, SP, #4
0x22D4	0x4770    BX	LR
0x22D6	0xBF00    NOP
0x22D8	0x31440000  	__GPIO_Module_I2C0_PD8_9+0
; end of docking_station_HEXIWEAR__i2cInit_3
_mikrobus_logInit:
;docking_station_HEXIWEAR.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x25D0	0xB081    SUB	SP, SP, #4
0x25D2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 284 :: 		switch( port )
0x25D6	0xE011    B	L_mikrobus_logInit135
; port end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit137:
0x25D8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x25DA	0xF7FFFEB3  BL	docking_station_HEXIWEAR__log_init1+0
0x25DE	0xE016    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit138:
; baud start address is: 4 (R1)
0x25E0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x25E2	0xF7FFFEC1  BL	docking_station_HEXIWEAR__log_init2+0
0x25E6	0xE012    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit139:
; baud start address is: 4 (R1)
0x25E8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x25EA	0xF7FFFE99  BL	docking_station_HEXIWEAR__log_init3+0
0x25EE	0xE00E    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 305 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit140:
; baud start address is: 4 (R1)
0x25F0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x25F2	0xF7FFFE73  BL	docking_station_HEXIWEAR__log_initUart+0
0x25F6	0xE00A    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit141:
0x25F8	0x2001    MOVS	R0, #1
0x25FA	0xE008    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 314 :: 		}
L_mikrobus_logInit135:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x25FC	0x2800    CMP	R0, #0
0x25FE	0xD0EB    BEQ	L_mikrobus_logInit137
0x2600	0x2801    CMP	R0, #1
0x2602	0xD0ED    BEQ	L_mikrobus_logInit138
0x2604	0x2802    CMP	R0, #2
0x2606	0xD0EF    BEQ	L_mikrobus_logInit139
0x2608	0x2810    CMP	R0, #16
0x260A	0xD0F1    BEQ	L_mikrobus_logInit140
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x260C	0xE7F4    B	L_mikrobus_logInit141
;docking_station_HEXIWEAR.c, 316 :: 		}
L_end_mikrobus_logInit:
0x260E	0xF8DDE000  LDR	LR, [SP, #0]
0x2612	0xB001    ADD	SP, SP, #4
0x2614	0x4770    BX	LR
; end of _mikrobus_logInit
docking_station_HEXIWEAR__log_init1:
;__ds_hexi_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x2344	0xB081    SUB	SP, SP, #4
0x2346	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x234A	0xF7FFFA45  BL	_UART2_Init+0
;__ds_hexi_log.c, 26 :: 		logger = UART2_Write;
0x234E	0x4A04    LDR	R2, [PC, #16]
0x2350	0x4904    LDR	R1, [PC, #16]
0x2352	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 27 :: 		return 0;
0x2354	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 28 :: 		}
L_end__log_init1:
0x2356	0xF8DDE000  LDR	LR, [SP, #0]
0x235A	0xB001    ADD	SP, SP, #4
0x235C	0x4770    BX	LR
0x235E	0xBF00    NOP
0x2360	0x19390000  	_UART2_Write+0
0x2364	0x00901FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init1
_UART2_Init:
;__Lib_UART_012345.c, 228 :: 		
; baudRate start address is: 0 (R0)
0x17D8	0xB081    SUB	SP, SP, #4
0x17DA	0xF8CDE000  STR	LR, [SP, #0]
0x17DE	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 229 :: 		
0x17E0	0x480A    LDR	R0, [PC, #40]
0x17E2	0xF7FFFCDD  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 230 :: 		
0x17E6	0x4A0A    LDR	R2, [PC, #40]
0x17E8	0xF2400100  MOVW	R1, #0
0x17EC	0xB404    PUSH	(R2)
0x17EE	0xB402    PUSH	(R1)
0x17F0	0xF2400200  MOVW	R2, #0
0x17F4	0x4619    MOV	R1, R3
0x17F6	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x17FA	0x4804    LDR	R0, [PC, #16]
0x17FC	0xF7FFFCA0  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x1800	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 231 :: 		
L_end_UART2_Init:
0x1802	0xF8DDE000  LDR	LR, [SP, #0]
0x1806	0xB001    ADD	SP, SP, #4
0x1808	0x4770    BX	LR
0x180A	0xBF00    NOP
0x180C	0xC0004006  	UART2_BDH+0
0x1810	0x30D80000  	__GPIO_Module_UART2_PD3_2+0
; end of _UART2_Init
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x11A0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x11A2	0x4930    LDR	R1, [PC, #192]
0x11A4	0x4288    CMP	R0, R1
0x11A6	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x11A8	0x4A2F    LDR	R2, [PC, #188]
0x11AA	0x4930    LDR	R1, [PC, #192]
0x11AC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x11AE	0x4A30    LDR	R2, [PC, #192]
0x11B0	0x4930    LDR	R1, [PC, #192]
0x11B2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x11B4	0x4A30    LDR	R2, [PC, #192]
0x11B6	0x4931    LDR	R1, [PC, #196]
0x11B8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x11BA	0x4A31    LDR	R2, [PC, #196]
0x11BC	0x4931    LDR	R1, [PC, #196]
0x11BE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x11C0	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x11C2	0x4931    LDR	R1, [PC, #196]
0x11C4	0x4288    CMP	R0, R1
0x11C6	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x11C8	0x4A30    LDR	R2, [PC, #192]
0x11CA	0x4928    LDR	R1, [PC, #160]
0x11CC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x11CE	0x4A30    LDR	R2, [PC, #192]
0x11D0	0x4928    LDR	R1, [PC, #160]
0x11D2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x11D4	0x4A2F    LDR	R2, [PC, #188]
0x11D6	0x4929    LDR	R1, [PC, #164]
0x11D8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x11DA	0x4A2F    LDR	R2, [PC, #188]
0x11DC	0x4929    LDR	R1, [PC, #164]
0x11DE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x11E0	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x11E2	0x492E    LDR	R1, [PC, #184]
0x11E4	0x4288    CMP	R0, R1
0x11E6	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x11E8	0x4A2D    LDR	R2, [PC, #180]
0x11EA	0x4920    LDR	R1, [PC, #128]
0x11EC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x11EE	0x4A2D    LDR	R2, [PC, #180]
0x11F0	0x4920    LDR	R1, [PC, #128]
0x11F2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x11F4	0x4A2C    LDR	R2, [PC, #176]
0x11F6	0x4921    LDR	R1, [PC, #132]
0x11F8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x11FA	0x4A2C    LDR	R2, [PC, #176]
0x11FC	0x4921    LDR	R1, [PC, #132]
0x11FE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x1200	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x1202	0x492B    LDR	R1, [PC, #172]
0x1204	0x4288    CMP	R0, R1
0x1206	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x1208	0x4A2A    LDR	R2, [PC, #168]
0x120A	0x4918    LDR	R1, [PC, #96]
0x120C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x120E	0x4A2A    LDR	R2, [PC, #168]
0x1210	0x4918    LDR	R1, [PC, #96]
0x1212	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x1214	0x4A29    LDR	R2, [PC, #164]
0x1216	0x4919    LDR	R1, [PC, #100]
0x1218	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x121A	0x4A29    LDR	R2, [PC, #164]
0x121C	0x4919    LDR	R1, [PC, #100]
0x121E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x1220	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x1222	0x4928    LDR	R1, [PC, #160]
0x1224	0x4288    CMP	R0, R1
0x1226	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x1228	0x4A27    LDR	R2, [PC, #156]
0x122A	0x4910    LDR	R1, [PC, #64]
0x122C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x122E	0x4A27    LDR	R2, [PC, #156]
0x1230	0x4910    LDR	R1, [PC, #64]
0x1232	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x1234	0x4A26    LDR	R2, [PC, #152]
0x1236	0x4911    LDR	R1, [PC, #68]
0x1238	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x123A	0x4A26    LDR	R2, [PC, #152]
0x123C	0x4911    LDR	R1, [PC, #68]
0x123E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x1240	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x1242	0x4925    LDR	R1, [PC, #148]
0x1244	0x4288    CMP	R0, R1
0x1246	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x1248	0x4A24    LDR	R2, [PC, #144]
0x124A	0x4908    LDR	R1, [PC, #32]
0x124C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x124E	0x4A24    LDR	R2, [PC, #144]
0x1250	0x4908    LDR	R1, [PC, #32]
0x1252	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x1254	0x4A23    LDR	R2, [PC, #140]
0x1256	0x4909    LDR	R1, [PC, #36]
0x1258	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x125A	0x4A23    LDR	R2, [PC, #140]
0x125C	0x4909    LDR	R1, [PC, #36]
0x125E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x1260	0xB001    ADD	SP, SP, #4
0x1262	0x4770    BX	LR
0x1264	0xA0004006  	UART0_BDH+0
0x1268	0x19B50000  	_UART0_Write+0
0x126C	0x00D01FFF  	_UART_Wr_Ptr+0
0x1270	0x13DD0000  	_UART0_Read+0
0x1274	0x00D41FFF  	_UART_Rd_Ptr+0
0x1278	0x16550000  	_UART0_Data_Ready+0
0x127C	0x00D81FFF  	_UART_Rdy_Ptr+0
0x1280	0x0FC90000  	_UART0_Tx_Idle+0
0x1284	0x00DC1FFF  	_UART_Tx_Idle_Ptr+0
0x1288	0xB0004006  	UART1_BDH+0
0x128C	0x1A110000  	_UART1_Write+0
0x1290	0x0FB10000  	_UART1_Read+0
0x1294	0x0FE10000  	_UART1_Data_Ready+0
0x1298	0x0F690000  	_UART1_Tx_Idle+0
0x129C	0xC0004006  	UART2_BDH+0
0x12A0	0x19390000  	_UART2_Write+0
0x12A4	0x0F510000  	_UART2_Read+0
0x12A8	0x0F810000  	_UART2_Data_Ready+0
0x12AC	0x0F990000  	_UART2_Tx_Idle+0
0x12B0	0xD0004006  	UART3_BDH+0
0x12B4	0x191D0000  	_UART3_Write+0
0x12B8	0x10FD0000  	_UART3_Read+0
0x12BC	0x10190000  	_UART3_Data_Ready+0
0x12C0	0x10A90000  	_UART3_Tx_Idle+0
0x12C4	0xA000400E  	UART4_BDH+0
0x12C8	0x19550000  	_UART4_Write+0
0x12CC	0x10910000  	_UART4_Read+0
0x12D0	0x10610000  	_UART4_Data_Ready+0
0x12D4	0x10790000  	_UART4_Tx_Idle+0
0x12D8	0xB000400E  	UART5_BDH+0
0x12DC	0x19990000  	_UART5_Write+0
0x12E0	0x10310000  	_UART5_Read+0
0x12E4	0x10490000  	_UART5_Data_Ready+0
0x12E8	0x10E50000  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x1140	0xB085    SUB	SP, SP, #20
0x1142	0xF8CDE000  STR	LR, [SP, #0]
0x1146	0x9001    STR	R0, [SP, #4]
0x1148	0x9102    STR	R1, [SP, #8]
0x114A	0xF8AD200C  STRH	R2, [SP, #12]
0x114E	0xF8AD3010  STRH	R3, [SP, #16]
0x1152	0xF8BD4014  LDRH	R4, [SP, #20]
0x1156	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x115A	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x115C	0xF7FFFD0E  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x1160	0x9801    LDR	R0, [SP, #4]
0x1162	0xF7FFFB33  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x1166	0x9902    LDR	R1, [SP, #8]
0x1168	0x9801    LDR	R0, [SP, #4]
0x116A	0xF7FFFB79  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x116E	0xF8BD100C  LDRH	R1, [SP, #12]
0x1172	0x9801    LDR	R0, [SP, #4]
0x1174	0xF7FFFCD0  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x1178	0xF8BD1010  LDRH	R1, [SP, #16]
0x117C	0x9801    LDR	R0, [SP, #4]
0x117E	0xF7FFFCDB  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x1182	0xF8BD1014  LDRH	R1, [SP, #20]
0x1186	0x9801    LDR	R0, [SP, #4]
0x1188	0xF7FFFCF2  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x118C	0x9801    LDR	R0, [SP, #4]
0x118E	0xF7FFFCA7  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x1192	0x9801    LDR	R0, [SP, #4]
0x1194	0xF7FFFCAC  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x1198	0xF8DDE000  LDR	LR, [SP, #0]
0x119C	0xB005    ADD	SP, SP, #20
0x119E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x07CC	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x07CE	0x4918    LDR	R1, [PC, #96]
0x07D0	0x4288    CMP	R0, R1
0x07D2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x07D4	0x2201    MOVS	R2, #1
0x07D6	0xB252    SXTB	R2, R2
0x07D8	0x4916    LDR	R1, [PC, #88]
0x07DA	0x600A    STR	R2, [R1, #0]
0x07DC	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x07DE	0x4916    LDR	R1, [PC, #88]
0x07E0	0x4288    CMP	R0, R1
0x07E2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x07E4	0x2201    MOVS	R2, #1
0x07E6	0xB252    SXTB	R2, R2
0x07E8	0x4914    LDR	R1, [PC, #80]
0x07EA	0x600A    STR	R2, [R1, #0]
0x07EC	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x07EE	0x4914    LDR	R1, [PC, #80]
0x07F0	0x4288    CMP	R0, R1
0x07F2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x07F4	0x2201    MOVS	R2, #1
0x07F6	0xB252    SXTB	R2, R2
0x07F8	0x4912    LDR	R1, [PC, #72]
0x07FA	0x600A    STR	R2, [R1, #0]
0x07FC	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x07FE	0x4912    LDR	R1, [PC, #72]
0x0800	0x4288    CMP	R0, R1
0x0802	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x0804	0x2201    MOVS	R2, #1
0x0806	0xB252    SXTB	R2, R2
0x0808	0x4910    LDR	R1, [PC, #64]
0x080A	0x600A    STR	R2, [R1, #0]
0x080C	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x080E	0x4910    LDR	R1, [PC, #64]
0x0810	0x4288    CMP	R0, R1
0x0812	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x0814	0x2201    MOVS	R2, #1
0x0816	0xB252    SXTB	R2, R2
0x0818	0x490E    LDR	R1, [PC, #56]
0x081A	0x600A    STR	R2, [R1, #0]
0x081C	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x081E	0x490E    LDR	R1, [PC, #56]
0x0820	0x4288    CMP	R0, R1
0x0822	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x0824	0x2201    MOVS	R2, #1
0x0826	0xB252    SXTB	R2, R2
0x0828	0x490C    LDR	R1, [PC, #48]
0x082A	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x082C	0xB001    ADD	SP, SP, #4
0x082E	0x4770    BX	LR
0x0830	0xA0004006  	UART0_BDH+0
0x0834	0x06A84290  	SIM_SCGC4+0
0x0838	0xB0004006  	UART1_BDH+0
0x083C	0x06AC4290  	SIM_SCGC4+0
0x0840	0xC0004006  	UART2_BDH+0
0x0844	0x06B04290  	SIM_SCGC4+0
0x0848	0xD0004006  	UART3_BDH+0
0x084C	0x06B44290  	SIM_SCGC4+0
0x0850	0xA000400E  	UART4_BDH+0
0x0854	0x05284290  	SIM_SCGC1+0
0x0858	0xB000400E  	UART5_BDH+0
0x085C	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0860	0xB085    SUB	SP, SP, #20
0x0862	0xF8CDE000  STR	LR, [SP, #0]
0x0866	0x4680    MOV	R8, R0
0x0868	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x086A	0xAA01    ADD	R2, SP, #4
0x086C	0x4610    MOV	R0, R2
0x086E	0xF000FB2F  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x0872	0x4A16    LDR	R2, [PC, #88]
0x0874	0x4590    CMP	R8, R2
0x0876	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x0878	0x4A15    LDR	R2, [PC, #84]
0x087A	0x4590    CMP	R8, R2
0x087C	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x087E	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0880	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x0882	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0884	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0886	0xEA4F1209  LSL	R2, R9, #4
0x088A	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x088E	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x0890	0xB292    UXTH	R2, R2
0x0892	0x0A13    LSRS	R3, R2, #8
0x0894	0xB29B    UXTH	R3, R3
0x0896	0xF8982000  LDRB	R2, [R8, #0]
0x089A	0x431A    ORRS	R2, R3
0x089C	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x08A0	0xF1080301  ADD	R3, R8, #1
0x08A4	0xB2CA    UXTB	R2, R1
0x08A6	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x08A8	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x08AA	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x08AE	0xFBB3F3F2  UDIV	R3, R3, R2
0x08B2	0x014A    LSLS	R2, R1, #5
0x08B4	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x08B6	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x08B8	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x08BA	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x08BE	0x781A    LDRB	R2, [R3, #0]
0x08C0	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x08C2	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x08C4	0xF8DDE000  LDR	LR, [SP, #0]
0x08C8	0xB005    ADD	SP, SP, #20
0x08CA	0x4770    BX	LR
0x08CC	0xA0004006  	UART0_BDH+0
0x08D0	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0B18	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x0B1A	0x1C84    ADDS	R4, R0, #2
0x0B1C	0x7823    LDRB	R3, [R4, #0]
0x0B1E	0xF64F72EF  MOVW	R2, #65519
0x0B22	0xB212    SXTH	R2, R2
0x0B24	0xEA030202  AND	R2, R3, R2, LSL #0
0x0B28	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x0B2A	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0B2C	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x0B2E	0x7822    LDRB	R2, [R4, #0]
0x0B30	0x431A    ORRS	R2, R3
0x0B32	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x0B34	0xB001    ADD	SP, SP, #4
0x0B36	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0B38	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x0B3A	0xF0010202  AND	R2, R1, #2
0x0B3E	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x0B40	0x1C84    ADDS	R4, R0, #2
0x0B42	0xF0010302  AND	R3, R1, #2
0x0B46	0x7822    LDRB	R2, [R4, #0]
0x0B48	0x431A    ORRS	R2, R3
0x0B4A	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x0B4C	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0B4E	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x0B52	0x7822    LDRB	R2, [R4, #0]
0x0B54	0x431A    ORRS	R2, R3
0x0B56	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x0B58	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x0B5A	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0B5C	0x7823    LDRB	R3, [R4, #0]
0x0B5E	0xF64F72FD  MOVW	R2, #65533
0x0B62	0xB212    SXTH	R2, R2
0x0B64	0xEA030202  AND	R2, R3, R2, LSL #0
0x0B68	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x0B6A	0xB001    ADD	SP, SP, #4
0x0B6C	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0B70	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x0B72	0x7802    LDRB	R2, [R0, #0]
0x0B74	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x0B76	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x0B78	0xB001    ADD	SP, SP, #4
0x0B7A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x0AE0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x0AE2	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x0AE4	0x7811    LDRB	R1, [R2, #0]
0x0AE6	0xF0410104  ORR	R1, R1, #4
0x0AEA	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x0AEC	0xB001    ADD	SP, SP, #4
0x0AEE	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x0AF0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x0AF2	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x0AF4	0x7811    LDRB	R1, [R2, #0]
0x0AF6	0xF0410108  ORR	R1, R1, #8
0x0AFA	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x0AFC	0xB001    ADD	SP, SP, #4
0x0AFE	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
docking_station_HEXIWEAR__log_init2:
;__ds_hexi_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x2368	0xB081    SUB	SP, SP, #4
0x236A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 32 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x236E	0xF7FFFA15  BL	_UART3_Init+0
;__ds_hexi_log.c, 33 :: 		logger = UART3_Write;
0x2372	0x4A04    LDR	R2, [PC, #16]
0x2374	0x4904    LDR	R1, [PC, #16]
0x2376	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 34 :: 		return 0;
0x2378	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 35 :: 		}
L_end__log_init2:
0x237A	0xF8DDE000  LDR	LR, [SP, #0]
0x237E	0xB001    ADD	SP, SP, #4
0x2380	0x4770    BX	LR
0x2382	0xBF00    NOP
0x2384	0x191D0000  	_UART3_Write+0
0x2388	0x00901FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init2
_UART3_Init:
;__Lib_UART_012345.c, 238 :: 		
; baudRate start address is: 0 (R0)
0x179C	0xB081    SUB	SP, SP, #4
0x179E	0xF8CDE000  STR	LR, [SP, #0]
0x17A2	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 239 :: 		
0x17A4	0x480A    LDR	R0, [PC, #40]
0x17A6	0xF7FFFCFB  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 240 :: 		
0x17AA	0x4A0A    LDR	R2, [PC, #40]
0x17AC	0xF2400100  MOVW	R1, #0
0x17B0	0xB404    PUSH	(R2)
0x17B2	0xB402    PUSH	(R1)
0x17B4	0xF2400200  MOVW	R2, #0
0x17B8	0x4619    MOV	R1, R3
0x17BA	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x17BE	0x4804    LDR	R0, [PC, #16]
0x17C0	0xF7FFFCBE  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x17C4	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 241 :: 		
L_end_UART3_Init:
0x17C6	0xF8DDE000  LDR	LR, [SP, #0]
0x17CA	0xB001    ADD	SP, SP, #4
0x17CC	0x4770    BX	LR
0x17CE	0xBF00    NOP
0x17D0	0xD0004006  	UART3_BDH+0
0x17D4	0x30000000  	__GPIO_Module_UART3_PC16_17+0
; end of _UART3_Init
docking_station_HEXIWEAR__log_init3:
;__ds_hexi_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0x2320	0xB081    SUB	SP, SP, #4
0x2322	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 39 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x2326	0xF7FFFA39  BL	_UART3_Init+0
;__ds_hexi_log.c, 40 :: 		logger = UART3_Write;
0x232A	0x4A04    LDR	R2, [PC, #16]
0x232C	0x4904    LDR	R1, [PC, #16]
0x232E	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 41 :: 		return 0;
0x2330	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 42 :: 		}
L_end__log_init3:
0x2332	0xF8DDE000  LDR	LR, [SP, #0]
0x2336	0xB001    ADD	SP, SP, #4
0x2338	0x4770    BX	LR
0x233A	0xBF00    NOP
0x233C	0x191D0000  	_UART3_Write+0
0x2340	0x00901FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init3
docking_station_HEXIWEAR__log_initUart:
;__ds_hexi_log.c, 44 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x22DC	0xB081    SUB	SP, SP, #4
0x22DE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 46 :: 		UART0_Init(baud);
; baud end address is: 0 (R0)
0x22E2	0xF7FFFAA7  BL	_UART0_Init+0
;__ds_hexi_log.c, 47 :: 		logger = UART0_Write;
0x22E6	0x4A04    LDR	R2, [PC, #16]
0x22E8	0x4904    LDR	R1, [PC, #16]
0x22EA	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 48 :: 		return 0;
0x22EC	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 49 :: 		}
L_end__log_initUart:
0x22EE	0xF8DDE000  LDR	LR, [SP, #0]
0x22F2	0xB001    ADD	SP, SP, #4
0x22F4	0x4770    BX	LR
0x22F6	0xBF00    NOP
0x22F8	0x19B50000  	_UART0_Write+0
0x22FC	0x00901FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_initUart
_UART0_Init:
;__Lib_UART_012345.c, 208 :: 		
; baudRate start address is: 0 (R0)
0x1834	0xB081    SUB	SP, SP, #4
0x1836	0xF8CDE000  STR	LR, [SP, #0]
0x183A	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 209 :: 		
0x183C	0x480A    LDR	R0, [PC, #40]
0x183E	0xF7FFFCAF  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 210 :: 		
0x1842	0x4A0A    LDR	R2, [PC, #40]
0x1844	0xF2400100  MOVW	R1, #0
0x1848	0xB404    PUSH	(R2)
0x184A	0xB402    PUSH	(R1)
0x184C	0xF2400200  MOVW	R2, #0
0x1850	0x4619    MOV	R1, R3
0x1852	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x1856	0x4804    LDR	R0, [PC, #16]
0x1858	0xF7FFFC72  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x185C	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 211 :: 		
L_end_UART0_Init:
0x185E	0xF8DDE000  LDR	LR, [SP, #0]
0x1862	0xB001    ADD	SP, SP, #4
0x1864	0x4770    BX	LR
0x1866	0xBF00    NOP
0x1868	0xA0004006  	UART0_BDH+0
0x186C	0x306C0000  	__GPIO_Module_UART0_PB16_17+0
; end of _UART0_Init
_mikrobus_logWrite:
;docking_station_HEXIWEAR.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x2690	0xB083    SUB	SP, SP, #12
0x2692	0xF8CDE000  STR	LR, [SP, #0]
0x2696	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x2698	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;docking_station_HEXIWEAR.c, 321 :: 		uint8_t row = 13;
0x269A	0x220D    MOVS	R2, #13
0x269C	0xF88D2008  STRB	R2, [SP, #8]
0x26A0	0x220A    MOVS	R2, #10
0x26A2	0xF88D2009  STRB	R2, [SP, #9]
;docking_station_HEXIWEAR.c, 322 :: 		uint8_t line = 10;
;docking_station_HEXIWEAR.c, 323 :: 		switch( format )
0x26A6	0xE01F    B	L_mikrobus_logWrite142
; format end address is: 4 (R1)
;docking_station_HEXIWEAR.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite144:
;docking_station_HEXIWEAR.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x26A8	0xF7FFFE2A  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 327 :: 		break;
0x26AC	0xE023    B	L_mikrobus_logWrite143
;docking_station_HEXIWEAR.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite145:
;docking_station_HEXIWEAR.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite146:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x26AE	0x7802    LDRB	R2, [R0, #0]
0x26B0	0xB12A    CBZ	R2, L_mikrobus_logWrite147
;docking_station_HEXIWEAR.c, 331 :: 		_log_write( ptr );
0x26B2	0x9001    STR	R0, [SP, #4]
0x26B4	0xF7FFFE24  BL	docking_station_HEXIWEAR__log_write+0
0x26B8	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 332 :: 		ptr++;
0x26BA	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x26BC	0xE7F7    B	L_mikrobus_logWrite146
L_mikrobus_logWrite147:
;docking_station_HEXIWEAR.c, 334 :: 		break;
0x26BE	0xE01A    B	L_mikrobus_logWrite143
;docking_station_HEXIWEAR.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite148:
;docking_station_HEXIWEAR.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite149:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x26C0	0x7802    LDRB	R2, [R0, #0]
0x26C2	0xB12A    CBZ	R2, L_mikrobus_logWrite150
;docking_station_HEXIWEAR.c, 338 :: 		_log_write( ptr );
0x26C4	0x9001    STR	R0, [SP, #4]
0x26C6	0xF7FFFE1B  BL	docking_station_HEXIWEAR__log_write+0
0x26CA	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 339 :: 		ptr++;
0x26CC	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x26CE	0xE7F7    B	L_mikrobus_logWrite149
L_mikrobus_logWrite150:
;docking_station_HEXIWEAR.c, 341 :: 		_log_write( &row );
0x26D0	0xAA02    ADD	R2, SP, #8
0x26D2	0x4610    MOV	R0, R2
0x26D4	0xF7FFFE14  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 342 :: 		_log_write( &line );
0x26D8	0xF10D0209  ADD	R2, SP, #9
0x26DC	0x4610    MOV	R0, R2
0x26DE	0xF7FFFE0F  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 343 :: 		break;
0x26E2	0xE008    B	L_mikrobus_logWrite143
;docking_station_HEXIWEAR.c, 344 :: 		default :
L_mikrobus_logWrite151:
;docking_station_HEXIWEAR.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x26E4	0x2006    MOVS	R0, #6
0x26E6	0xE007    B	L_end_mikrobus_logWrite
;docking_station_HEXIWEAR.c, 346 :: 		}
L_mikrobus_logWrite142:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x26E8	0x2900    CMP	R1, #0
0x26EA	0xD0DD    BEQ	L_mikrobus_logWrite144
0x26EC	0x2901    CMP	R1, #1
0x26EE	0xD0DE    BEQ	L_mikrobus_logWrite145
0x26F0	0x2902    CMP	R1, #2
0x26F2	0xD0E5    BEQ	L_mikrobus_logWrite148
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x26F4	0xE7F6    B	L_mikrobus_logWrite151
L_mikrobus_logWrite143:
;docking_station_HEXIWEAR.c, 347 :: 		return 0;
0x26F6	0x2000    MOVS	R0, #0
;docking_station_HEXIWEAR.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x26F8	0xF8DDE000  LDR	LR, [SP, #0]
0x26FC	0xB003    ADD	SP, SP, #12
0x26FE	0x4770    BX	LR
; end of _mikrobus_logWrite
docking_station_HEXIWEAR__log_write:
;__ds_hexi_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x2300	0xB081    SUB	SP, SP, #4
0x2302	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ds_hexi_log.c, 19 :: 		logger( *data_ );
0x2306	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x2308	0xB2CC    UXTB	R4, R1
0x230A	0xB2A0    UXTH	R0, R4
0x230C	0x4C03    LDR	R4, [PC, #12]
0x230E	0x6824    LDR	R4, [R4, #0]
0x2310	0x47A0    BLX	R4
;__ds_hexi_log.c, 20 :: 		return 0;
0x2312	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 21 :: 		}
L_end__log_write:
0x2314	0xF8DDE000  LDR	LR, [SP, #0]
0x2318	0xB001    ADD	SP, SP, #4
0x231A	0x4770    BX	LR
0x231C	0x00901FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_write
_SPI0_Write:
;__Lib_SPI_012.c, 581 :: 		
; dataOut start address is: 0 (R0)
0x1814	0xB081    SUB	SP, SP, #4
0x1816	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 583 :: 		
0x181A	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x181C	0xF04F6180  MOV	R1, #67108864
0x1820	0x4803    LDR	R0, [PC, #12]
0x1822	0xF7FFFC77  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 584 :: 		
L_end_SPI0_Write:
0x1826	0xF8DDE000  LDR	LR, [SP, #0]
0x182A	0xB001    ADD	SP, SP, #4
0x182C	0x4770    BX	LR
0x182E	0xBF00    NOP
0x1830	0xC0004002  	SPI0_MCR+0
; end of _SPI0_Write
__Lib_SPI_012_SPI_Hal_WriteBlocking:
;__Lib_SPI_012.c, 562 :: 		
; _data start address is: 8 (R2)
; cmdConfig start address is: 4 (R1)
; spiBase start address is: 0 (R0)
0x1114	0xB081    SUB	SP, SP, #4
; _data end address is: 8 (R2)
; cmdConfig end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; cmdConfig start address is: 4 (R1)
; _data start address is: 8 (R2)
;__Lib_SPI_012.c, 564 :: 		
0x1116	0xF200042C  ADDW	R4, R0, #44
0x111A	0xF04F4300  MOV	R3, #-2147483648
0x111E	0x6023    STR	R3, [R4, #0]
;__Lib_SPI_012.c, 566 :: 		
0x1120	0xF2000434  ADDW	R4, R0, #52
0x1124	0xB293    UXTH	R3, R2
; _data end address is: 8 (R2)
0x1126	0xEA410303  ORR	R3, R1, R3, LSL #0
; cmdConfig end address is: 4 (R1)
0x112A	0x6023    STR	R3, [R4, #0]
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 568 :: 		
L___Lib_SPI_012_SPI_Hal_WriteBlocking20:
; spiBase start address is: 0 (R0)
0x112C	0xF200032C  ADDW	R3, R0, #44
0x1130	0x681C    LDR	R4, [R3, #0]
0x1132	0xF3C473C0  UBFX	R3, R4, #31, #1
0x1136	0xB903    CBNZ	R3, L___Lib_SPI_012_SPI_Hal_WriteBlocking21
;__Lib_SPI_012.c, 570 :: 		
; spiBase end address is: 0 (R0)
0x1138	0xE7F8    B	L___Lib_SPI_012_SPI_Hal_WriteBlocking20
L___Lib_SPI_012_SPI_Hal_WriteBlocking21:
;__Lib_SPI_012.c, 571 :: 		
L_end_SPI_Hal_WriteBlocking:
0x113A	0xB001    ADD	SP, SP, #4
0x113C	0x4770    BX	LR
; end of __Lib_SPI_012_SPI_Hal_WriteBlocking
_SPI1_Write:
;__Lib_SPI_012.c, 591 :: 		
; dataOut start address is: 0 (R0)
0x19F0	0xB081    SUB	SP, SP, #4
0x19F2	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 593 :: 		
0x19F6	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x19F8	0xF04F6180  MOV	R1, #67108864
0x19FC	0x4803    LDR	R0, [PC, #12]
0x19FE	0xF7FFFB89  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 594 :: 		
L_end_SPI1_Write:
0x1A02	0xF8DDE000  LDR	LR, [SP, #0]
0x1A06	0xB001    ADD	SP, SP, #4
0x1A08	0x4770    BX	LR
0x1A0A	0xBF00    NOP
0x1A0C	0xD0004002  	SPI1_MCR+0
; end of _SPI1_Write
_SPI2_Write:
;__Lib_SPI_012.c, 601 :: 		
; dataOut start address is: 0 (R0)
0x19D0	0xB081    SUB	SP, SP, #4
0x19D2	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 603 :: 		
0x19D6	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x19D8	0xF04F6180  MOV	R1, #67108864
0x19DC	0x4803    LDR	R0, [PC, #12]
0x19DE	0xF7FFFB99  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 604 :: 		
L_end_SPI2_Write:
0x19E2	0xF8DDE000  LDR	LR, [SP, #0]
0x19E6	0xB001    ADD	SP, SP, #4
0x19E8	0x4770    BX	LR
0x19EA	0xBF00    NOP
0x19EC	0xC000400A  	SPI2_MCR+0
; end of _SPI2_Write
_UART0_Write:
;__Lib_UART_012345.c, 385 :: 		
; _data start address is: 0 (R0)
0x19B4	0xB081    SUB	SP, SP, #4
0x19B6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 386 :: 		
0x19BA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x19BC	0x4803    LDR	R0, [PC, #12]
0x19BE	0xF7FFFB1B  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 387 :: 		
L_end_UART0_Write:
0x19C2	0xF8DDE000  LDR	LR, [SP, #0]
0x19C6	0xB001    ADD	SP, SP, #4
0x19C8	0x4770    BX	LR
0x19CA	0xBF00    NOP
0x19CC	0xA0004006  	UART0_BDH+0
; end of _UART0_Write
__Lib_UART_012345_UART_Hal_WriteChar:
;__Lib_UART_012345.c, 361 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0FF8	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0FFA	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0FFE	0x4601    MOV	R1, R0
0x1000	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_012345.c, 368 :: 		
L___Lib_UART_012345_UART_Hal_WriteChar17:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x1004	0x1D0A    ADDS	R2, R1, #4
0x1006	0x7813    LDRB	R3, [R2, #0]
0x1008	0xF3C312C0  UBFX	R2, R3, #7, #1
0x100C	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteChar18
;__Lib_UART_012345.c, 370 :: 		
0x100E	0xE7F9    B	L___Lib_UART_012345_UART_Hal_WriteChar17
L___Lib_UART_012345_UART_Hal_WriteChar18:
;__Lib_UART_012345.c, 374 :: 		
0x1010	0x1DCA    ADDS	R2, R1, #7
; uartBase end address is: 4 (R1)
0x1012	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_012345.c, 375 :: 		
L_end_UART_Hal_WriteChar:
0x1014	0xB001    ADD	SP, SP, #4
0x1016	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteChar
_UART1_Write:
;__Lib_UART_012345.c, 394 :: 		
; _data start address is: 0 (R0)
0x1A10	0xB081    SUB	SP, SP, #4
0x1A12	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 395 :: 		
0x1A16	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1A18	0x4803    LDR	R0, [PC, #12]
0x1A1A	0xF7FFFAED  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 396 :: 		
L_end_UART1_Write:
0x1A1E	0xF8DDE000  LDR	LR, [SP, #0]
0x1A22	0xB001    ADD	SP, SP, #4
0x1A24	0x4770    BX	LR
0x1A26	0xBF00    NOP
0x1A28	0xB0004006  	UART1_BDH+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_012345.c, 403 :: 		
; _data start address is: 0 (R0)
0x1938	0xB081    SUB	SP, SP, #4
0x193A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 404 :: 		
0x193E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1940	0x4803    LDR	R0, [PC, #12]
0x1942	0xF7FFFB59  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 405 :: 		
L_end_UART2_Write:
0x1946	0xF8DDE000  LDR	LR, [SP, #0]
0x194A	0xB001    ADD	SP, SP, #4
0x194C	0x4770    BX	LR
0x194E	0xBF00    NOP
0x1950	0xC0004006  	UART2_BDH+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_012345.c, 412 :: 		
; _data start address is: 0 (R0)
0x191C	0xB081    SUB	SP, SP, #4
0x191E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 413 :: 		
0x1922	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1924	0x4803    LDR	R0, [PC, #12]
0x1926	0xF7FFFB67  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 414 :: 		
L_end_UART3_Write:
0x192A	0xF8DDE000  LDR	LR, [SP, #0]
0x192E	0xB001    ADD	SP, SP, #4
0x1930	0x4770    BX	LR
0x1932	0xBF00    NOP
0x1934	0xD0004006  	UART3_BDH+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_012345.c, 421 :: 		
; _data start address is: 0 (R0)
0x1954	0xB081    SUB	SP, SP, #4
0x1956	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 422 :: 		
0x195A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x195C	0x4803    LDR	R0, [PC, #12]
0x195E	0xF7FFFB4B  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 423 :: 		
L_end_UART4_Write:
0x1962	0xF8DDE000  LDR	LR, [SP, #0]
0x1966	0xB001    ADD	SP, SP, #4
0x1968	0x4770    BX	LR
0x196A	0xBF00    NOP
0x196C	0xA000400E  	UART4_BDH+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_012345.c, 430 :: 		
; _data start address is: 0 (R0)
0x1998	0xB081    SUB	SP, SP, #4
0x199A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 431 :: 		
0x199E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x19A0	0x4803    LDR	R0, [PC, #12]
0x19A2	0xF7FFFB29  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 432 :: 		
L_end_UART5_Write:
0x19A6	0xF8DDE000  LDR	LR, [SP, #0]
0x19AA	0xB001    ADD	SP, SP, #4
0x19AC	0x4770    BX	LR
0x19AE	0xBF00    NOP
0x19B0	0xB000400E  	UART5_BDH+0
; end of _UART5_Write
_applicationInit:
;Click_3D_Hall_3_KINETIS.c, 48 :: 		void applicationInit( )
0x2828	0xB081    SUB	SP, SP, #4
0x282A	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_KINETIS.c, 50 :: 		c3dhall3_i2cDriverInit( (T_C3DHALL3_P)&_MIKROBUS1_GPIO, (T_C3DHALL3_P)&_MIKROBUS1_I2C, 0x1E );
0x282E	0x221E    MOVS	R2, #30
0x2830	0x490C    LDR	R1, [PC, #48]
0x2832	0x480D    LDR	R0, [PC, #52]
0x2834	0xF7FFFE4C  BL	_c3dhall3_i2cDriverInit+0
;Click_3D_Hall_3_KINETIS.c, 52 :: 		Delay_ms(500);
0x2838	0xF64247FE  MOVW	R7, #11518
0x283C	0xF2C01731  MOVT	R7, #305
0x2840	0xBF00    NOP
0x2842	0xBF00    NOP
L_applicationInit2:
0x2844	0x1E7F    SUBS	R7, R7, #1
0x2846	0xD1FD    BNE	L_applicationInit2
0x2848	0xBF00    NOP
0x284A	0xBF00    NOP
0x284C	0xBF00    NOP
;Click_3D_Hall_3_KINETIS.c, 54 :: 		c3dhall3_configuration( );
0x284E	0xF7FFFF57  BL	_c3dhall3_configuration+0
;Click_3D_Hall_3_KINETIS.c, 56 :: 		mikrobus_logWrite( "... application init done ...  ", _LOG_LINE );
0x2852	0x4806    LDR	R0, [PC, #24]
0x2854	0x2102    MOVS	R1, #2
0x2856	0xF7FFFF1B  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_KINETIS.c, 57 :: 		}
L_end_applicationInit:
0x285A	0xF8DDE000  LDR	LR, [SP, #0]
0x285E	0xB001    ADD	SP, SP, #4
0x2860	0x4770    BX	LR
0x2862	0xBF00    NOP
0x2864	0x32680000  	__MIKROBUS1_I2C+0
0x2868	0x31B00000  	__MIKROBUS1_GPIO+0
0x286C	0x001D1FFF  	?lstr2_Click_3D_Hall_3_KINETIS+0
; end of _applicationInit
_c3dhall3_i2cDriverInit:
;__c3dhall3_driver.c, 97 :: 		void c3dhall3_i2cDriverInit(T_C3DHALL3_P gpioObj, T_C3DHALL3_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x24D0	0xB081    SUB	SP, SP, #4
0x24D2	0xF8CDE000  STR	LR, [SP, #0]
0x24D6	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__c3dhall3_driver.c, 99 :: 		_slaveAddress = slave;
0x24D8	0x4B09    LDR	R3, [PC, #36]
0x24DA	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__c3dhall3_driver.c, 100 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x24DC	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x24DE	0xF7FFFAA5  BL	__c3dhall3_driver_hal_i2cMap+0
;__c3dhall3_driver.c, 101 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x24E2	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x24E4	0xF7FFFAB6  BL	__c3dhall3_driver_hal_gpioMap+0
;__c3dhall3_driver.c, 103 :: 		c3dhall3_communicationType = 1;
0x24E8	0x2401    MOVS	R4, #1
0x24EA	0x4B06    LDR	R3, [PC, #24]
0x24EC	0x701C    STRB	R4, [R3, #0]
;__c3dhall3_driver.c, 105 :: 		hal_gpio_csSet(1);
0x24EE	0x2001    MOVS	R0, #1
0x24F0	0x4C05    LDR	R4, [PC, #20]
0x24F2	0x6824    LDR	R4, [R4, #0]
0x24F4	0x47A0    BLX	R4
;__c3dhall3_driver.c, 106 :: 		}
L_end_c3dhall3_i2cDriverInit:
0x24F6	0xF8DDE000  LDR	LR, [SP, #0]
0x24FA	0xB001    ADD	SP, SP, #4
0x24FC	0x4770    BX	LR
0x24FE	0xBF00    NOP
0x2500	0x004A1FFF  	__c3dhall3_driver__slaveAddress+0
0x2504	0x00491FFF  	__c3dhall3_driver_c3dhall3_communicationType+0
0x2508	0x009C1FFF  	__c3dhall3_driver_hal_gpio_csSet+0
; end of _c3dhall3_i2cDriverInit
docking_station_HEXIWEAR__setAN_1:
;__ds_hexi_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ PTB_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D18	0x4901    LDR	R1, [PC, #4]
0x1D1A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x1D1C	0x4770    BX	LR
0x1D1E	0xBF00    NOP
0x1D20	0x080843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_1
docking_station_HEXIWEAR__setRST_1:
;__ds_hexi_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ PTB_PDOR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CB8	0x4901    LDR	R1, [PC, #4]
0x1CBA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x1CBC	0x4770    BX	LR
0x1CBE	0xBF00    NOP
0x1CC0	0x082C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_1
docking_station_HEXIWEAR__setCS_1:
;__ds_hexi_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ PTC_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CC4	0x4901    LDR	R1, [PC, #4]
0x1CC6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x1CC8	0x4770    BX	LR
0x1CCA	0xBF00    NOP
0x1CCC	0x101043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_1
docking_station_HEXIWEAR__setSCK_1:
;__ds_hexi_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CAC	0x4901    LDR	R1, [PC, #4]
0x1CAE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x1CB0	0x4770    BX	LR
0x1CB2	0xBF00    NOP
0x1CB4	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_1
docking_station_HEXIWEAR__setMISO_1:
;__ds_hexi_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1C94	0x4901    LDR	R1, [PC, #4]
0x1C96	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x1C98	0x4770    BX	LR
0x1C9A	0xBF00    NOP
0x1C9C	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_1
docking_station_HEXIWEAR__setMOSI_1:
;__ds_hexi_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CA0	0x4901    LDR	R1, [PC, #4]
0x1CA2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1CA4	0x4770    BX	LR
0x1CA6	0xBF00    NOP
0x1CA8	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_1
docking_station_HEXIWEAR__setPWM_1:
;__ds_hexi_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ PTA_PDOR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CD0	0x4901    LDR	R1, [PC, #4]
0x1CD2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1CD4	0x4770    BX	LR
0x1CD6	0xBF00    NOP
0x1CD8	0x002843FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_1
docking_station_HEXIWEAR__setINT_1:
;__ds_hexi_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ PTB_PDOR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D00	0x4901    LDR	R1, [PC, #4]
0x1D02	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1D04	0x4770    BX	LR
0x1D06	0xBF00    NOP
0x1D08	0x083443FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_1
docking_station_HEXIWEAR__setRX_1:
;__ds_hexi_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ PTD_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D0C	0x4901    LDR	R1, [PC, #4]
0x1D0E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1D10	0x4770    BX	LR
0x1D12	0xBF00    NOP
0x1D14	0x180843FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setRX_1
docking_station_HEXIWEAR__setTX_1:
;__ds_hexi_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ PTD_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CF4	0x4901    LDR	R1, [PC, #4]
0x1CF6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1CF8	0x4770    BX	LR
0x1CFA	0xBF00    NOP
0x1CFC	0x180C43FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setTX_1
docking_station_HEXIWEAR__setSCL_1:
;__ds_hexi_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CDC	0x4901    LDR	R1, [PC, #4]
0x1CDE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x1CE0	0x4770    BX	LR
0x1CE2	0xBF00    NOP
0x1CE4	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_1
docking_station_HEXIWEAR__setSDA_1:
;__ds_hexi_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CE8	0x4901    LDR	R1, [PC, #4]
0x1CEA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x1CEC	0x4770    BX	LR
0x1CEE	0xBF00    NOP
0x1CF0	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_1
docking_station_HEXIWEAR__setAN_2:
;__ds_hexi_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value) 	{ PTB_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2440	0x4901    LDR	R1, [PC, #4]
0x2442	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x2444	0x4770    BX	LR
0x2446	0xBF00    NOP
0x2448	0x080C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_2
docking_station_HEXIWEAR__setRST_2:
;__ds_hexi_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value) 	{ PTB_PDOR.B19 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x244C	0x4901    LDR	R1, [PC, #4]
0x244E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x2450	0x4770    BX	LR
0x2452	0xBF00    NOP
0x2454	0x084C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_2
docking_station_HEXIWEAR__setCS_2:
;__ds_hexi_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value) 	{ PTC_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2458	0x4901    LDR	R1, [PC, #4]
0x245A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x245C	0x4770    BX	LR
0x245E	0xBF00    NOP
0x2460	0x100C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_2
docking_station_HEXIWEAR__setSCK_2:
;__ds_hexi_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value) 	{ PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2434	0x4901    LDR	R1, [PC, #4]
0x2436	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x2438	0x4770    BX	LR
0x243A	0xBF00    NOP
0x243C	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_2
docking_station_HEXIWEAR__setMISO_2:
;__ds_hexi_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value) 	{ PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2410	0x4901    LDR	R1, [PC, #4]
0x2412	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x2414	0x4770    BX	LR
0x2416	0xBF00    NOP
0x2418	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_2
docking_station_HEXIWEAR__setMOSI_2:
;__ds_hexi_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value) 	{ PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x241C	0x4901    LDR	R1, [PC, #4]
0x241E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x2420	0x4770    BX	LR
0x2422	0xBF00    NOP
0x2424	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_2
docking_station_HEXIWEAR__setPWM_2:
;__ds_hexi_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value) 	{ PTA_PDOR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2428	0x4901    LDR	R1, [PC, #4]
0x242A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x242C	0x4770    BX	LR
0x242E	0xBF00    NOP
0x2430	0x002C43FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_2
docking_station_HEXIWEAR__setINT_2:
;__ds_hexi_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value) 	{ PTB_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x247C	0x4901    LDR	R1, [PC, #4]
0x247E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x2480	0x4770    BX	LR
0x2482	0xBF00    NOP
0x2484	0x082043FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_2
docking_station_HEXIWEAR__setRX_2:
;__ds_hexi_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value) 	{ PTC_PDOR.B16 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2488	0x4901    LDR	R1, [PC, #4]
0x248A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x248C	0x4770    BX	LR
0x248E	0xBF00    NOP
0x2490	0x104043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setRX_2
docking_station_HEXIWEAR__setTX_2:
;__ds_hexi_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value) 	{ PTC_PDOR.B17 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2464	0x4901    LDR	R1, [PC, #4]
0x2466	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x2468	0x4770    BX	LR
0x246A	0xBF00    NOP
0x246C	0x104443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setTX_2
docking_station_HEXIWEAR__setSCL_2:
;__ds_hexi_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value) 	{ PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2470	0x4901    LDR	R1, [PC, #4]
0x2472	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x2474	0x4770    BX	LR
0x2476	0xBF00    NOP
0x2478	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_2
docking_station_HEXIWEAR__setSDA_2:
;__ds_hexi_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value) 	{ PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x23B0	0x4901    LDR	R1, [PC, #4]
0x23B2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x23B4	0x4770    BX	LR
0x23B6	0xBF00    NOP
0x23B8	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_2
docking_station_HEXIWEAR__setAN_3:
;__ds_hexi_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)   { PTB_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x23BC	0x4901    LDR	R1, [PC, #4]
0x23BE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_3:
0x23C0	0x4770    BX	LR
0x23C2	0xBF00    NOP
0x23C4	0x081843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_3
docking_station_HEXIWEAR__setRST_3:
;__ds_hexi_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)   { PTB_PDOR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x23A4	0x4901    LDR	R1, [PC, #4]
0x23A6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_3:
0x23A8	0x4770    BX	LR
0x23AA	0xBF00    NOP
0x23AC	0x082843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_3
docking_station_HEXIWEAR__setCS_3:
;__ds_hexi_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)   { PTC_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x238C	0x4901    LDR	R1, [PC, #4]
0x238E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_3:
0x2390	0x4770    BX	LR
0x2392	0xBF00    NOP
0x2394	0x100843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_3
docking_station_HEXIWEAR__setSCK_3:
;__ds_hexi_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)   { PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2398	0x4901    LDR	R1, [PC, #4]
0x239A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_3:
0x239C	0x4770    BX	LR
0x239E	0xBF00    NOP
0x23A0	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_3
docking_station_HEXIWEAR__setMISO_3:
;__ds_hexi_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)   { PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x23C8	0x4901    LDR	R1, [PC, #4]
0x23CA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_3:
0x23CC	0x4770    BX	LR
0x23CE	0xBF00    NOP
0x23D0	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_3
docking_station_HEXIWEAR__setMOSI_3:
;__ds_hexi_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)   { PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x23F8	0x4901    LDR	R1, [PC, #4]
0x23FA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_3:
0x23FC	0x4770    BX	LR
0x23FE	0xBF00    NOP
0x2400	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_3
docking_station_HEXIWEAR__setPWM_3:
;__ds_hexi_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)   { PTA_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2404	0x4901    LDR	R1, [PC, #4]
0x2406	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_3:
0x2408	0x4770    BX	LR
0x240A	0xBF00    NOP
0x240C	0x001043FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_3
docking_station_HEXIWEAR__setINT_3:
;__ds_hexi_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)   { PTB_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x23EC	0x4901    LDR	R1, [PC, #4]
0x23EE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_3:
0x23F0	0x4770    BX	LR
0x23F2	0xBF00    NOP
0x23F4	0x081C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_3
docking_station_HEXIWEAR__setRX_3:
;__ds_hexi_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)   { PTC_PDOR.B16 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x23D4	0x4901    LDR	R1, [PC, #4]
0x23D6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_3:
0x23D8	0x4770    BX	LR
0x23DA	0xBF00    NOP
0x23DC	0x104043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setRX_3
docking_station_HEXIWEAR__setTX_3:
;__ds_hexi_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)   { PTC_PDOR.B17 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x23E0	0x4901    LDR	R1, [PC, #4]
0x23E2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_3:
0x23E4	0x4770    BX	LR
0x23E6	0xBF00    NOP
0x23E8	0x104443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setTX_3
docking_station_HEXIWEAR__setSCL_3:
;__ds_hexi_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)   { PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1A80	0x4901    LDR	R1, [PC, #4]
0x1A82	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_3:
0x1A84	0x4770    BX	LR
0x1A86	0xBF00    NOP
0x1A88	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_3
docking_station_HEXIWEAR__setSDA_3:
;__ds_hexi_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)   { PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1A8C	0x4901    LDR	R1, [PC, #4]
0x1A8E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_3:
0x1A90	0x4770    BX	LR
0x1A92	0xBF00    NOP
0x1A94	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_3
__c3dhall3_driver_hal_i2cMap:
;__hal_kinetis.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_kinetis.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0x1A2C	0x6802    LDR	R2, [R0, #0]
0x1A2E	0x4906    LDR	R1, [PC, #24]
0x1A30	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x1A32	0x1D01    ADDS	R1, R0, #4
0x1A34	0x680A    LDR	R2, [R1, #0]
0x1A36	0x4905    LDR	R1, [PC, #20]
0x1A38	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0x1A3A	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x1A3E	0x680A    LDR	R2, [R1, #0]
0x1A40	0x4903    LDR	R1, [PC, #12]
0x1A42	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 89 :: 		}
L_end_hal_i2cMap:
0x1A44	0x4770    BX	LR
0x1A46	0xBF00    NOP
0x1A48	0x00AC1FFF  	__c3dhall3_driver_fp_i2cStart+0
0x1A4C	0x00941FFF  	__c3dhall3_driver_fp_i2cWrite+0
0x1A50	0x00A01FFF  	__c3dhall3_driver_fp_i2cRead+0
; end of __c3dhall3_driver_hal_i2cMap
__c3dhall3_driver_hal_gpioMap:
;__c3dhall3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__c3dhall3_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x1A54	0xF2000130  ADDW	R1, R0, #48
0x1A58	0x311C    ADDS	R1, #28
0x1A5A	0x680A    LDR	R2, [R1, #0]
0x1A5C	0x4905    LDR	R1, [PC, #20]
0x1A5E	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x1A60	0xF2000108  ADDW	R1, R0, #8
0x1A64	0x680A    LDR	R2, [R1, #0]
0x1A66	0x4904    LDR	R1, [PC, #16]
0x1A68	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x1A6A	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x1A6C	0x680A    LDR	R2, [R1, #0]
0x1A6E	0x4903    LDR	R1, [PC, #12]
0x1A70	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1A72	0x4770    BX	LR
0x1A74	0x00A81FFF  	__c3dhall3_driver_hal_gpio_intGet+0
0x1A78	0x009C1FFF  	__c3dhall3_driver_hal_gpio_csSet+0
0x1A7C	0x00981FFF  	__c3dhall3_driver_hal_gpio_rstSet+0
; end of __c3dhall3_driver_hal_gpioMap
_c3dhall3_configuration:
;__c3dhall3_driver.c, 338 :: 		void c3dhall3_configuration( void )
0x2700	0xB082    SUB	SP, SP, #8
0x2702	0xF8CDE000  STR	LR, [SP, #0]
;__c3dhall3_driver.c, 342 :: 		auxBuffer[0] = 0x63;
0x2706	0xA901    ADD	R1, SP, #4
0x2708	0x2063    MOVS	R0, #99
0x270A	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 343 :: 		c3dhall3_writeRegisters( 0x60, auxBuffer, 1 );
0x270C	0x2201    MOVS	R2, #1
0x270E	0x2060    MOVS	R0, #96
0x2710	0xF7FFFA28  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 345 :: 		Delay_100ms( );
0x2714	0xF7FFFA1A  BL	_Delay_100ms+0
;__c3dhall3_driver.c, 347 :: 		auxBuffer[0] = 0x8C;
0x2718	0xA901    ADD	R1, SP, #4
0x271A	0x208C    MOVS	R0, #140
0x271C	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 348 :: 		c3dhall3_writeRegisters( 0x60, auxBuffer, 1 );
0x271E	0x2201    MOVS	R2, #1
0x2720	0x2060    MOVS	R0, #96
0x2722	0xF7FFFA1F  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 350 :: 		auxBuffer[0] = 0x11;
0x2726	0xA901    ADD	R1, SP, #4
0x2728	0x2011    MOVS	R0, #17
0x272A	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 351 :: 		c3dhall3_writeRegisters( 0x62, auxBuffer, 1 );
0x272C	0x2201    MOVS	R2, #1
0x272E	0x2062    MOVS	R0, #98
0x2730	0xF7FFFA18  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 352 :: 		}
L_end_c3dhall3_configuration:
0x2734	0xF8DDE000  LDR	LR, [SP, #0]
0x2738	0xB002    ADD	SP, SP, #8
0x273A	0x4770    BX	LR
; end of _c3dhall3_configuration
_c3dhall3_writeRegisters:
;__c3dhall3_driver.c, 155 :: 		void c3dhall3_writeRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
; registerBuffer start address is: 4 (R1)
; registerAddress start address is: 0 (R0)
0x1B64	0xB086    SUB	SP, SP, #24
0x1B66	0xF8CDE000  STR	LR, [SP, #0]
0x1B6A	0xF88D2014  STRB	R2, [SP, #20]
0x1B6E	0x460A    MOV	R2, R1
; registerBuffer end address is: 4 (R1)
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
; registerBuffer start address is: 8 (R2)
;__c3dhall3_driver.c, 157 :: 		if (c3dhall3_communicationType == 0)
0x1B70	0x4B30    LDR	R3, [PC, #192]
0x1B72	0x781B    LDRB	R3, [R3, #0]
0x1B74	0xBB43    CBNZ	R3, L_c3dhall3_writeRegisters9
;__c3dhall3_driver.c, 162 :: 		spi_auxBufferIn[0] = registerAddress;
0x1B76	0xAB01    ADD	R3, SP, #4
0x1B78	0x7018    STRB	R0, [R3, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 164 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 0 (R0)
0x1B7A	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_c3dhall3_writeRegisters10:
; i start address is: 0 (R0)
; registerBuffer start address is: 8 (R2)
; registerBuffer end address is: 8 (R2)
0x1B7C	0xF89D3014  LDRB	R3, [SP, #20]
0x1B80	0x1C5B    ADDS	R3, R3, #1
0x1B82	0xB21B    SXTH	R3, R3
0x1B84	0x4298    CMP	R0, R3
0x1B86	0xDA0A    BGE	L_c3dhall3_writeRegisters11
; registerBuffer end address is: 8 (R2)
;__c3dhall3_driver.c, 166 :: 		spi_auxBufferIn[ i + 1 ] = registerBuffer[ i ];
; registerBuffer start address is: 8 (R2)
0x1B88	0x1C44    ADDS	R4, R0, #1
0x1B8A	0xB224    SXTH	R4, R4
0x1B8C	0xAB01    ADD	R3, SP, #4
0x1B8E	0x191C    ADDS	R4, R3, R4
0x1B90	0x1813    ADDS	R3, R2, R0
0x1B92	0x781B    LDRB	R3, [R3, #0]
0x1B94	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 164 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0x1B96	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x1B98	0xB2D9    UXTB	R1, R3
;__c3dhall3_driver.c, 167 :: 		}
; registerBuffer end address is: 8 (R2)
; i end address is: 4 (R1)
0x1B9A	0xB2C8    UXTB	R0, R1
0x1B9C	0xE7EE    B	L_c3dhall3_writeRegisters10
L_c3dhall3_writeRegisters11:
;__c3dhall3_driver.c, 169 :: 		hal_gpio_rstSet(1);
0x1B9E	0x2001    MOVS	R0, #1
0x1BA0	0x4C25    LDR	R4, [PC, #148]
0x1BA2	0x6824    LDR	R4, [R4, #0]
0x1BA4	0x47A0    BLX	R4
;__c3dhall3_driver.c, 170 :: 		hal_gpio_csSet(0);
0x1BA6	0x2000    MOVS	R0, #0
0x1BA8	0x4C24    LDR	R4, [PC, #144]
0x1BAA	0x6824    LDR	R4, [R4, #0]
0x1BAC	0x47A0    BLX	R4
;__c3dhall3_driver.c, 171 :: 		hal_spiWrite( spi_auxBufferIn, nRegisters + 1 );
0x1BAE	0xF89D3014  LDRB	R3, [SP, #20]
0x1BB2	0x1C5C    ADDS	R4, R3, #1
0x1BB4	0xAB01    ADD	R3, SP, #4
0x1BB6	0xB2A1    UXTH	R1, R4
0x1BB8	0x4618    MOV	R0, R3
0x1BBA	0xF7FFFDBB  BL	__c3dhall3_driver_hal_spiWrite+0
;__c3dhall3_driver.c, 172 :: 		hal_gpio_csSet(1);
0x1BBE	0x2001    MOVS	R0, #1
0x1BC0	0x4C1E    LDR	R4, [PC, #120]
0x1BC2	0x6824    LDR	R4, [R4, #0]
0x1BC4	0x47A0    BLX	R4
;__c3dhall3_driver.c, 173 :: 		}
0x1BC6	0xE030    B	L_c3dhall3_writeRegisters13
L_c3dhall3_writeRegisters9:
;__c3dhall3_driver.c, 174 :: 		else if (c3dhall3_communicationType == 1)
; registerBuffer start address is: 8 (R2)
; registerAddress start address is: 0 (R0)
0x1BC8	0x4B1A    LDR	R3, [PC, #104]
0x1BCA	0x781B    LDRB	R3, [R3, #0]
0x1BCC	0x2B01    CMP	R3, #1
0x1BCE	0xD12C    BNE	L_c3dhall3_writeRegisters14
;__c3dhall3_driver.c, 179 :: 		i2c_auxBuffer[0] = registerAddress;
0x1BD0	0xF10D040B  ADD	R4, SP, #11
0x1BD4	0x7020    STRB	R0, [R4, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 180 :: 		i2c_auxBuffer[0] |= 0x80;
0x1BD6	0x7823    LDRB	R3, [R4, #0]
0x1BD8	0xF0430380  ORR	R3, R3, #128
0x1BDC	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 182 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 0 (R0)
0x1BDE	0x2000    MOVS	R0, #0
; registerBuffer end address is: 8 (R2)
; i end address is: 0 (R0)
0x1BE0	0x4611    MOV	R1, R2
L_c3dhall3_writeRegisters15:
; registerBuffer start address is: 4 (R1)
; i start address is: 0 (R0)
; registerBuffer start address is: 4 (R1)
; registerBuffer end address is: 4 (R1)
0x1BE2	0xF89D3014  LDRB	R3, [SP, #20]
0x1BE6	0x1C5B    ADDS	R3, R3, #1
0x1BE8	0xB21B    SXTH	R3, R3
0x1BEA	0x4298    CMP	R0, R3
0x1BEC	0xDA0A    BGE	L_c3dhall3_writeRegisters16
; registerBuffer end address is: 4 (R1)
;__c3dhall3_driver.c, 184 :: 		i2c_auxBuffer[ i + 1 ] = registerBuffer[ i ];
; registerBuffer start address is: 4 (R1)
0x1BEE	0x1C44    ADDS	R4, R0, #1
0x1BF0	0xB224    SXTH	R4, R4
0x1BF2	0xF10D030B  ADD	R3, SP, #11
0x1BF6	0x191C    ADDS	R4, R3, R4
0x1BF8	0x180B    ADDS	R3, R1, R0
0x1BFA	0x781B    LDRB	R3, [R3, #0]
0x1BFC	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 182 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0x1BFE	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 12 (R3)
;__c3dhall3_driver.c, 185 :: 		}
; registerBuffer end address is: 4 (R1)
; i end address is: 12 (R3)
0x1C00	0xB2D8    UXTB	R0, R3
0x1C02	0xE7EE    B	L_c3dhall3_writeRegisters15
L_c3dhall3_writeRegisters16:
;__c3dhall3_driver.c, 187 :: 		hal_gpio_csSet(1);
0x1C04	0x2001    MOVS	R0, #1
0x1C06	0x4C0D    LDR	R4, [PC, #52]
0x1C08	0x6824    LDR	R4, [R4, #0]
0x1C0A	0x47A0    BLX	R4
;__c3dhall3_driver.c, 189 :: 		hal_i2cStart( );
0x1C0C	0xF7FFFDB0  BL	__c3dhall3_driver_hal_i2cStart+0
;__c3dhall3_driver.c, 190 :: 		hal_i2cWrite( _slaveAddress, i2c_auxBuffer, nRegisters + 1, END_MODE_STOP );
0x1C10	0xF89D3014  LDRB	R3, [SP, #20]
0x1C14	0x1C5D    ADDS	R5, R3, #1
0x1C16	0xF10D040B  ADD	R4, SP, #11
0x1C1A	0x4B09    LDR	R3, [PC, #36]
0x1C1C	0x781B    LDRB	R3, [R3, #0]
0x1C1E	0xB2AA    UXTH	R2, R5
0x1C20	0x4621    MOV	R1, R4
0x1C22	0xB2D8    UXTB	R0, R3
0x1C24	0x2301    MOVS	R3, #1
0x1C26	0xF7FFFEA3  BL	__c3dhall3_driver_hal_i2cWrite+0
;__c3dhall3_driver.c, 191 :: 		}
L_c3dhall3_writeRegisters14:
L_c3dhall3_writeRegisters13:
;__c3dhall3_driver.c, 192 :: 		}
L_end_c3dhall3_writeRegisters:
0x1C2A	0xF8DDE000  LDR	LR, [SP, #0]
0x1C2E	0xB006    ADD	SP, SP, #24
0x1C30	0x4770    BX	LR
0x1C32	0xBF00    NOP
0x1C34	0x00491FFF  	__c3dhall3_driver_c3dhall3_communicationType+0
0x1C38	0x00981FFF  	__c3dhall3_driver_hal_gpio_rstSet+0
0x1C3C	0x009C1FFF  	__c3dhall3_driver_hal_gpio_csSet+0
0x1C40	0x004A1FFF  	__c3dhall3_driver__slaveAddress+0
; end of _c3dhall3_writeRegisters
__c3dhall3_driver_hal_spiWrite:
;__hal_kinetis.c, 41 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x1734	0xB083    SUB	SP, SP, #12
0x1736	0xF8CDE000  STR	LR, [SP, #0]
0x173A	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_kinetis.c, 43 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x173C	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x173E	0xB290    UXTH	R0, R2
;__hal_kinetis.c, 44 :: 		while( nBytes-- )
L___c3dhall3_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x1740	0xB283    UXTH	R3, R0
0x1742	0x1E42    SUBS	R2, R0, #1
0x1744	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0x1746	0xB16B    CBZ	R3, L___c3dhall3_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_kinetis.c, 45 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x1748	0x780A    LDRB	R2, [R1, #0]
0x174A	0xB2D4    UXTB	R4, R2
0x174C	0xF8AD0004  STRH	R0, [SP, #4]
0x1750	0x9102    STR	R1, [SP, #8]
0x1752	0xB2A0    UXTH	R0, R4
0x1754	0x4C05    LDR	R4, [PC, #20]
0x1756	0x6824    LDR	R4, [R4, #0]
0x1758	0x47A0    BLX	R4
0x175A	0x9902    LDR	R1, [SP, #8]
0x175C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1760	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x1762	0xE7ED    B	L___c3dhall3_driver_hal_spiWrite0
L___c3dhall3_driver_hal_spiWrite1:
;__hal_kinetis.c, 46 :: 		}
L_end_hal_spiWrite:
0x1764	0xF8DDE000  LDR	LR, [SP, #0]
0x1768	0xB003    ADD	SP, SP, #12
0x176A	0x4770    BX	LR
0x176C	0x00B01FFF  	__c3dhall3_driver_fp_spiWrite+0
; end of __c3dhall3_driver_hal_spiWrite
__c3dhall3_driver_hal_i2cStart:
;__hal_kinetis.c, 91 :: 		static int hal_i2cStart()
0x1770	0xB082    SUB	SP, SP, #8
0x1772	0xF8CDE000  STR	LR, [SP, #0]
;__hal_kinetis.c, 93 :: 		int res = 0;
0x1776	0xF2400400  MOVW	R4, #0
0x177A	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_kinetis.c, 94 :: 		res |= fp_i2cStart();
0x177E	0x4C06    LDR	R4, [PC, #24]
0x1780	0x6824    LDR	R4, [R4, #0]
0x1782	0x47A0    BLX	R4
0x1784	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1788	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_kinetis.c, 95 :: 		return res;
0x178C	0xB200    SXTH	R0, R0
;__hal_kinetis.c, 96 :: 		}
L_end_hal_i2cStart:
0x178E	0xF8DDE000  LDR	LR, [SP, #0]
0x1792	0xB002    ADD	SP, SP, #8
0x1794	0x4770    BX	LR
0x1796	0xBF00    NOP
0x1798	0x00AC1FFF  	__c3dhall3_driver_fp_i2cStart+0
; end of __c3dhall3_driver_hal_i2cStart
_I2C0_Start:
;__Lib_I2C_012.c, 572 :: 		
0x163C	0xB081    SUB	SP, SP, #4
0x163E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 573 :: 		
0x1642	0x4803    LDR	R0, [PC, #12]
0x1644	0xF7FFFAC0  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 574 :: 		
L_end_I2C0_Start:
0x1648	0xF8DDE000  LDR	LR, [SP, #0]
0x164C	0xB001    ADD	SP, SP, #4
0x164E	0x4770    BX	LR
0x1650	0x60004006  	I2C0_A1+0
; end of _I2C0_Start
__Lib_I2C_012_I2Cx_Start:
;__Lib_I2C_012.c, 194 :: 		
; I2C_BASE start address is: 0 (R0)
0x0BC8	0xB084    SUB	SP, SP, #16
0x0BCA	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 195 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0BCE	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 196 :: 		
;__Lib_I2C_012.c, 199 :: 		
0x0BD2	0x4943    LDR	R1, [PC, #268]
0x0BD4	0x4288    CMP	R0, R1
0x0BD6	0xD105    BNE	L___Lib_I2C_012_I2Cx_Start9
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 200 :: 		
0x0BD8	0x4942    LDR	R1, [PC, #264]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0BDA	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_012.c, 201 :: 		
0x0BDC	0x4942    LDR	R1, [PC, #264]
0x0BDE	0x6809    LDR	R1, [R1, #0]
0x0BE0	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 202 :: 		
; I2Cx_TIMEOUT end address is: 16 (R4)
0x0BE2	0xE015    B	L___Lib_I2C_012_I2Cx_Start10
L___Lib_I2C_012_I2Cx_Start9:
;__Lib_I2C_012.c, 203 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0BE4	0x4941    LDR	R1, [PC, #260]
0x0BE6	0x4288    CMP	R0, R1
0x0BE8	0xD106    BNE	L___Lib_I2C_012_I2Cx_Start11
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 204 :: 		
0x0BEA	0x4941    LDR	R1, [PC, #260]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0BEC	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 205 :: 		
0x0BEE	0x4941    LDR	R1, [PC, #260]
0x0BF0	0x6809    LDR	R1, [R1, #0]
0x0BF2	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 206 :: 		
0x0BF4	0x4614    MOV	R4, R2
0x0BF6	0xE00B    B	L___Lib_I2C_012_I2Cx_Start12
L___Lib_I2C_012_I2Cx_Start11:
;__Lib_I2C_012.c, 207 :: 		
0x0BF8	0x493F    LDR	R1, [PC, #252]
0x0BFA	0x4288    CMP	R0, R1
0x0BFC	0xD106    BNE	L___Lib_I2C_012_I2Cx_Start121
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 208 :: 		
0x0BFE	0x493F    LDR	R1, [PC, #252]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0C00	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 209 :: 		
0x0C02	0x493F    LDR	R1, [PC, #252]
0x0C04	0x6809    LDR	R1, [R1, #0]
0x0C06	0x9103    STR	R1, [SP, #12]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x0C08	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 210 :: 		
0x0C0A	0xE000    B	L___Lib_I2C_012_I2Cx_Start13
L___Lib_I2C_012_I2Cx_Start121:
;__Lib_I2C_012.c, 207 :: 		
0x0C0C	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 210 :: 		
L___Lib_I2C_012_I2Cx_Start13:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0C0E	0x460C    MOV	R4, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Start12:
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
L___Lib_I2C_012_I2Cx_Start10:
;__Lib_I2C_012.c, 212 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0C10	0x9401    STR	R4, [SP, #4]
0x0C12	0x9002    STR	R0, [SP, #8]
0x0C14	0xF7FFFC08  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
0x0C18	0x9802    LDR	R0, [SP, #8]
0x0C1A	0x9C01    LDR	R4, [SP, #4]
;__Lib_I2C_012.c, 215 :: 		
0x0C1C	0x1C83    ADDS	R3, R0, #2
0x0C1E	0x2201    MOVS	R2, #1
0x0C20	0x7819    LDRB	R1, [R3, #0]
0x0C22	0xF3621145  BFI	R1, R2, #5, #1
0x0C26	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 218 :: 		
0x0C28	0x1CC1    ADDS	R1, R0, #3
0x0C2A	0x780A    LDRB	R2, [R1, #0]
0x0C2C	0xF3C21100  UBFX	R1, R2, #4, #1
0x0C30	0xB1C9    CBZ	R1, L___Lib_I2C_012_I2Cx_Start14
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_012.c, 219 :: 		
0x0C32	0x1CC3    ADDS	R3, R0, #3
0x0C34	0x2201    MOVS	R2, #1
0x0C36	0x7819    LDRB	R1, [R3, #0]
0x0C38	0xF3621104  BFI	R1, R2, #4, #1
0x0C3C	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 221 :: 		
0x0C3E	0x1D81    ADDS	R1, R0, #6
0x0C40	0x780A    LDRB	R2, [R1, #0]
0x0C42	0xF3C21100  UBFX	R1, R2, #4, #1
0x0C46	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start15
;__Lib_I2C_012.c, 222 :: 		
0x0C48	0x1D83    ADDS	R3, R0, #6
0x0C4A	0x2201    MOVS	R2, #1
0x0C4C	0x7819    LDRB	R1, [R3, #0]
0x0C4E	0xF3621104  BFI	R1, R2, #4, #1
0x0C52	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start15:
;__Lib_I2C_012.c, 224 :: 		
0x0C54	0x1CC3    ADDS	R3, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0C56	0x2201    MOVS	R2, #1
0x0C58	0x7819    LDRB	R1, [R3, #0]
0x0C5A	0xF3620141  BFI	R1, R2, #1, #1
0x0C5E	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 226 :: 		
0x0C60	0xF64F70FF  MOVW	R0, #65535
0x0C64	0xE038    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 227 :: 		
L___Lib_I2C_012_I2Cx_Start14:
;__Lib_I2C_012.c, 229 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x0C66	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
0x0C68	0x9401    STR	R4, [SP, #4]
0x0C6A	0x4604    MOV	R4, R0
0x0C6C	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_012.c, 230 :: 		
L___Lib_I2C_012_I2Cx_Start16:
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
0x0C6E	0x1CE1    ADDS	R1, R4, #3
0x0C70	0x780A    LDRB	R2, [R1, #0]
0x0C72	0xF3C20140  UBFX	R1, R2, #1, #1
0x0C76	0xB951    CBNZ	R1, L___Lib_I2C_012_I2Cx_Start17
;__Lib_I2C_012.c, 232 :: 		
0x0C78	0xB140    CBZ	R0, L___Lib_I2C_012_I2Cx_Start122
;__Lib_I2C_012.c, 233 :: 		
0x0C7A	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Start19
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_012.c, 234 :: 		
0x0C7C	0x2005    MOVS	R0, #5
0x0C7E	0x9C03    LDR	R4, [SP, #12]
0x0C80	0x47A0    BLX	R4
;__Lib_I2C_012.c, 235 :: 		
0x0C82	0x2001    MOVS	R0, #1
0x0C84	0xE028    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 236 :: 		
L___Lib_I2C_012_I2Cx_Start19:
;__Lib_I2C_012.c, 237 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 16 (R4)
0x0C86	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0C88	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 238 :: 		
0x0C8A	0xE7FF    B	L___Lib_I2C_012_I2Cx_Start18
L___Lib_I2C_012_I2Cx_Start122:
;__Lib_I2C_012.c, 232 :: 		
;__Lib_I2C_012.c, 238 :: 		
L___Lib_I2C_012_I2Cx_Start18:
;__Lib_I2C_012.c, 239 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0C8C	0xE7EF    B	L___Lib_I2C_012_I2Cx_Start16
L___Lib_I2C_012_I2Cx_Start17:
;__Lib_I2C_012.c, 241 :: 		
0x0C8E	0x1DA1    ADDS	R1, R4, #6
0x0C90	0x780A    LDRB	R2, [R1, #0]
0x0C92	0xF3C21100  UBFX	R1, R2, #4, #1
0x0C96	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start20
;__Lib_I2C_012.c, 242 :: 		
0x0C98	0x1DA3    ADDS	R3, R4, #6
0x0C9A	0x2201    MOVS	R2, #1
0x0C9C	0x7819    LDRB	R1, [R3, #0]
0x0C9E	0xF3621104  BFI	R1, R2, #4, #1
0x0CA2	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start20:
;__Lib_I2C_012.c, 244 :: 		
0x0CA4	0x1CE3    ADDS	R3, R4, #3
0x0CA6	0x2201    MOVS	R2, #1
0x0CA8	0x7819    LDRB	R1, [R3, #0]
0x0CAA	0xF3620141  BFI	R1, R2, #1, #1
0x0CAE	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 246 :: 		
; timeout start address is: 20 (R5)
0x0CB0	0x4605    MOV	R5, R0
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0CB2	0x4623    MOV	R3, R4
;__Lib_I2C_012.c, 247 :: 		
L___Lib_I2C_012_I2Cx_Start21:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 0 (R0)
0x0CB4	0x1CD9    ADDS	R1, R3, #3
0x0CB6	0x780A    LDRB	R2, [R1, #0]
0x0CB8	0xF3C20140  UBFX	R1, R2, #1, #1
0x0CBC	0xB159    CBZ	R1, L___Lib_I2C_012_I2Cx_Start22
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_012.c, 249 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
0x0CBE	0xB148    CBZ	R0, L___Lib_I2C_012_I2Cx_Start123
;__Lib_I2C_012.c, 250 :: 		
0x0CC0	0xB925    CBNZ	R5, L___Lib_I2C_012_I2Cx_Start24
; I2C_BASE end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 251 :: 		
0x0CC2	0x2005    MOVS	R0, #5
0x0CC4	0x9C03    LDR	R4, [SP, #12]
0x0CC6	0x47A0    BLX	R4
;__Lib_I2C_012.c, 252 :: 		
0x0CC8	0x2001    MOVS	R0, #1
0x0CCA	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 253 :: 		
L___Lib_I2C_012_I2Cx_Start24:
;__Lib_I2C_012.c, 254 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
0x0CCC	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 8 (R2)
0x0CCE	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x0CD0	0x4615    MOV	R5, R2
;__Lib_I2C_012.c, 255 :: 		
0x0CD2	0xE7FF    B	L___Lib_I2C_012_I2Cx_Start23
L___Lib_I2C_012_I2Cx_Start123:
;__Lib_I2C_012.c, 249 :: 		
;__Lib_I2C_012.c, 255 :: 		
L___Lib_I2C_012_I2Cx_Start23:
;__Lib_I2C_012.c, 256 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 20 (R5)
0x0CD4	0xE7EE    B	L___Lib_I2C_012_I2Cx_Start21
L___Lib_I2C_012_I2Cx_Start22:
;__Lib_I2C_012.c, 258 :: 		
0x0CD6	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 259 :: 		
L_end_I2Cx_Start:
0x0CD8	0xF8DDE000  LDR	LR, [SP, #0]
0x0CDC	0xB004    ADD	SP, SP, #16
0x0CDE	0x4770    BX	LR
0x0CE0	0x60004006  	I2C0_A1+0
0x0CE4	0x004C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0CE8	0x00B81FFF  	_I2C0_Timeout_Ptr+0
0x0CEC	0x70004006  	I2C1_A1+0
0x0CF0	0x00501FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0CF4	0x00BC1FFF  	_I2C1_Timeout_Ptr+0
0x0CF8	0x6000400E  	I2C2_A1+0
0x0CFC	0x00541FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0D00	0x00C01FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Start
__Lib_I2C_012_I2Cx_Wait_For_Idle:
;__Lib_I2C_012.c, 162 :: 		
; I2C_BASE start address is: 0 (R0)
0x0428	0xB082    SUB	SP, SP, #8
0x042A	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 163 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x042E	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 164 :: 		
;__Lib_I2C_012.c, 167 :: 		
0x0432	0x491A    LDR	R1, [PC, #104]
0x0434	0x4288    CMP	R0, R1
0x0436	0xD105    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle0
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 168 :: 		
0x0438	0x4919    LDR	R1, [PC, #100]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x043A	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_012.c, 169 :: 		
0x043C	0x4919    LDR	R1, [PC, #100]
0x043E	0x6809    LDR	R1, [R1, #0]
0x0440	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 170 :: 		
; I2Cx_TIMEOUT end address is: 12 (R3)
0x0442	0xE015    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle1
L___Lib_I2C_012_I2Cx_Wait_For_Idle0:
;__Lib_I2C_012.c, 171 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0444	0x4918    LDR	R1, [PC, #96]
0x0446	0x4288    CMP	R0, R1
0x0448	0xD106    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle2
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 172 :: 		
0x044A	0x4918    LDR	R1, [PC, #96]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x044C	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 173 :: 		
0x044E	0x4918    LDR	R1, [PC, #96]
0x0450	0x6809    LDR	R1, [R1, #0]
0x0452	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 174 :: 		
0x0454	0x4613    MOV	R3, R2
0x0456	0xE00B    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle3
L___Lib_I2C_012_I2Cx_Wait_For_Idle2:
;__Lib_I2C_012.c, 175 :: 		
0x0458	0x4916    LDR	R1, [PC, #88]
0x045A	0x4288    CMP	R0, R1
0x045C	0xD106    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle119
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 176 :: 		
0x045E	0x4916    LDR	R1, [PC, #88]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0460	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 177 :: 		
0x0462	0x4916    LDR	R1, [PC, #88]
0x0464	0x6809    LDR	R1, [R1, #0]
0x0466	0x9101    STR	R1, [SP, #4]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x0468	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 178 :: 		
0x046A	0xE000    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle4
L___Lib_I2C_012_I2Cx_Wait_For_Idle119:
;__Lib_I2C_012.c, 175 :: 		
0x046C	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 178 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle4:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x046E	0x460B    MOV	R3, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Wait_For_Idle3:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_012_I2Cx_Wait_For_Idle1:
;__Lib_I2C_012.c, 180 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
; timeout start address is: 20 (R5)
0x0470	0x461D    MOV	R5, R3
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 20 (R5)
0x0472	0x4604    MOV	R4, R0
;__Lib_I2C_012.c, 181 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle5:
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE start address is: 16 (R4)
0x0474	0x4620    MOV	R0, R4
0x0476	0xF7FFFFCB  BL	__Lib_I2C_012_I2Cx_Is_Idle+0
0x047A	0xB950    CBNZ	R0, L___Lib_I2C_012_I2Cx_Wait_For_Idle6
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 183 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x047C	0xB143    CBZ	R3, L___Lib_I2C_012_I2Cx_Wait_For_Idle120
;__Lib_I2C_012.c, 184 :: 		
0x047E	0xB91D    CBNZ	R5, L___Lib_I2C_012_I2Cx_Wait_For_Idle8
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 185 :: 		
0x0480	0x2007    MOVS	R0, #7
0x0482	0x9C01    LDR	R4, [SP, #4]
0x0484	0x47A0    BLX	R4
;__Lib_I2C_012.c, 186 :: 		
0x0486	0xE004    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_012.c, 187 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle8:
;__Lib_I2C_012.c, 188 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0488	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x048A	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x048C	0x4605    MOV	R5, R0
;__Lib_I2C_012.c, 189 :: 		
0x048E	0xE7FF    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle7
L___Lib_I2C_012_I2Cx_Wait_For_Idle120:
;__Lib_I2C_012.c, 183 :: 		
;__Lib_I2C_012.c, 189 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle7:
;__Lib_I2C_012.c, 190 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0490	0xE7F0    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle5
L___Lib_I2C_012_I2Cx_Wait_For_Idle6:
;__Lib_I2C_012.c, 191 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0492	0xF8DDE000  LDR	LR, [SP, #0]
0x0496	0xB002    ADD	SP, SP, #8
0x0498	0x4770    BX	LR
0x049A	0xBF00    NOP
0x049C	0x60004006  	I2C0_A1+0
0x04A0	0x004C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x04A4	0x00B81FFF  	_I2C0_Timeout_Ptr+0
0x04A8	0x70004006  	I2C1_A1+0
0x04AC	0x00501FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x04B0	0x00BC1FFF  	_I2C1_Timeout_Ptr+0
0x04B4	0x6000400E  	I2C2_A1+0
0x04B8	0x00541FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x04BC	0x00C01FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Wait_For_Idle
__Lib_I2C_012_I2Cx_Is_Idle:
;__Lib_I2C_012.c, 158 :: 		
; I2C_BASE start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 159 :: 		
0x0412	0x1CC1    ADDS	R1, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0414	0x780A    LDRB	R2, [R1, #0]
0x0416	0xF3C21140  UBFX	R1, R2, #5, #1
0x041A	0xF0810101  EOR	R1, R1, #1
0x041E	0xB2C9    UXTB	R1, R1
0x0420	0xB2C8    UXTB	R0, R1
;__Lib_I2C_012.c, 160 :: 		
L_end_I2Cx_Is_Idle:
0x0422	0xB001    ADD	SP, SP, #4
0x0424	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Is_Idle
_I2C1_Start:
;__Lib_I2C_012.c, 649 :: 		
0x1624	0xB081    SUB	SP, SP, #4
0x1626	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 650 :: 		
0x162A	0x4803    LDR	R0, [PC, #12]
0x162C	0xF7FFFACC  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 651 :: 		
L_end_I2C1_Start:
0x1630	0xF8DDE000  LDR	LR, [SP, #0]
0x1634	0xB001    ADD	SP, SP, #4
0x1636	0x4770    BX	LR
0x1638	0x70004006  	I2C1_A1+0
; end of _I2C1_Start
_I2C2_Start:
;__Lib_I2C_012.c, 726 :: 		
0x160C	0xB081    SUB	SP, SP, #4
0x160E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 727 :: 		
0x1612	0x4803    LDR	R0, [PC, #12]
0x1614	0xF7FFFAD8  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 728 :: 		
L_end_I2C2_Start:
0x1618	0xF8DDE000  LDR	LR, [SP, #0]
0x161C	0xB001    ADD	SP, SP, #4
0x161E	0x4770    BX	LR
0x1620	0x6000400E  	I2C2_A1+0
; end of _I2C2_Start
_UART0_Read:
;__Lib_UART_012345.c, 603 :: 		
0x13DC	0xB081    SUB	SP, SP, #4
0x13DE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 604 :: 		
0x13E2	0x4803    LDR	R0, [PC, #12]
0x13E4	0xF7FFFB8C  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 605 :: 		
L_end_UART0_Read:
0x13E8	0xF8DDE000  LDR	LR, [SP, #0]
0x13EC	0xB001    ADD	SP, SP, #4
0x13EE	0x4770    BX	LR
0x13F0	0xA0004006  	UART0_BDH+0
; end of _UART0_Read
__Lib_UART_012345_UART_Hal_Read:
;__Lib_UART_012345.c, 575 :: 		
; uartBase start address is: 0 (R0)
0x0B00	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 587 :: 		
L___Lib_UART_012345_UART_Hal_Read23:
; uartBase start address is: 0 (R0)
0x0B02	0x1D01    ADDS	R1, R0, #4
0x0B04	0x780A    LDRB	R2, [R1, #0]
0x0B06	0xF3C21140  UBFX	R1, R2, #5, #1
0x0B0A	0xB901    CBNZ	R1, L___Lib_UART_012345_UART_Hal_Read24
;__Lib_UART_012345.c, 589 :: 		
0x0B0C	0xE7F9    B	L___Lib_UART_012345_UART_Hal_Read23
L___Lib_UART_012345_UART_Hal_Read24:
;__Lib_UART_012345.c, 593 :: 		
0x0B0E	0x1DC1    ADDS	R1, R0, #7
; uartBase end address is: 0 (R0)
0x0B10	0x7809    LDRB	R1, [R1, #0]
0x0B12	0xB2C8    UXTB	R0, R1
;__Lib_UART_012345.c, 594 :: 		
L_end_UART_Hal_Read:
0x0B14	0xB001    ADD	SP, SP, #4
0x0B16	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Read
_UART0_Data_Ready:
;__Lib_UART_012345.c, 526 :: 		
0x1654	0xB081    SUB	SP, SP, #4
0x1656	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 527 :: 		
0x165A	0x4803    LDR	R0, [PC, #12]
0x165C	0xF7FFFA38  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 528 :: 		
L_end_UART0_Data_Ready:
0x1660	0xF8DDE000  LDR	LR, [SP, #0]
0x1664	0xB001    ADD	SP, SP, #4
0x1666	0x4770    BX	LR
0x1668	0xA0004006  	UART0_BDH+0
; end of _UART0_Data_Ready
__Lib_UART_012345_UART_Hal_DataReady:
;__Lib_UART_012345.c, 515 :: 		
; uartBase start address is: 0 (R0)
0x0AD0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 516 :: 		
0x0AD2	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x0AD4	0x7809    LDRB	R1, [R1, #0]
0x0AD6	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_012345.c, 517 :: 		
L_end_UART_Hal_DataReady:
0x0ADA	0xB001    ADD	SP, SP, #4
0x0ADC	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_DataReady
_UART0_Tx_Idle:
;__Lib_UART_012345.c, 772 :: 		
0x0FC8	0xB081    SUB	SP, SP, #4
0x0FCA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 773 :: 		
0x0FCE	0x4803    LDR	R0, [PC, #12]
0x0FD0	0xF7FFFC80  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 774 :: 		
L_end_UART0_Tx_Idle:
0x0FD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0FD8	0xB001    ADD	SP, SP, #4
0x0FDA	0x4770    BX	LR
0x0FDC	0xA0004006  	UART0_BDH+0
; end of _UART0_Tx_Idle
__Lib_UART_012345_UART_Hal_Tx_Idle:
;__Lib_UART_012345.c, 761 :: 		
; uartBase start address is: 0 (R0)
0x08D4	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 762 :: 		
0x08D6	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x08D8	0x7809    LDRB	R1, [R1, #0]
0x08DA	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_012345.c, 763 :: 		
L_end_UART_Hal_Tx_Idle:
0x08DE	0xB001    ADD	SP, SP, #4
0x08E0	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Tx_Idle
_UART1_Read:
;__Lib_UART_012345.c, 611 :: 		
0x0FB0	0xB081    SUB	SP, SP, #4
0x0FB2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 612 :: 		
0x0FB6	0x4803    LDR	R0, [PC, #12]
0x0FB8	0xF7FFFDA2  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 613 :: 		
L_end_UART1_Read:
0x0FBC	0xF8DDE000  LDR	LR, [SP, #0]
0x0FC0	0xB001    ADD	SP, SP, #4
0x0FC2	0x4770    BX	LR
0x0FC4	0xB0004006  	UART1_BDH+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_012345.c, 534 :: 		
0x0FE0	0xB081    SUB	SP, SP, #4
0x0FE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 535 :: 		
0x0FE6	0x4803    LDR	R0, [PC, #12]
0x0FE8	0xF7FFFD72  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 536 :: 		
L_end_UART1_Data_Ready:
0x0FEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0FF0	0xB001    ADD	SP, SP, #4
0x0FF2	0x4770    BX	LR
0x0FF4	0xB0004006  	UART1_BDH+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_012345.c, 780 :: 		
0x0F68	0xB081    SUB	SP, SP, #4
0x0F6A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 781 :: 		
0x0F6E	0x4803    LDR	R0, [PC, #12]
0x0F70	0xF7FFFCB0  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 782 :: 		
L_end_UART1_Tx_Idle:
0x0F74	0xF8DDE000  LDR	LR, [SP, #0]
0x0F78	0xB001    ADD	SP, SP, #4
0x0F7A	0x4770    BX	LR
0x0F7C	0xB0004006  	UART1_BDH+0
; end of _UART1_Tx_Idle
_UART2_Read:
;__Lib_UART_012345.c, 619 :: 		
0x0F50	0xB081    SUB	SP, SP, #4
0x0F52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 620 :: 		
0x0F56	0x4803    LDR	R0, [PC, #12]
0x0F58	0xF7FFFDD2  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 621 :: 		
L_end_UART2_Read:
0x0F5C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F60	0xB001    ADD	SP, SP, #4
0x0F62	0x4770    BX	LR
0x0F64	0xC0004006  	UART2_BDH+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_012345.c, 542 :: 		
0x0F80	0xB081    SUB	SP, SP, #4
0x0F82	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 543 :: 		
0x0F86	0x4803    LDR	R0, [PC, #12]
0x0F88	0xF7FFFDA2  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 544 :: 		
L_end_UART2_Data_Ready:
0x0F8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F90	0xB001    ADD	SP, SP, #4
0x0F92	0x4770    BX	LR
0x0F94	0xC0004006  	UART2_BDH+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_012345.c, 788 :: 		
0x0F98	0xB081    SUB	SP, SP, #4
0x0F9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 789 :: 		
0x0F9E	0x4803    LDR	R0, [PC, #12]
0x0FA0	0xF7FFFC98  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 790 :: 		
L_end_UART2_Tx_Idle:
0x0FA4	0xF8DDE000  LDR	LR, [SP, #0]
0x0FA8	0xB001    ADD	SP, SP, #4
0x0FAA	0x4770    BX	LR
0x0FAC	0xC0004006  	UART2_BDH+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_012345.c, 627 :: 		
0x10FC	0xB081    SUB	SP, SP, #4
0x10FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 628 :: 		
0x1102	0x4803    LDR	R0, [PC, #12]
0x1104	0xF7FFFCFC  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 629 :: 		
L_end_UART3_Read:
0x1108	0xF8DDE000  LDR	LR, [SP, #0]
0x110C	0xB001    ADD	SP, SP, #4
0x110E	0x4770    BX	LR
0x1110	0xD0004006  	UART3_BDH+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_012345.c, 550 :: 		
0x1018	0xB081    SUB	SP, SP, #4
0x101A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 551 :: 		
0x101E	0x4803    LDR	R0, [PC, #12]
0x1020	0xF7FFFD56  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 552 :: 		
L_end_UART3_Data_Ready:
0x1024	0xF8DDE000  LDR	LR, [SP, #0]
0x1028	0xB001    ADD	SP, SP, #4
0x102A	0x4770    BX	LR
0x102C	0xD0004006  	UART3_BDH+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_012345.c, 796 :: 		
0x10A8	0xB081    SUB	SP, SP, #4
0x10AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 797 :: 		
0x10AE	0x4803    LDR	R0, [PC, #12]
0x10B0	0xF7FFFC10  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 798 :: 		
L_end_UART3_Tx_Idle:
0x10B4	0xF8DDE000  LDR	LR, [SP, #0]
0x10B8	0xB001    ADD	SP, SP, #4
0x10BA	0x4770    BX	LR
0x10BC	0xD0004006  	UART3_BDH+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_012345.c, 635 :: 		
0x1090	0xB081    SUB	SP, SP, #4
0x1092	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 636 :: 		
0x1096	0x4803    LDR	R0, [PC, #12]
0x1098	0xF7FFFD32  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 637 :: 		
L_end_UART4_Read:
0x109C	0xF8DDE000  LDR	LR, [SP, #0]
0x10A0	0xB001    ADD	SP, SP, #4
0x10A2	0x4770    BX	LR
0x10A4	0xA000400E  	UART4_BDH+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_012345.c, 558 :: 		
0x1060	0xB081    SUB	SP, SP, #4
0x1062	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 559 :: 		
0x1066	0x4803    LDR	R0, [PC, #12]
0x1068	0xF7FFFD32  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 560 :: 		
L_end_UART4_Data_Ready:
0x106C	0xF8DDE000  LDR	LR, [SP, #0]
0x1070	0xB001    ADD	SP, SP, #4
0x1072	0x4770    BX	LR
0x1074	0xA000400E  	UART4_BDH+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_012345.c, 804 :: 		
0x1078	0xB081    SUB	SP, SP, #4
0x107A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 805 :: 		
0x107E	0x4803    LDR	R0, [PC, #12]
0x1080	0xF7FFFC28  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 806 :: 		
L_end_UART4_Tx_Idle:
0x1084	0xF8DDE000  LDR	LR, [SP, #0]
0x1088	0xB001    ADD	SP, SP, #4
0x108A	0x4770    BX	LR
0x108C	0xA000400E  	UART4_BDH+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_012345.c, 643 :: 		
0x1030	0xB081    SUB	SP, SP, #4
0x1032	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 644 :: 		
0x1036	0x4803    LDR	R0, [PC, #12]
0x1038	0xF7FFFD62  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 645 :: 		
L_end_UART5_Read:
0x103C	0xF8DDE000  LDR	LR, [SP, #0]
0x1040	0xB001    ADD	SP, SP, #4
0x1042	0x4770    BX	LR
0x1044	0xB000400E  	UART5_BDH+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_012345.c, 566 :: 		
0x1048	0xB081    SUB	SP, SP, #4
0x104A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 567 :: 		
0x104E	0x4803    LDR	R0, [PC, #12]
0x1050	0xF7FFFD3E  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 568 :: 		
L_end_UART5_Data_Ready:
0x1054	0xF8DDE000  LDR	LR, [SP, #0]
0x1058	0xB001    ADD	SP, SP, #4
0x105A	0x4770    BX	LR
0x105C	0xB000400E  	UART5_BDH+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_012345.c, 812 :: 		
0x10E4	0xB081    SUB	SP, SP, #4
0x10E6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 813 :: 		
0x10EA	0x4803    LDR	R0, [PC, #12]
0x10EC	0xF7FFFBF2  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 814 :: 		
L_end_UART5_Tx_Idle:
0x10F0	0xF8DDE000  LDR	LR, [SP, #0]
0x10F4	0xB001    ADD	SP, SP, #4
0x10F6	0x4770    BX	LR
0x10F8	0xB000400E  	UART5_BDH+0
; end of _UART5_Tx_Idle
__c3dhall3_driver_hal_i2cWrite:
;__hal_kinetis.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1970	0xB082    SUB	SP, SP, #8
0x1972	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_kinetis.c, 100 :: 		int res = 0;
0x1976	0xF2400400  MOVW	R4, #0
0x197A	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_kinetis.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x197E	0x4C05    LDR	R4, [PC, #20]
0x1980	0x6824    LDR	R4, [R4, #0]
0x1982	0x47A0    BLX	R4
0x1984	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1988	0x4304    ORRS	R4, R0
;__hal_kinetis.c, 103 :: 		return res;
0x198A	0xB220    SXTH	R0, R4
;__hal_kinetis.c, 104 :: 		}
L_end_hal_i2cWrite:
0x198C	0xF8DDE000  LDR	LR, [SP, #0]
0x1990	0xB002    ADD	SP, SP, #8
0x1992	0x4770    BX	LR
0x1994	0x00941FFF  	__c3dhall3_driver_fp_i2cWrite+0
; end of __c3dhall3_driver_hal_i2cWrite
_I2C0_Write:
;__Lib_I2C_012.c, 628 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x10C0	0xB081    SUB	SP, SP, #4
0x10C2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 629 :: 		
0x10C6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x10C8	0x4613    MOV	R3, R2
0x10CA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x10CC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x10CE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x10D0	0xF7FFFC08  BL	__Lib_I2C_012_I2Cx_Write+0
0x10D4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 630 :: 		
L_end_I2C0_Write:
0x10D6	0xF8DDE000  LDR	LR, [SP, #0]
0x10DA	0xB001    ADD	SP, SP, #4
0x10DC	0x4770    BX	LR
0x10DE	0xBF00    NOP
0x10E0	0x60004006  	I2C0_A1+0
; end of _I2C0_Write
__Lib_I2C_012_I2Cx_Write:
;__Lib_I2C_012.c, 396 :: 		
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08E4	0xB087    SUB	SP, SP, #28
0x08E6	0xF8CDE000  STR	LR, [SP, #0]
0x08EA	0x9205    STR	R2, [SP, #20]
0x08EC	0x4602    MOV	R2, R0
0x08EE	0xB2C8    UXTB	R0, R1
0x08F0	0x9306    STR	R3, [SP, #24]
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; slave_address start address is: 0 (R0)
0x08F2	0x9C07    LDR	R4, [SP, #28]
0x08F4	0x9407    STR	R4, [SP, #28]
;__Lib_I2C_012.c, 398 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x08F6	0xF04F0100  MOV	R1, #0
;__Lib_I2C_012.c, 399 :: 		
;__Lib_I2C_012.c, 402 :: 		
0x08FA	0x4C6C    LDR	R4, [PC, #432]
0x08FC	0x42A2    CMP	R2, R4
0x08FE	0xD106    BNE	L___Lib_I2C_012_I2Cx_Write57
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 403 :: 		
0x0900	0x4C6B    LDR	R4, [PC, #428]
; I2Cx_TIMEOUT start address is: 24 (R6)
0x0902	0x6826    LDR	R6, [R4, #0]
;__Lib_I2C_012.c, 404 :: 		
0x0904	0x4C6B    LDR	R4, [PC, #428]
0x0906	0x6824    LDR	R4, [R4, #0]
0x0908	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_012.c, 405 :: 		
0x090A	0x4631    MOV	R1, R6
; I2Cx_TIMEOUT end address is: 24 (R6)
0x090C	0xE014    B	L___Lib_I2C_012_I2Cx_Write58
L___Lib_I2C_012_I2Cx_Write57:
;__Lib_I2C_012.c, 406 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x090E	0x4C6A    LDR	R4, [PC, #424]
0x0910	0x42A2    CMP	R2, R4
0x0912	0xD105    BNE	L___Lib_I2C_012_I2Cx_Write59
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 407 :: 		
0x0914	0x4C69    LDR	R4, [PC, #420]
; I2Cx_TIMEOUT start address is: 24 (R6)
0x0916	0x6826    LDR	R6, [R4, #0]
;__Lib_I2C_012.c, 408 :: 		
0x0918	0x4C69    LDR	R4, [PC, #420]
0x091A	0x6824    LDR	R4, [R4, #0]
0x091C	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_012.c, 409 :: 		
; I2Cx_TIMEOUT end address is: 24 (R6)
0x091E	0xE00A    B	L___Lib_I2C_012_I2Cx_Write60
L___Lib_I2C_012_I2Cx_Write59:
;__Lib_I2C_012.c, 410 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0920	0x4C68    LDR	R4, [PC, #416]
0x0922	0x42A2    CMP	R2, R4
0x0924	0xD106    BNE	L___Lib_I2C_012_I2Cx_Write131
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 411 :: 		
0x0926	0x4C68    LDR	R4, [PC, #416]
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0928	0x6821    LDR	R1, [R4, #0]
;__Lib_I2C_012.c, 412 :: 		
0x092A	0x4C68    LDR	R4, [PC, #416]
0x092C	0x6824    LDR	R4, [R4, #0]
0x092E	0x9404    STR	R4, [SP, #16]
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0930	0x460E    MOV	R6, R1
;__Lib_I2C_012.c, 413 :: 		
0x0932	0xE000    B	L___Lib_I2C_012_I2Cx_Write61
L___Lib_I2C_012_I2Cx_Write131:
;__Lib_I2C_012.c, 410 :: 		
0x0934	0x460E    MOV	R6, R1
;__Lib_I2C_012.c, 413 :: 		
L___Lib_I2C_012_I2Cx_Write61:
; I2Cx_TIMEOUT start address is: 24 (R6)
; I2Cx_TIMEOUT end address is: 24 (R6)
L___Lib_I2C_012_I2Cx_Write60:
; I2Cx_TIMEOUT start address is: 24 (R6)
0x0936	0x4631    MOV	R1, R6
; I2Cx_TIMEOUT end address is: 24 (R6)
L___Lib_I2C_012_I2Cx_Write58:
;__Lib_I2C_012.c, 415 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0938	0x0044    LSLS	R4, R0, #1
; slave_address end address is: 0 (R0)
0x093A	0x9101    STR	R1, [SP, #4]
0x093C	0x9202    STR	R2, [SP, #8]
0x093E	0xB2E1    UXTB	R1, R4
0x0940	0x4610    MOV	R0, R2
0x0942	0xF7FFFE89  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0946	0x9A02    LDR	R2, [SP, #8]
0x0948	0x9901    LDR	R1, [SP, #4]
0x094A	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write62
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 417 :: 		
0x094C	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x094E	0xF7FFFE01  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 418 :: 		
0x0952	0x2000    MOVS	R0, #0
0x0954	0xE0A5    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 419 :: 		
L___Lib_I2C_012_I2Cx_Write62:
;__Lib_I2C_012.c, 421 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; i start address is: 28 (R7)
; I2C_BASE start address is: 8 (R2)
0x0956	0x2700    MOVS	R7, #0
; I2C_BASE end address is: 8 (R2)
; i end address is: 28 (R7)
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0958	0x463B    MOV	R3, R7
L___Lib_I2C_012_I2Cx_Write63:
; i start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0x095A	0x9C06    LDR	R4, [SP, #24]
0x095C	0x42A3    CMP	R3, R4
0x095E	0xD216    BCS	L___Lib_I2C_012_I2Cx_Write64
;__Lib_I2C_012.c, 422 :: 		
0x0960	0x9C05    LDR	R4, [SP, #20]
0x0962	0x18E4    ADDS	R4, R4, R3
0x0964	0x7824    LDRB	R4, [R4, #0]
0x0966	0x9201    STR	R2, [SP, #4]
0x0968	0x9102    STR	R1, [SP, #8]
0x096A	0x9303    STR	R3, [SP, #12]
0x096C	0xB2E1    UXTB	R1, R4
0x096E	0x4610    MOV	R0, R2
0x0970	0xF7FFFE72  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0974	0x9B03    LDR	R3, [SP, #12]
0x0976	0x9902    LDR	R1, [SP, #8]
0x0978	0x9A01    LDR	R2, [SP, #4]
0x097A	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write66
; i end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 424 :: 		
0x097C	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x097E	0xF7FFFDE9  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 425 :: 		
0x0982	0x2000    MOVS	R0, #0
0x0984	0xE08D    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 426 :: 		
L___Lib_I2C_012_I2Cx_Write66:
;__Lib_I2C_012.c, 421 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; i start address is: 12 (R3)
0x0986	0x1C5C    ADDS	R4, R3, #1
; i end address is: 12 (R3)
; i start address is: 28 (R7)
0x0988	0x4627    MOV	R7, R4
;__Lib_I2C_012.c, 427 :: 		
; i end address is: 28 (R7)
0x098A	0x463B    MOV	R3, R7
0x098C	0xE7E5    B	L___Lib_I2C_012_I2Cx_Write63
L___Lib_I2C_012_I2Cx_Write64:
;__Lib_I2C_012.c, 429 :: 		
0x098E	0x9C07    LDR	R4, [SP, #28]
0x0990	0x2C01    CMP	R4, #1
0x0992	0xD148    BNE	L___Lib_I2C_012_I2Cx_Write67
;__Lib_I2C_012.c, 431 :: 		
; timeout start address is: 12 (R3)
0x0994	0x460B    MOV	R3, R1
; I2C_BASE end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0996	0x4610    MOV	R0, R2
;__Lib_I2C_012.c, 432 :: 		
L___Lib_I2C_012_I2Cx_Write68:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0998	0x1CC4    ADDS	R4, R0, #3
0x099A	0x7825    LDRB	R5, [R4, #0]
0x099C	0xF3C50440  UBFX	R4, R5, #1, #1
0x09A0	0xB164    CBZ	R4, L___Lib_I2C_012_I2Cx_Write69
;__Lib_I2C_012.c, 434 :: 		
0x09A2	0xB141    CBZ	R1, L___Lib_I2C_012_I2Cx_Write132
;__Lib_I2C_012.c, 435 :: 		
0x09A4	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Write71
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 436 :: 		
0x09A6	0x2004    MOVS	R0, #4
0x09A8	0x9C04    LDR	R4, [SP, #16]
0x09AA	0x47A0    BLX	R4
;__Lib_I2C_012.c, 437 :: 		
0x09AC	0x2001    MOVS	R0, #1
0x09AE	0xE078    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 438 :: 		
L___Lib_I2C_012_I2Cx_Write71:
;__Lib_I2C_012.c, 439 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x09B0	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x09B2	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 440 :: 		
0x09B4	0xE000    B	L___Lib_I2C_012_I2Cx_Write70
L___Lib_I2C_012_I2Cx_Write132:
;__Lib_I2C_012.c, 434 :: 		
0x09B6	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 440 :: 		
L___Lib_I2C_012_I2Cx_Write70:
;__Lib_I2C_012.c, 441 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x09B8	0x4623    MOV	R3, R4
0x09BA	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write68
L___Lib_I2C_012_I2Cx_Write69:
;__Lib_I2C_012.c, 443 :: 		
0x09BC	0x1C86    ADDS	R6, R0, #2
0x09BE	0x2500    MOVS	R5, #0
0x09C0	0x7834    LDRB	R4, [R6, #0]
0x09C2	0xF3651445  BFI	R4, R5, #5, #1
0x09C6	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 445 :: 		
; timeout start address is: 8 (R2)
0x09C8	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 446 :: 		
L___Lib_I2C_012_I2Cx_Write72:
; timeout start address is: 8 (R2)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x09CA	0x1CC4    ADDS	R4, R0, #3
0x09CC	0x7825    LDRB	R5, [R4, #0]
0x09CE	0xF3C50440  UBFX	R4, R5, #1, #1
0x09D2	0xB95C    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write73
;__Lib_I2C_012.c, 448 :: 		
0x09D4	0xB139    CBZ	R1, L___Lib_I2C_012_I2Cx_Write133
;__Lib_I2C_012.c, 449 :: 		
0x09D6	0xB922    CBNZ	R2, L___Lib_I2C_012_I2Cx_Write75
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 450 :: 		
0x09D8	0x2004    MOVS	R0, #4
0x09DA	0x9C04    LDR	R4, [SP, #16]
0x09DC	0x47A0    BLX	R4
;__Lib_I2C_012.c, 451 :: 		
0x09DE	0x2001    MOVS	R0, #1
0x09E0	0xE05F    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 452 :: 		
L___Lib_I2C_012_I2Cx_Write75:
;__Lib_I2C_012.c, 453 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x09E2	0x1E53    SUBS	R3, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 454 :: 		
0x09E4	0xE000    B	L___Lib_I2C_012_I2Cx_Write74
L___Lib_I2C_012_I2Cx_Write133:
;__Lib_I2C_012.c, 448 :: 		
0x09E6	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 454 :: 		
L___Lib_I2C_012_I2Cx_Write74:
;__Lib_I2C_012.c, 455 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x09E8	0x461A    MOV	R2, R3
0x09EA	0xE7EE    B	L___Lib_I2C_012_I2Cx_Write72
L___Lib_I2C_012_I2Cx_Write73:
;__Lib_I2C_012.c, 457 :: 		
0x09EC	0x1D84    ADDS	R4, R0, #6
0x09EE	0x7825    LDRB	R5, [R4, #0]
0x09F0	0xF3C51400  UBFX	R4, R5, #4, #1
0x09F4	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write76
;__Lib_I2C_012.c, 458 :: 		
0x09F6	0x1D86    ADDS	R6, R0, #6
0x09F8	0x2501    MOVS	R5, #1
0x09FA	0x7834    LDRB	R4, [R6, #0]
0x09FC	0xF3651404  BFI	R4, R5, #4, #1
0x0A00	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 459 :: 		
L___Lib_I2C_012_I2Cx_Write76:
;__Lib_I2C_012.c, 460 :: 		
0x0A02	0x1D84    ADDS	R4, R0, #6
0x0A04	0x7825    LDRB	R5, [R4, #0]
0x0A06	0xF3C51480  UBFX	R4, R5, #6, #1
0x0A0A	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write77
;__Lib_I2C_012.c, 461 :: 		
0x0A0C	0x1D86    ADDS	R6, R0, #6
0x0A0E	0x2501    MOVS	R5, #1
0x0A10	0x7834    LDRB	R4, [R6, #0]
0x0A12	0xF3651486  BFI	R4, R5, #6, #1
0x0A16	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 462 :: 		
L___Lib_I2C_012_I2Cx_Write77:
;__Lib_I2C_012.c, 464 :: 		
0x0A18	0x1CC6    ADDS	R6, R0, #3
0x0A1A	0x2501    MOVS	R5, #1
0x0A1C	0x7834    LDRB	R4, [R6, #0]
0x0A1E	0xF3650441  BFI	R4, R5, #1, #1
0x0A22	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 465 :: 		
; I2C_BASE end address is: 0 (R0)
0x0A24	0xE02A    B	L___Lib_I2C_012_I2Cx_Write78
L___Lib_I2C_012_I2Cx_Write67:
;__Lib_I2C_012.c, 468 :: 		
; I2C_BASE start address is: 8 (R2)
0x0A26	0x1C96    ADDS	R6, R2, #2
0x0A28	0x2501    MOVS	R5, #1
0x0A2A	0x7834    LDRB	R4, [R6, #0]
0x0A2C	0xF3650482  BFI	R4, R5, #2, #1
0x0A30	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 470 :: 		
; timeout start address is: 12 (R3)
0x0A32	0x460B    MOV	R3, R1
; I2C_BASE end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0A34	0x4610    MOV	R0, R2
;__Lib_I2C_012.c, 471 :: 		
L___Lib_I2C_012_I2Cx_Write79:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0A36	0x1CC4    ADDS	R4, R0, #3
0x0A38	0x7825    LDRB	R5, [R4, #0]
0x0A3A	0xF3C50440  UBFX	R4, R5, #1, #1
0x0A3E	0xB964    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write80
;__Lib_I2C_012.c, 473 :: 		
0x0A40	0xB141    CBZ	R1, L___Lib_I2C_012_I2Cx_Write134
;__Lib_I2C_012.c, 474 :: 		
0x0A42	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Write82
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 475 :: 		
0x0A44	0x2004    MOVS	R0, #4
0x0A46	0x9C04    LDR	R4, [SP, #16]
0x0A48	0x47A0    BLX	R4
;__Lib_I2C_012.c, 476 :: 		
0x0A4A	0x2001    MOVS	R0, #1
0x0A4C	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 477 :: 		
L___Lib_I2C_012_I2Cx_Write82:
;__Lib_I2C_012.c, 478 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A4E	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0A50	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 479 :: 		
0x0A52	0xE000    B	L___Lib_I2C_012_I2Cx_Write81
L___Lib_I2C_012_I2Cx_Write134:
;__Lib_I2C_012.c, 473 :: 		
0x0A54	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 479 :: 		
L___Lib_I2C_012_I2Cx_Write81:
;__Lib_I2C_012.c, 480 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x0A56	0x4623    MOV	R3, R4
0x0A58	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write79
L___Lib_I2C_012_I2Cx_Write80:
;__Lib_I2C_012.c, 482 :: 		
0x0A5A	0x1D84    ADDS	R4, R0, #6
0x0A5C	0x7825    LDRB	R5, [R4, #0]
0x0A5E	0xF3C51400  UBFX	R4, R5, #4, #1
0x0A62	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write83
;__Lib_I2C_012.c, 483 :: 		
0x0A64	0x1D86    ADDS	R6, R0, #6
0x0A66	0x2501    MOVS	R5, #1
0x0A68	0x7834    LDRB	R4, [R6, #0]
0x0A6A	0xF3651404  BFI	R4, R5, #4, #1
0x0A6E	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 484 :: 		
L___Lib_I2C_012_I2Cx_Write83:
;__Lib_I2C_012.c, 486 :: 		
0x0A70	0x1CC6    ADDS	R6, R0, #3
0x0A72	0x2501    MOVS	R5, #1
0x0A74	0x7834    LDRB	R4, [R6, #0]
0x0A76	0xF3650441  BFI	R4, R5, #1, #1
0x0A7A	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 487 :: 		
L___Lib_I2C_012_I2Cx_Write78:
;__Lib_I2C_012.c, 489 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0A7C	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 490 :: 		
L___Lib_I2C_012_I2Cx_Write84:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0A7E	0x1CC4    ADDS	R4, R0, #3
0x0A80	0x7825    LDRB	R5, [R4, #0]
0x0A82	0xF3C50440  UBFX	R4, R5, #1, #1
0x0A86	0xB15C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write85
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 492 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0A88	0xB139    CBZ	R1, L___Lib_I2C_012_I2Cx_Write135
;__Lib_I2C_012.c, 493 :: 		
0x0A8A	0xB922    CBNZ	R2, L___Lib_I2C_012_I2Cx_Write87
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 494 :: 		
0x0A8C	0x2004    MOVS	R0, #4
0x0A8E	0x9C04    LDR	R4, [SP, #16]
0x0A90	0x47A0    BLX	R4
;__Lib_I2C_012.c, 495 :: 		
0x0A92	0x2001    MOVS	R0, #1
0x0A94	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 496 :: 		
L___Lib_I2C_012_I2Cx_Write87:
;__Lib_I2C_012.c, 497 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0A96	0x1E53    SUBS	R3, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 498 :: 		
0x0A98	0xE000    B	L___Lib_I2C_012_I2Cx_Write86
L___Lib_I2C_012_I2Cx_Write135:
;__Lib_I2C_012.c, 492 :: 		
0x0A9A	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 498 :: 		
L___Lib_I2C_012_I2Cx_Write86:
;__Lib_I2C_012.c, 499 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0A9C	0x461A    MOV	R2, R3
0x0A9E	0xE7EE    B	L___Lib_I2C_012_I2Cx_Write84
L___Lib_I2C_012_I2Cx_Write85:
;__Lib_I2C_012.c, 501 :: 		
0x0AA0	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 502 :: 		
L_end_I2Cx_Write:
0x0AA2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AA6	0xB007    ADD	SP, SP, #28
0x0AA8	0x4770    BX	LR
0x0AAA	0xBF00    NOP
0x0AAC	0x60004006  	I2C0_A1+0
0x0AB0	0x004C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0AB4	0x00B81FFF  	_I2C0_Timeout_Ptr+0
0x0AB8	0x70004006  	I2C1_A1+0
0x0ABC	0x00501FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0AC0	0x00BC1FFF  	_I2C1_Timeout_Ptr+0
0x0AC4	0x6000400E  	I2C2_A1+0
0x0AC8	0x00541FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0ACC	0x00C01FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Write
__Lib_I2C_012_I2Cx_WriteByte:
;__Lib_I2C_012.c, 319 :: 		
; dataByte start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0658	0xB082    SUB	SP, SP, #8
0x065A	0xF8CDE000  STR	LR, [SP, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; dataByte start address is: 4 (R1)
;__Lib_I2C_012.c, 320 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x065E	0xF04F0300  MOV	R3, #0
;__Lib_I2C_012.c, 321 :: 		
;__Lib_I2C_012.c, 324 :: 		
0x0662	0x4A26    LDR	R2, [PC, #152]
0x0664	0x4290    CMP	R0, R2
0x0666	0xD105    BNE	L___Lib_I2C_012_I2Cx_WriteByte39
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 325 :: 		
0x0668	0x4A25    LDR	R2, [PC, #148]
; I2Cx_TIMEOUT start address is: 20 (R5)
0x066A	0x6815    LDR	R5, [R2, #0]
;__Lib_I2C_012.c, 326 :: 		
0x066C	0x4A25    LDR	R2, [PC, #148]
0x066E	0x6812    LDR	R2, [R2, #0]
0x0670	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_012.c, 327 :: 		
; I2Cx_TIMEOUT end address is: 20 (R5)
0x0672	0xE015    B	L___Lib_I2C_012_I2Cx_WriteByte40
L___Lib_I2C_012_I2Cx_WriteByte39:
;__Lib_I2C_012.c, 328 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0674	0x4A24    LDR	R2, [PC, #144]
0x0676	0x4290    CMP	R0, R2
0x0678	0xD106    BNE	L___Lib_I2C_012_I2Cx_WriteByte41
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 329 :: 		
0x067A	0x4A24    LDR	R2, [PC, #144]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x067C	0x6813    LDR	R3, [R2, #0]
;__Lib_I2C_012.c, 330 :: 		
0x067E	0x4A24    LDR	R2, [PC, #144]
0x0680	0x6812    LDR	R2, [R2, #0]
0x0682	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_012.c, 331 :: 		
0x0684	0x461D    MOV	R5, R3
0x0686	0xE00B    B	L___Lib_I2C_012_I2Cx_WriteByte42
L___Lib_I2C_012_I2Cx_WriteByte41:
;__Lib_I2C_012.c, 332 :: 		
0x0688	0x4A22    LDR	R2, [PC, #136]
0x068A	0x4290    CMP	R0, R2
0x068C	0xD106    BNE	L___Lib_I2C_012_I2Cx_WriteByte127
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 333 :: 		
0x068E	0x4A22    LDR	R2, [PC, #136]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0690	0x6813    LDR	R3, [R2, #0]
;__Lib_I2C_012.c, 334 :: 		
0x0692	0x4A22    LDR	R2, [PC, #136]
0x0694	0x6812    LDR	R2, [R2, #0]
0x0696	0x9201    STR	R2, [SP, #4]
; I2Cx_TIMEOUT end address is: 12 (R3)
0x0698	0x461A    MOV	R2, R3
;__Lib_I2C_012.c, 335 :: 		
0x069A	0xE000    B	L___Lib_I2C_012_I2Cx_WriteByte43
L___Lib_I2C_012_I2Cx_WriteByte127:
;__Lib_I2C_012.c, 332 :: 		
0x069C	0x461A    MOV	R2, R3
;__Lib_I2C_012.c, 335 :: 		
L___Lib_I2C_012_I2Cx_WriteByte43:
; I2Cx_TIMEOUT start address is: 8 (R2)
0x069E	0x4615    MOV	R5, R2
; I2Cx_TIMEOUT end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_WriteByte42:
; I2Cx_TIMEOUT start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 20 (R5)
L___Lib_I2C_012_I2Cx_WriteByte40:
;__Lib_I2C_012.c, 337 :: 		
; I2Cx_TIMEOUT start address is: 20 (R5)
0x06A0	0x1C84    ADDS	R4, R0, #2
0x06A2	0x2301    MOVS	R3, #1
0x06A4	0x7822    LDRB	R2, [R4, #0]
0x06A6	0xF3631204  BFI	R2, R3, #4, #1
0x06AA	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 339 :: 		
0x06AC	0x1D02    ADDS	R2, R0, #4
0x06AE	0x7011    STRB	R1, [R2, #0]
; dataByte end address is: 4 (R1)
;__Lib_I2C_012.c, 341 :: 		
; timeout start address is: 16 (R4)
0x06B0	0x462C    MOV	R4, R5
; I2Cx_TIMEOUT end address is: 20 (R5)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x06B2	0x4629    MOV	R1, R5
;__Lib_I2C_012.c, 342 :: 		
L___Lib_I2C_012_I2Cx_WriteByte44:
; timeout start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT end address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x06B4	0x1CC2    ADDS	R2, R0, #3
0x06B6	0x7813    LDRB	R3, [R2, #0]
0x06B8	0xF3C30240  UBFX	R2, R3, #1, #1
0x06BC	0xB95A    CBNZ	R2, L___Lib_I2C_012_I2Cx_WriteByte45
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 344 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x06BE	0xB149    CBZ	R1, L___Lib_I2C_012_I2Cx_WriteByte128
;__Lib_I2C_012.c, 345 :: 		
0x06C0	0xB924    CBNZ	R4, L___Lib_I2C_012_I2Cx_WriteByte47
; I2Cx_TIMEOUT end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
;__Lib_I2C_012.c, 346 :: 		
0x06C2	0x2004    MOVS	R0, #4
0x06C4	0x9C01    LDR	R4, [SP, #4]
0x06C6	0x47A0    BLX	R4
;__Lib_I2C_012.c, 347 :: 		
0x06C8	0x2001    MOVS	R0, #1
0x06CA	0xE012    B	L_end_I2Cx_WriteByte
;__Lib_I2C_012.c, 348 :: 		
L___Lib_I2C_012_I2Cx_WriteByte47:
;__Lib_I2C_012.c, 349 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x06CC	0x1E62    SUBS	R2, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x06CE	0x4613    MOV	R3, R2
; timeout end address is: 12 (R3)
0x06D0	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 350 :: 		
0x06D2	0xE7FF    B	L___Lib_I2C_012_I2Cx_WriteByte46
L___Lib_I2C_012_I2Cx_WriteByte128:
;__Lib_I2C_012.c, 344 :: 		
;__Lib_I2C_012.c, 350 :: 		
L___Lib_I2C_012_I2Cx_WriteByte46:
;__Lib_I2C_012.c, 351 :: 		
; timeout start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 16 (R4)
0x06D4	0xE7EE    B	L___Lib_I2C_012_I2Cx_WriteByte44
L___Lib_I2C_012_I2Cx_WriteByte45:
;__Lib_I2C_012.c, 353 :: 		
0x06D6	0x1CC4    ADDS	R4, R0, #3
0x06D8	0x2301    MOVS	R3, #1
0x06DA	0x7822    LDRB	R2, [R4, #0]
0x06DC	0xF3630241  BFI	R2, R3, #1, #1
0x06E0	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 355 :: 		
0x06E2	0x1CC2    ADDS	R2, R0, #3
; I2C_BASE end address is: 0 (R0)
0x06E4	0x7813    LDRB	R3, [R2, #0]
0x06E6	0xF3C30200  UBFX	R2, R3, #0, #1
0x06EA	0xF0820201  EOR	R2, R2, #1
0x06EE	0xB2D2    UXTB	R2, R2
0x06F0	0xB2D0    UXTB	R0, R2
;__Lib_I2C_012.c, 356 :: 		
L_end_I2Cx_WriteByte:
0x06F2	0xF8DDE000  LDR	LR, [SP, #0]
0x06F6	0xB002    ADD	SP, SP, #8
0x06F8	0x4770    BX	LR
0x06FA	0xBF00    NOP
0x06FC	0x60004006  	I2C0_A1+0
0x0700	0x004C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0704	0x00B81FFF  	_I2C0_Timeout_Ptr+0
0x0708	0x70004006  	I2C1_A1+0
0x070C	0x00501FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0710	0x00BC1FFF  	_I2C1_Timeout_Ptr+0
0x0714	0x6000400E  	I2C2_A1+0
0x0718	0x00541FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x071C	0x00C01FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_WriteByte
__Lib_I2C_012_I2Cx_Stop:
;__Lib_I2C_012.c, 261 :: 		
; I2C_BASE start address is: 0 (R0)
0x0554	0xB084    SUB	SP, SP, #16
0x0556	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 262 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x055A	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 263 :: 		
;__Lib_I2C_012.c, 266 :: 		
0x055E	0x4935    LDR	R1, [PC, #212]
0x0560	0x4288    CMP	R0, R1
0x0562	0xD105    BNE	L___Lib_I2C_012_I2Cx_Stop25
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 267 :: 		
0x0564	0x4934    LDR	R1, [PC, #208]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0566	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_012.c, 268 :: 		
0x0568	0x4934    LDR	R1, [PC, #208]
0x056A	0x6809    LDR	R1, [R1, #0]
0x056C	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 269 :: 		
; I2Cx_TIMEOUT end address is: 16 (R4)
0x056E	0xE015    B	L___Lib_I2C_012_I2Cx_Stop26
L___Lib_I2C_012_I2Cx_Stop25:
;__Lib_I2C_012.c, 270 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0570	0x4933    LDR	R1, [PC, #204]
0x0572	0x4288    CMP	R0, R1
0x0574	0xD106    BNE	L___Lib_I2C_012_I2Cx_Stop27
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 271 :: 		
0x0576	0x4933    LDR	R1, [PC, #204]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0578	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 272 :: 		
0x057A	0x4933    LDR	R1, [PC, #204]
0x057C	0x6809    LDR	R1, [R1, #0]
0x057E	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 273 :: 		
0x0580	0x4614    MOV	R4, R2
0x0582	0xE00B    B	L___Lib_I2C_012_I2Cx_Stop28
L___Lib_I2C_012_I2Cx_Stop27:
;__Lib_I2C_012.c, 274 :: 		
0x0584	0x4931    LDR	R1, [PC, #196]
0x0586	0x4288    CMP	R0, R1
0x0588	0xD106    BNE	L___Lib_I2C_012_I2Cx_Stop124
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 275 :: 		
0x058A	0x4931    LDR	R1, [PC, #196]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x058C	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 276 :: 		
0x058E	0x4931    LDR	R1, [PC, #196]
0x0590	0x6809    LDR	R1, [R1, #0]
0x0592	0x9103    STR	R1, [SP, #12]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x0594	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 277 :: 		
0x0596	0xE000    B	L___Lib_I2C_012_I2Cx_Stop29
L___Lib_I2C_012_I2Cx_Stop124:
;__Lib_I2C_012.c, 274 :: 		
0x0598	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 277 :: 		
L___Lib_I2C_012_I2Cx_Stop29:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x059A	0x460C    MOV	R4, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Stop28:
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
L___Lib_I2C_012_I2Cx_Stop26:
;__Lib_I2C_012.c, 279 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x059C	0x1C83    ADDS	R3, R0, #2
0x059E	0x2200    MOVS	R2, #0
0x05A0	0x7819    LDRB	R1, [R3, #0]
0x05A2	0xF3621145  BFI	R1, R2, #5, #1
0x05A6	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 280 :: 		
0x05A8	0x1C83    ADDS	R3, R0, #2
0x05AA	0x2200    MOVS	R2, #0
0x05AC	0x7819    LDRB	R1, [R3, #0]
0x05AE	0xF3621104  BFI	R1, R2, #4, #1
0x05B2	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 282 :: 		
0x05B4	0x9401    STR	R4, [SP, #4]
0x05B6	0x9002    STR	R0, [SP, #8]
0x05B8	0xF7FFFF36  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
0x05BC	0x9802    LDR	R0, [SP, #8]
0x05BE	0x9C01    LDR	R4, [SP, #4]
;__Lib_I2C_012.c, 284 :: 		
; timeout start address is: 12 (R3)
0x05C0	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 285 :: 		
L___Lib_I2C_012_I2Cx_Stop30:
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x05C2	0x1CC1    ADDS	R1, R0, #3
0x05C4	0x780A    LDRB	R2, [R1, #0]
0x05C6	0xF3C20140  UBFX	R1, R2, #1, #1
0x05CA	0xB951    CBNZ	R1, L___Lib_I2C_012_I2Cx_Stop31
;__Lib_I2C_012.c, 287 :: 		
0x05CC	0xB144    CBZ	R4, L___Lib_I2C_012_I2Cx_Stop125
;__Lib_I2C_012.c, 288 :: 		
0x05CE	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Stop33
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 289 :: 		
0x05D0	0x2006    MOVS	R0, #6
0x05D2	0x9C03    LDR	R4, [SP, #12]
0x05D4	0x47A0    BLX	R4
;__Lib_I2C_012.c, 290 :: 		
0x05D6	0x2001    MOVS	R0, #1
0x05D8	0xE027    B	L_end_I2Cx_Stop
;__Lib_I2C_012.c, 291 :: 		
L___Lib_I2C_012_I2Cx_Stop33:
;__Lib_I2C_012.c, 292 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x05DA	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x05DC	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 293 :: 		
0x05DE	0xE7FF    B	L___Lib_I2C_012_I2Cx_Stop32
L___Lib_I2C_012_I2Cx_Stop125:
;__Lib_I2C_012.c, 287 :: 		
;__Lib_I2C_012.c, 293 :: 		
L___Lib_I2C_012_I2Cx_Stop32:
;__Lib_I2C_012.c, 294 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x05E0	0xE7EF    B	L___Lib_I2C_012_I2Cx_Stop30
L___Lib_I2C_012_I2Cx_Stop31:
;__Lib_I2C_012.c, 296 :: 		
0x05E2	0x1D81    ADDS	R1, R0, #6
0x05E4	0x780A    LDRB	R2, [R1, #0]
0x05E6	0xF3C21180  UBFX	R1, R2, #6, #1
0x05EA	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop34
;__Lib_I2C_012.c, 297 :: 		
0x05EC	0x1D83    ADDS	R3, R0, #6
0x05EE	0x2201    MOVS	R2, #1
0x05F0	0x7819    LDRB	R1, [R3, #0]
0x05F2	0xF3621186  BFI	R1, R2, #6, #1
0x05F6	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Stop34:
;__Lib_I2C_012.c, 299 :: 		
0x05F8	0x1CC3    ADDS	R3, R0, #3
0x05FA	0x2201    MOVS	R2, #1
0x05FC	0x7819    LDRB	R1, [R3, #0]
0x05FE	0xF3620141  BFI	R1, R2, #1, #1
0x0602	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 301 :: 		
; timeout start address is: 12 (R3)
0x0604	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 302 :: 		
L___Lib_I2C_012_I2Cx_Stop35:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
0x0606	0x1CC1    ADDS	R1, R0, #3
0x0608	0x780A    LDRB	R2, [R1, #0]
0x060A	0xF3C20140  UBFX	R1, R2, #1, #1
0x060E	0xB159    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop36
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_012.c, 304 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0610	0xB14C    CBZ	R4, L___Lib_I2C_012_I2Cx_Stop126
;__Lib_I2C_012.c, 305 :: 		
0x0612	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Stop38
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 306 :: 		
0x0614	0x2006    MOVS	R0, #6
0x0616	0x9C03    LDR	R4, [SP, #12]
0x0618	0x47A0    BLX	R4
;__Lib_I2C_012.c, 307 :: 		
0x061A	0x2001    MOVS	R0, #1
0x061C	0xE005    B	L_end_I2Cx_Stop
;__Lib_I2C_012.c, 308 :: 		
L___Lib_I2C_012_I2Cx_Stop38:
;__Lib_I2C_012.c, 309 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x061E	0x1E59    SUBS	R1, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
0x0620	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x0622	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 310 :: 		
0x0624	0xE7FF    B	L___Lib_I2C_012_I2Cx_Stop37
L___Lib_I2C_012_I2Cx_Stop126:
;__Lib_I2C_012.c, 304 :: 		
;__Lib_I2C_012.c, 310 :: 		
L___Lib_I2C_012_I2Cx_Stop37:
;__Lib_I2C_012.c, 311 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
0x0626	0xE7EE    B	L___Lib_I2C_012_I2Cx_Stop35
L___Lib_I2C_012_I2Cx_Stop36:
;__Lib_I2C_012.c, 313 :: 		
0x0628	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 314 :: 		
L_end_I2Cx_Stop:
0x062A	0xF8DDE000  LDR	LR, [SP, #0]
0x062E	0xB004    ADD	SP, SP, #16
0x0630	0x4770    BX	LR
0x0632	0xBF00    NOP
0x0634	0x60004006  	I2C0_A1+0
0x0638	0x004C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x063C	0x00B81FFF  	_I2C0_Timeout_Ptr+0
0x0640	0x70004006  	I2C1_A1+0
0x0644	0x00501FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0648	0x00BC1FFF  	_I2C1_Timeout_Ptr+0
0x064C	0x6000400E  	I2C2_A1+0
0x0650	0x00541FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0654	0x00C01FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Stop
_I2C1_Write:
;__Lib_I2C_012.c, 705 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1710	0xB081    SUB	SP, SP, #4
0x1712	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 706 :: 		
0x1716	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1718	0x4613    MOV	R3, R2
0x171A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x171C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x171E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1720	0xF7FFF8E0  BL	__Lib_I2C_012_I2Cx_Write+0
0x1724	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 707 :: 		
L_end_I2C1_Write:
0x1726	0xF8DDE000  LDR	LR, [SP, #0]
0x172A	0xB001    ADD	SP, SP, #4
0x172C	0x4770    BX	LR
0x172E	0xBF00    NOP
0x1730	0x70004006  	I2C1_A1+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_012.c, 782 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x16D8	0xB081    SUB	SP, SP, #4
0x16DA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 783 :: 		
0x16DE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x16E0	0x4613    MOV	R3, R2
0x16E2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x16E4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x16E6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x16E8	0xF7FFF8FC  BL	__Lib_I2C_012_I2Cx_Write+0
0x16EC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 784 :: 		
L_end_I2C2_Write:
0x16EE	0xF8DDE000  LDR	LR, [SP, #0]
0x16F2	0xB001    ADD	SP, SP, #4
0x16F4	0x4770    BX	LR
0x16F6	0xBF00    NOP
0x16F8	0x6000400E  	I2C2_A1+0
; end of _I2C2_Write
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x1B4C	0xF64007FE  MOVW	R7, #2302
0x1B50	0xF2C0073D  MOVT	R7, #61
0x1B54	0xBF00    NOP
0x1B56	0xBF00    NOP
L_Delay_100ms20:
0x1B58	0x1E7F    SUBS	R7, R7, #1
0x1B5A	0xD1FD    BNE	L_Delay_100ms20
0x1B5C	0xBF00    NOP
0x1B5E	0xBF00    NOP
0x1B60	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x1B62	0x4770    BX	LR
; end of _Delay_100ms
_applicationTask:
;Click_3D_Hall_3_KINETIS.c, 59 :: 		void applicationTask( )
0x2750	0xB081    SUB	SP, SP, #4
0x2752	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_KINETIS.c, 61 :: 		c3dhall3_readXYZ( &axes_xyz[0] );
0x2756	0x481E    LDR	R0, [PC, #120]
0x2758	0xF7FFFF5E  BL	_c3dhall3_readXYZ+0
;Click_3D_Hall_3_KINETIS.c, 63 :: 		mikrobus_logWrite( " X:", _LOG_TEXT );
0x275C	0x481D    LDR	R0, [PC, #116]
0x275E	0x2101    MOVS	R1, #1
0x2760	0xF7FFFF96  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_KINETIS.c, 64 :: 		IntToStr( axes_xyz[0], text );
0x2764	0x481A    LDR	R0, [PC, #104]
0x2766	0xF9B00000  LDRSH	R0, [R0, #0]
0x276A	0x491B    LDR	R1, [PC, #108]
0x276C	0xF7FFFECE  BL	_IntToStr+0
;Click_3D_Hall_3_KINETIS.c, 65 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x2770	0x2101    MOVS	R1, #1
0x2772	0x4819    LDR	R0, [PC, #100]
0x2774	0xF7FFFF8C  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_KINETIS.c, 66 :: 		mikrobus_logWrite( " Y:", _LOG_TEXT );
0x2778	0x4818    LDR	R0, [PC, #96]
0x277A	0x2101    MOVS	R1, #1
0x277C	0xF7FFFF88  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_KINETIS.c, 67 :: 		IntToStr( axes_xyz[1], text );
0x2780	0x4817    LDR	R0, [PC, #92]
0x2782	0xF9B00000  LDRSH	R0, [R0, #0]
0x2786	0x4914    LDR	R1, [PC, #80]
0x2788	0xF7FFFEC0  BL	_IntToStr+0
;Click_3D_Hall_3_KINETIS.c, 68 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x278C	0x2101    MOVS	R1, #1
0x278E	0x4812    LDR	R0, [PC, #72]
0x2790	0xF7FFFF7E  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_KINETIS.c, 69 :: 		mikrobus_logWrite( " Z:", _LOG_TEXT );
0x2794	0x4813    LDR	R0, [PC, #76]
0x2796	0x2101    MOVS	R1, #1
0x2798	0xF7FFFF7A  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_KINETIS.c, 70 :: 		IntToStr( axes_xyz[2], text );
0x279C	0x4812    LDR	R0, [PC, #72]
0x279E	0xF9B00000  LDRSH	R0, [R0, #0]
0x27A2	0x490D    LDR	R1, [PC, #52]
0x27A4	0xF7FFFEB2  BL	_IntToStr+0
;Click_3D_Hall_3_KINETIS.c, 71 :: 		mikrobus_logWrite( text, _LOG_LINE );
0x27A8	0x2102    MOVS	R1, #2
0x27AA	0x480B    LDR	R0, [PC, #44]
0x27AC	0xF7FFFF70  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_KINETIS.c, 73 :: 		Delay_ms(100);
0x27B0	0xF64007FE  MOVW	R7, #2302
0x27B4	0xF2C0073D  MOVT	R7, #61
0x27B8	0xBF00    NOP
0x27BA	0xBF00    NOP
L_applicationTask4:
0x27BC	0x1E7F    SUBS	R7, R7, #1
0x27BE	0xD1FD    BNE	L_applicationTask4
0x27C0	0xBF00    NOP
0x27C2	0xBF00    NOP
0x27C4	0xBF00    NOP
;Click_3D_Hall_3_KINETIS.c, 74 :: 		}
L_end_applicationTask:
0x27C6	0xF8DDE000  LDR	LR, [SP, #0]
0x27CA	0xB001    ADD	SP, SP, #4
0x27CC	0x4770    BX	LR
0x27CE	0xBF00    NOP
0x27D0	0x00581FFF  	_axes_xyz+0
0x27D4	0x003D1FFF  	?lstr3_Click_3D_Hall_3_KINETIS+0
0x27D8	0x005E1FFF  	_text+0
0x27DC	0x00411FFF  	?lstr4_Click_3D_Hall_3_KINETIS+0
0x27E0	0x005A1FFF  	_axes_xyz+2
0x27E4	0x00451FFF  	?lstr5_Click_3D_Hall_3_KINETIS+0
0x27E8	0x005C1FFF  	_axes_xyz+4
; end of _applicationTask
_c3dhall3_readXYZ:
;__c3dhall3_driver.c, 245 :: 		void c3dhall3_readXYZ( int16_t *OUT_XYZ )
; OUT_XYZ start address is: 0 (R0)
0x2618	0xB084    SUB	SP, SP, #16
0x261A	0xF8CDE000  STR	LR, [SP, #0]
; OUT_XYZ end address is: 0 (R0)
; OUT_XYZ start address is: 0 (R0)
;__c3dhall3_driver.c, 249 :: 		c3dhall3_readRegisters( 0x68, auxBuffer, 6 );
0x261E	0xA902    ADD	R1, SP, #8
0x2620	0x9001    STR	R0, [SP, #4]
0x2622	0x2206    MOVS	R2, #6
0x2624	0x2068    MOVS	R0, #104
0x2626	0xF7FFFA37  BL	_c3dhall3_readRegisters+0
0x262A	0x9801    LDR	R0, [SP, #4]
;__c3dhall3_driver.c, 251 :: 		OUT_XYZ[0] = auxBuffer[1];
0x262C	0xAC02    ADD	R4, SP, #8
0x262E	0x1C61    ADDS	R1, R4, #1
0x2630	0x7809    LDRB	R1, [R1, #0]
0x2632	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 252 :: 		OUT_XYZ[0] <<= 8;
0x2634	0xF9B01000  LDRSH	R1, [R0, #0]
0x2638	0x0209    LSLS	R1, R1, #8
0x263A	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 253 :: 		OUT_XYZ[0] |= auxBuffer[0];
0x263C	0x7822    LDRB	R2, [R4, #0]
0x263E	0xF9B01000  LDRSH	R1, [R0, #0]
0x2642	0x4311    ORRS	R1, R2
0x2644	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 255 :: 		OUT_XYZ[1] = auxBuffer[3];
0x2646	0x1C82    ADDS	R2, R0, #2
0x2648	0x1CE1    ADDS	R1, R4, #3
0x264A	0x7809    LDRB	R1, [R1, #0]
0x264C	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 256 :: 		OUT_XYZ[1] <<= 8;
0x264E	0x1C82    ADDS	R2, R0, #2
0x2650	0xF9B21000  LDRSH	R1, [R2, #0]
0x2654	0x0209    LSLS	R1, R1, #8
0x2656	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 257 :: 		OUT_XYZ[1] |= auxBuffer[2];
0x2658	0x1C83    ADDS	R3, R0, #2
0x265A	0x1CA1    ADDS	R1, R4, #2
0x265C	0x780A    LDRB	R2, [R1, #0]
0x265E	0xF9B31000  LDRSH	R1, [R3, #0]
0x2662	0x4311    ORRS	R1, R2
0x2664	0x8019    STRH	R1, [R3, #0]
;__c3dhall3_driver.c, 259 :: 		OUT_XYZ[2] = auxBuffer[5];
0x2666	0x1D02    ADDS	R2, R0, #4
0x2668	0x1D61    ADDS	R1, R4, #5
0x266A	0x7809    LDRB	R1, [R1, #0]
0x266C	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 260 :: 		OUT_XYZ[2] <<= 8;
0x266E	0x1D02    ADDS	R2, R0, #4
0x2670	0xF9B21000  LDRSH	R1, [R2, #0]
0x2674	0x0209    LSLS	R1, R1, #8
0x2676	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 261 :: 		OUT_XYZ[2] |= auxBuffer[4];
0x2678	0x1D03    ADDS	R3, R0, #4
; OUT_XYZ end address is: 0 (R0)
0x267A	0x1D21    ADDS	R1, R4, #4
0x267C	0x780A    LDRB	R2, [R1, #0]
0x267E	0xF9B31000  LDRSH	R1, [R3, #0]
0x2682	0x4311    ORRS	R1, R2
0x2684	0x8019    STRH	R1, [R3, #0]
;__c3dhall3_driver.c, 262 :: 		}
L_end_c3dhall3_readXYZ:
0x2686	0xF8DDE000  LDR	LR, [SP, #0]
0x268A	0xB004    ADD	SP, SP, #16
0x268C	0x4770    BX	LR
; end of _c3dhall3_readXYZ
_c3dhall3_readRegisters:
;__c3dhall3_driver.c, 121 :: 		void c3dhall3_readRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
; registerAddress start address is: 0 (R0)
0x1A98	0xB084    SUB	SP, SP, #16
0x1A9A	0xF8CDE000  STR	LR, [SP, #0]
0x1A9E	0x9102    STR	R1, [SP, #8]
0x1AA0	0xF88D200C  STRB	R2, [SP, #12]
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
;__c3dhall3_driver.c, 123 :: 		if (c3dhall3_communicationType == 0)
0x1AA4	0x4B25    LDR	R3, [PC, #148]
0x1AA6	0x781B    LDRB	R3, [R3, #0]
0x1AA8	0xBB03    CBNZ	R3, L_c3dhall3_readRegisters6
;__c3dhall3_driver.c, 129 :: 		spi_auxBufferIn[0] = registerAddress;
0x1AAA	0xAC01    ADD	R4, SP, #4
0x1AAC	0x7020    STRB	R0, [R4, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 130 :: 		spi_auxBufferIn[0] |= 0x80;
0x1AAE	0x7823    LDRB	R3, [R4, #0]
0x1AB0	0xF0430380  ORR	R3, R3, #128
0x1AB4	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 132 :: 		hal_gpio_rstSet(1);
0x1AB6	0x2001    MOVS	R0, #1
0x1AB8	0x4C21    LDR	R4, [PC, #132]
0x1ABA	0x6824    LDR	R4, [R4, #0]
0x1ABC	0x47A0    BLX	R4
;__c3dhall3_driver.c, 133 :: 		hal_gpio_csSet(0);
0x1ABE	0x2000    MOVS	R0, #0
0x1AC0	0x4C20    LDR	R4, [PC, #128]
0x1AC2	0x6824    LDR	R4, [R4, #0]
0x1AC4	0x47A0    BLX	R4
;__c3dhall3_driver.c, 134 :: 		hal_spiWrite( spi_auxBufferIn, 1 );
0x1AC6	0xAB01    ADD	R3, SP, #4
0x1AC8	0x2101    MOVS	R1, #1
0x1ACA	0x4618    MOV	R0, R3
0x1ACC	0xF7FFFE32  BL	__c3dhall3_driver_hal_spiWrite+0
;__c3dhall3_driver.c, 135 :: 		hal_gpio_rstSet(0);
0x1AD0	0x2000    MOVS	R0, #0
0x1AD2	0x4C1B    LDR	R4, [PC, #108]
0x1AD4	0x6824    LDR	R4, [R4, #0]
0x1AD6	0x47A0    BLX	R4
;__c3dhall3_driver.c, 136 :: 		hal_spiRead( registerBuffer, nRegisters );
0x1AD8	0xF89D100C  LDRB	R1, [SP, #12]
0x1ADC	0x9802    LDR	R0, [SP, #8]
0x1ADE	0xF7FFFEC7  BL	__c3dhall3_driver_hal_spiRead+0
;__c3dhall3_driver.c, 137 :: 		hal_gpio_csSet(1);
0x1AE2	0x2001    MOVS	R0, #1
0x1AE4	0x4C17    LDR	R4, [PC, #92]
0x1AE6	0x6824    LDR	R4, [R4, #0]
0x1AE8	0x47A0    BLX	R4
;__c3dhall3_driver.c, 139 :: 		}
0x1AEA	0xE022    B	L_c3dhall3_readRegisters7
L_c3dhall3_readRegisters6:
;__c3dhall3_driver.c, 140 :: 		else if (c3dhall3_communicationType == 1)
; registerAddress start address is: 0 (R0)
0x1AEC	0x4B13    LDR	R3, [PC, #76]
0x1AEE	0x781B    LDRB	R3, [R3, #0]
0x1AF0	0x2B01    CMP	R3, #1
0x1AF2	0xD11E    BNE	L_c3dhall3_readRegisters8
;__c3dhall3_driver.c, 144 :: 		i2c_regAddr = registerAddress;
0x1AF4	0xF88D0005  STRB	R0, [SP, #5]
;__c3dhall3_driver.c, 145 :: 		i2c_regAddr |= 0x80;
0x1AF8	0xF0400380  ORR	R3, R0, #128
; registerAddress end address is: 0 (R0)
0x1AFC	0xF88D3005  STRB	R3, [SP, #5]
;__c3dhall3_driver.c, 147 :: 		hal_gpio_csSet(1);
0x1B00	0x2001    MOVS	R0, #1
0x1B02	0x4C10    LDR	R4, [PC, #64]
0x1B04	0x6824    LDR	R4, [R4, #0]
0x1B06	0x47A0    BLX	R4
;__c3dhall3_driver.c, 149 :: 		hal_i2cStart( );
0x1B08	0xF7FFFE32  BL	__c3dhall3_driver_hal_i2cStart+0
;__c3dhall3_driver.c, 150 :: 		hal_i2cWrite( _slaveAddress, &i2c_regAddr, 1, END_MODE_RESTART );
0x1B0C	0xF10D0405  ADD	R4, SP, #5
0x1B10	0x4B0D    LDR	R3, [PC, #52]
0x1B12	0x781B    LDRB	R3, [R3, #0]
0x1B14	0x2201    MOVS	R2, #1
0x1B16	0x4621    MOV	R1, R4
0x1B18	0xB2D8    UXTB	R0, R3
0x1B1A	0x2300    MOVS	R3, #0
0x1B1C	0xF7FFFF28  BL	__c3dhall3_driver_hal_i2cWrite+0
;__c3dhall3_driver.c, 151 :: 		hal_i2cRead( _slaveAddress, registerBuffer, nRegisters, END_MODE_STOP );
0x1B20	0x4B09    LDR	R3, [PC, #36]
0x1B22	0x781B    LDRB	R3, [R3, #0]
0x1B24	0xF89D200C  LDRB	R2, [SP, #12]
0x1B28	0x9902    LDR	R1, [SP, #8]
0x1B2A	0xB2D8    UXTB	R0, R3
0x1B2C	0x2301    MOVS	R3, #1
0x1B2E	0xF7FFFEE3  BL	__c3dhall3_driver_hal_i2cRead+0
;__c3dhall3_driver.c, 152 :: 		}
L_c3dhall3_readRegisters8:
L_c3dhall3_readRegisters7:
;__c3dhall3_driver.c, 153 :: 		}
L_end_c3dhall3_readRegisters:
0x1B32	0xF8DDE000  LDR	LR, [SP, #0]
0x1B36	0xB004    ADD	SP, SP, #16
0x1B38	0x4770    BX	LR
0x1B3A	0xBF00    NOP
0x1B3C	0x00491FFF  	__c3dhall3_driver_c3dhall3_communicationType+0
0x1B40	0x00981FFF  	__c3dhall3_driver_hal_gpio_rstSet+0
0x1B44	0x009C1FFF  	__c3dhall3_driver_hal_gpio_csSet+0
0x1B48	0x004A1FFF  	__c3dhall3_driver__slaveAddress+0
; end of _c3dhall3_readRegisters
__c3dhall3_driver_hal_spiRead:
;__hal_kinetis.c, 48 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
; pBuf start address is: 0 (R0)
0x1870	0xB083    SUB	SP, SP, #12
0x1872	0xF8CDE000  STR	LR, [SP, #0]
0x1876	0xF8AD1008  STRH	R1, [SP, #8]
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
;__hal_kinetis.c, 50 :: 		uint8_t *ptr = pBuf;
0x187A	0x9001    STR	R0, [SP, #4]
; pBuf end address is: 0 (R0)
;__hal_kinetis.c, 51 :: 		while( nBytes-- )
L___c3dhall3_driver_hal_spiRead2:
0x187C	0xF8BD3008  LDRH	R3, [SP, #8]
0x1880	0xF8BD2008  LDRH	R2, [SP, #8]
0x1884	0x1E52    SUBS	R2, R2, #1
0x1886	0xF8AD2008  STRH	R2, [SP, #8]
0x188A	0xB14B    CBZ	R3, L___c3dhall3_driver_hal_spiRead3
;__hal_kinetis.c, 52 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
0x188C	0x2000    MOVS	R0, #0
0x188E	0x4C06    LDR	R4, [PC, #24]
0x1890	0x6824    LDR	R4, [R4, #0]
0x1892	0x47A0    BLX	R4
0x1894	0x9A01    LDR	R2, [SP, #4]
0x1896	0x7010    STRB	R0, [R2, #0]
0x1898	0x9A01    LDR	R2, [SP, #4]
0x189A	0x1C52    ADDS	R2, R2, #1
0x189C	0x9201    STR	R2, [SP, #4]
0x189E	0xE7ED    B	L___c3dhall3_driver_hal_spiRead2
L___c3dhall3_driver_hal_spiRead3:
;__hal_kinetis.c, 53 :: 		}
L_end_hal_spiRead:
0x18A0	0xF8DDE000  LDR	LR, [SP, #0]
0x18A4	0xB003    ADD	SP, SP, #12
0x18A6	0x4770    BX	LR
0x18A8	0x00A41FFF  	__c3dhall3_driver_fp_spiRead+0
; end of __c3dhall3_driver_hal_spiRead
_SPI0_Read:
;__Lib_SPI_012.c, 654 :: 		
; dataOut start address is: 0 (R0)
0x1594	0xB081    SUB	SP, SP, #4
0x1596	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 655 :: 		
0x159A	0x4917    LDR	R1, [PC, #92]
0x159C	0x6809    LDR	R1, [R1, #0]
0x159E	0xF0410201  ORR	R2, R1, #1
0x15A2	0x4915    LDR	R1, [PC, #84]
0x15A4	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 656 :: 		
0x15A6	0x4914    LDR	R1, [PC, #80]
0x15A8	0x680A    LDR	R2, [R1, #0]
0x15AA	0xF46F6140  MVN	R1, #3072
0x15AE	0xEA020101  AND	R1, R2, R1, LSL #0
0x15B2	0xF4416240  ORR	R2, R1, #3072
0x15B6	0x4910    LDR	R1, [PC, #64]
0x15B8	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 657 :: 		
0x15BA	0x4A10    LDR	R2, [PC, #64]
0x15BC	0x4910    LDR	R1, [PC, #64]
0x15BE	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 658 :: 		
0x15C0	0x4910    LDR	R1, [PC, #64]
0x15C2	0x680A    LDR	R2, [R1, #0]
0x15C4	0x4910    LDR	R1, [PC, #64]
0x15C6	0x400A    ANDS	R2, R1
0x15C8	0x490E    LDR	R1, [PC, #56]
0x15CA	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 659 :: 		
0x15CC	0x490A    LDR	R1, [PC, #40]
0x15CE	0x680A    LDR	R2, [R1, #0]
0x15D0	0xF06F0101  MVN	R1, #1
0x15D4	0x400A    ANDS	R2, R1
0x15D6	0x4908    LDR	R1, [PC, #32]
0x15D8	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 661 :: 		
0x15DA	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x15DC	0xF04F6180  MOV	R1, #67108864
0x15E0	0x4805    LDR	R0, [PC, #20]
0x15E2	0xF7FFFD97  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 662 :: 		
0x15E6	0x4804    LDR	R0, [PC, #16]
0x15E8	0xF7FFFB8C  BL	__Lib_SPI_012_SPI_Hal_ReadBlocking+0
0x15EC	0xB280    UXTH	R0, R0
;__Lib_SPI_012.c, 663 :: 		
L_end_SPI0_Read:
0x15EE	0xF8DDE000  LDR	LR, [SP, #0]
0x15F2	0xB001    ADD	SP, SP, #4
0x15F4	0x4770    BX	LR
0x15F6	0xBF00    NOP
0x15F8	0xC0004002  	SPI0_MCR+0
0x15FC	0x00009A0A  	#-1710620672
0x1600	0xC02C4002  	SPI0_MCR+44
0x1604	0xC0084002  	SPI0_MCR+8
0x1608	0xFFFF0000  	#65535
; end of _SPI0_Read
__Lib_SPI_012_SPI_Hal_ReadBlocking:
;__Lib_SPI_012.c, 629 :: 		
; spiBase start address is: 0 (R0)
0x0D04	0xB081    SUB	SP, SP, #4
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 634 :: 		
L___Lib_SPI_012_SPI_Hal_ReadBlocking22:
; spiBase start address is: 0 (R0)
0x0D06	0xF200012C  ADDW	R1, R0, #44
0x0D0A	0x680A    LDR	R2, [R1, #0]
0x0D0C	0xF3C24140  UBFX	R1, R2, #17, #1
0x0D10	0xB901    CBNZ	R1, L___Lib_SPI_012_SPI_Hal_ReadBlocking23
;__Lib_SPI_012.c, 636 :: 		
0x0D12	0xE7F8    B	L___Lib_SPI_012_SPI_Hal_ReadBlocking22
L___Lib_SPI_012_SPI_Hal_ReadBlocking23:
;__Lib_SPI_012.c, 638 :: 		
0x0D14	0xF2000138  ADDW	R1, R0, #56
0x0D18	0x6809    LDR	R1, [R1, #0]
; receiveVal start address is: 12 (R3)
0x0D1A	0xB28B    UXTH	R3, R1
;__Lib_SPI_012.c, 640 :: 		
0x0D1C	0xF200022C  ADDW	R2, R0, #44
; spiBase end address is: 0 (R0)
0x0D20	0xF44F3100  MOV	R1, #131072
0x0D24	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 642 :: 		
0x0D26	0xB298    UXTH	R0, R3
; receiveVal end address is: 12 (R3)
;__Lib_SPI_012.c, 643 :: 		
L_end_SPI_Hal_ReadBlocking:
0x0D28	0xB001    ADD	SP, SP, #4
0x0D2A	0x4770    BX	LR
; end of __Lib_SPI_012_SPI_Hal_ReadBlocking
_SPI1_Read:
;__Lib_SPI_012.c, 671 :: 		
; dataOut start address is: 0 (R0)
0x1364	0xB081    SUB	SP, SP, #4
0x1366	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 672 :: 		
0x136A	0x4917    LDR	R1, [PC, #92]
0x136C	0x6809    LDR	R1, [R1, #0]
0x136E	0xF0410201  ORR	R2, R1, #1
0x1372	0x4915    LDR	R1, [PC, #84]
0x1374	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 673 :: 		
0x1376	0x4914    LDR	R1, [PC, #80]
0x1378	0x680A    LDR	R2, [R1, #0]
0x137A	0xF46F6140  MVN	R1, #3072
0x137E	0xEA020101  AND	R1, R2, R1, LSL #0
0x1382	0xF4416240  ORR	R2, R1, #3072
0x1386	0x4910    LDR	R1, [PC, #64]
0x1388	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 674 :: 		
0x138A	0x4A10    LDR	R2, [PC, #64]
0x138C	0x4910    LDR	R1, [PC, #64]
0x138E	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 675 :: 		
0x1390	0x4910    LDR	R1, [PC, #64]
0x1392	0x680A    LDR	R2, [R1, #0]
0x1394	0x4910    LDR	R1, [PC, #64]
0x1396	0x400A    ANDS	R2, R1
0x1398	0x490E    LDR	R1, [PC, #56]
0x139A	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 676 :: 		
0x139C	0x490A    LDR	R1, [PC, #40]
0x139E	0x680A    LDR	R2, [R1, #0]
0x13A0	0xF06F0101  MVN	R1, #1
0x13A4	0x400A    ANDS	R2, R1
0x13A6	0x4908    LDR	R1, [PC, #32]
0x13A8	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 678 :: 		
0x13AA	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x13AC	0xF04F6180  MOV	R1, #67108864
0x13B0	0x4805    LDR	R0, [PC, #20]
0x13B2	0xF7FFFEAF  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 679 :: 		
0x13B6	0x4804    LDR	R0, [PC, #16]
0x13B8	0xF7FFFCA4  BL	__Lib_SPI_012_SPI_Hal_ReadBlocking+0
0x13BC	0xB280    UXTH	R0, R0
;__Lib_SPI_012.c, 680 :: 		
L_end_SPI1_Read:
0x13BE	0xF8DDE000  LDR	LR, [SP, #0]
0x13C2	0xB001    ADD	SP, SP, #4
0x13C4	0x4770    BX	LR
0x13C6	0xBF00    NOP
0x13C8	0xD0004002  	SPI1_MCR+0
0x13CC	0x00009A0A  	#-1710620672
0x13D0	0xD02C4002  	SPI1_MCR+44
0x13D4	0xD0084002  	SPI1_MCR+8
0x13D8	0xFFFF0000  	#65535
; end of _SPI1_Read
_SPI2_Read:
;__Lib_SPI_012.c, 688 :: 		
; dataOut start address is: 0 (R0)
0x12EC	0xB081    SUB	SP, SP, #4
0x12EE	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 689 :: 		
0x12F2	0x4917    LDR	R1, [PC, #92]
0x12F4	0x6809    LDR	R1, [R1, #0]
0x12F6	0xF0410201  ORR	R2, R1, #1
0x12FA	0x4915    LDR	R1, [PC, #84]
0x12FC	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 690 :: 		
0x12FE	0x4914    LDR	R1, [PC, #80]
0x1300	0x680A    LDR	R2, [R1, #0]
0x1302	0xF46F6140  MVN	R1, #3072
0x1306	0xEA020101  AND	R1, R2, R1, LSL #0
0x130A	0xF4416240  ORR	R2, R1, #3072
0x130E	0x4910    LDR	R1, [PC, #64]
0x1310	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 691 :: 		
0x1312	0x4A10    LDR	R2, [PC, #64]
0x1314	0x4910    LDR	R1, [PC, #64]
0x1316	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 692 :: 		
0x1318	0x4910    LDR	R1, [PC, #64]
0x131A	0x680A    LDR	R2, [R1, #0]
0x131C	0x4910    LDR	R1, [PC, #64]
0x131E	0x400A    ANDS	R2, R1
0x1320	0x490E    LDR	R1, [PC, #56]
0x1322	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 693 :: 		
0x1324	0x490A    LDR	R1, [PC, #40]
0x1326	0x680A    LDR	R2, [R1, #0]
0x1328	0xF06F0101  MVN	R1, #1
0x132C	0x400A    ANDS	R2, R1
0x132E	0x4908    LDR	R1, [PC, #32]
0x1330	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 695 :: 		
0x1332	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x1334	0xF04F6180  MOV	R1, #67108864
0x1338	0x4805    LDR	R0, [PC, #20]
0x133A	0xF7FFFEEB  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 696 :: 		
0x133E	0x4804    LDR	R0, [PC, #16]
0x1340	0xF7FFFCE0  BL	__Lib_SPI_012_SPI_Hal_ReadBlocking+0
0x1344	0xB280    UXTH	R0, R0
;__Lib_SPI_012.c, 697 :: 		
L_end_SPI2_Read:
0x1346	0xF8DDE000  LDR	LR, [SP, #0]
0x134A	0xB001    ADD	SP, SP, #4
0x134C	0x4770    BX	LR
0x134E	0xBF00    NOP
0x1350	0xC000400A  	SPI2_MCR+0
0x1354	0x00009A0A  	#-1710620672
0x1358	0xC02C400A  	SPI2_MCR+44
0x135C	0xC008400A  	SPI2_MCR+8
0x1360	0xFFFF0000  	#65535
; end of _SPI2_Read
__c3dhall3_driver_hal_i2cRead:
;__hal_kinetis.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x18F8	0xB082    SUB	SP, SP, #8
0x18FA	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_kinetis.c, 108 :: 		int res = 0;
0x18FE	0xF2400400  MOVW	R4, #0
0x1902	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_kinetis.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x1906	0x4C04    LDR	R4, [PC, #16]
0x1908	0x6824    LDR	R4, [R4, #0]
0x190A	0x47A0    BLX	R4
;__hal_kinetis.c, 111 :: 		return res;
0x190C	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_kinetis.c, 112 :: 		}
L_end_hal_i2cRead:
0x1910	0xF8DDE000  LDR	LR, [SP, #0]
0x1914	0xB002    ADD	SP, SP, #8
0x1916	0x4770    BX	LR
0x1918	0x00A01FFF  	__c3dhall3_driver_fp_i2cRead+0
; end of __c3dhall3_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_012.c, 615 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x166C	0xB081    SUB	SP, SP, #4
0x166E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 616 :: 		
0x1672	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1674	0x4613    MOV	R3, R2
0x1676	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1678	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x167A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x167C	0xF7FFFB56  BL	__Lib_I2C_012_I2Cx_Read+0
0x1680	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 617 :: 		
L_end_I2C0_Read:
0x1682	0xF8DDE000  LDR	LR, [SP, #0]
0x1686	0xB001    ADD	SP, SP, #4
0x1688	0x4770    BX	LR
0x168A	0xBF00    NOP
0x168C	0x60004006  	I2C0_A1+0
; end of _I2C0_Read
__Lib_I2C_012_I2Cx_Read:
;__Lib_I2C_012.c, 506 :: 		
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0D2C	0xB085    SUB	SP, SP, #20
0x0D2E	0xF8CDE000  STR	LR, [SP, #0]
0x0D32	0xF88D1004  STRB	R1, [SP, #4]
0x0D36	0x4601    MOV	R1, R0
0x0D38	0xF89D0004  LDRB	R0, [SP, #4]
0x0D3C	0x9203    STR	R2, [SP, #12]
0x0D3E	0x9304    STR	R3, [SP, #16]
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0D40	0x9C05    LDR	R4, [SP, #20]
0x0D42	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_012.c, 507 :: 		
;__Lib_I2C_012.c, 509 :: 		
0x0D44	0x0044    LSLS	R4, R0, #1
0x0D46	0xB2A4    UXTH	R4, R4
; slave_address end address is: 0 (R0)
0x0D48	0xF0440401  ORR	R4, R4, #1
0x0D4C	0x9101    STR	R1, [SP, #4]
0x0D4E	0x4608    MOV	R0, R1
0x0D50	0xB2E1    UXTB	R1, R4
0x0D52	0xF7FFFC81  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0D56	0x9901    LDR	R1, [SP, #4]
0x0D58	0xB918    CBNZ	R0, L___Lib_I2C_012_I2Cx_Read88
;__Lib_I2C_012.c, 511 :: 		
0x0D5A	0x4608    MOV	R0, R1
; I2C_BASE end address is: 4 (R1)
0x0D5C	0xF7FFFBFA  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 512 :: 		
0x0D60	0xE058    B	L_end_I2Cx_Read
;__Lib_I2C_012.c, 513 :: 		
L___Lib_I2C_012_I2Cx_Read88:
;__Lib_I2C_012.c, 515 :: 		
; I2C_BASE start address is: 4 (R1)
0x0D62	0x1C8E    ADDS	R6, R1, #2
0x0D64	0x2500    MOVS	R5, #0
0x0D66	0x7834    LDRB	R4, [R6, #0]
0x0D68	0xF3651404  BFI	R4, R5, #4, #1
0x0D6C	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 517 :: 		
0x0D6E	0x9C04    LDR	R4, [SP, #16]
0x0D70	0x2C01    CMP	R4, #1
0x0D72	0xD106    BNE	L___Lib_I2C_012_I2Cx_Read89
;__Lib_I2C_012.c, 518 :: 		
0x0D74	0x1C8E    ADDS	R6, R1, #2
0x0D76	0x2501    MOVS	R5, #1
0x0D78	0x7834    LDRB	R4, [R6, #0]
0x0D7A	0xF36504C3  BFI	R4, R5, #3, #1
0x0D7E	0x7034    STRB	R4, [R6, #0]
0x0D80	0xE005    B	L___Lib_I2C_012_I2Cx_Read90
L___Lib_I2C_012_I2Cx_Read89:
;__Lib_I2C_012.c, 520 :: 		
0x0D82	0x1C8E    ADDS	R6, R1, #2
0x0D84	0x2500    MOVS	R5, #0
0x0D86	0x7834    LDRB	R4, [R6, #0]
0x0D88	0xF36504C3  BFI	R4, R5, #3, #1
0x0D8C	0x7034    STRB	R4, [R6, #0]
L___Lib_I2C_012_I2Cx_Read90:
;__Lib_I2C_012.c, 522 :: 		
0x0D8E	0x9101    STR	R1, [SP, #4]
0x0D90	0x4608    MOV	R0, R1
0x0D92	0xF7FFFCC5  BL	__Lib_I2C_012_I2Cx_ReadByte+0
0x0D96	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 524 :: 		
0x0D98	0x9C04    LDR	R4, [SP, #16]
0x0D9A	0x1E62    SUBS	R2, R4, #1
; i start address is: 8 (R2)
; i end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Read91:
; i start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0D9C	0x2A00    CMP	R2, #0
0x0D9E	0xDB34    BLT	L___Lib_I2C_012_I2Cx_Read92
;__Lib_I2C_012.c, 525 :: 		
0x0DA0	0xE015    B	L___Lib_I2C_012_I2Cx_Read94
;__Lib_I2C_012.c, 526 :: 		
L___Lib_I2C_012_I2Cx_Read96:
;__Lib_I2C_012.c, 528 :: 		
0x0DA2	0x9101    STR	R1, [SP, #4]
0x0DA4	0x9202    STR	R2, [SP, #8]
0x0DA6	0x4608    MOV	R0, R1
0x0DA8	0xF7FFFBD4  BL	__Lib_I2C_012_I2Cx_Stop+0
0x0DAC	0x9A02    LDR	R2, [SP, #8]
0x0DAE	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 529 :: 		
0x0DB0	0xE012    B	L___Lib_I2C_012_I2Cx_Read95
;__Lib_I2C_012.c, 530 :: 		
L___Lib_I2C_012_I2Cx_Read97:
;__Lib_I2C_012.c, 532 :: 		
0x0DB2	0x1C8E    ADDS	R6, R1, #2
0x0DB4	0x2501    MOVS	R5, #1
0x0DB6	0x7834    LDRB	R4, [R6, #0]
0x0DB8	0xF36504C3  BFI	R4, R5, #3, #1
0x0DBC	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 533 :: 		
0x0DBE	0xE00B    B	L___Lib_I2C_012_I2Cx_Read95
;__Lib_I2C_012.c, 534 :: 		
L___Lib_I2C_012_I2Cx_Read98:
;__Lib_I2C_012.c, 535 :: 		
0x0DC0	0x1C8E    ADDS	R6, R1, #2
0x0DC2	0x2500    MOVS	R5, #0
0x0DC4	0x7834    LDRB	R4, [R6, #0]
0x0DC6	0xF36504C3  BFI	R4, R5, #3, #1
0x0DCA	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 536 :: 		
0x0DCC	0xE004    B	L___Lib_I2C_012_I2Cx_Read95
;__Lib_I2C_012.c, 537 :: 		
L___Lib_I2C_012_I2Cx_Read94:
0x0DCE	0x2A00    CMP	R2, #0
0x0DD0	0xD0E7    BEQ	L___Lib_I2C_012_I2Cx_Read96
0x0DD2	0x2A01    CMP	R2, #1
0x0DD4	0xD0ED    BEQ	L___Lib_I2C_012_I2Cx_Read97
0x0DD6	0xE7F3    B	L___Lib_I2C_012_I2Cx_Read98
L___Lib_I2C_012_I2Cx_Read95:
;__Lib_I2C_012.c, 540 :: 		
0x0DD8	0xB93A    CBNZ	R2, L___Lib_I2C_012_I2Cx_Read99
;__Lib_I2C_012.c, 541 :: 		
0x0DDA	0x1D0C    ADDS	R4, R1, #4
0x0DDC	0x7825    LDRB	R5, [R4, #0]
0x0DDE	0x9C03    LDR	R4, [SP, #12]
0x0DE0	0x7025    STRB	R5, [R4, #0]
0x0DE2	0x9C03    LDR	R4, [SP, #12]
0x0DE4	0x1C64    ADDS	R4, R4, #1
0x0DE6	0x9403    STR	R4, [SP, #12]
;__Lib_I2C_012.c, 543 :: 		
0x0DE8	0xE00B    B	L___Lib_I2C_012_I2Cx_Read100
L___Lib_I2C_012_I2Cx_Read99:
;__Lib_I2C_012.c, 545 :: 		
0x0DEA	0x9101    STR	R1, [SP, #4]
0x0DEC	0x9202    STR	R2, [SP, #8]
0x0DEE	0x4608    MOV	R0, R1
0x0DF0	0xF7FFFC96  BL	__Lib_I2C_012_I2Cx_ReadByte+0
0x0DF4	0x9A02    LDR	R2, [SP, #8]
0x0DF6	0x9901    LDR	R1, [SP, #4]
0x0DF8	0x9C03    LDR	R4, [SP, #12]
0x0DFA	0x7020    STRB	R0, [R4, #0]
0x0DFC	0x9C03    LDR	R4, [SP, #12]
0x0DFE	0x1C64    ADDS	R4, R4, #1
0x0E00	0x9403    STR	R4, [SP, #12]
;__Lib_I2C_012.c, 546 :: 		
L___Lib_I2C_012_I2Cx_Read100:
;__Lib_I2C_012.c, 524 :: 		
0x0E02	0x1E54    SUBS	R4, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x0E04	0x4623    MOV	R3, R4
;__Lib_I2C_012.c, 547 :: 		
; i end address is: 12 (R3)
0x0E06	0x461A    MOV	R2, R3
0x0E08	0xE7C8    B	L___Lib_I2C_012_I2Cx_Read91
L___Lib_I2C_012_I2Cx_Read92:
;__Lib_I2C_012.c, 550 :: 		
0x0E0A	0x9C05    LDR	R4, [SP, #20]
0x0E0C	0xB914    CBNZ	R4, L___Lib_I2C_012_I2Cx_Read101
;__Lib_I2C_012.c, 551 :: 		
0x0E0E	0x4608    MOV	R0, R1
; I2C_BASE end address is: 4 (R1)
0x0E10	0xF7FFFEDA  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 552 :: 		
L___Lib_I2C_012_I2Cx_Read101:
;__Lib_I2C_012.c, 553 :: 		
L_end_I2Cx_Read:
0x0E14	0xF8DDE000  LDR	LR, [SP, #0]
0x0E18	0xB005    ADD	SP, SP, #20
0x0E1A	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Read
__Lib_I2C_012_I2Cx_ReadByte:
;__Lib_I2C_012.c, 358 :: 		
; I2C_BASE start address is: 0 (R0)
0x0720	0xB082    SUB	SP, SP, #8
0x0722	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 360 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0726	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 361 :: 		
;__Lib_I2C_012.c, 364 :: 		
0x072A	0x491F    LDR	R1, [PC, #124]
0x072C	0x4288    CMP	R0, R1
0x072E	0xD105    BNE	L___Lib_I2C_012_I2Cx_ReadByte48
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 365 :: 		
0x0730	0x491E    LDR	R1, [PC, #120]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0732	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_012.c, 366 :: 		
0x0734	0x491E    LDR	R1, [PC, #120]
0x0736	0x6809    LDR	R1, [R1, #0]
0x0738	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 367 :: 		
; I2Cx_TIMEOUT end address is: 12 (R3)
0x073A	0xE015    B	L___Lib_I2C_012_I2Cx_ReadByte49
L___Lib_I2C_012_I2Cx_ReadByte48:
;__Lib_I2C_012.c, 368 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x073C	0x491D    LDR	R1, [PC, #116]
0x073E	0x4288    CMP	R0, R1
0x0740	0xD106    BNE	L___Lib_I2C_012_I2Cx_ReadByte50
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 369 :: 		
0x0742	0x491D    LDR	R1, [PC, #116]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0744	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 370 :: 		
0x0746	0x491D    LDR	R1, [PC, #116]
0x0748	0x6809    LDR	R1, [R1, #0]
0x074A	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 371 :: 		
0x074C	0x4613    MOV	R3, R2
0x074E	0xE00B    B	L___Lib_I2C_012_I2Cx_ReadByte51
L___Lib_I2C_012_I2Cx_ReadByte50:
;__Lib_I2C_012.c, 372 :: 		
0x0750	0x491B    LDR	R1, [PC, #108]
0x0752	0x4288    CMP	R0, R1
0x0754	0xD106    BNE	L___Lib_I2C_012_I2Cx_ReadByte129
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 373 :: 		
0x0756	0x491B    LDR	R1, [PC, #108]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0758	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 374 :: 		
0x075A	0x491B    LDR	R1, [PC, #108]
0x075C	0x6809    LDR	R1, [R1, #0]
0x075E	0x9101    STR	R1, [SP, #4]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x0760	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 375 :: 		
0x0762	0xE000    B	L___Lib_I2C_012_I2Cx_ReadByte52
L___Lib_I2C_012_I2Cx_ReadByte129:
;__Lib_I2C_012.c, 372 :: 		
0x0764	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 375 :: 		
L___Lib_I2C_012_I2Cx_ReadByte52:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0766	0x460B    MOV	R3, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_ReadByte51:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_012_I2Cx_ReadByte49:
;__Lib_I2C_012.c, 377 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0768	0x1D01    ADDS	R1, R0, #4
0x076A	0x780C    LDRB	R4, [R1, #0]
; dataByte start address is: 16 (R4)
;__Lib_I2C_012.c, 379 :: 		
; timeout start address is: 20 (R5)
0x076C	0x461D    MOV	R5, R3
; dataByte end address is: 16 (R4)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 380 :: 		
L___Lib_I2C_012_I2Cx_ReadByte53:
; timeout start address is: 20 (R5)
; dataByte start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
0x076E	0x1CC1    ADDS	R1, R0, #3
0x0770	0x780A    LDRB	R2, [R1, #0]
0x0772	0xF3C20140  UBFX	R1, R2, #1, #1
0x0776	0xB959    CBNZ	R1, L___Lib_I2C_012_I2Cx_ReadByte54
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 382 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0778	0xB14B    CBZ	R3, L___Lib_I2C_012_I2Cx_ReadByte130
;__Lib_I2C_012.c, 383 :: 		
0x077A	0xB925    CBNZ	R5, L___Lib_I2C_012_I2Cx_ReadByte56
; dataByte end address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 384 :: 		
0x077C	0x2003    MOVS	R0, #3
0x077E	0x9C01    LDR	R4, [SP, #4]
0x0780	0x47A0    BLX	R4
;__Lib_I2C_012.c, 385 :: 		
0x0782	0x2001    MOVS	R0, #1
0x0784	0xE00B    B	L_end_I2Cx_ReadByte
;__Lib_I2C_012.c, 386 :: 		
L___Lib_I2C_012_I2Cx_ReadByte56:
;__Lib_I2C_012.c, 387 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 12 (R3)
; dataByte start address is: 16 (R4)
0x0786	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 8 (R2)
0x0788	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x078A	0x4615    MOV	R5, R2
;__Lib_I2C_012.c, 388 :: 		
0x078C	0xE7FF    B	L___Lib_I2C_012_I2Cx_ReadByte55
L___Lib_I2C_012_I2Cx_ReadByte130:
;__Lib_I2C_012.c, 382 :: 		
;__Lib_I2C_012.c, 388 :: 		
L___Lib_I2C_012_I2Cx_ReadByte55:
;__Lib_I2C_012.c, 389 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 12 (R3)
; timeout end address is: 20 (R5)
0x078E	0xE7EE    B	L___Lib_I2C_012_I2Cx_ReadByte53
L___Lib_I2C_012_I2Cx_ReadByte54:
;__Lib_I2C_012.c, 391 :: 		
0x0790	0x1CC3    ADDS	R3, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0792	0x2201    MOVS	R2, #1
0x0794	0x7819    LDRB	R1, [R3, #0]
0x0796	0xF3620141  BFI	R1, R2, #1, #1
0x079A	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 393 :: 		
0x079C	0xB2E0    UXTB	R0, R4
; dataByte end address is: 16 (R4)
;__Lib_I2C_012.c, 394 :: 		
L_end_I2Cx_ReadByte:
0x079E	0xF8DDE000  LDR	LR, [SP, #0]
0x07A2	0xB002    ADD	SP, SP, #8
0x07A4	0x4770    BX	LR
0x07A6	0xBF00    NOP
0x07A8	0x60004006  	I2C0_A1+0
0x07AC	0x004C1FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x07B0	0x00B81FFF  	_I2C0_Timeout_Ptr+0
0x07B4	0x70004006  	I2C1_A1+0
0x07B8	0x00501FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x07BC	0x00BC1FFF  	_I2C1_Timeout_Ptr+0
0x07C0	0x6000400E  	I2C2_A1+0
0x07C4	0x00541FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x07C8	0x00C01FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_ReadByte
_I2C1_Read:
;__Lib_I2C_012.c, 692 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x16B4	0xB081    SUB	SP, SP, #4
0x16B6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 693 :: 		
0x16BA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x16BC	0x4613    MOV	R3, R2
0x16BE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x16C0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x16C2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x16C4	0xF7FFFB32  BL	__Lib_I2C_012_I2Cx_Read+0
0x16C8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 694 :: 		
L_end_I2C1_Read:
0x16CA	0xF8DDE000  LDR	LR, [SP, #0]
0x16CE	0xB001    ADD	SP, SP, #4
0x16D0	0x4770    BX	LR
0x16D2	0xBF00    NOP
0x16D4	0x70004006  	I2C1_A1+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_012.c, 769 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1690	0xB081    SUB	SP, SP, #4
0x1692	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 770 :: 		
0x1696	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1698	0x4613    MOV	R3, R2
0x169A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x169C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x169E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x16A0	0xF7FFFB44  BL	__Lib_I2C_012_I2Cx_Read+0
0x16A4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 771 :: 		
L_end_I2C2_Read:
0x16A6	0xF8DDE000  LDR	LR, [SP, #0]
0x16AA	0xB001    ADD	SP, SP, #4
0x16AC	0x4770    BX	LR
0x16AE	0xBF00    NOP
0x16B0	0x6000400E  	I2C2_A1+0
; end of _I2C2_Read
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x250C	0xB081    SUB	SP, SP, #4
0x250E	0xF8CDE000  STR	LR, [SP, #0]
0x2512	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x2514	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x2516	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x2518	0x2800    CMP	R0, #0
0x251A	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x251C	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x251E	0x4240    RSBS	R0, R0, #0
0x2520	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x2522	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x2524	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x2526	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x2528	0xB298    UXTH	R0, R3
0x252A	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x252C	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x252E	0xF7FFFB89  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x2532	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x2534	0x4634    MOV	R4, R6
0x2536	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x2538	0x2900    CMP	R1, #0
0x253A	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x253C	0x1863    ADDS	R3, R4, R1
0x253E	0x1E4A    SUBS	R2, R1, #1
0x2540	0xB292    UXTH	R2, R2
0x2542	0x18A2    ADDS	R2, R4, R2
0x2544	0x7812    LDRB	R2, [R2, #0]
0x2546	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x2548	0x1E49    SUBS	R1, R1, #1
0x254A	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x254C	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x254E	0x2220    MOVS	R2, #32
0x2550	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x2552	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x2554	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x2556	0xB281    UXTH	R1, R0
0x2558	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x255A	0x1842    ADDS	R2, R0, R1
0x255C	0x7812    LDRB	R2, [R2, #0]
0x255E	0x2A20    CMP	R2, #32
0x2560	0xD102    BNE	L_IntToStr42
0x2562	0x1C49    ADDS	R1, R1, #1
0x2564	0xB289    UXTH	R1, R1
0x2566	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x2568	0x1E4A    SUBS	R2, R1, #1
0x256A	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x256C	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x256E	0x222D    MOVS	R2, #45
0x2570	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x2572	0xF8DDE000  LDR	LR, [SP, #0]
0x2576	0xB001    ADD	SP, SP, #4
0x2578	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1C44	0xB081    SUB	SP, SP, #4
0x1C46	0x460A    MOV	R2, R1
0x1C48	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x1C4A	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x1C4C	0xB28D    UXTH	R5, R1
0x1C4E	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x1C50	0x2805    CMP	R0, #5
0x1C52	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x1C54	0x180B    ADDS	R3, R1, R0
0x1C56	0x2220    MOVS	R2, #32
0x1C58	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x1C5A	0x1C40    ADDS	R0, R0, #1
0x1C5C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x1C5E	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x1C60	0x180B    ADDS	R3, R1, R0
0x1C62	0x2200    MOVS	R2, #0
0x1C64	0x701A    STRB	R2, [R3, #0]
0x1C66	0x1E40    SUBS	R0, R0, #1
0x1C68	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1C6A	0x180C    ADDS	R4, R1, R0
0x1C6C	0x230A    MOVS	R3, #10
0x1C6E	0xFBB5F2F3  UDIV	R2, R5, R3
0x1C72	0xFB035212  MLS	R2, R3, R2, R5
0x1C76	0xB292    UXTH	R2, R2
0x1C78	0x3230    ADDS	R2, #48
0x1C7A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x1C7C	0x220A    MOVS	R2, #10
0x1C7E	0xFBB5F2F2  UDIV	R2, R5, R2
0x1C82	0xB292    UXTH	R2, R2
0x1C84	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x1C86	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1C88	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1C8A	0x1E40    SUBS	R0, R0, #1
0x1C8C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x1C8E	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x1C90	0xB001    ADD	SP, SP, #4
0x1C92	0x4770    BX	LR
; end of _WordToStr
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 1013 :: 		
0x2944	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1020 :: 		
0x2946	0xB672    CPSID	i
;__Lib_System.c, 1022 :: 		
0x2948	0x4897    LDR	R0, [PC, #604]
0x294A	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1023 :: 		
0x294C	0x4897    LDR	R0, [PC, #604]
0x294E	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1024 :: 		
0x2950	0x4897    LDR	R0, [PC, #604]
0x2952	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1025 :: 		
0x2954	0x4897    LDR	R0, [PC, #604]
0x2956	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1026 :: 		
0x2958	0x4897    LDR	R0, [PC, #604]
0x295A	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1027 :: 		
0x295C	0x4897    LDR	R0, [PC, #604]
0x295E	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1028 :: 		
0x2960	0x4897    LDR	R0, [PC, #604]
0x2962	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1029 :: 		
0x2964	0x4897    LDR	R0, [PC, #604]
0x2966	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1030 :: 		
0x2968	0x4897    LDR	R0, [PC, #604]
0x296A	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1031 :: 		
0x296C	0x4897    LDR	R0, [PC, #604]
0x296E	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1032 :: 		
0x2970	0x4897    LDR	R0, [PC, #604]
0x2972	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1033 :: 		
0x2974	0x4897    LDR	R0, [PC, #604]
0x2976	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1034 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x2978	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1035 :: 		
0x297A	0x4898    LDR	R0, [PC, #608]
0x297C	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1037 :: 		
0x297E	0x4898    LDR	R0, [PC, #608]
0x2980	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1039 :: 		
0x2982	0x980D    LDR	R0, [SP, #52]
0x2984	0xF0000007  AND	R0, R0, #7
0x2988	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1042 :: 		
0x298A	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x298E	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1045 :: 		
0x2990	0xF24C5020  MOVW	R0, #50464
0x2994	0x4993    LDR	R1, [PC, #588]
0x2996	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1047 :: 		
0x2998	0xF64D1028  MOVW	R0, #55592
0x299C	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1054 :: 		
0x299E	0xF24011D2  MOVW	R1, #466
0x29A2	0x4891    LDR	R0, [PC, #580]
0x29A4	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1055 :: 		
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1059 :: 		
0x29A6	0x4891    LDR	R0, [PC, #580]
0x29A8	0x7800    LDRB	R0, [R0, #0]
0x29AA	0xF0000001  AND	R0, R0, #1
0x29AE	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1061 :: 		
0x29B0	0x488F    LDR	R0, [PC, #572]
0x29B2	0x7800    LDRB	R0, [R0, #0]
0x29B4	0xF0000008  AND	R0, R0, #8
0x29B8	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC234
;__Lib_System.c, 1063 :: 		
0x29BA	0x498D    LDR	R1, [PC, #564]
0x29BC	0x7808    LDRB	R0, [R1, #0]
0x29BE	0xF0400008  ORR	R0, R0, #8
0x29C2	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1064 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1065 :: 		
0x29C4	0xE021    B	L___Lib_System_InitialSetUpRCCRCC235
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1068 :: 		
0x29C6	0x488B    LDR	R0, [PC, #556]
0x29C8	0x6800    LDR	R0, [R0, #0]
0x29CA	0xF0405100  ORR	R1, R0, #536870912
0x29CE	0x4889    LDR	R0, [PC, #548]
0x29D0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		
0x29D2	0x4889    LDR	R0, [PC, #548]
0x29D4	0x6800    LDR	R0, [R0, #0]
0x29D6	0xF4007080  AND	R0, R0, #256
0x29DA	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1071 :: 		
0x29DC	0x4886    LDR	R0, [PC, #536]
0x29DE	0x6801    LDR	R1, [R0, #0]
0x29E0	0xF46F5070  MVN	R0, #15360
0x29E4	0xEA010000  AND	R0, R1, R0, LSL #0
0x29E8	0xF4407140  ORR	R1, R0, #768
0x29EC	0x4882    LDR	R0, [PC, #520]
0x29EE	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		
0x29F0	0x4881    LDR	R0, [PC, #516]
0x29F2	0x6800    LDR	R0, [R0, #0]
0x29F4	0xF4407180  ORR	R1, R0, #256
0x29F8	0x487F    LDR	R0, [PC, #508]
0x29FA	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1073 :: 		
0x29FC	0x487E    LDR	R0, [PC, #504]
0x29FE	0x6801    LDR	R1, [R0, #0]
0x2A00	0xF46F7000  MVN	R0, #512
0x2A04	0x4001    ANDS	R1, R0
0x2A06	0x487C    LDR	R0, [PC, #496]
0x2A08	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1074 :: 		
L___Lib_System_InitialSetUpRCCRCC236:
;__Lib_System.c, 1075 :: 		
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1078 :: 		
0x2A0A	0x21AA    MOVS	R1, #170
0x2A0C	0x487B    LDR	R0, [PC, #492]
0x2A0E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		
0x2A10	0x980D    LDR	R0, [SP, #52]
0x2A12	0xF0000010  AND	R0, R0, #16
0x2A16	0xB960    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC237
;__Lib_System.c, 1082 :: 		
0x2A18	0x4879    LDR	R0, [PC, #484]
0x2A1A	0x7801    LDRB	R1, [R0, #0]
0x2A1C	0xF06F0060  MVN	R0, #96
0x2A20	0x4001    ANDS	R1, R0
0x2A22	0x4877    LDR	R0, [PC, #476]
0x2A24	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1084 :: 		
L___Lib_System_InitialSetUpRCCRCC238:
0x2A26	0x4877    LDR	R0, [PC, #476]
0x2A28	0x7800    LDRB	R0, [R0, #0]
0x2A2A	0x2801    CMP	R0, #1
0x2A2C	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC239
0x2A2E	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC238
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1085 :: 		
0x2A30	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC240
L___Lib_System_InitialSetUpRCCRCC237:
0x2A32	0x980D    LDR	R0, [SP, #52]
0x2A34	0xF0000010  AND	R0, R0, #16
0x2A38	0xB1C0    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1087 :: 		
0x2A3A	0x990E    LDR	R1, [SP, #56]
0x2A3C	0x4872    LDR	R0, [PC, #456]
0x2A3E	0x4281    CMP	R1, R0
0x2A40	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC242
;__Lib_System.c, 1089 :: 		
0x2A42	0x2160    MOVS	R1, #96
0x2A44	0x486E    LDR	R0, [PC, #440]
0x2A46	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1091 :: 		
L___Lib_System_InitialSetUpRCCRCC243:
0x2A48	0x486E    LDR	R0, [PC, #440]
0x2A4A	0x7800    LDRB	R0, [R0, #0]
0x2A4C	0x2880    CMP	R0, #128
0x2A4E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC244
0x2A50	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC243
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1092 :: 		
0x2A52	0xE00B    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC242:
;__Lib_System.c, 1093 :: 		
0x2A54	0x486A    LDR	R0, [PC, #424]
0x2A56	0x7801    LDRB	R1, [R0, #0]
0x2A58	0xF06F0060  MVN	R0, #96
0x2A5C	0x4001    ANDS	R1, R0
0x2A5E	0x4868    LDR	R0, [PC, #416]
0x2A60	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1094 :: 		
L___Lib_System_InitialSetUpRCCRCC246:
0x2A62	0x4868    LDR	R0, [PC, #416]
0x2A64	0x7800    LDRB	R0, [R0, #0]
0x2A66	0x2801    CMP	R0, #1
0x2A68	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC247
0x2A6A	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC246
L___Lib_System_InitialSetUpRCCRCC247:
;__Lib_System.c, 1095 :: 		
L___Lib_System_InitialSetUpRCCRCC245:
;__Lib_System.c, 1096 :: 		
L___Lib_System_InitialSetUpRCCRCC241:
L___Lib_System_InitialSetUpRCCRCC240:
;__Lib_System.c, 1098 :: 		
0x2A6C	0x9904    LDR	R1, [SP, #16]
0x2A6E	0x4867    LDR	R0, [PC, #412]
0x2A70	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1100 :: 		
0x2A72	0x4867    LDR	R0, [PC, #412]
0x2A74	0x6801    LDR	R1, [R0, #0]
0x2A76	0xF46F2040  MVN	R0, #786432
0x2A7A	0x4001    ANDS	R1, R0
0x2A7C	0x9802    LDR	R0, [SP, #8]
0x2A7E	0xF4002040  AND	R0, R0, #786432
0x2A82	0x4301    ORRS	R1, R0
0x2A84	0x4862    LDR	R0, [PC, #392]
0x2A86	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1102 :: 		
0x2A88	0x4862    LDR	R0, [PC, #392]
0x2A8A	0x6801    LDR	R1, [R0, #0]
0x2A8C	0xF46F3040  MVN	R0, #196608
0x2A90	0x4001    ANDS	R1, R0
0x2A92	0x9803    LDR	R0, [SP, #12]
0x2A94	0xF4003040  AND	R0, R0, #196608
0x2A98	0x4301    ORRS	R1, R0
0x2A9A	0x485E    LDR	R0, [PC, #376]
0x2A9C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1104 :: 		
0x2A9E	0x980F    LDR	R0, [SP, #60]
0x2AA0	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2125
0x2AA2	0x980F    LDR	R0, [SP, #60]
0x2AA4	0x2801    CMP	R0, #1
0x2AA6	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2124
0x2AA8	0x980F    LDR	R0, [SP, #60]
0x2AAA	0x2802    CMP	R0, #2
0x2AAC	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x2AAE	0xE061    B	L___Lib_System_InitialSetUpRCCRCC250
L___Lib_System_InitialSetUpRCCRCC2125:
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
;__Lib_System.c, 1106 :: 		
0x2AB0	0x9801    LDR	R0, [SP, #4]
0x2AB2	0xF0000080  AND	R0, R0, #128
0x2AB6	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x2AB8	0x9808    LDR	R0, [SP, #32]
0x2ABA	0xF0000040  AND	R0, R0, #64
0x2ABE	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x2AC0	0x980B    LDR	R0, [SP, #44]
0x2AC2	0xF0000003  AND	R0, R0, #3
0x2AC6	0x2800    CMP	R0, #0
0x2AC8	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2126
0x2ACA	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2120
L___Lib_System_InitialSetUpRCCRCC2127:
L___Lib_System_InitialSetUpRCCRCC2126:
0x2ACC	0xE015    B	L___Lib_System_InitialSetUpRCCRCC255
L___Lib_System_InitialSetUpRCCRCC2120:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1108 :: 		
0x2ACE	0x4852    LDR	R0, [PC, #328]
0x2AD0	0x6800    LDR	R0, [R0, #0]
0x2AD2	0xF4407100  ORR	R1, R0, #512
0x2AD6	0x4850    LDR	R0, [PC, #320]
0x2AD8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1110 :: 		
0x2ADA	0x4850    LDR	R0, [PC, #320]
0x2ADC	0x6801    LDR	R1, [R0, #0]
0x2ADE	0x4850    LDR	R0, [PC, #320]
0x2AE0	0x4001    ANDS	R1, R0
0x2AE2	0x484E    LDR	R0, [PC, #312]
0x2AE4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		
0x2AE6	0x9806    LDR	R0, [SP, #24]
0x2AE8	0xF0000004  AND	R0, R0, #4
0x2AEC	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1114 :: 		
0x2AEE	0x484D    LDR	R0, [PC, #308]
0x2AF0	0x6801    LDR	R1, [R0, #0]
0x2AF2	0x484B    LDR	R0, [PC, #300]
0x2AF4	0x4001    ANDS	R1, R0
0x2AF6	0x484B    LDR	R0, [PC, #300]
0x2AF8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1115 :: 		
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1116 :: 		
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1117 :: 		
0x2AFA	0x990A    LDR	R1, [SP, #40]
0x2AFC	0x484A    LDR	R0, [PC, #296]
0x2AFE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		
0x2B00	0x9905    LDR	R1, [SP, #20]
0x2B02	0x484A    LDR	R0, [PC, #296]
0x2B04	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1120 :: 		
0x2B06	0x9805    LDR	R0, [SP, #20]
0x2B08	0xF0000004  AND	R0, R0, #4
0x2B0C	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC257
;__Lib_System.c, 1121 :: 		
L___Lib_System_InitialSetUpRCCRCC258:
0x2B0E	0x4848    LDR	R0, [PC, #288]
0x2B10	0x7800    LDRB	R0, [R0, #0]
0x2B12	0xF0000010  AND	R0, R0, #16
0x2B16	0x2800    CMP	R0, #0
0x2B18	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC259
;__Lib_System.c, 1122 :: 		
0x2B1A	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC258
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1123 :: 		
0x2B1C	0xE005    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC257:
;__Lib_System.c, 1124 :: 		
L___Lib_System_InitialSetUpRCCRCC261:
0x2B1E	0x4844    LDR	R0, [PC, #272]
0x2B20	0x7800    LDRB	R0, [R0, #0]
0x2B22	0xF0000010  AND	R0, R0, #16
0x2B26	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1125 :: 		
0x2B28	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC261
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1126 :: 		
L___Lib_System_InitialSetUpRCCRCC260:
;__Lib_System.c, 1127 :: 		
0x2B2A	0x4842    LDR	R0, [PC, #264]
0x2B2C	0x7800    LDRB	R0, [R0, #0]
0x2B2E	0xF00001BF  AND	R1, R0, #191
0x2B32	0xB2C9    UXTB	R1, R1
0x2B34	0x9806    LDR	R0, [SP, #24]
0x2B36	0xF00000FD  AND	R0, R0, #253
0x2B3A	0x4301    ORRS	R1, R0
0x2B3C	0x483D    LDR	R0, [PC, #244]
0x2B3E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		
0x2B40	0x9807    LDR	R0, [SP, #28]
0x2B42	0xF00001E0  AND	R1, R0, #224
0x2B46	0x483C    LDR	R0, [PC, #240]
0x2B48	0x7800    LDRB	R0, [R0, #0]
0x2B4A	0xF000001F  AND	R0, R0, #31
0x2B4E	0x4301    ORRS	R1, R0
0x2B50	0x4839    LDR	R0, [PC, #228]
0x2B52	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1129 :: 		
0x2B54	0x9901    LDR	R1, [SP, #4]
0x2B56	0x4839    LDR	R0, [PC, #228]
0x2B58	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1130 :: 		
0x2B5A	0x990B    LDR	R1, [SP, #44]
0x2B5C	0x4838    LDR	R0, [PC, #224]
0x2B5E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1131 :: 		
0x2B60	0x980F    LDR	R0, [SP, #60]
0x2B62	0x2802    CMP	R0, #2
0x2B64	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC263
;__Lib_System.c, 1133 :: 		
0x2B66	0x4833    LDR	R0, [PC, #204]
0x2B68	0x7800    LDRB	R0, [R0, #0]
0x2B6A	0xF0400102  ORR	R1, R0, #2
0x2B6E	0x4831    LDR	R0, [PC, #196]
0x2B70	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1134 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1135 :: 		
0x2B72	0xE0B8    B	L___Lib_System_InitialSetUpRCCRCC264
L___Lib_System_InitialSetUpRCCRCC250:
;__Lib_System.c, 1137 :: 		
0x2B74	0x9801    LDR	R0, [SP, #4]
0x2B76	0xF0000080  AND	R0, R0, #128
0x2B7A	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
0x2B7C	0x980B    LDR	R0, [SP, #44]
0x2B7E	0xF0000003  AND	R0, R0, #3
0x2B82	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x2B84	0xE065    B	L___Lib_System_InitialSetUpRCCRCC267
L___Lib_System_InitialSetUpRCCRCC2130:
L___Lib_System_InitialSetUpRCCRCC2129:
;__Lib_System.c, 1139 :: 		
0x2B86	0x4824    LDR	R0, [PC, #144]
0x2B88	0x6800    LDR	R0, [R0, #0]
0x2B8A	0xF4407100  ORR	R1, R0, #512
0x2B8E	0x4822    LDR	R0, [PC, #136]
0x2B90	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1141 :: 		
0x2B92	0x4822    LDR	R0, [PC, #136]
0x2B94	0x6801    LDR	R1, [R0, #0]
0x2B96	0x4822    LDR	R0, [PC, #136]
0x2B98	0x4001    ANDS	R1, R0
0x2B9A	0x4820    LDR	R0, [PC, #128]
0x2B9C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1142 :: 		
0x2B9E	0x9806    LDR	R0, [SP, #24]
0x2BA0	0xF0000004  AND	R0, R0, #4
0x2BA4	0xF000B84E  B	#156
0x2BA8	0x00000000  	#0
0x2BAC	0x0000000C  	#786432
0x2BB0	0x00000001  	#65536
0x2BB4	0x00000114  	#18087936
0x2BB8	0x00220000  	#34
0x2BBC	0x00240000  	#36
0x2BC0	0x00000000  	#0
0x2BC4	0x00020000  	#2
0x2BC8	0x00460000  	#70
0x2BCC	0x00000000  	#0
0x2BD0	0x00000000  	#0
0x2BD4	0x00000000  	#0
0x2BD8	0x00000000  	#0
0x2BDC	0x00070000  	#7
0x2BE0	0xD4C00001  	#120000
0x2BE4	0x200E4005  	#1074077710
0x2BE8	0x20004005  	#1074077696
0x2BEC	0xF0004007  	#1074262016
0x2BF0	0xD0024007  	#1074253826
0x2BF4	0x803C4004  	SIM_SCGC6+0
0x2BF8	0xD0104003  	RTC_CR+0
0x2BFC	0xE0004007  	SMC_PMPROT+0
0x2C00	0xE0014007  	SMC_PMCTRL+0
0x2C04	0xE0034007  	SMC_PMSTAT+0
0x2C08	0x38800001  	#80000
0x2C0C	0x80444004  	SIM_CLKDIV1+0
0x2C10	0x70004004  	SIM_SOPT1+0
0x2C14	0x80044004  	SIM_SOPT2+0
0x2C18	0x80384004  	SIM_SCGC5+0
0x2C1C	0x90484004  	PORTA_PCR18+0
0x2C20	0xF8FFFEFF  	#-16779009
0x2C24	0x904C4004  	PORTA_PCR19+0
0x2C28	0x40084006  	MCG_SC+0
0x2C2C	0x40004006  	MCG_C1+0
0x2C30	0x40064006  	MCG_S+0
0x2C34	0x40014006  	MCG_C2+0
0x2C38	0x40034006  	MCG_C4+0
0x2C3C	0x50004006  	OSC_CR+0
0x2C40	0x400C4006  	MCG_C7+0
0x2C44	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1145 :: 		
0x2C46	0x487A    LDR	R0, [PC, #488]
0x2C48	0x6801    LDR	R1, [R0, #0]
0x2C4A	0x487A    LDR	R0, [PC, #488]
0x2C4C	0x4001    ANDS	R1, R0
0x2C4E	0x4878    LDR	R0, [PC, #480]
0x2C50	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1147 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1148 :: 		
0x2C52	0x990A    LDR	R1, [SP, #40]
0x2C54	0x4878    LDR	R0, [PC, #480]
0x2C56	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1149 :: 		
0x2C58	0x4878    LDR	R0, [PC, #480]
0x2C5A	0x7800    LDRB	R0, [R0, #0]
0x2C5C	0xF00001BF  AND	R1, R0, #191
0x2C60	0xB2C9    UXTB	R1, R1
0x2C62	0x9806    LDR	R0, [SP, #24]
0x2C64	0xF00000FD  AND	R0, R0, #253
0x2C68	0x4301    ORRS	R1, R0
0x2C6A	0x4874    LDR	R0, [PC, #464]
0x2C6C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1150 :: 		
0x2C6E	0x9901    LDR	R1, [SP, #4]
0x2C70	0x4873    LDR	R0, [PC, #460]
0x2C72	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		
0x2C74	0x990B    LDR	R1, [SP, #44]
0x2C76	0x4873    LDR	R0, [PC, #460]
0x2C78	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		
0x2C7A	0x980F    LDR	R0, [SP, #60]
0x2C7C	0x2807    CMP	R0, #7
0x2C7E	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC269
;__Lib_System.c, 1153 :: 		
0x2C80	0x9805    LDR	R0, [SP, #20]
0x2C82	0xF0400180  ORR	R1, R0, #128
0x2C86	0x4870    LDR	R0, [PC, #448]
0x2C88	0x7001    STRB	R1, [R0, #0]
0x2C8A	0xE002    B	L___Lib_System_InitialSetUpRCCRCC270
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1155 :: 		
0x2C8C	0x9905    LDR	R1, [SP, #20]
0x2C8E	0x486E    LDR	R0, [PC, #440]
0x2C90	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC270:
;__Lib_System.c, 1157 :: 		
0x2C92	0x9806    LDR	R0, [SP, #24]
0x2C94	0xF0000004  AND	R0, R0, #4
0x2C98	0xB148    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2132
0x2C9A	0x980B    LDR	R0, [SP, #44]
0x2C9C	0xF0000003  AND	R0, R0, #3
0x2CA0	0xB928    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
L___Lib_System_InitialSetUpRCCRCC2118:
;__Lib_System.c, 1158 :: 		
L___Lib_System_InitialSetUpRCCRCC274:
0x2CA2	0x486A    LDR	R0, [PC, #424]
0x2CA4	0x7800    LDRB	R0, [R0, #0]
0x2CA6	0xF0000002  AND	R0, R0, #2
0x2CAA	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1159 :: 		
0x2CAC	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC274
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1157 :: 		
L___Lib_System_InitialSetUpRCCRCC2132:
L___Lib_System_InitialSetUpRCCRCC2131:
;__Lib_System.c, 1162 :: 		
0x2CAE	0x9805    LDR	R0, [SP, #20]
0x2CB0	0xF0000004  AND	R0, R0, #4
0x2CB4	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC276
;__Lib_System.c, 1163 :: 		
L___Lib_System_InitialSetUpRCCRCC277:
0x2CB6	0x4865    LDR	R0, [PC, #404]
0x2CB8	0x7800    LDRB	R0, [R0, #0]
0x2CBA	0xF0000010  AND	R0, R0, #16
0x2CBE	0x2800    CMP	R0, #0
0x2CC0	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC278
;__Lib_System.c, 1164 :: 		
0x2CC2	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC277
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1165 :: 		
0x2CC4	0xE005    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC276:
;__Lib_System.c, 1166 :: 		
L___Lib_System_InitialSetUpRCCRCC280:
0x2CC6	0x4861    LDR	R0, [PC, #388]
0x2CC8	0x7800    LDRB	R0, [R0, #0]
0x2CCA	0xF0000010  AND	R0, R0, #16
0x2CCE	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1167 :: 		
0x2CD0	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC280
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1168 :: 		
L___Lib_System_InitialSetUpRCCRCC279:
;__Lib_System.c, 1169 :: 		
0x2CD2	0x9807    LDR	R0, [SP, #28]
0x2CD4	0xF00001E0  AND	R1, R0, #224
0x2CD8	0x485D    LDR	R0, [PC, #372]
0x2CDA	0x7800    LDRB	R0, [R0, #0]
0x2CDC	0xF000001F  AND	R0, R0, #31
0x2CE0	0x4301    ORRS	R1, R0
0x2CE2	0x485B    LDR	R0, [PC, #364]
0x2CE4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC264:
;__Lib_System.c, 1174 :: 		
0x2CE6	0x9808    LDR	R0, [SP, #32]
0x2CE8	0xF00001BF  AND	R1, R0, #191
0x2CEC	0x4859    LDR	R0, [PC, #356]
0x2CEE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		
0x2CF0	0x9809    LDR	R0, [SP, #36]
0x2CF2	0xF00001BF  AND	R1, R0, #191
0x2CF6	0x4858    LDR	R0, [PC, #352]
0x2CF8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		
0x2CFA	0x9808    LDR	R0, [SP, #32]
0x2CFC	0xF0000040  AND	R0, R0, #64
0x2D00	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1178 :: 		
0x2D02	0x4854    LDR	R0, [PC, #336]
0x2D04	0x7800    LDRB	R0, [R0, #0]
0x2D06	0xF0400140  ORR	R1, R0, #64
0x2D0A	0x4852    LDR	R0, [PC, #328]
0x2D0C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1179 :: 		
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1182 :: 		
0x2D0E	0x980F    LDR	R0, [SP, #60]
0x2D10	0x2805    CMP	R0, #5
0x2D12	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC283
;__Lib_System.c, 1183 :: 		
0x2D14	0x4849    LDR	R0, [PC, #292]
0x2D16	0x7800    LDRB	R0, [R0, #0]
0x2D18	0xF0400102  ORR	R1, R0, #2
0x2D1C	0x4847    LDR	R0, [PC, #284]
0x2D1E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1184 :: 		
0x2D20	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC284
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1185 :: 		
0x2D22	0x980F    LDR	R0, [SP, #60]
0x2D24	0x2806    CMP	R0, #6
0x2D26	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x2D28	0x980F    LDR	R0, [SP, #60]
0x2D2A	0x2807    CMP	R0, #7
0x2D2C	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x2D2E	0xE014    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC2134:
L___Lib_System_InitialSetUpRCCRCC2133:
;__Lib_System.c, 1186 :: 		
0x2D30	0x4849    LDR	R0, [PC, #292]
0x2D32	0x7800    LDRB	R0, [R0, #0]
0x2D34	0xF0400140  ORR	R1, R0, #64
0x2D38	0x4847    LDR	R0, [PC, #284]
0x2D3A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1187 :: 		
L___Lib_System_InitialSetUpRCCRCC288:
0x2D3C	0x4843    LDR	R0, [PC, #268]
0x2D3E	0x7800    LDRB	R0, [R0, #0]
0x2D40	0xF0000040  AND	R0, R0, #64
0x2D44	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1188 :: 		
0x2D46	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC288
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1189 :: 		
0x2D48	0x980F    LDR	R0, [SP, #60]
0x2D4A	0x2807    CMP	R0, #7
0x2D4C	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC290
;__Lib_System.c, 1191 :: 		
0x2D4E	0x483E    LDR	R0, [PC, #248]
0x2D50	0x7800    LDRB	R0, [R0, #0]
0x2D52	0xF000013F  AND	R1, R0, #63
0x2D56	0x483C    LDR	R0, [PC, #240]
0x2D58	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1192 :: 		
L___Lib_System_InitialSetUpRCCRCC290:
;__Lib_System.c, 1193 :: 		
L___Lib_System_InitialSetUpRCCRCC287:
L___Lib_System_InitialSetUpRCCRCC284:
;__Lib_System.c, 1195 :: 		
0x2D5A	0x980F    LDR	R0, [SP, #60]
0x2D5C	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2136
0x2D5E	0x980F    LDR	R0, [SP, #60]
0x2D60	0x2803    CMP	R0, #3
0x2D62	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2135
0x2D64	0xE02C    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC2136:
L___Lib_System_InitialSetUpRCCRCC2135:
;__Lib_System.c, 1197 :: 		
L___Lib_System_InitialSetUpRCCRCC294:
0x2D66	0x4839    LDR	R0, [PC, #228]
0x2D68	0x7800    LDRB	R0, [R0, #0]
0x2D6A	0xF000000C  AND	R0, R0, #12
0x2D6E	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC295
;__Lib_System.c, 1198 :: 		
0x2D70	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC294
L___Lib_System_InitialSetUpRCCRCC295:
;__Lib_System.c, 1200 :: 		
0x2D72	0x483A    LDR	R0, [PC, #232]
0x2D74	0x6800    LDR	R0, [R0, #0]
0x2D76	0xF0400101  ORR	R1, R0, #1
0x2D7A	0x4838    LDR	R0, [PC, #224]
0x2D7C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1201 :: 		
0x2D7E	0xF04F0100  MOV	R1, #0
0x2D82	0x4837    LDR	R0, [PC, #220]
0x2D84	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1202 :: 		
0x2D86	0xF04F0180  MOV	R1, #128
0x2D8A	0x4836    LDR	R0, [PC, #216]
0x2D8C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1203 :: 		
0x2D8E	0xF04F0105  MOV	R1, #5
0x2D92	0x4835    LDR	R0, [PC, #212]
0x2D94	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1204 :: 		
0x2D96	0xF04F0101  MOV	R1, #1
0x2D9A	0x4832    LDR	R0, [PC, #200]
0x2D9C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
L___Lib_System_InitialSetUpRCCRCC296:
0x2D9E	0x4831    LDR	R0, [PC, #196]
0x2DA0	0x6800    LDR	R0, [R0, #0]
0x2DA2	0xF0000080  AND	R0, R0, #128
0x2DA6	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC297
;__Lib_System.c, 1206 :: 		
0x2DA8	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC296
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1207 :: 		
0x2DAA	0x2100    MOVS	R1, #0
0x2DAC	0x482D    LDR	R0, [PC, #180]
0x2DAE	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1208 :: 		
0x2DB0	0x482A    LDR	R0, [PC, #168]
0x2DB2	0x6801    LDR	R1, [R0, #0]
0x2DB4	0xF06F0001  MVN	R0, #1
0x2DB8	0x4001    ANDS	R1, R0
0x2DBA	0x4828    LDR	R0, [PC, #160]
0x2DBC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1209 :: 		
0x2DBE	0xE02A    B	L___Lib_System_InitialSetUpRCCRCC298
L___Lib_System_InitialSetUpRCCRCC293:
;__Lib_System.c, 1210 :: 		
0x2DC0	0x980F    LDR	R0, [SP, #60]
0x2DC2	0x2801    CMP	R0, #1
0x2DC4	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x2DC6	0x980F    LDR	R0, [SP, #60]
0x2DC8	0x2802    CMP	R0, #2
0x2DCA	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x2DCC	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2138:
L___Lib_System_InitialSetUpRCCRCC2137:
;__Lib_System.c, 1211 :: 		
L___Lib_System_InitialSetUpRCCRCC2102:
0x2DCE	0x481F    LDR	R0, [PC, #124]
0x2DD0	0x7800    LDRB	R0, [R0, #0]
0x2DD2	0xF000000C  AND	R0, R0, #12
0x2DD6	0x2804    CMP	R0, #4
0x2DD8	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2103
;__Lib_System.c, 1212 :: 		
0x2DDA	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2102
L___Lib_System_InitialSetUpRCCRCC2103:
;__Lib_System.c, 1213 :: 		
0x2DDC	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC2104
L___Lib_System_InitialSetUpRCCRCC2101:
;__Lib_System.c, 1214 :: 		
0x2DDE	0x980F    LDR	R0, [SP, #60]
0x2DE0	0x2804    CMP	R0, #4
0x2DE2	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2141
0x2DE4	0x980F    LDR	R0, [SP, #60]
0x2DE6	0x2806    CMP	R0, #6
0x2DE8	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x2DEA	0x980F    LDR	R0, [SP, #60]
0x2DEC	0x2805    CMP	R0, #5
0x2DEE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x2DF0	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2141:
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
;__Lib_System.c, 1215 :: 		
L___Lib_System_InitialSetUpRCCRCC2108:
0x2DF2	0x4816    LDR	R0, [PC, #88]
0x2DF4	0x7800    LDRB	R0, [R0, #0]
0x2DF6	0xF000000C  AND	R0, R0, #12
0x2DFA	0x2808    CMP	R0, #8
0x2DFC	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2109
;__Lib_System.c, 1216 :: 		
0x2DFE	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2108
L___Lib_System_InitialSetUpRCCRCC2109:
;__Lib_System.c, 1217 :: 		
0x2E00	0xE009    B	L___Lib_System_InitialSetUpRCCRCC2110
L___Lib_System_InitialSetUpRCCRCC2107:
;__Lib_System.c, 1218 :: 		
0x2E02	0x980F    LDR	R0, [SP, #60]
0x2E04	0x2807    CMP	R0, #7
0x2E06	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC2111
;__Lib_System.c, 1219 :: 		
L___Lib_System_InitialSetUpRCCRCC2112:
0x2E08	0x4810    LDR	R0, [PC, #64]
0x2E0A	0x7800    LDRB	R0, [R0, #0]
0x2E0C	0xF000000C  AND	R0, R0, #12
0x2E10	0x280C    CMP	R0, #12
0x2E12	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2113
;__Lib_System.c, 1220 :: 		
0x2E14	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2112
L___Lib_System_InitialSetUpRCCRCC2113:
;__Lib_System.c, 1221 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2104:
L___Lib_System_InitialSetUpRCCRCC298:
;__Lib_System.c, 1231 :: 		
0x2E16	0x4815    LDR	R0, [PC, #84]
0x2E18	0x6801    LDR	R1, [R0, #0]
0x2E1A	0xF06F000F  MVN	R0, #15
0x2E1E	0x4001    ANDS	R1, R0
0x2E20	0x980C    LDR	R0, [SP, #48]
0x2E22	0xF000000F  AND	R0, R0, #15
0x2E26	0x4301    ORRS	R1, R0
0x2E28	0x4810    LDR	R0, [PC, #64]
0x2E2A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1232 :: 		
L_end_InitialSetUpRCCRCC2:
0x2E2C	0xB010    ADD	SP, SP, #64
0x2E2E	0x4770    BX	LR
0x2E30	0x904C4004  	PORTA_PCR19+0
0x2E34	0xF8FFFEFF  	#-16779009
0x2E38	0x40084006  	MCG_SC+0
0x2E3C	0x40014006  	MCG_C2+0
0x2E40	0x50004006  	OSC_CR+0
0x2E44	0x400C4006  	MCG_C7+0
0x2E48	0x40004006  	MCG_C1+0
0x2E4C	0x40064006  	MCG_S+0
0x2E50	0x40034006  	MCG_C4+0
0x2E54	0x40044006  	MCG_C5+0
0x2E58	0x40054006  	MCG_C6+0
0x2E5C	0x80384004  	SIM_SCGC5+0
0x2E60	0x00084004  	LPTMR0_CMR+0
0x2E64	0x00004004  	LPTMR0_CSR+0
0x2E68	0x00044004  	LPTMR0_PSR+0
0x2E6C	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 973 :: 		
0x290C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 974 :: 		
0x290E	0x4902    LDR	R1, [PC, #8]
0x2910	0x4802    LDR	R0, [PC, #8]
0x2912	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 975 :: 		
L_end_InitialSetUpFosc:
0x2914	0xB001    ADD	SP, SP, #4
0x2916	0x4770    BX	LR
0x2918	0xD4C00001  	#120000
0x291C	0x00B41FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 553 :: 		
0x28D8	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 554 :: 		
L___GenExcept28:
0x28DA	0xE7FE    B	L___GenExcept28
;__Lib_System.c, 555 :: 		
L_end___GenExcept:
0x28DC	0xB001    ADD	SP, SP, #4
0x28DE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 586 :: 		
0x28E0	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 587 :: 		
0x28E2	0xB672    CPSID	i
;__Lib_System.c, 588 :: 		
0x28E4	0x4908    LDR	R1, [PC, #32]
0x28E6	0x6808    LDR	R0, [R1, #0]
0x28E8	0xF4400070  ORR	R0, R0, #15728640
0x28EC	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 589 :: 		
0x28EE	0xBF00    NOP
;__Lib_System.c, 590 :: 		
0x28F0	0xBF00    NOP
;__Lib_System.c, 591 :: 		
0x28F2	0xBF00    NOP
;__Lib_System.c, 592 :: 		
0x28F4	0xBF00    NOP
;__Lib_System.c, 594 :: 		
0x28F6	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System.c, 595 :: 		
0x28FA	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System.c, 596 :: 		
0x28FE	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System.c, 597 :: 		
0x2902	0xB662    CPSIE	i
;__Lib_System.c, 598 :: 		
L_end___EnableFPU:
0x2904	0xB001    ADD	SP, SP, #4
0x2906	0x4770    BX	LR
0x2908	0xED88E000  	#3758157192
; end of ___EnableFPU
0x3278	0xB500    PUSH	(R14)
0x327A	0xF8DFB024  LDR	R11, [PC, #36]
0x327E	0xF8DFA024  LDR	R10, [PC, #36]
0x3282	0xF8DFC024  LDR	R12, [PC, #36]
0x3286	0xF7FFFA59  BL	10044
0x328A	0xF8DFB020  LDR	R11, [PC, #32]
0x328E	0xF8DFA020  LDR	R10, [PC, #32]
0x3292	0xF8DFC020  LDR	R12, [PC, #32]
0x3296	0xF7FFFA51  BL	10044
0x329A	0xBD00    POP	(R15)
0x329C	0x4770    BX	LR
0x329E	0xBF00    NOP
0x32A0	0x00001FFF  	#536805376
0x32A4	0x00491FFF  	#536805449
0x32A8	0x32100000  	#12816
0x32AC	0x004C1FFF  	#536805452
0x32B0	0x00581FFF  	#536805464
0x32B4	0x325C0000  	#12892
0x3314	0xB500    PUSH	(R14)
0x3316	0xF8DFB010  LDR	R11, [PC, #16]
0x331A	0xF8DFA010  LDR	R10, [PC, #16]
0x331E	0xF7FFFA65  BL	10220
0x3322	0xBD00    POP	(R15)
0x3324	0x4770    BX	LR
0x3326	0xBF00    NOP
0x3328	0x00001FFF  	#536805376
0x332C	0x00E01FFF  	#536805600
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;__Lib_I2C_012.c,32 :: _divTable [400]
0x2E70	0x00000000 ;_divTable+0
0x2E74	0x00000014 ;_divTable+4
0x2E78	0x00000001 ;_divTable+8
0x2E7C	0x00000016 ;_divTable+12
0x2E80	0x00000002 ;_divTable+16
0x2E84	0x00000018 ;_divTable+20
0x2E88	0x00000003 ;_divTable+24
0x2E8C	0x0000001A ;_divTable+28
0x2E90	0x00000004 ;_divTable+32
0x2E94	0x0000001C ;_divTable+36
0x2E98	0x00000005 ;_divTable+40
0x2E9C	0x0000001E ;_divTable+44
0x2EA0	0x00000009 ;_divTable+48
0x2EA4	0x00000020 ;_divTable+52
0x2EA8	0x00000006 ;_divTable+56
0x2EAC	0x00000022 ;_divTable+60
0x2EB0	0x0000000A ;_divTable+64
0x2EB4	0x00000024 ;_divTable+68
0x2EB8	0x00000007 ;_divTable+72
0x2EBC	0x00000028 ;_divTable+76
0x2EC0	0x0000000C ;_divTable+80
0x2EC4	0x0000002C ;_divTable+84
0x2EC8	0x00000010 ;_divTable+88
0x2ECC	0x00000030 ;_divTable+92
0x2ED0	0x00000011 ;_divTable+96
0x2ED4	0x00000038 ;_divTable+100
0x2ED8	0x00000012 ;_divTable+104
0x2EDC	0x00000040 ;_divTable+108
0x2EE0	0x0000000F ;_divTable+112
0x2EE4	0x00000044 ;_divTable+116
0x2EE8	0x00000013 ;_divTable+120
0x2EEC	0x00000048 ;_divTable+124
0x2EF0	0x00000014 ;_divTable+128
0x2EF4	0x00000050 ;_divTable+132
0x2EF8	0x00000015 ;_divTable+136
0x2EFC	0x00000058 ;_divTable+140
0x2F00	0x00000019 ;_divTable+144
0x2F04	0x00000060 ;_divTable+148
0x2F08	0x00000016 ;_divTable+152
0x2F0C	0x00000068 ;_divTable+156
0x2F10	0x0000001A ;_divTable+160
0x2F14	0x00000070 ;_divTable+164
0x2F18	0x00000017 ;_divTable+168
0x2F1C	0x00000080 ;_divTable+172
0x2F20	0x0000001C ;_divTable+176
0x2F24	0x00000090 ;_divTable+180
0x2F28	0x0000001D ;_divTable+184
0x2F2C	0x000000A0 ;_divTable+188
0x2F30	0x0000001E ;_divTable+192
0x2F34	0x000000C0 ;_divTable+196
0x2F38	0x00000022 ;_divTable+200
0x2F3C	0x000000E0 ;_divTable+204
0x2F40	0x0000001F ;_divTable+208
0x2F44	0x000000F0 ;_divTable+212
0x2F48	0x00000023 ;_divTable+216
0x2F4C	0x00000100 ;_divTable+220
0x2F50	0x00000024 ;_divTable+224
0x2F54	0x00000120 ;_divTable+228
0x2F58	0x00000025 ;_divTable+232
0x2F5C	0x00000140 ;_divTable+236
0x2F60	0x00000026 ;_divTable+240
0x2F64	0x00000180 ;_divTable+244
0x2F68	0x0000002A ;_divTable+248
0x2F6C	0x000001C0 ;_divTable+252
0x2F70	0x00000027 ;_divTable+256
0x2F74	0x000001E0 ;_divTable+260
0x2F78	0x0000002B ;_divTable+264
0x2F7C	0x00000200 ;_divTable+268
0x2F80	0x0000002C ;_divTable+272
0x2F84	0x00000240 ;_divTable+276
0x2F88	0x0000002D ;_divTable+280
0x2F8C	0x00000280 ;_divTable+284
0x2F90	0x0000002E ;_divTable+288
0x2F94	0x00000300 ;_divTable+292
0x2F98	0x00000032 ;_divTable+296
0x2F9C	0x00000380 ;_divTable+300
0x2FA0	0x0000002F ;_divTable+304
0x2FA4	0x000003C0 ;_divTable+308
0x2FA8	0x00000033 ;_divTable+312
0x2FAC	0x00000400 ;_divTable+316
0x2FB0	0x00000034 ;_divTable+320
0x2FB4	0x00000480 ;_divTable+324
0x2FB8	0x00000035 ;_divTable+328
0x2FBC	0x00000500 ;_divTable+332
0x2FC0	0x00000036 ;_divTable+336
0x2FC4	0x00000600 ;_divTable+340
0x2FC8	0x0000003A ;_divTable+344
0x2FCC	0x00000700 ;_divTable+348
0x2FD0	0x00000037 ;_divTable+352
0x2FD4	0x00000780 ;_divTable+356
0x2FD8	0x0000003B ;_divTable+360
0x2FDC	0x00000800 ;_divTable+364
0x2FE0	0x0000003C ;_divTable+368
0x2FE4	0x00000900 ;_divTable+372
0x2FE8	0x0000003D ;_divTable+376
0x2FEC	0x00000A00 ;_divTable+380
0x2FF0	0x0000003E ;_divTable+384
0x2FF4	0x00000C00 ;_divTable+388
0x2FF8	0x0000003F ;_divTable+392
0x2FFC	0x00000F00 ;_divTable+396
; end of _divTable
;__Lib_GPIO_MK64_Defs.c,443 :: __GPIO_Module_UART3_PC16_17 [108]
0x3000	0x00000351 ;__GPIO_Module_UART3_PC16_17+0
0x3004	0x00000350 ;__GPIO_Module_UART3_PC16_17+4
0x3008	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+8
0x300C	0x00000000 ;__GPIO_Module_UART3_PC16_17+12
0x3010	0x00000000 ;__GPIO_Module_UART3_PC16_17+16
0x3014	0x00000000 ;__GPIO_Module_UART3_PC16_17+20
0x3018	0x00000000 ;__GPIO_Module_UART3_PC16_17+24
0x301C	0x00000000 ;__GPIO_Module_UART3_PC16_17+28
0x3020	0x00000000 ;__GPIO_Module_UART3_PC16_17+32
0x3024	0x00000000 ;__GPIO_Module_UART3_PC16_17+36
0x3028	0x00000000 ;__GPIO_Module_UART3_PC16_17+40
0x302C	0x00000000 ;__GPIO_Module_UART3_PC16_17+44
0x3030	0x00000000 ;__GPIO_Module_UART3_PC16_17+48
0x3034	0x00080000 ;__GPIO_Module_UART3_PC16_17+52
0x3038	0x00080000 ;__GPIO_Module_UART3_PC16_17+56
0x303C	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+60
0x3040	0x00000000 ;__GPIO_Module_UART3_PC16_17+64
0x3044	0x00000000 ;__GPIO_Module_UART3_PC16_17+68
0x3048	0x00000000 ;__GPIO_Module_UART3_PC16_17+72
0x304C	0x00000000 ;__GPIO_Module_UART3_PC16_17+76
0x3050	0x00000000 ;__GPIO_Module_UART3_PC16_17+80
0x3054	0x00000000 ;__GPIO_Module_UART3_PC16_17+84
0x3058	0x00000000 ;__GPIO_Module_UART3_PC16_17+88
0x305C	0x00000000 ;__GPIO_Module_UART3_PC16_17+92
0x3060	0x00000000 ;__GPIO_Module_UART3_PC16_17+96
0x3064	0x00000000 ;__GPIO_Module_UART3_PC16_17+100
0x3068	0x00000000 ;__GPIO_Module_UART3_PC16_17+104
; end of __GPIO_Module_UART3_PC16_17
;__Lib_GPIO_MK64_Defs.c,423 :: __GPIO_Module_UART0_PB16_17 [108]
0x306C	0x00000331 ;__GPIO_Module_UART0_PB16_17+0
0x3070	0x00000330 ;__GPIO_Module_UART0_PB16_17+4
0x3074	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+8
0x3078	0x00000000 ;__GPIO_Module_UART0_PB16_17+12
0x307C	0x00000000 ;__GPIO_Module_UART0_PB16_17+16
0x3080	0x00000000 ;__GPIO_Module_UART0_PB16_17+20
0x3084	0x00000000 ;__GPIO_Module_UART0_PB16_17+24
0x3088	0x00000000 ;__GPIO_Module_UART0_PB16_17+28
0x308C	0x00000000 ;__GPIO_Module_UART0_PB16_17+32
0x3090	0x00000000 ;__GPIO_Module_UART0_PB16_17+36
0x3094	0x00000000 ;__GPIO_Module_UART0_PB16_17+40
0x3098	0x00000000 ;__GPIO_Module_UART0_PB16_17+44
0x309C	0x00000000 ;__GPIO_Module_UART0_PB16_17+48
0x30A0	0x00080000 ;__GPIO_Module_UART0_PB16_17+52
0x30A4	0x00080000 ;__GPIO_Module_UART0_PB16_17+56
0x30A8	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+60
0x30AC	0x00000000 ;__GPIO_Module_UART0_PB16_17+64
0x30B0	0x00000000 ;__GPIO_Module_UART0_PB16_17+68
0x30B4	0x00000000 ;__GPIO_Module_UART0_PB16_17+72
0x30B8	0x00000000 ;__GPIO_Module_UART0_PB16_17+76
0x30BC	0x00000000 ;__GPIO_Module_UART0_PB16_17+80
0x30C0	0x00000000 ;__GPIO_Module_UART0_PB16_17+84
0x30C4	0x00000000 ;__GPIO_Module_UART0_PB16_17+88
0x30C8	0x00000000 ;__GPIO_Module_UART0_PB16_17+92
0x30CC	0x00000000 ;__GPIO_Module_UART0_PB16_17+96
0x30D0	0x00000000 ;__GPIO_Module_UART0_PB16_17+100
0x30D4	0x00000000 ;__GPIO_Module_UART0_PB16_17+104
; end of __GPIO_Module_UART0_PB16_17
;__Lib_GPIO_MK64_Defs.c,438 :: __GPIO_Module_UART2_PD3_2 [108]
0x30D8	0x00000363 ;__GPIO_Module_UART2_PD3_2+0
0x30DC	0x00000362 ;__GPIO_Module_UART2_PD3_2+4
0x30E0	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+8
0x30E4	0x00000000 ;__GPIO_Module_UART2_PD3_2+12
0x30E8	0x00000000 ;__GPIO_Module_UART2_PD3_2+16
0x30EC	0x00000000 ;__GPIO_Module_UART2_PD3_2+20
0x30F0	0x00000000 ;__GPIO_Module_UART2_PD3_2+24
0x30F4	0x00000000 ;__GPIO_Module_UART2_PD3_2+28
0x30F8	0x00000000 ;__GPIO_Module_UART2_PD3_2+32
0x30FC	0x00000000 ;__GPIO_Module_UART2_PD3_2+36
0x3100	0x00000000 ;__GPIO_Module_UART2_PD3_2+40
0x3104	0x00000000 ;__GPIO_Module_UART2_PD3_2+44
0x3108	0x00000000 ;__GPIO_Module_UART2_PD3_2+48
0x310C	0x00080000 ;__GPIO_Module_UART2_PD3_2+52
0x3110	0x00080000 ;__GPIO_Module_UART2_PD3_2+56
0x3114	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+60
0x3118	0x00000000 ;__GPIO_Module_UART2_PD3_2+64
0x311C	0x00000000 ;__GPIO_Module_UART2_PD3_2+68
0x3120	0x00000000 ;__GPIO_Module_UART2_PD3_2+72
0x3124	0x00000000 ;__GPIO_Module_UART2_PD3_2+76
0x3128	0x00000000 ;__GPIO_Module_UART2_PD3_2+80
0x312C	0x00000000 ;__GPIO_Module_UART2_PD3_2+84
0x3130	0x00000000 ;__GPIO_Module_UART2_PD3_2+88
0x3134	0x00000000 ;__GPIO_Module_UART2_PD3_2+92
0x3138	0x00000000 ;__GPIO_Module_UART2_PD3_2+96
0x313C	0x00000000 ;__GPIO_Module_UART2_PD3_2+100
0x3140	0x00000000 ;__GPIO_Module_UART2_PD3_2+104
; end of __GPIO_Module_UART2_PD3_2
;__Lib_GPIO_MK64_Defs.c,746 :: __GPIO_Module_I2C0_PD8_9 [108]
0x3144	0x00000268 ;__GPIO_Module_I2C0_PD8_9+0
0x3148	0x00000269 ;__GPIO_Module_I2C0_PD8_9+4
0x314C	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+8
0x3150	0x00000000 ;__GPIO_Module_I2C0_PD8_9+12
0x3154	0x00000000 ;__GPIO_Module_I2C0_PD8_9+16
0x3158	0x00000000 ;__GPIO_Module_I2C0_PD8_9+20
0x315C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+24
0x3160	0x00000000 ;__GPIO_Module_I2C0_PD8_9+28
0x3164	0x00000000 ;__GPIO_Module_I2C0_PD8_9+32
0x3168	0x00000000 ;__GPIO_Module_I2C0_PD8_9+36
0x316C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+40
0x3170	0x00000000 ;__GPIO_Module_I2C0_PD8_9+44
0x3174	0x00000000 ;__GPIO_Module_I2C0_PD8_9+48
0x3178	0x00080000 ;__GPIO_Module_I2C0_PD8_9+52
0x317C	0x00080000 ;__GPIO_Module_I2C0_PD8_9+56
0x3180	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+60
0x3184	0x00000000 ;__GPIO_Module_I2C0_PD8_9+64
0x3188	0x00000000 ;__GPIO_Module_I2C0_PD8_9+68
0x318C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+72
0x3190	0x00000000 ;__GPIO_Module_I2C0_PD8_9+76
0x3194	0x00000000 ;__GPIO_Module_I2C0_PD8_9+80
0x3198	0x00000000 ;__GPIO_Module_I2C0_PD8_9+84
0x319C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+88
0x31A0	0x00000000 ;__GPIO_Module_I2C0_PD8_9+92
0x31A4	0x00000000 ;__GPIO_Module_I2C0_PD8_9+96
0x31A8	0x00000000 ;__GPIO_Module_I2C0_PD8_9+100
0x31AC	0x00000000 ;__GPIO_Module_I2C0_PD8_9+104
; end of __GPIO_Module_I2C0_PD8_9
;docking_station_HEXIWEAR.c,47 :: __MIKROBUS1_GPIO [96]
0x31B0	0x00001D19 ;__MIKROBUS1_GPIO+0
0x31B4	0x00001CB9 ;__MIKROBUS1_GPIO+4
0x31B8	0x00001CC5 ;__MIKROBUS1_GPIO+8
0x31BC	0x00001CAD ;__MIKROBUS1_GPIO+12
0x31C0	0x00001C95 ;__MIKROBUS1_GPIO+16
0x31C4	0x00001CA1 ;__MIKROBUS1_GPIO+20
0x31C8	0x00001CD1 ;__MIKROBUS1_GPIO+24
0x31CC	0x00001D01 ;__MIKROBUS1_GPIO+28
0x31D0	0x00001D0D ;__MIKROBUS1_GPIO+32
0x31D4	0x00001CF5 ;__MIKROBUS1_GPIO+36
0x31D8	0x00001CDD ;__MIKROBUS1_GPIO+40
0x31DC	0x00001CE9 ;__MIKROBUS1_GPIO+44
0x31E0	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x31E4	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x31E8	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x31EC	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x31F0	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x31F4	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x31F8	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x31FC	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x3200	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x3204	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x3208	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x320C	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;,0 :: _initBlock_7 [73]
; Containing: ?ICS?lstr1_Click_3D_Hall_3_KINETIS [29]
;             ?ICS?lstr2_Click_3D_Hall_3_KINETIS [32]
;             ?ICS?lstr3_Click_3D_Hall_3_KINETIS [4]
;             ?ICS?lstr4_Click_3D_Hall_3_KINETIS [4]
;             ?ICS?lstr5_Click_3D_Hall_3_KINETIS [4]
0x3210	0x2E2E2020 ;_initBlock_7+0 : ?ICS?lstr1_Click_3D_Hall_3_KINETIS at 0x3210
0x3214	0x7973202E ;_initBlock_7+4
0x3218	0x6D657473 ;_initBlock_7+8
0x321C	0x696E6920 ;_initBlock_7+12
0x3220	0x6F642074 ;_initBlock_7+16
0x3224	0x2E20656E ;_initBlock_7+20
0x3228	0x20202E2E ;_initBlock_7+24
0x322C	0x2E2E2E00 ;_initBlock_7+28 : ?ICS?lstr2_Click_3D_Hall_3_KINETIS at 0x322D
0x3230	0x70706120 ;_initBlock_7+32
0x3234	0x6163696C ;_initBlock_7+36
0x3238	0x6E6F6974 ;_initBlock_7+40
0x323C	0x696E6920 ;_initBlock_7+44
0x3240	0x6F642074 ;_initBlock_7+48
0x3244	0x2E20656E ;_initBlock_7+52
0x3248	0x20202E2E ;_initBlock_7+56
0x324C	0x3A582000 ;_initBlock_7+60 : ?ICS?lstr3_Click_3D_Hall_3_KINETIS at 0x324D
0x3250	0x3A592000 ;_initBlock_7+64 : ?ICS?lstr4_Click_3D_Hall_3_KINETIS at 0x3251
0x3254	0x3A5A2000 ;_initBlock_7+68 : ?ICS?lstr5_Click_3D_Hall_3_KINETIS at 0x3255
0x3258	0x00 ;_initBlock_7+72
; end of _initBlock_7
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C0_TIMEOUT [4]
0x325C	0x00000000 ;?ICS__Lib_I2C_012__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C0_TIMEOUT
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C1_TIMEOUT [4]
0x3260	0x00000000 ;?ICS__Lib_I2C_012__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C1_TIMEOUT
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C2_TIMEOUT [4]
0x3264	0x00000000 ;?ICS__Lib_I2C_012__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C2_TIMEOUT
;docking_station_HEXIWEAR.c,15 :: __MIKROBUS1_I2C [12]
0x3268	0x0000163D ;__MIKROBUS1_I2C+0
0x326C	0x000010C1 ;__MIKROBUS1_I2C+4
0x3270	0x0000166D ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_3D_Hall_3_KINETIS.c,14 :: __C3DHALL3_I2C_CFG [4]
0x3274	0x000186A0 ;__C3DHALL3_I2C_CFG+0
; end of __C3DHALL3_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [22]    __Lib_I2C_012_I2Cx_Is_Idle
0x0428     [152]    __Lib_I2C_012_I2Cx_Wait_For_Idle
0x04C0      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x04F0      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x0548      [12]    _Get_Fosc_kHz
0x0554     [260]    __Lib_I2C_012_I2Cx_Stop
0x0658     [200]    __Lib_I2C_012_I2Cx_WriteByte
0x0720     [172]    __Lib_I2C_012_I2Cx_ReadByte
0x07CC     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x0860     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x08D4      [14]    __Lib_UART_012345_UART_Hal_Tx_Idle
0x08E4     [492]    __Lib_I2C_012_I2Cx_Write
0x0AD0      [14]    __Lib_UART_012345_UART_Hal_DataReady
0x0AE0      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x0AF0      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x0B00      [24]    __Lib_UART_012345_UART_Hal_Read
0x0B18      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x0B38      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x0B70      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x0B7C      [74]    _GPIO_Alternate_Function_Enable
0x0BC8     [316]    __Lib_I2C_012_I2Cx_Start
0x0D04      [40]    __Lib_SPI_012_SPI_Hal_ReadBlocking
0x0D2C     [240]    __Lib_I2C_012_I2Cx_Read
0x0E1C     [180]    __Lib_GPIO_GPIO_HAL_Config
0x0ED0     [128]    _SIM_GetClocksFrequency
0x0F50      [24]    _UART2_Read
0x0F68      [24]    _UART1_Tx_Idle
0x0F80      [24]    _UART2_Data_Ready
0x0F98      [24]    _UART2_Tx_Idle
0x0FB0      [24]    _UART1_Read
0x0FC8      [24]    _UART0_Tx_Idle
0x0FE0      [24]    _UART1_Data_Ready
0x0FF8      [32]    __Lib_UART_012345_UART_Hal_WriteChar
0x1018      [24]    _UART3_Data_Ready
0x1030      [24]    _UART5_Read
0x1048      [24]    _UART5_Data_Ready
0x1060      [24]    _UART4_Data_Ready
0x1078      [24]    _UART4_Tx_Idle
0x1090      [24]    _UART4_Read
0x10A8      [24]    _UART3_Tx_Idle
0x10C0      [36]    _I2C0_Write
0x10E4      [24]    _UART5_Tx_Idle
0x10FC      [24]    _UART3_Read
0x1114      [42]    __Lib_SPI_012_SPI_Hal_WriteBlocking
0x1140      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x11A0     [332]    __Lib_UART_012345_UART_AssignPtr
0x12EC     [120]    _SPI2_Read
0x1364     [120]    _SPI1_Read
0x13DC      [24]    _UART0_Read
0x13F4     [416]    __Lib_I2C_012_I2Cx_Init_Advanced
0x1594     [120]    _SPI0_Read
0x160C      [24]    _I2C2_Start
0x1624      [24]    _I2C1_Start
0x163C      [24]    _I2C0_Start
0x1654      [24]    _UART0_Data_Ready
0x166C      [36]    _I2C0_Read
0x1690      [36]    _I2C2_Read
0x16B4      [36]    _I2C1_Read
0x16D8      [36]    _I2C2_Write
0x16FC      [18]    _GPIO_Config
0x1710      [36]    _I2C1_Write
0x1734      [60]    __c3dhall3_driver_hal_spiWrite
0x1770      [44]    __c3dhall3_driver_hal_i2cStart
0x179C      [60]    _UART3_Init
0x17D8      [60]    _UART2_Init
0x1814      [32]    _SPI0_Write
0x1834      [60]    _UART0_Init
0x1870      [60]    __c3dhall3_driver_hal_spiRead
0x18AC      [24]    _GPIO_Digital_Output
0x18C4      [24]    _GPIO_Digital_Input
0x18DC      [28]    _I2C0_Init_Advanced
0x18F8      [36]    __c3dhall3_driver_hal_i2cRead
0x191C      [28]    _UART3_Write
0x1938      [28]    _UART2_Write
0x1954      [28]    _UART4_Write
0x1970      [40]    __c3dhall3_driver_hal_i2cWrite
0x1998      [28]    _UART5_Write
0x19B4      [28]    _UART0_Write
0x19D0      [32]    _SPI2_Write
0x19F0      [32]    _SPI1_Write
0x1A10      [28]    _UART1_Write
0x1A2C      [40]    __c3dhall3_driver_hal_i2cMap
0x1A54      [44]    __c3dhall3_driver_hal_gpioMap
0x1A80      [12]    docking_station_HEXIWEAR__setSCL_3
0x1A8C      [12]    docking_station_HEXIWEAR__setSDA_3
0x1A98     [180]    _c3dhall3_readRegisters
0x1B4C      [24]    _Delay_100ms
0x1B64     [224]    _c3dhall3_writeRegisters
0x1C44      [80]    _WordToStr
0x1C94      [12]    docking_station_HEXIWEAR__setMISO_1
0x1CA0      [12]    docking_station_HEXIWEAR__setMOSI_1
0x1CAC      [12]    docking_station_HEXIWEAR__setSCK_1
0x1CB8      [12]    docking_station_HEXIWEAR__setRST_1
0x1CC4      [12]    docking_station_HEXIWEAR__setCS_1
0x1CD0      [12]    docking_station_HEXIWEAR__setPWM_1
0x1CDC      [12]    docking_station_HEXIWEAR__setSCL_1
0x1CE8      [12]    docking_station_HEXIWEAR__setSDA_1
0x1CF4      [12]    docking_station_HEXIWEAR__setTX_1
0x1D00      [12]    docking_station_HEXIWEAR__setINT_1
0x1D0C      [12]    docking_station_HEXIWEAR__setRX_1
0x1D18      [12]    docking_station_HEXIWEAR__setAN_1
0x1D24      [32]    docking_station_HEXIWEAR__i2cInit_1
0x1D44      [32]    docking_station_HEXIWEAR__i2cInit_2
0x1D64     [456]    docking_station_HEXIWEAR__gpioInit_3
0x1F2C     [456]    docking_station_HEXIWEAR__gpioInit_1
0x20F4     [456]    docking_station_HEXIWEAR__gpioInit_2
0x22BC      [32]    docking_station_HEXIWEAR__i2cInit_3
0x22DC      [36]    docking_station_HEXIWEAR__log_initUart
0x2300      [32]    docking_station_HEXIWEAR__log_write
0x2320      [36]    docking_station_HEXIWEAR__log_init3
0x2344      [36]    docking_station_HEXIWEAR__log_init1
0x2368      [36]    docking_station_HEXIWEAR__log_init2
0x238C      [12]    docking_station_HEXIWEAR__setCS_3
0x2398      [12]    docking_station_HEXIWEAR__setSCK_3
0x23A4      [12]    docking_station_HEXIWEAR__setRST_3
0x23B0      [12]    docking_station_HEXIWEAR__setSDA_2
0x23BC      [12]    docking_station_HEXIWEAR__setAN_3
0x23C8      [12]    docking_station_HEXIWEAR__setMISO_3
0x23D4      [12]    docking_station_HEXIWEAR__setRX_3
0x23E0      [12]    docking_station_HEXIWEAR__setTX_3
0x23EC      [12]    docking_station_HEXIWEAR__setINT_3
0x23F8      [12]    docking_station_HEXIWEAR__setMOSI_3
0x2404      [12]    docking_station_HEXIWEAR__setPWM_3
0x2410      [12]    docking_station_HEXIWEAR__setMISO_2
0x241C      [12]    docking_station_HEXIWEAR__setMOSI_2
0x2428      [12]    docking_station_HEXIWEAR__setPWM_2
0x2434      [12]    docking_station_HEXIWEAR__setSCK_2
0x2440      [12]    docking_station_HEXIWEAR__setAN_2
0x244C      [12]    docking_station_HEXIWEAR__setRST_2
0x2458      [12]    docking_station_HEXIWEAR__setCS_2
0x2464      [12]    docking_station_HEXIWEAR__setTX_2
0x2470      [12]    docking_station_HEXIWEAR__setSCL_2
0x247C      [12]    docking_station_HEXIWEAR__setINT_2
0x2488      [12]    docking_station_HEXIWEAR__setRX_2
0x2494      [58]    _mikrobus_i2cInit
0x24D0      [60]    _c3dhall3_i2cDriverInit
0x250C     [110]    _IntToStr
0x257C      [84]    _mikrobus_gpioInit
0x25D0      [70]    _mikrobus_logInit
0x2618     [118]    _c3dhall3_readXYZ
0x2690     [112]    _mikrobus_logWrite
0x2700      [60]    _c3dhall3_configuration
0x273C      [20]    ___CC2DW
0x2750     [156]    _applicationTask
0x27EC      [58]    ___FillZeros
0x2828      [72]    _applicationInit
0x2870     [104]    _systemInit
0x28D8       [8]    ___GenExcept
0x28E0      [44]    ___EnableFPU
0x290C      [20]    __Lib_System_InitialSetUpFosc
0x2920      [36]    _main
0x2944    [1324]    __Lib_System_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x1FFF0000      [29]    ?lstr1_Click_3D_Hall_3_KINETIS
0x1FFF001D      [32]    ?lstr2_Click_3D_Hall_3_KINETIS
0x1FFF003D       [4]    ?lstr3_Click_3D_Hall_3_KINETIS
0x1FFF0041       [4]    ?lstr4_Click_3D_Hall_3_KINETIS
0x1FFF0045       [4]    ?lstr5_Click_3D_Hall_3_KINETIS
0x1FFF0049       [1]    __c3dhall3_driver_c3dhall3_communicationType
0x1FFF004A       [1]    __c3dhall3_driver__slaveAddress
0x1FFF004C       [4]    __Lib_I2C_012__I2C0_TIMEOUT
0x1FFF0050       [4]    __Lib_I2C_012__I2C1_TIMEOUT
0x1FFF0054       [4]    __Lib_I2C_012__I2C2_TIMEOUT
0x1FFF0058       [6]    _axes_xyz
0x1FFF005E      [50]    _text
0x1FFF0090       [4]    _logger
0x1FFF0094       [4]    __c3dhall3_driver_fp_i2cWrite
0x1FFF0098       [4]    __c3dhall3_driver_hal_gpio_rstSet
0x1FFF009C       [4]    __c3dhall3_driver_hal_gpio_csSet
0x1FFF00A0       [4]    __c3dhall3_driver_fp_i2cRead
0x1FFF00A4       [4]    __c3dhall3_driver_fp_spiRead
0x1FFF00A8       [4]    __c3dhall3_driver_hal_gpio_intGet
0x1FFF00AC       [4]    __c3dhall3_driver_fp_i2cStart
0x1FFF00B0       [4]    __c3dhall3_driver_fp_spiWrite
0x1FFF00B4       [4]    ___System_CLOCK_IN_KHZ
0x1FFF00B8       [4]    _I2C0_Timeout_Ptr
0x1FFF00BC       [4]    _I2C1_Timeout_Ptr
0x1FFF00C0       [4]    _I2C2_Timeout_Ptr
0x1FFF00C4       [4]    _I2C_Start_Ptr
0x1FFF00C8       [4]    _I2C_Read_Ptr
0x1FFF00CC       [4]    _I2C_Write_Ptr
0x1FFF00D0       [4]    _UART_Wr_Ptr
0x1FFF00D4       [4]    _UART_Rd_Ptr
0x1FFF00D8       [4]    _UART_Rdy_Ptr
0x1FFF00DC       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2E70     [400]    _divTable
0x3000     [108]    __GPIO_Module_UART3_PC16_17
0x306C     [108]    __GPIO_Module_UART0_PB16_17
0x30D8     [108]    __GPIO_Module_UART2_PD3_2
0x3144     [108]    __GPIO_Module_I2C0_PD8_9
0x31B0      [96]    __MIKROBUS1_GPIO
0x3210      [29]    ?ICS?lstr1_Click_3D_Hall_3_KINETIS
0x322D      [32]    ?ICS?lstr2_Click_3D_Hall_3_KINETIS
0x324D       [4]    ?ICS?lstr3_Click_3D_Hall_3_KINETIS
0x3251       [4]    ?ICS?lstr4_Click_3D_Hall_3_KINETIS
0x3255       [4]    ?ICS?lstr5_Click_3D_Hall_3_KINETIS
0x325C       [4]    ?ICS__Lib_I2C_012__I2C0_TIMEOUT
0x3260       [4]    ?ICS__Lib_I2C_012__I2C1_TIMEOUT
0x3264       [4]    ?ICS__Lib_I2C_012__I2C2_TIMEOUT
0x3268      [12]    __MIKROBUS1_I2C
0x3274       [4]    __C3DHALL3_I2C_CFG
