Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : riscv
Version: J-2014.09-SP4
Date   : Sat Mar 16 17:50:45 2019
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)
    saed32sram_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db)
    gtech (File: /ecelib/linware/synopsys15/dc/libraries/syn/gtech.db)

Number of ports:                           34
Number of nets:                           187
Number of cells:                          100
Number of combinational cells:             99
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         24
Number of references:                      20

Combinational area:              11213.595750
Buf/Inv area:                      691.779970
Noncombinational area:            9449.836633
Macro/Black Box area:            61909.027344
Net Interconnect area:            5137.020729

Total cell area:                 82572.459727
Total area:                      87709.480455

Information: This design contains unmapped logic. (RPT-7)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  -------------------  --------------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes       Design
--------------------------------  ----------  -------  ----------  ---------  ----------  -----------------
riscv                             82572.4597    100.0    232.7959     0.0000      0.0000  riscv
dp                                82339.6638     99.7   4112.5582  2683.5066  61909.0273  Datapath
dp/instr_mem                          0.0000      0.0      0.0000     0.0000      0.0000  instructionmemory
dp/rf                             13634.5717     16.5   6868.2416  6766.3301      0.0000  RegFile
--------------------------------  ----------  -------  ----------  ---------  ----------  -----------------
Total                                                  11213.5957  9449.8366  61909.0273


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_75J2_122_5629     str      1   295.0124      0.4%
  DW01_add            apparch      2    62.7429      0.1%
  DW_cmp              apparch     12   921.5687      1.1%
  DW_leftsh              astr      1   536.7517      0.7%
  DW_rightsh             astr      2   972.6093      1.2%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  1   295.0124      0.4%
  Total:                          18  2788.6850      3.4%

Subtotal of datapath(DP_OP) cell area:  295.0124  0.4%  (estimated)
Total synthetic cell area:              2788.6850  3.4%  (estimated)

1
