TimeQuest Timing Analyzer report for cpu_core
Tue Apr 23 20:22:03 2019
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CORE_CLK'
 13. Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 14. Slow 1200mV 85C Model Hold: 'i_CORE_CLK'
 15. Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'i_CORE_CLK'
 30. Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 31. Slow 1200mV 0C Model Hold: 'i_CORE_CLK'
 32. Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'i_CORE_CLK'
 46. Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 47. Fast 1200mV 0C Model Hold: 'i_CORE_CLK'
 48. Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; cpu_core                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F256C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; Clock Name                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                          ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; i_CORE_CLK                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CORE_CLK }                                                   ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { instruction_decoder:INST_instruction_decoder|o_BUS_select[0] } ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 146.01 MHz ; 146.01 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -5.849 ; -519.578      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.750 ; -24.300       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.120 ; -0.120        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.424  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -478.792      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.411  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CORE_CLK'                                                                                                                                    ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -5.849 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.072     ; 6.772      ;
; -5.633 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 6.572      ;
; -5.581 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 6.520      ;
; -5.536 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 6.471      ;
; -5.495 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.071     ; 6.419      ;
; -5.487 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 6.423      ;
; -5.484 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 6.423      ;
; -5.426 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 6.365      ;
; -5.414 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.072     ; 6.337      ;
; -5.409 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.349      ;
; -5.377 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.317      ;
; -5.376 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 6.311      ;
; -5.353 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.286      ;
; -5.339 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.071     ; 6.263      ;
; -5.282 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 6.203      ;
; -5.279 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.219      ;
; -5.278 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.215      ;
; -5.270 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.072     ; 6.193      ;
; -5.237 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.065     ; 6.167      ;
; -5.234 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 6.169      ;
; -5.227 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.167      ;
; -5.221 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.071     ; 6.145      ;
; -5.208 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 6.129      ;
; -5.204 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.137      ;
; -5.196 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 6.132      ;
; -5.171 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 6.110      ;
; -5.166 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.077     ; 6.084      ;
; -5.144 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.078      ;
; -5.137 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.071      ;
; -5.127 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.061      ;
; -5.122 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.062      ;
; -5.121 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 6.058      ;
; -5.117 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.072     ; 6.040      ;
; -5.102 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.036      ;
; -5.095 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 6.030      ;
; -5.077 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.010      ;
; -5.068 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.071     ; 5.992      ;
; -5.059 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.077     ; 5.977      ;
; -5.051 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.985      ;
; -5.032 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.077     ; 5.950      ;
; -5.027 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.961      ;
; -5.005 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.940      ;
; -4.999 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.931      ;
; -4.997 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.073     ; 5.919      ;
; -4.990 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.924      ;
; -4.982 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.917      ;
; -4.963 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.900      ;
; -4.961 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.893      ;
; -4.946 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.881      ;
; -4.934 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 5.855      ;
; -4.899 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.831      ;
; -4.895 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.065     ; 5.825      ;
; -4.858 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.073     ; 5.780      ;
; -4.846 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.781      ;
; -4.845 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.774      ;
; -4.827 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.762      ;
; -4.819 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.756      ;
; -4.818 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.077     ; 5.736      ;
; -4.807 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 5.728      ;
; -4.806 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.740      ;
; -4.785 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.077     ; 5.703      ;
; -4.771 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.707      ;
; -4.767 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.704      ;
; -4.756 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.690      ;
; -4.745 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.674      ;
; -4.736 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.077     ; 5.654      ;
; -4.731 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.662      ;
; -4.727 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.656      ;
; -4.708 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.645      ;
; -4.705 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.065     ; 5.635      ;
; -4.678 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.616      ;
; -4.651 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.587      ;
; -4.646 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.584      ;
; -4.645 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.574      ;
; -4.643 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.577      ;
; -4.627 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.556      ;
; -4.608 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.073     ; 5.530      ;
; -4.605 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.543      ;
; -4.604 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.538      ;
; -4.590 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.527      ;
; -4.579 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.517      ;
; -4.576 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[10] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.510      ;
; -4.553 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.491      ;
; -4.552 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.490      ;
; -4.546 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.479      ;
; -4.535 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.074     ; 5.456      ;
; -4.527 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.461      ;
; -4.527 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.465      ;
; -4.518 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.449      ;
; -4.506 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.442      ;
; -4.494 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.432      ;
; -4.490 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.073     ; 5.412      ;
; -4.483 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.416      ;
; -4.482 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.073     ; 5.404      ;
; -4.476 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.077     ; 5.394      ;
; -4.476 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.073     ; 5.398      ;
; -4.468 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.401      ;
; -4.467 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.401      ;
; -4.455 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.384      ;
; -4.452 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.386      ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                         ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.750 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.269      ; 1.641      ;
; -1.745 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.273      ; 1.641      ;
; -1.718 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.266      ; 1.602      ;
; -1.709 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.243      ; 1.575      ;
; -1.617 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.009      ; 1.877      ;
; -1.606 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.116      ; 1.806      ;
; -1.583 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.115      ; 1.782      ;
; -1.563 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.243      ; 1.424      ;
; -1.561 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.242      ; 1.420      ;
; -1.561 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.241      ; 1.422      ;
; -1.547 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.012      ; 1.810      ;
; -1.538 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.241      ; 1.396      ;
; -1.515 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.238      ; 1.373      ;
; -1.493 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.246      ; 1.357      ;
; -1.492 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.270      ; 1.379      ;
; -1.488 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.267      ; 1.377      ;
; -1.484 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.267      ; 1.368      ;
; -1.482 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.267      ; 1.367      ;
; -1.478 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.270      ; 1.371      ;
; -1.459 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.155      ; 1.698      ;
; -1.432 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.021      ; 1.679      ;
; -1.386 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.018      ; 1.630      ;
; -1.346 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.171      ; 1.642      ;
; -1.336 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.175      ; 1.638      ;
; -1.323 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.172      ; 1.599      ;
; -1.287 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.243      ; 1.153      ;
; -1.088 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.173      ; 1.365      ;
; -1.084 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.169      ; 1.378      ;
; -1.082 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.174      ; 1.381      ;
; -1.075 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.008      ; 1.334      ;
; -1.075 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.115      ; 1.274      ;
; -1.072 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.171      ; 1.368      ;
; -1.070 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.172      ; 1.369      ;
; -1.046 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.155      ; 1.285      ;
; -1.021 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.242      ; 0.881      ;
; -1.020 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.240      ; 0.880      ;
; -1.019 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.241      ; 0.877      ;
; -1.012 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.242      ; 0.877      ;
; -0.984 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.267      ; 0.869      ;
; -0.982 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.267      ; 0.866      ;
; -0.974 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.269      ; 0.865      ;
; -0.974 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.270      ; 0.867      ;
; -0.891 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.020      ; 1.137      ;
; -0.768 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.154      ; 1.006      ;
; -0.589 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.173      ; 0.866      ;
; -0.572 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.171      ; 0.868      ;
; -0.570 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.171      ; 0.866      ;
; -0.565 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.172      ; 0.864      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                          ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.120 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.381      ; 2.647      ;
; 0.085  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.848      ;
; 0.085  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.848      ;
; 0.085  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.848      ;
; 0.085  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.848      ;
; 0.112  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.378      ; 2.876      ;
; 0.112  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.378      ; 2.876      ;
; 0.112  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.378      ; 2.876      ;
; 0.112  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.378      ; 2.876      ;
; 0.187  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.378      ; 2.951      ;
; 0.187  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.378      ; 2.951      ;
; 0.187  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.378      ; 2.951      ;
; 0.187  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.378      ; 2.951      ;
; 0.211  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.012     ; 0.386      ;
; 0.211  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.012     ; 0.386      ;
; 0.251  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 3.014      ;
; 0.251  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 3.014      ;
; 0.251  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 3.014      ;
; 0.251  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 3.014      ;
; 0.277  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 0.839      ;
; 0.308  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 0.870      ;
; 0.331  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 0.893      ;
; 0.333  ; data_bus:INST_data_bus|o_REGISTER[5]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.115     ; 0.405      ;
; 0.335  ; data_bus:INST_data_bus|o_REGISTER[5]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.115     ; 0.407      ;
; 0.338  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 0.897      ;
; 0.339  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 0.898      ;
; 0.341  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 0.900      ;
; 0.344  ; ALU:INST_ALU|tmp[8]                                           ; ALU:INST_ALU|tmp[8]                                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 0.906      ;
; 0.344  ; data_bus:INST_data_bus|o_REGISTER[4]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.020     ; 0.511      ;
; 0.346  ; data_bus:INST_data_bus|o_REGISTER[4]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.020     ; 0.513      ;
; 0.359  ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC        ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; control_unit:INST_control_unit|r_state[0]                     ; control_unit:INST_control_unit|r_state[0]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[7]                                  ; ALU:INST_ALU|r_ALU_Result[7]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[0]                                  ; ALU:INST_ALU|r_ALU_Result[0]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[3]                                  ; ALU:INST_ALU|r_ALU_Result[3]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[2]                                  ; ALU:INST_ALU|r_ALU_Result[2]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[1]                                  ; ALU:INST_ALU|r_ALU_Result[1]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[4]                                  ; ALU:INST_ALU|r_ALU_Result[4]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; branch_control:INST_branch_control|r_PC_ADDRESS[0]            ; branch_control:INST_branch_control|r_PC_ADDRESS[0]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.362  ; control_unit:INST_control_unit|r_state[2]                     ; control_unit:INST_control_unit|r_state[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.367  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 0.926      ;
; 0.371  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[20]             ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.589      ;
; 0.372  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]             ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.060      ; 0.589      ;
; 0.372  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]             ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.590      ;
; 0.372  ; data_bus:INST_data_bus|o_REGISTER[3]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.154     ; 0.405      ;
; 0.373  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]             ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.060      ; 0.590      ;
; 0.374  ; data_bus:INST_data_bus|o_REGISTER[3]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.154     ; 0.407      ;
; 0.383  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.310      ; 0.910      ;
; 0.386  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.949      ;
; 0.401  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.619      ;
; 0.402  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.620      ;
; 0.409  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable      ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.627      ;
; 0.409  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.310      ; 0.936      ;
; 0.422  ; control_unit:INST_control_unit|r_state[1]                     ; control_unit:INST_control_unit|r_state[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.640      ;
; 0.425  ; data_bus:INST_data_bus|o_REGISTER[4]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.298      ; 0.940      ;
; 0.426  ; control_unit:INST_control_unit|r_state[4]                     ; control_unit:INST_control_unit|r_state[5]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.644      ;
; 0.429  ; control_unit:INST_control_unit|r_state[4]                     ; control_unit:INST_control_unit|r_state[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.647      ;
; 0.429  ; control_unit:INST_control_unit|r_state[1]                     ; control_unit:INST_control_unit|r_state[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.647      ;
; 0.466  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.028      ;
; 0.468  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.030      ;
; 0.479  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.697      ;
; 0.479  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[5]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.697      ;
; 0.480  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]             ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.060      ; 0.697      ;
; 0.480  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[1]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.698      ;
; 0.482  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.700      ;
; 0.500  ; data_bus:INST_data_bus|o_REGISTER[1]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.148      ; 0.865      ;
; 0.503  ; data_bus:INST_data_bus|o_REGISTER[1]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.171     ; 0.519      ;
; 0.503  ; data_bus:INST_data_bus|o_REGISTER[1]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.171     ; 0.519      ;
; 0.505  ; branch_control:INST_branch_control|o_ADDRESS[3]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.724      ;
; 0.505  ; data_bus:INST_data_bus|o_REGISTER[5]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.203      ; 0.925      ;
; 0.511  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.381      ; 2.778      ;
; 0.512  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~portb_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.074      ;
; 0.512  ; branch_control:INST_branch_control|r_PC_ADDRESS[3]            ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.730      ;
; 0.513  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[1] ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.732      ;
; 0.514  ; branch_control:INST_branch_control|o_ADDRESS[1]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.733      ;
; 0.514  ; data_bus:INST_data_bus|o_REGISTER[6]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.173     ; 0.528      ;
; 0.515  ; data_bus:INST_data_bus|o_REGISTER[6]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.173     ; 0.529      ;
; 0.517  ; data_bus:INST_data_bus|o_REGISTER[6]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.146      ; 0.880      ;
; 0.519  ; data_bus:INST_data_bus|o_REGISTER[0]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.172     ; 0.534      ;
; 0.521  ; data_bus:INST_data_bus|o_REGISTER[0]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.172     ; 0.536      ;
; 0.523  ; branch_control:INST_branch_control|o_ADDRESS[4]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.742      ;
; 0.524  ; data_bus:INST_data_bus|o_REGISTER[7]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.171     ; 0.540      ;
; 0.524  ; data_bus:INST_data_bus|o_REGISTER[7]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.171     ; 0.540      ;
; 0.527  ; data_bus:INST_data_bus|o_REGISTER[7]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.148      ; 0.892      ;
; 0.530  ; branch_control:INST_branch_control|o_ADDRESS[2]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.749      ;
; 0.535  ; branch_control:INST_branch_control|r_PC_ADDRESS[8]            ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.753      ;
; 0.538  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.756      ;
; 0.538  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[25]                                                                   ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.756      ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                         ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.424 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.361      ; 0.815      ;
; 0.426 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.361      ; 0.817      ;
; 0.428 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.359      ; 0.817      ;
; 0.429 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.359      ; 0.818      ;
; 0.575 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.342      ; 0.947      ;
; 0.790 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.343      ; 1.163      ;
; 0.824 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.463      ; 0.817      ;
; 0.825 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.462      ; 0.817      ;
; 0.828 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.460      ; 0.818      ;
; 0.829 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.362      ; 1.221      ;
; 0.829 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.460      ; 0.819      ;
; 0.839 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.203      ; 1.072      ;
; 0.865 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.434      ; 0.829      ;
; 0.866 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.433      ; 0.829      ;
; 0.868 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.302      ; 1.200      ;
; 0.869 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.434      ; 0.833      ;
; 0.870 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.361      ; 1.261      ;
; 0.870 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.432      ; 0.832      ;
; 0.873 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.361      ; 1.264      ;
; 0.874 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.359      ; 1.263      ;
; 0.879 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.357      ; 1.266      ;
; 1.046 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.190      ; 1.266      ;
; 1.053 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.360      ; 1.443      ;
; 1.073 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.364      ; 1.467      ;
; 1.080 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.435      ; 1.045      ;
; 1.082 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.359      ; 1.471      ;
; 1.185 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.343      ; 1.558      ;
; 1.228 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.463      ; 1.221      ;
; 1.272 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.460      ; 1.262      ;
; 1.273 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.463      ; 1.266      ;
; 1.273 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.460      ; 1.263      ;
; 1.276 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.460      ; 1.266      ;
; 1.281 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.204      ; 1.515      ;
; 1.296 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.201      ; 1.527      ;
; 1.301 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.434      ; 1.265      ;
; 1.303 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.303      ; 1.636      ;
; 1.304 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.435      ; 1.269      ;
; 1.305 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.433      ; 1.268      ;
; 1.306 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.438      ; 1.274      ;
; 1.327 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.430      ; 1.287      ;
; 1.342 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.433      ; 1.305      ;
; 1.357 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.302      ; 1.689      ;
; 1.456 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.459      ; 1.445      ;
; 1.466 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.435      ; 1.431      ;
; 1.473 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.466      ; 1.469      ;
; 1.477 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.462      ; 1.469      ;
; 1.482 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.194      ; 1.706      ;
; 1.483 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.191      ; 1.704      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 2.211 ; 2.649 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 3.345 ; 3.816 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -1.410 ; -1.836 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -1.521 ; -1.965 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.302 ; 7.450 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.477 ; 5.479 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 5.790 ; 5.817 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 7.131 ; 7.286 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.949 ; 5.945 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 7.302 ; 7.450 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.726 ; 5.706 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 6.102 ; 6.145 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.960 ; 5.977 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 6.578 ; 6.605 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.979 ; 5.920 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 6.008 ; 6.020 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.733 ; 5.737 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.934 ; 5.935 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.003 ; 5.988 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 6.578 ; 6.605 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 5.359 ; 5.360 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.359 ; 5.360 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 5.660 ; 5.684 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 6.999 ; 7.151 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.813 ; 5.807 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 7.167 ; 7.312 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.600 ; 5.578 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.960 ; 6.000 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.824 ; 5.838 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 5.606 ; 5.608 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.848 ; 5.792 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.870 ; 5.879 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.606 ; 5.608 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.799 ; 5.797 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.864 ; 5.848 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 6.417 ; 6.440 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 163.45 MHz ; 163.45 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -5.118 ; -440.890      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.602 ; -21.627       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.106 ; -0.106        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.433  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -478.792      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.453  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                     ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -5.118 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 6.047      ;
; -4.906 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.835      ;
; -4.906 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.849      ;
; -4.889 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.830      ;
; -4.884 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.825      ;
; -4.858 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.802      ;
; -4.808 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.752      ;
; -4.805 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.748      ;
; -4.803 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.747      ;
; -4.800 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.743      ;
; -4.731 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.660      ;
; -4.726 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.655      ;
; -4.717 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.657      ;
; -4.694 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.637      ;
; -4.661 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.602      ;
; -4.651 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.580      ;
; -4.649 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.587      ;
; -4.646 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.590      ;
; -4.646 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.575      ;
; -4.634 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.067     ; 5.562      ;
; -4.633 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.576      ;
; -4.566 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.069     ; 5.492      ;
; -4.562 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.505      ;
; -4.557 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.500      ;
; -4.556 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.067     ; 5.484      ;
; -4.540 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.481      ;
; -4.535 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.476      ;
; -4.532 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.473      ;
; -4.530 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.471      ;
; -4.527 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.468      ;
; -4.510 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.450      ;
; -4.496 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.425      ;
; -4.493 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.434      ;
; -4.491 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.420      ;
; -4.461 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.402      ;
; -4.454 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.394      ;
; -4.443 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.069     ; 5.369      ;
; -4.416 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.069     ; 5.342      ;
; -4.402 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.342      ;
; -4.388 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.317      ;
; -4.385 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.325      ;
; -4.385 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.327      ;
; -4.383 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.323      ;
; -4.373 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.314      ;
; -4.363 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.303      ;
; -4.357 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.297      ;
; -4.331 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.269      ;
; -4.329 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.270      ;
; -4.324 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.067     ; 5.252      ;
; -4.309 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.250      ;
; -4.300 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.241      ;
; -4.295 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.233      ;
; -4.295 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.235      ;
; -4.279 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.221      ;
; -4.272 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 5.201      ;
; -4.259 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.200      ;
; -4.256 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.069     ; 5.182      ;
; -4.231 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.174      ;
; -4.231 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.067     ; 5.159      ;
; -4.212 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.153      ;
; -4.198 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.139      ;
; -4.187 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.128      ;
; -4.182 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.069     ; 5.108      ;
; -4.182 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.069     ; 5.108      ;
; -4.157 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.098      ;
; -4.154 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.092      ;
; -4.143 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.081      ;
; -4.142 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.084      ;
; -4.131 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.069      ;
; -4.117 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.061      ;
; -4.116 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.054      ;
; -4.115 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.056      ;
; -4.114 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.057      ;
; -4.079 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.019      ;
; -4.055 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.993      ;
; -4.043 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.981      ;
; -4.043 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.984      ;
; -4.040 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 4.969      ;
; -4.035 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.976      ;
; -4.008 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.951      ;
; -4.003 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[10] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.943      ;
; -3.988 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.928      ;
; -3.985 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.923      ;
; -3.981 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.922      ;
; -3.967 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.068     ; 4.894      ;
; -3.962 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.906      ;
; -3.960 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.904      ;
; -3.960 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 4.889      ;
; -3.959 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.902      ;
; -3.953 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.896      ;
; -3.949 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.068     ; 4.876      ;
; -3.942 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.882      ;
; -3.938 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.069     ; 4.864      ;
; -3.935 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.876      ;
; -3.922 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 4.861      ;
; -3.916 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.856      ;
; -3.908 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.849      ;
; -3.905 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.849      ;
; -3.898 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.838      ;
; -3.888 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 4.826      ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.602 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.151      ; 1.467      ;
; -1.592 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.155      ; 1.462      ;
; -1.560 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.148      ; 1.418      ;
; -1.554 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.133      ; 1.402      ;
; -1.426 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.132      ; 1.268      ;
; -1.424 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.130      ; 1.266      ;
; -1.423 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.131      ; 1.264      ;
; -1.410 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.131      ; 1.251      ;
; -1.401 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.051      ; 1.622      ;
; -1.388 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.043     ; 1.670      ;
; -1.387 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.051      ; 1.608      ;
; -1.381 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.129      ; 1.222      ;
; -1.380 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.148      ; 1.238      ;
; -1.380 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.148      ; 1.238      ;
; -1.375 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.152      ; 1.242      ;
; -1.368 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.135      ; 1.213      ;
; -1.364 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.151      ; 1.225      ;
; -1.349 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.151      ; 1.214      ;
; -1.348 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.040     ; 1.633      ;
; -1.255 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.089      ; 1.514      ;
; -1.228 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.032     ; 1.500      ;
; -1.190 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.132      ; 1.037      ;
; -1.185 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.033     ; 1.456      ;
; -1.169 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.092      ; 1.468      ;
; -1.153 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.097      ; 1.459      ;
; -1.133 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.094      ; 1.415      ;
; -0.954 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.094      ; 1.236      ;
; -0.949 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.132      ; 0.791      ;
; -0.948 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.131      ; 0.789      ;
; -0.948 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.130      ; 0.790      ;
; -0.942 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.051      ; 1.163      ;
; -0.941 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.132      ; 0.788      ;
; -0.939 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.092      ; 1.238      ;
; -0.937 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.094      ; 1.240      ;
; -0.929 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.043     ; 1.211      ;
; -0.925 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.095      ; 1.227      ;
; -0.919 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.149      ; 0.778      ;
; -0.918 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.149      ; 0.777      ;
; -0.916 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.092      ; 1.215      ;
; -0.910 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.152      ; 0.776      ;
; -0.908 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.153      ; 0.776      ;
; -0.907 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.088      ; 1.165      ;
; -0.753 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.032     ; 1.025      ;
; -0.658 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.088      ; 0.916      ;
; -0.493 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.095      ; 0.776      ;
; -0.477 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.093      ; 0.777      ;
; -0.476 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.093      ; 0.776      ;
; -0.470 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.095      ; 0.774      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                          ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.106 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.190      ; 2.438      ;
; 0.057  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.599      ;
; 0.057  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.599      ;
; 0.057  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.599      ;
; 0.057  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.599      ;
; 0.071  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.187      ; 2.612      ;
; 0.071  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.187      ; 2.612      ;
; 0.071  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.187      ; 2.612      ;
; 0.071  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.187      ; 2.612      ;
; 0.134  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.041      ; 0.349      ;
; 0.135  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.041      ; 0.350      ;
; 0.165  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.707      ;
; 0.165  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.707      ;
; 0.165  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.707      ;
; 0.165  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.707      ;
; 0.197  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.187      ; 2.738      ;
; 0.197  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.187      ; 2.738      ;
; 0.197  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.187      ; 2.738      ;
; 0.197  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.187      ; 2.738      ;
; 0.244  ; data_bus:INST_data_bus|o_REGISTER[5]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.051     ; 0.367      ;
; 0.246  ; data_bus:INST_data_bus|o_REGISTER[5]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.051     ; 0.369      ;
; 0.255  ; data_bus:INST_data_bus|o_REGISTER[4]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.032      ; 0.461      ;
; 0.257  ; data_bus:INST_data_bus|o_REGISTER[4]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.032      ; 0.463      ;
; 0.278  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.783      ;
; 0.281  ; data_bus:INST_data_bus|o_REGISTER[3]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.088     ; 0.367      ;
; 0.283  ; data_bus:INST_data_bus|o_REGISTER[3]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.088     ; 0.369      ;
; 0.293  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.329      ; 0.821      ;
; 0.299  ; ALU:INST_ALU|tmp[8]                                           ; ALU:INST_ALU|tmp[8]                                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.307  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.812      ;
; 0.312  ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC        ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|r_ALU_Result[4]                                  ; ALU:INST_ALU|r_ALU_Result[4]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; control_unit:INST_control_unit|r_state[0]                     ; control_unit:INST_control_unit|r_state[0]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[7]                                  ; ALU:INST_ALU|r_ALU_Result[7]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[0]                                  ; ALU:INST_ALU|r_ALU_Result[0]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[3]                                  ; ALU:INST_ALU|r_ALU_Result[3]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[2]                                  ; ALU:INST_ALU|r_ALU_Result[2]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[1]                                  ; ALU:INST_ALU|r_ALU_Result[1]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; branch_control:INST_branch_control|r_PC_ADDRESS[0]            ; branch_control:INST_branch_control|r_PC_ADDRESS[0]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.319  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.823      ;
; 0.321  ; control_unit:INST_control_unit|r_state[2]                     ; control_unit:INST_control_unit|r_state[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.519      ;
; 0.321  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.519      ;
; 0.321  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.825      ;
; 0.323  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.828      ;
; 0.324  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.828      ;
; 0.330  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]             ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.529      ;
; 0.331  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]             ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.530      ;
; 0.331  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]             ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.530      ;
; 0.331  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[20]             ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.529      ;
; 0.332  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.329      ; 0.860      ;
; 0.336  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.841      ;
; 0.349  ; data_bus:INST_data_bus|o_REGISTER[4]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.318      ; 0.866      ;
; 0.355  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.859      ;
; 0.363  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.562      ;
; 0.364  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.563      ;
; 0.372  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable      ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.570      ;
; 0.374  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.879      ;
; 0.381  ; control_unit:INST_control_unit|r_state[4]                     ; control_unit:INST_control_unit|r_state[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.579      ;
; 0.383  ; control_unit:INST_control_unit|r_state[1]                     ; control_unit:INST_control_unit|r_state[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.581      ;
; 0.385  ; control_unit:INST_control_unit|r_state[1]                     ; control_unit:INST_control_unit|r_state[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.583      ;
; 0.388  ; control_unit:INST_control_unit|r_state[4]                     ; control_unit:INST_control_unit|r_state[5]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.586      ;
; 0.389  ; data_bus:INST_data_bus|o_REGISTER[6]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.094     ; 0.469      ;
; 0.391  ; data_bus:INST_data_bus|o_REGISTER[6]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.094     ; 0.471      ;
; 0.391  ; data_bus:INST_data_bus|o_REGISTER[1]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.092     ; 0.473      ;
; 0.392  ; data_bus:INST_data_bus|o_REGISTER[1]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.092     ; 0.474      ;
; 0.403  ; data_bus:INST_data_bus|o_REGISTER[6]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.192      ; 0.794      ;
; 0.404  ; data_bus:INST_data_bus|o_REGISTER[5]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.235      ; 0.838      ;
; 0.405  ; data_bus:INST_data_bus|o_REGISTER[0]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.094     ; 0.485      ;
; 0.405  ; data_bus:INST_data_bus|o_REGISTER[0]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.094     ; 0.485      ;
; 0.408  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.190      ; 2.452      ;
; 0.409  ; data_bus:INST_data_bus|o_REGISTER[7]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.092     ; 0.491      ;
; 0.410  ; data_bus:INST_data_bus|o_REGISTER[7]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.092     ; 0.492      ;
; 0.412  ; data_bus:INST_data_bus|o_REGISTER[1]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.194      ; 0.805      ;
; 0.416  ; data_bus:INST_data_bus|o_REGISTER[7]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.194      ; 0.809      ;
; 0.431  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]             ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.630      ;
; 0.431  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[5]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.630      ;
; 0.432  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.630      ;
; 0.433  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[1]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.631      ;
; 0.435  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.633      ;
; 0.450  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.955      ;
; 0.451  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.956      ;
; 0.465  ; branch_control:INST_branch_control|o_ADDRESS[3]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.664      ;
; 0.472  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~portb_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.977      ;
; 0.473  ; branch_control:INST_branch_control|r_PC_ADDRESS[3]            ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.671      ;
; 0.476  ; branch_control:INST_branch_control|o_ADDRESS[1]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.675      ;
; 0.477  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[1] ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.676      ;
; 0.480  ; branch_control:INST_branch_control|o_ADDRESS[4]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.679      ;
; 0.485  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.683      ;
; 0.485  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[25]                                                                   ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.683      ;
; 0.486  ; branch_control:INST_branch_control|o_ADDRESS[2]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.685      ;
; 0.486  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[13]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                   ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.684      ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.433 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.263      ; 0.726      ;
; 0.435 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.264      ; 0.729      ;
; 0.437 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.262      ; 0.729      ;
; 0.438 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.262      ; 0.730      ;
; 0.559 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.257      ; 0.846      ;
; 0.756 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.258      ; 1.044      ;
; 0.803 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.131      ; 0.964      ;
; 0.816 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.264      ; 1.110      ;
; 0.834 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.217      ; 1.081      ;
; 0.857 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.264      ; 1.151      ;
; 0.860 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.263      ; 1.153      ;
; 0.861 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.262      ; 1.153      ;
; 0.874 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.261      ; 1.165      ;
; 0.874 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.323      ; 0.727      ;
; 0.876 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.323      ; 0.729      ;
; 0.880 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.319      ; 0.729      ;
; 0.882 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.319      ; 0.731      ;
; 0.906 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.302      ; 0.738      ;
; 0.907 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.301      ; 0.738      ;
; 0.910 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.302      ; 0.742      ;
; 0.911 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.299      ; 0.740      ;
; 0.977 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.120      ; 1.127      ;
; 1.031 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.263      ; 1.324      ;
; 1.044 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.265      ; 1.339      ;
; 1.048 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.262      ; 1.340      ;
; 1.103 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.303      ; 0.936      ;
; 1.133 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.258      ; 1.421      ;
; 1.205 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.132      ; 1.367      ;
; 1.237 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.218      ; 1.485      ;
; 1.244 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.131      ; 1.405      ;
; 1.259 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.321      ; 1.110      ;
; 1.303 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.217      ; 1.550      ;
; 1.303 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.323      ; 1.156      ;
; 1.303 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.319      ; 1.152      ;
; 1.304 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.319      ; 1.153      ;
; 1.310 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.302      ; 1.142      ;
; 1.313 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.322      ; 1.165      ;
; 1.313 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.303      ; 1.146      ;
; 1.313 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.300      ; 1.143      ;
; 1.334 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.305      ; 1.169      ;
; 1.350 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.299      ; 1.179      ;
; 1.359 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.301      ; 1.190      ;
; 1.380 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.121      ; 1.531      ;
; 1.401 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.123      ; 1.554      ;
; 1.471 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.303      ; 1.304      ;
; 1.479 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.318      ; 1.327      ;
; 1.485 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.323      ; 1.338      ;
; 1.486 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.325      ; 1.341      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 1.908 ; 2.279 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 2.942 ; 3.345 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -1.183 ; -1.544 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -1.292 ; -1.670 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 6.999 ; 7.094 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.201 ; 5.170 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 5.502 ; 5.472 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 6.833 ; 6.931 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.641 ; 5.587 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 6.999 ; 7.094 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.447 ; 5.375 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.780 ; 5.773 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.652 ; 5.605 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 6.219 ; 6.187 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.633 ; 5.628 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.706 ; 5.676 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.445 ; 5.417 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.629 ; 5.600 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.687 ; 5.644 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 6.219 ; 6.187 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 5.097 ; 5.065 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.097 ; 5.065 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 5.385 ; 5.354 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 6.715 ; 6.812 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.519 ; 5.465 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 6.877 ; 6.971 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.333 ; 5.262 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.653 ; 5.644 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.530 ; 5.482 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 5.330 ; 5.302 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.517 ; 5.512 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.581 ; 5.550 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.330 ; 5.302 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.507 ; 5.477 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.563 ; 5.519 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 6.074 ; 6.041 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -2.886 ; -187.163      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.740 ; -8.194        ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.109 ; -0.193        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.196  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -378.563      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.398  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                     ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -2.886 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.042     ; 3.831      ;
; -2.727 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.682      ;
; -2.697 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.652      ;
; -2.660 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.041     ; 3.606      ;
; -2.656 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.612      ;
; -2.614 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.567      ;
; -2.585 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.042     ; 3.530      ;
; -2.577 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.530      ;
; -2.577 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.534      ;
; -2.563 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.518      ;
; -2.554 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.508      ;
; -2.545 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.497      ;
; -2.540 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.494      ;
; -2.537 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.488      ;
; -2.510 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.044     ; 3.453      ;
; -2.506 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.041     ; 3.452      ;
; -2.501 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.457      ;
; -2.490 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.446      ;
; -2.489 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.046     ; 3.430      ;
; -2.486 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.440      ;
; -2.483 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.044     ; 3.426      ;
; -2.474 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.046     ; 3.415      ;
; -2.473 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.426      ;
; -2.471 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.427      ;
; -2.466 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.418      ;
; -2.457 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.409      ;
; -2.452 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.403      ;
; -2.452 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.042     ; 3.397      ;
; -2.424 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.374      ;
; -2.420 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.044     ; 3.363      ;
; -2.410 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.365      ;
; -2.410 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.362      ;
; -2.408 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 3.357      ;
; -2.407 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.362      ;
; -2.405 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.357      ;
; -2.395 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.347      ;
; -2.393 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.046     ; 3.334      ;
; -2.391 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.342      ;
; -2.390 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.041     ; 3.336      ;
; -2.387 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.340      ;
; -2.385 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.042     ; 3.330      ;
; -2.384 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.336      ;
; -2.372 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.325      ;
; -2.368 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.318      ;
; -2.358 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.311      ;
; -2.354 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.307      ;
; -2.349 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.044     ; 3.292      ;
; -2.348 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.304      ;
; -2.345 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 3.294      ;
; -2.333 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.286      ;
; -2.331 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.284      ;
; -2.323 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.041     ; 3.269      ;
; -2.322 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.275      ;
; -2.318 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.268      ;
; -2.317 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 3.266      ;
; -2.313 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.263      ;
; -2.308 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.044     ; 3.251      ;
; -2.292 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.245      ;
; -2.289 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 3.237      ;
; -2.288 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.046     ; 3.229      ;
; -2.285 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.237      ;
; -2.272 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 3.220      ;
; -2.268 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.221      ;
; -2.243 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.044     ; 3.186      ;
; -2.233 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 3.181      ;
; -2.232 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.186      ;
; -2.216 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 3.164      ;
; -2.214 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.046     ; 3.155      ;
; -2.201 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 3.149      ;
; -2.201 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.154      ;
; -2.196 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.150      ;
; -2.191 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.046     ; 3.132      ;
; -2.190 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.142      ;
; -2.190 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.143      ;
; -2.166 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.120      ;
; -2.162 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.115      ;
; -2.160 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.113      ;
; -2.157 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.108      ;
; -2.154 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.107      ;
; -2.153 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.108      ;
; -2.145 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.099      ;
; -2.137 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.088      ;
; -2.133 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[10] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.085      ;
; -2.132 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.085      ;
; -2.126 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.077      ;
; -2.125 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.044     ; 3.068      ;
; -2.124 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.075      ;
; -2.120 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 3.069      ;
; -2.119 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.072      ;
; -2.118 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.069      ;
; -2.113 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.063      ;
; -2.106 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.043     ; 3.050      ;
; -2.105 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 3.053      ;
; -2.095 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.044     ; 3.038      ;
; -2.094 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.048      ;
; -2.089 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.041      ;
; -2.087 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.042     ; 3.032      ;
; -2.087 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.046     ; 3.028      ;
; -2.077 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.027      ;
; -2.065 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.016      ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.740 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.200      ; 0.940      ;
; -0.715 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.203      ; 0.918      ;
; -0.710 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.197      ; 0.906      ;
; -0.695 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.184      ; 0.879      ;
; -0.618 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.182      ; 0.800      ;
; -0.609 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.184      ; 0.793      ;
; -0.607 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.181      ; 0.787      ;
; -0.607 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.178      ; 0.784      ;
; -0.605 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.183      ; 0.788      ;
; -0.593 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.185      ; 0.778      ;
; -0.586 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.201      ; 0.787      ;
; -0.586 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 0.783      ;
; -0.584 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 0.782      ;
; -0.583 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 0.781      ;
; -0.568 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.200      ; 0.768      ;
; -0.514 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.062      ; 1.053      ;
; -0.501 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.063      ; 1.041      ;
; -0.476 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.007      ; 1.051      ;
; -0.460 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.008      ; 1.036      ;
; -0.448 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.184      ; 0.632      ;
; -0.392 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.083      ; 0.952      ;
; -0.366 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.015      ; 0.935      ;
; -0.366 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.012      ; 0.932      ;
; -0.345 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.093      ; 0.939      ;
; -0.319 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.094      ; 0.902      ;
; -0.315 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.097      ; 0.914      ;
; -0.305 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.180      ; 0.484      ;
; -0.304 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.183      ; 0.487      ;
; -0.300 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.183      ; 0.483      ;
; -0.300 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.182      ; 0.482      ;
; -0.283 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 0.480      ;
; -0.280 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 0.478      ;
; -0.277 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.201      ; 0.478      ;
; -0.276 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.200      ; 0.476      ;
; -0.196 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.062      ; 0.735      ;
; -0.195 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.095      ; 0.779      ;
; -0.189 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.093      ; 0.782      ;
; -0.188 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.091      ; 0.780      ;
; -0.186 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.095      ; 0.783      ;
; -0.173 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.095      ; 0.768      ;
; -0.171 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.006      ; 0.745      ;
; -0.145 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.083      ; 0.705      ;
; -0.064 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.014      ; 0.632      ;
; 0.003  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.082      ; 0.556      ;
; 0.108  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.095      ; 0.476      ;
; 0.115  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.093      ; 0.478      ;
; 0.119  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.093      ; 0.475      ;
; 0.123  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.095      ; 0.474      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.109 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                               ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.486      ;
; -0.021 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.569      ;
; -0.021 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.569      ;
; -0.021 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.569      ;
; -0.021 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.569      ;
; 0.007  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.372      ; 1.598      ;
; 0.007  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.372      ; 1.598      ;
; 0.007  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.372      ; 1.598      ;
; 0.007  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.372      ; 1.598      ;
; 0.035  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.372      ; 1.626      ;
; 0.035  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.372      ; 1.626      ;
; 0.035  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.372      ; 1.626      ;
; 0.035  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.372      ; 1.626      ;
; 0.082  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.672      ;
; 0.082  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.672      ;
; 0.082  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.672      ;
; 0.082  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                                    ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.672      ;
; 0.097  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.008     ; 0.203      ;
; 0.097  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.008     ; 0.203      ;
; 0.131  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.452      ;
; 0.144  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.465      ;
; 0.163  ; data_bus:INST_data_bus|o_REGISTER[5]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.062     ; 0.215      ;
; 0.164  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.485      ;
; 0.164  ; data_bus:INST_data_bus|o_REGISTER[5]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.062     ; 0.216      ;
; 0.174  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.495      ;
; 0.178  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.496      ;
; 0.179  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.497      ;
; 0.179  ; data_bus:INST_data_bus|o_REGISTER[4]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.014     ; 0.279      ;
; 0.179  ; data_bus:INST_data_bus|o_REGISTER[4]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.014     ; 0.279      ;
; 0.180  ; ALU:INST_ALU|tmp[8]                                           ; ALU:INST_ALU|tmp[8]                                                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.183  ; data_bus:INST_data_bus|o_REGISTER[3]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.082     ; 0.215      ;
; 0.183  ; data_bus:INST_data_bus|o_REGISTER[3]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.082     ; 0.215      ;
; 0.185  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.503      ;
; 0.187  ; ALU:INST_ALU|r_ALU_Result[2]                                  ; ALU:INST_ALU|r_ALU_Result[2]                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC        ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; control_unit:INST_control_unit|r_state[0]                     ; control_unit:INST_control_unit|r_state[0]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                      ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[7]                                  ; ALU:INST_ALU|r_ALU_Result[7]                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[0]                                  ; ALU:INST_ALU|r_ALU_Result[0]                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[3]                                  ; ALU:INST_ALU|r_ALU_Result[3]                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[1]                                  ; ALU:INST_ALU|r_ALU_Result[1]                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[4]                                  ; ALU:INST_ALU|r_ALU_Result[4]                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; branch_control:INST_branch_control|r_PC_ADDRESS[0]            ; branch_control:INST_branch_control|r_PC_ADDRESS[0]                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]        ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.192  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0        ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.178      ; 0.504      ;
; 0.195  ; control_unit:INST_control_unit|r_state[2]                     ; control_unit:INST_control_unit|r_state[2]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]             ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                      ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]             ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]             ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]             ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[20]             ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.201  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.522      ;
; 0.202  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.520      ;
; 0.204  ; data_bus:INST_data_bus|o_REGISTER[2]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0        ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.178      ; 0.516      ;
; 0.209  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.329      ;
; 0.210  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.330      ;
; 0.214  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable      ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.333      ;
; 0.223  ; control_unit:INST_control_unit|r_state[1]                     ; control_unit:INST_control_unit|r_state[2]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.342      ;
; 0.223  ; data_bus:INST_data_bus|o_REGISTER[4]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0        ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.170      ; 0.527      ;
; 0.224  ; control_unit:INST_control_unit|r_state[4]                     ; control_unit:INST_control_unit|r_state[5]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.343      ;
; 0.232  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.553      ;
; 0.233  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.554      ;
; 0.234  ; control_unit:INST_control_unit|r_state[4]                     ; control_unit:INST_control_unit|r_state[1]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.353      ;
; 0.235  ; control_unit:INST_control_unit|r_state[1]                     ; control_unit:INST_control_unit|r_state[3]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.354      ;
; 0.246  ; data_bus:INST_data_bus|o_REGISTER[1]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0        ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.092      ; 0.472      ;
; 0.250  ; data_bus:INST_data_bus|o_REGISTER[1]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.093     ; 0.271      ;
; 0.251  ; data_bus:INST_data_bus|o_REGISTER[1]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.093     ; 0.272      ;
; 0.253  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[7]                                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.372      ;
; 0.253  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[5]                                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.372      ;
; 0.254  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]             ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.373      ;
; 0.255  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[1]                                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.374      ;
; 0.255  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]        ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~portb_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.578      ;
; 0.255  ; data_bus:INST_data_bus|o_REGISTER[6]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0        ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.090      ; 0.479      ;
; 0.255  ; data_bus:INST_data_bus|o_REGISTER[7]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0        ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.092      ; 0.481      ;
; 0.257  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.376      ;
; 0.258  ; data_bus:INST_data_bus|o_REGISTER[6]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.095     ; 0.277      ;
; 0.258  ; data_bus:INST_data_bus|o_REGISTER[0]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.095     ; 0.277      ;
; 0.259  ; branch_control:INST_branch_control|o_ADDRESS[3]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                   ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.379      ;
; 0.259  ; data_bus:INST_data_bus|o_REGISTER[6]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.095     ; 0.278      ;
; 0.260  ; data_bus:INST_data_bus|o_REGISTER[7]                          ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.093     ; 0.281      ;
; 0.260  ; data_bus:INST_data_bus|o_REGISTER[0]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.095     ; 0.279      ;
; 0.261  ; data_bus:INST_data_bus|o_REGISTER[7]                          ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]                                                                      ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.093     ; 0.282      ;
; 0.262  ; branch_control:INST_branch_control|o_ADDRESS[1]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                   ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.382      ;
; 0.262  ; branch_control:INST_branch_control|r_PC_ADDRESS[3]            ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.381      ;
; 0.263  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[1] ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.383      ;
; 0.263  ; data_bus:INST_data_bus|o_REGISTER[5]                          ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0        ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.122      ; 0.519      ;
; 0.266  ; branch_control:INST_branch_control|o_ADDRESS[4]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                   ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.386      ;
; 0.268  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.617      ; 0.509      ;
; 0.271  ; branch_control:INST_branch_control|o_ADDRESS[2]               ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                   ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.391      ;
; 0.274  ; branch_control:INST_branch_control|r_PC_ADDRESS[8]            ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.393      ;
; 0.276  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]          ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.603      ; 0.503      ;
; 0.280  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.399      ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.196 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.206      ; 0.432      ;
; 0.196 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.205      ; 0.431      ;
; 0.199 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.203      ; 0.432      ;
; 0.199 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.203      ; 0.432      ;
; 0.281 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.192      ; 0.503      ;
; 0.389 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.192      ; 0.611      ;
; 0.414 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.205      ; 0.649      ;
; 0.416 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.121      ; 0.567      ;
; 0.443 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.206      ; 0.679      ;
; 0.447 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.203      ; 0.680      ;
; 0.449 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.205      ; 0.684      ;
; 0.451 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.201      ; 0.682      ;
; 0.454 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.172      ; 0.656      ;
; 0.528 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.113      ; 0.671      ;
; 0.533 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.206      ; 0.769      ;
; 0.541 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.207      ; 0.778      ;
; 0.570 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.203      ; 0.803      ;
; 0.588 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.314      ; 0.432      ;
; 0.589 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.315      ; 0.434      ;
; 0.592 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.434      ;
; 0.593 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.435      ;
; 0.598 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.192      ; 0.820      ;
; 0.613 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.297      ; 0.440      ;
; 0.614 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.296      ; 0.440      ;
; 0.616 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.297      ; 0.443      ;
; 0.618 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.294      ; 0.442      ;
; 0.653 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.121      ; 0.804      ;
; 0.660 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.118      ; 0.808      ;
; 0.692 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.172      ; 0.894      ;
; 0.714 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.172      ; 0.916      ;
; 0.721 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.297      ; 0.548      ;
; 0.761 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.115      ; 0.906      ;
; 0.766 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.113      ; 0.909      ;
; 0.807 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.314      ; 0.651      ;
; 0.840 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.682      ;
; 0.840 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.682      ;
; 0.840 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.682      ;
; 0.842 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.315      ; 0.687      ;
; 0.849 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.299      ; 0.678      ;
; 0.849 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.296      ; 0.675      ;
; 0.852 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.297      ; 0.679      ;
; 0.852 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.294      ; 0.676      ;
; 0.862 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.291      ; 0.683      ;
; 0.874 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.296      ; 0.700      ;
; 0.930 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.312      ; 0.772      ;
; 0.930 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.297      ; 0.757      ;
; 0.934 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.317      ; 0.781      ;
; 0.960 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.314      ; 0.804      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                         ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[10]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[11]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[12]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[13]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[14]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[15]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[16]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[17]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[18]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[19]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[1]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[20]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[21]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[22]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[23]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[24]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[25]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[26]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[28]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[29]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[2]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[32]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[33]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[35]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[36]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[37]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[38]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[3]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[40]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[44]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[4]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[5]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[6]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[7]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[8]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[9]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~portb_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datac                           ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datac                         ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 1.227 ; 1.849 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 1.948 ; 2.503 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -0.782 ; -1.395 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -0.828 ; -1.425 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 4.448 ; 4.680 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.239 ; 3.301 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.410 ; 3.498 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 4.410 ; 4.593 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.487 ; 3.573 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 4.448 ; 4.680 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 3.369 ; 3.433 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.610 ; 3.720 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.516 ; 3.600 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.892 ; 4.062 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.609 ; 3.535 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.550 ; 3.670 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.389 ; 3.469 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.497 ; 3.596 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.511 ; 3.622 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.892 ; 4.062 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 3.171 ; 3.230 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.171 ; 3.230 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.335 ; 3.419 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 4.332 ; 4.511 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.409 ; 3.491 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 4.371 ; 4.599 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 3.296 ; 3.356 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.527 ; 3.632 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.437 ; 3.518 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.315 ; 3.391 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.532 ; 3.461 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.470 ; 3.584 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.315 ; 3.391 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.418 ; 3.514 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.431 ; 3.538 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.798 ; 3.961 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; -5.849   ; -0.120 ; N/A      ; N/A     ; -3.000              ;
;  i_CORE_CLK                                                   ; -5.849   ; -0.120 ; N/A      ; N/A     ; -3.000              ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.750   ; 0.196  ; N/A      ; N/A     ; 0.398               ;
; Design-wide TNS                                               ; -543.878 ; -0.193 ; 0.0      ; 0.0     ; -478.792            ;
;  i_CORE_CLK                                                   ; -519.578 ; -0.193 ; N/A      ; N/A     ; -478.792            ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -24.300  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 2.211 ; 2.649 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 3.345 ; 3.816 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -0.782 ; -1.395 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -0.828 ; -1.425 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.302 ; 7.450 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.477 ; 5.479 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 5.790 ; 5.817 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 7.131 ; 7.286 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.949 ; 5.945 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 7.302 ; 7.450 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.726 ; 5.706 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 6.102 ; 6.145 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.960 ; 5.977 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 6.578 ; 6.605 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.979 ; 5.920 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 6.008 ; 6.020 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.733 ; 5.737 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.934 ; 5.935 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.003 ; 5.988 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 6.578 ; 6.605 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 3.171 ; 3.230 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.171 ; 3.230 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.335 ; 3.419 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 4.332 ; 4.511 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.409 ; 3.491 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 4.371 ; 4.599 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 3.296 ; 3.356 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.527 ; 3.632 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.437 ; 3.518 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.315 ; 3.391 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.532 ; 3.461 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.470 ; 3.584 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.315 ; 3.391 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.418 ; 3.514 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.431 ; 3.538 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.798 ; 3.961 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CORE_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_RESET            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_HALT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_STATE[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 5498     ; 32       ; 40       ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 49       ; 25       ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 24       ; 0        ; 24       ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 5498     ; 32       ; 40       ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 49       ; 25       ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 24       ; 0        ; 24       ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Tue Apr 23 20:21:59 2019
Info: Command: quartus_sta cpu_core -c cpu_core
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK
    Info (332105): create_clock -period 1.000 -name instruction_decoder:INST_instruction_decoder|o_BUS_select[0] instruction_decoder:INST_instruction_decoder|o_BUS_select[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.849
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.849            -519.578 i_CORE_CLK 
    Info (332119):    -1.750             -24.300 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.120              -0.120 i_CORE_CLK 
    Info (332119):     0.424               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -478.792 i_CORE_CLK 
    Info (332119):     0.411               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.118            -440.890 i_CORE_CLK 
    Info (332119):    -1.602             -21.627 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.106              -0.106 i_CORE_CLK 
    Info (332119):     0.433               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -478.792 i_CORE_CLK 
    Info (332119):     0.453               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.886
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.886            -187.163 i_CORE_CLK 
    Info (332119):    -0.740              -8.194 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.109              -0.193 i_CORE_CLK 
    Info (332119):     0.196               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -378.563 i_CORE_CLK 
    Info (332119):     0.398               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Tue Apr 23 20:22:03 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


