`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/21/2021 03:48:24 PM
// Design Name: 
// Module Name: hazard_detection
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module hazard_detection(
    input [4:0] rd,
    input [4:0] rs1,
    input [4:0] rs2,
    input MemRead,
    output reg PCwrite,
    output reg IF_IDwrite,
    output reg control_sel
);
    always@(rd, rs1, rs2, MemRead)
    begin
        if (MemRead && ((rd == rs1) || (rd == rs2)))
        begin
            PCwrite = 1'b0;
            IF_IDwrite = 1'b0;
            control_sel = 1'b1;
        end
        else
        begin
            PCwrite = 1'b1;
            IF_IDwrite = 1'b1;
            control_sel = 1'b0;
        end
    end
endmodule
