# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do RSDecoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/register4b.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:21 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/register4b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity register4b
# -- Compiling architecture description of register4b
# End time: 03:00:21 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_8.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:21 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_8
# -- Compiling architecture behavior of static_8
# End time: 03:00:21 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_4.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:21 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_4
# -- Compiling architecture behavior of static_4
# End time: 03:00:21 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_3.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:21 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_3
# -- Compiling architecture behavior of static_3
# End time: 03:00:21 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:21 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_2
# -- Compiling architecture behavior of static_2
# End time: 03:00:21 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:21 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_1
# -- Compiling architecture behavior of static_1
# End time: 03:00:22 on Oct 01,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_sum.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:22 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_sum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gf_sum
# -- Compiling architecture behavior of gf_sum
# End time: 03:00:22 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_mult.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:22 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gf_mult
# -- Compiling architecture lut of gf_mult
# End time: 03:00:22 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_inv.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:22 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_inv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gf_inv
# -- Compiling architecture lut of gf_inv
# End time: 03:00:22 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/BerlekampController.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:22 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/BerlekampController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BerlekampController
# -- Compiling architecture comportamental of BerlekampController
# End time: 03:00:23 on Oct 01,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienController.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:23 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienController
# -- Compiling architecture comportamental of ChienController
# End time: 03:00:23 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_0.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:23 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity static_0
# -- Compiling architecture behavior of static_0
# End time: 03:00:23 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/BerleMas.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:23 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/BerleMas.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BerleMas
# -- Compiling architecture bdf_type of BerleMas
# End time: 03:00:23 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Berlekamp_Massey.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:23 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Berlekamp_Massey.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Berlekamp_Massey
# -- Compiling architecture bdf_type of Berlekamp_Massey
# End time: 03:00:23 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Mux2x1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:23 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Mux2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2x1
# -- Compiling architecture Mux2x1 of Mux2x1
# End time: 03:00:23 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:23 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienSearchLocation
# -- Compiling architecture bdf_type of ChienSearchLocation
# End time: 03:00:24 on Oct 01,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchValue.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:24 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchValue.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienSearchValue
# -- Compiling architecture bdf_type of ChienSearchValue
# End time: 03:00:24 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Chien.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:25 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Chien.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Chien
# -- Compiling architecture bdf_type of Chien
# End time: 03:00:25 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Forney.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:25 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Forney.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Forney
# -- Compiling architecture bdf_type of Forney
# End time: 03:00:25 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienForney.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:25 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienForney.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ChienForney
# -- Compiling architecture bdf_type of ChienForney
# End time: 03:00:25 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/RSIntegration.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:25 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/RSIntegration.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RSIntegration
# -- Compiling architecture bdf_type of RSIntegration
# End time: 03:00:25 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/RSIntegration.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:25 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/RSIntegration.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity intgr_t
# -- Compiling architecture RSIntegration_arch of intgr_t
# End time: 03:00:26 on Oct 01,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  RSIntegration
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" RSIntegration 
# Start time: 03:00:26 on Oct 01,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rsintegration(bdf_type)
# Loading work.berlemas(bdf_type)
# Loading work.berlekampcontroller(comportamental)
# Loading work.berlekamp_massey(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.register4b(description)
# Loading ieee.numeric_std(body)
# Loading work.gf_mult(lut)
# Loading work.mux2x1(mux2x1)
# Loading work.gf_sum(behavior)
# Loading work.static_1(behavior)
# Loading work.gf_inv(lut)
# Loading work.chienforney(bdf_type)
# Loading work.chien(bdf_type)
# Loading work.chiencontroller(comportamental)
# Loading work.chiensearchlocation(bdf_type)
# Loading work.static_2(behavior)
# Loading work.static_8(behavior)
# Loading work.static_4(behavior)
# Loading work.static_3(behavior)
# Loading work.chiensearchvalue(bdf_type)
# Loading work.forney(bdf_type)
# Loading work.static_0(behavior)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: owner  Hostname: OWNER-VAIO  ProcessID: 4024
# 
#           Attempting to use alternate WLF file "./wlftyrfjw2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftyrfjw2
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position 16  sim:/rsintegration/B_0
add wave -position 17  sim:/rsintegration/B_1
add wave -position 18  sim:/rsintegration/B_2
add wave -position 19  sim:/rsintegration/B_3
add wave -position 20  sim:/rsintegration/B_mux
add wave -position 21  sim:/rsintegration/Clock
add wave -position 22  sim:/rsintegration/Count4
add wave -position 23  sim:/rsintegration/Count8
add wave -position 24  sim:/rsintegration/DS_reg
add wave -position 25  sim:/rsintegration/Decod
add wave -position 26  sim:/rsintegration/Impar
add wave -position 27  sim:/rsintegration/Inicia
add wave -position 28  sim:/rsintegration/Input
add wave -position 29  sim:/rsintegration/Lambda1
add wave -position 30  sim:/rsintegration/Lambda2
add wave -position 31  sim:/rsintegration/Lambda3
add wave -position 32  sim:/rsintegration/Lambda4
add wave -position 33  sim:/rsintegration/Mensagem
add wave -position 34  sim:/rsintegration/MuxSel
add wave -position 35  sim:/rsintegration/Nerror
add wave -position 36  sim:/rsintegration/Omega0
add wave -position 37  sim:/rsintegration/Omega1
add wave -position 38  sim:/rsintegration/Omega2
add wave -position 39  sim:/rsintegration/Omega3
add wave -position 40  sim:/rsintegration/Omega4
add wave -position 41  sim:/rsintegration/Registra
add wave -position 42  sim:/rsintegration/Reset
add wave -position 43  sim:/rsintegration/S0
add wave -position 44  sim:/rsintegration/S1
add wave -position 45  sim:/rsintegration/S2
add wave -position 46  sim:/rsintegration/S3
add wave -position 47  sim:/rsintegration/S4
add wave -position 48  sim:/rsintegration/SYNTHESIZED_WIRE_15
add wave -position 49  sim:/rsintegration/SYNTHESIZED_WIRE_16
add wave -position 50  sim:/rsintegration/SYNTHESIZED_WIRE_17
add wave -position 51  sim:/rsintegration/SYNTHESIZED_WIRE_18
add wave -position 52  sim:/rsintegration/SYNTHESIZED_WIRE_19
add wave -position 53  sim:/rsintegration/SYNTHESIZED_WIRE_2
add wave -position 54  sim:/rsintegration/SYNTHESIZED_WIRE_24
add wave -position 55  sim:/rsintegration/SYNTHESIZED_WIRE_25
add wave -position 56  sim:/rsintegration/SYNTHESIZED_WIRE_26
add wave -position 57  sim:/rsintegration/SYNTHESIZED_WIRE_27
add wave -position 58  sim:/rsintegration/SYNTHESIZED_WIRE_28
add wave -position 59  sim:/rsintegration/SYNTHESIZED_WIRE_29
add wave -position 60  sim:/rsintegration/Test_state
add wave -position 61  sim:/rsintegration/clearB
add wave -position 62  sim:/rsintegration/clearC
add wave -position 63  sim:/rsintegration/clearS
add wave -position 64  sim:/rsintegration/di
add wave -position 65  sim:/rsintegration/loadB
add wave -position 66  sim:/rsintegration/loadC
add wave -position 67  sim:/rsintegration/loadS
add wave -position 68  sim:/rsintegration/pin_name1
vcom -93 -work work {C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/RSIntegration.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 03:00:53 on Oct 01,2016
# vcom -reportprogress 300 -93 -work work C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/simulation/modelsim/RSIntegration.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity intgr_t
# -- Compiling architecture RSIntegration_arch of intgr_t
# End time: 03:00:53 on Oct 01,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.intgr_t
# End time: 03:00:55 on Oct 01,2016, Elapsed time: 0:00:29
# Errors: 0, Warnings: 2
# vsim rtl_work.intgr_t 
# Start time: 03:00:55 on Oct 01,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.intgr_t(rsintegration_arch)
# Loading rtl_work.rsintegration(bdf_type)
# Loading rtl_work.berlemas(bdf_type)
# Loading rtl_work.berlekampcontroller(comportamental)
# Loading rtl_work.berlekamp_massey(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.register4b(description)
# Loading ieee.numeric_std(body)
# Loading rtl_work.gf_mult(lut)
# Loading rtl_work.mux2x1(mux2x1)
# Loading rtl_work.gf_sum(behavior)
# Loading rtl_work.static_1(behavior)
# Loading rtl_work.gf_inv(lut)
# Loading rtl_work.chienforney(bdf_type)
# Loading rtl_work.chien(bdf_type)
# Loading rtl_work.chiencontroller(comportamental)
# Loading rtl_work.chiensearchlocation(bdf_type)
# Loading rtl_work.static_2(behavior)
# Loading rtl_work.static_8(behavior)
# Loading rtl_work.static_4(behavior)
# Loading rtl_work.static_3(behavior)
# Loading rtl_work.chiensearchvalue(bdf_type)
# Loading rtl_work.forney(bdf_type)
# Loading rtl_work.static_0(behavior)
add wave -position end sim:/intgr_t/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: owner  Hostname: OWNER-VAIO  ProcessID: 4024
# 
#           Attempting to use alternate WLF file "./wlftmrwftc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftmrwftc
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 03:17:50 on Oct 01,2016, Elapsed time: 0:16:55
# Errors: 0, Warnings: 2
