(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param13 = (~|{((^~((8'ha3) != (8'h9f))) >= (((8'hb1) ? (8'hae) : (8'h9f)) ? (!(8'hb9)) : {(7'h42)})), (~&((~|(8'hbb)) ^~ (-(8'hbe))))}), 
parameter param14 = (-(~|(+{param13}))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h62):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire4;
  input wire signed [(5'h15):(1'h0)] wire3;
  input wire [(4'hf):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire [(4'hc):(1'h0)] wire0;
  wire [(5'h10):(1'h0)] wire12;
  wire signed [(2'h3):(1'h0)] wire11;
  wire signed [(3'h4):(1'h0)] wire10;
  wire [(4'hd):(1'h0)] wire9;
  wire [(4'hc):(1'h0)] wire8;
  wire [(5'h14):(1'h0)] wire7;
  wire [(5'h14):(1'h0)] wire6;
  wire [(4'h9):(1'h0)] wire5;
  assign y = {wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 (1'h0)};
  assign wire5 = $signed((((~^wire1[(2'h3):(1'h1)]) ^~ (!$signed(wire3))) ?
                     {wire2[(4'he):(4'ha)],
                         $unsigned((^wire2))} : $unsigned(wire1)));
  assign wire6 = (wire2[(4'ha):(3'h6)] ?
                     ($signed((~^(wire4 <= wire0))) * (({wire4, wire3} ?
                             $unsigned(wire1) : wire0) ?
                         wire5[(3'h7):(2'h3)] : (wire1[(1'h0):(1'h0)] > (wire1 ^~ wire4)))) : wire3[(3'h4):(3'h4)]);
  assign wire7 = (wire0 ^~ ((wire1[(2'h3):(1'h0)] ?
                     $signed(((8'h9e) > wire2)) : (~|{wire4})) ^~ $unsigned((|$signed(wire0)))));
  assign wire8 = wire4[(3'h4):(2'h3)];
  assign wire9 = wire0;
  assign wire10 = wire2;
  assign wire11 = wire4[(1'h0):(1'h0)];
  assign wire12 = wire8[(1'h1):(1'h1)];
endmodule