{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543987629008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543987629019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 01:27:08 2018 " "Processing started: Wed Dec 05 01:27:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543987629019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987629019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Unidade_Controle_16bits -c Unidade_Controle_16bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Unidade_Controle_16bits -c Unidade_Controle_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987629019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543987630091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543987630091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unidade_controle_16bits.vhd 2 1 " "Using design file unidade_controle_16bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_Controle_16bits-controle_16bits " "Found design unit 1: Unidade_Controle_16bits-controle_16bits" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543987652136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle_16bits " "Found entity 1: Unidade_Controle_16bits" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543987652136 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543987652136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Unidade_Controle_16bits " "Elaborating entity \"Unidade_Controle_16bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543987652143 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regDst unidade_controle_16bits.vhd(23) " "VHDL Process Statement warning at unidade_controle_16bits.vhd(23): inferring latch(es) for signal or variable \"regDst\", which holds its previous value in one or more paths through the process" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543987652146 "|Unidade_Controle_16bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulaFont unidade_controle_16bits.vhd(23) " "VHDL Process Statement warning at unidade_controle_16bits.vhd(23): inferring latch(es) for signal or variable \"ulaFont\", which holds its previous value in one or more paths through the process" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543987652146 "|Unidade_Controle_16bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memParaReg unidade_controle_16bits.vhd(23) " "VHDL Process Statement warning at unidade_controle_16bits.vhd(23): inferring latch(es) for signal or variable \"memParaReg\", which holds its previous value in one or more paths through the process" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543987652146 "|Unidade_Controle_16bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escReg unidade_controle_16bits.vhd(23) " "VHDL Process Statement warning at unidade_controle_16bits.vhd(23): inferring latch(es) for signal or variable \"escReg\", which holds its previous value in one or more paths through the process" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543987652146 "|Unidade_Controle_16bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lerMem unidade_controle_16bits.vhd(23) " "VHDL Process Statement warning at unidade_controle_16bits.vhd(23): inferring latch(es) for signal or variable \"lerMem\", which holds its previous value in one or more paths through the process" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543987652147 "|Unidade_Controle_16bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escMem unidade_controle_16bits.vhd(23) " "VHDL Process Statement warning at unidade_controle_16bits.vhd(23): inferring latch(es) for signal or variable \"escMem\", which holds its previous value in one or more paths through the process" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543987652147 "|Unidade_Controle_16bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "desvio unidade_controle_16bits.vhd(23) " "VHDL Process Statement warning at unidade_controle_16bits.vhd(23): inferring latch(es) for signal or variable \"desvio\", which holds its previous value in one or more paths through the process" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543987652147 "|Unidade_Controle_16bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulaOP unidade_controle_16bits.vhd(23) " "VHDL Process Statement warning at unidade_controle_16bits.vhd(23): inferring latch(es) for signal or variable \"ulaOP\", which holds its previous value in one or more paths through the process" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543987652147 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[0\] unidade_controle_16bits.vhd(23) " "Inferred latch for \"ulaOP\[0\]\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652148 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[1\] unidade_controle_16bits.vhd(23) " "Inferred latch for \"ulaOP\[1\]\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652149 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[2\] unidade_controle_16bits.vhd(23) " "Inferred latch for \"ulaOP\[2\]\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652149 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[3\] unidade_controle_16bits.vhd(23) " "Inferred latch for \"ulaOP\[3\]\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652149 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[4\] unidade_controle_16bits.vhd(23) " "Inferred latch for \"ulaOP\[4\]\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652149 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[5\] unidade_controle_16bits.vhd(23) " "Inferred latch for \"ulaOP\[5\]\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652150 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[6\] unidade_controle_16bits.vhd(23) " "Inferred latch for \"ulaOP\[6\]\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652150 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[7\] unidade_controle_16bits.vhd(23) " "Inferred latch for \"ulaOP\[7\]\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652150 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desvio unidade_controle_16bits.vhd(23) " "Inferred latch for \"desvio\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652150 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escMem unidade_controle_16bits.vhd(23) " "Inferred latch for \"escMem\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652150 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem unidade_controle_16bits.vhd(23) " "Inferred latch for \"lerMem\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652151 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escReg unidade_controle_16bits.vhd(23) " "Inferred latch for \"escReg\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652151 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memParaReg unidade_controle_16bits.vhd(23) " "Inferred latch for \"memParaReg\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652151 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaFont unidade_controle_16bits.vhd(23) " "Inferred latch for \"ulaFont\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652151 "|Unidade_Controle_16bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst unidade_controle_16bits.vhd(23) " "Inferred latch for \"regDst\" at unidade_controle_16bits.vhd(23)" {  } { { "unidade_controle_16bits.vhd" "" { Text "D:/CURSO/LAB/9-Unidade_Controle/unidade_controle_16bits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987652151 "|Unidade_Controle_16bits"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543987653393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543987654003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543987654003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543987654143 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543987654143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543987654143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543987654143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543987654209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 01:27:34 2018 " "Processing ended: Wed Dec 05 01:27:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543987654209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543987654209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543987654209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543987654209 ""}
