<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='minimips.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: minimips
    <br/>
    Created: Jun  3, 2004
    <br/>
    Updated: Mar 24, 2006
    <br/>
    SVN Updated: Jun 18, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Main aspects">
    <h2>
     
     
     Main aspects
    </h2>
    <p id="p_Main aspects">
     - The miniMIPS is a 32 bits core and has a Von Neumann architecture.
     <br/>
     - The miniMIPS is 5-stage pipeline :
     <br/>
     - Instruction extraction
     <br/>
     - Instruction decoding
     <br/>
     - Execution
     <br/>
     - Memory access
     <br/>
     - Update registers
     <br/>
     - Only two instructions can access the memory. The others work on registers which are 32 bits large. The processor contains 32 registers.
     <br/>
     - Data hazards are resolved thanks to a bypass unit.
     <br/>
     - Branch hazards are resolved by predicting the address results.
     <br/>
     - Interruptions and exceptions are taken in account thanks to a system coprocessor.
    </p>
   </div>
   <div id="d_Assemblee">
    <h2>
     
     
     Assemblee
    </h2>
    <p id="p_Assemblee">
     An assembly gasm is provided with the project to generate the binaries for the miniMIPS cores.
     <br/>
     This program is developed by Samuel Hangou&#235;t and Louis-Marie Mouton.
    </p>
   </div>
   <div id="d_Performance">
    <h2>
     
     
     Performance
    </h2>
    <p id="p_Performance">
     The miniMIPS was integrated in an FPGA from Xilinx Xc2V1000-5fg456.
     <br/>
     The processor speed is 50MHz. As at each cycle an instruction ends (except when there are stalls), that means 50 million instructions per second.
     <br/>
     The processor is used as a free example in the XSmart-ICE product (a generic emulator for core) from the french society Raisonance based in Grenoble.
    </p>
   </div>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The project miniMIPS is a processor core based on the MIPS I architecture.
     <br/>
     The project is born during a school project at the ENSERG (Ecole Nationale Sup&#233;rieure d'Electronique et de Radio&#233;lectricit&#233; de Grenoble), France.
     <br/>
     The main contributors are Samuel Hangou&#235;t, S&#233;bastien Jan, Louis-Marie Mouton and Olivier Schneider.
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
