 ** Message System Log
 ** Database: 
 ** Date:   Mon May 02 10:54:36 2016


****************
Macro Parameters
****************

Name                            : RAM4Kx8
Family                          : PA3SOC
Output Format                   : VHDL
Type                            : RAM
Write Enable                    : Active High
Read Enable                     : Active High
Reset                           : None
LP                              : None
FF                              : None
Read Clock                      : Rising
Write Clock                     : Rising
Write Depth                     : 4096
Write Width                     : 8
Read Depth                      : 4096
Read Width                      : 8
RAM Type                        : Two Port
Clocks                          : Independent Read and Write Clocks
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
Read Pipeline A                 : No
Read Pipeline B                 : No
Optimized for                   : Power
Portname DataIn                 : WD
Portname DataOut                : RD
Portname Write En               : WEN
Portname Read En                : REN
Portname WClock                 : WCLK
Portname RClock                 : RCLK
Portname WAddress               : WADDR
Portname RAddress               : RADDR
Portname Reset                  :
Portname Clock                  :
Portname DataAIn                :
Portname DataBIn                :
Portname DataAOut               :
Portname DataBOut               :
Portname AddressA               :
Portname AddressB               :
Portname CLKA                   :
Portname CLKB                   :
Portname RWA                    :
Portname RWB                    :
Portname BLKA                   :
Portname BLKB                   :
Portname LP                     :
Portname FF                     :
Initialize RAM                  : False

Cascade Configuration:
     Write Port configuration   : 512x8
     Read Port configuration    : 512x8
     Number of blocks depth wise: 8
     Number of blocks width wise: 1

**************
Compile Report
**************

Info:  BLK007: No CoreConsole Database file imported for an M1 device.

Netlist Resource Report
=======================

    CORE                       Used:    117  Total:  38400   (0.30%)
    IO (W/ clocks)             Used:      0  Total:    223   (0.00%)
    Differential IO            Used:      0  Total:    109   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      2   (0.00%)
    RAM/FIFO                   Used:      8  Total:     60   (13.33%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)
    RC oscillator              Used:      0  Total:      1   (0.00%)
    XTL oscillator             Used:      0  Total:      1   (0.00%)
    NVM                        Used:      0  Total:      4   (0.00%)
    AB                         Used:      0  Total:      1   (0.00%)
    AnalogIO                   Used:      0  Total:     46   (0.00%)
    VRPSM                      Used:      0  Total:      1   (0.00%)
    No-Glitch MUX              Used:      0  Total:      2   (0.00%)

Wrote VHDL netlist to C:/proj/dev-kits/m1afs-adv-dev-kit/Core8051_Ext_SRAM_Int_XData/smartgen\RAM4Kx8\RAM4Kx8.vhd.

 ** Log Ended:   Mon May 02 10:54:37 2016

