read -sv run_verilog_mid/adder_32b_9_90_bb0d18994449384cfbcaf1538b7949f0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_90_bb0d18994449384cfbcaf1538b7949f0_yosys.v
