<?xml version="1.0" encoding="UTF-8"?>
<testsuites disabled="0" errors="0" failures="0" tests="1" time="5">
<testsuite disabled="0" errors="0" failures="0" name="fifo_async" skipped="0" tests="1" time="5">
<properties>
<property name="os" value="posix"/>
</properties>
<testcase classname="fifo_async" name="cover_fifo" status="PASS" time="5">
<system-out>SBY 12:43:35 [fifo_async_cover_fifo] Removing directory 'fifo_async_cover_fifo'.
SBY 12:43:35 [fifo_async_cover_fifo] Copy 'fifo_async.v' to 'fifo_async_cover_fifo/src/fifo_async.v'.
SBY 12:43:35 [fifo_async_cover_fifo] engine_0: smtbmc
SBY 12:43:35 [fifo_async_cover_fifo] base: starting process &quot;cd fifo_async_cover_fifo/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 12:43:35 [fifo_async_cover_fifo] base: finished (returncode=0)
SBY 12:43:35 [fifo_async_cover_fifo] smt2: starting process &quot;cd fifo_async_cover_fifo/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 12:43:35 [fifo_async_cover_fifo] smt2: finished (returncode=0)
SBY 12:43:35 [fifo_async_cover_fifo] engine_0: starting process &quot;cd fifo_async_cover_fifo; yosys-smtbmc --presat --unroll -c --noprogress -t 66  --append 0 --dump-vcd engine_0/trace%.vcd --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 12:43:35 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Solver: yices
SBY 12:43:35 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Reached cover statement at fifo_async.v:552.28-553.23 in step 1.
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Reached cover statement at fifo_async.v:549.28-550.23 in step 1.
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Reached cover statement at fifo_async.v:567.28-568.20 in step 3.
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Reached cover statement at fifo_async.v:570.28-571.36 in step 3.
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace3.vcd
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace3.smtc
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 5..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 9..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 10..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Reached cover statement at fifo_async.v:556.29-557.50 in step 10.
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace4.vcd
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace4.smtc
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 10..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:00  Checking cover reachability in step 11..
SBY 12:43:36 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 12..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 13..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 14..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 15..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 16..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 17..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 18..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 19..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 20..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 21..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 22..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 23..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 24..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 25..
SBY 12:43:37 [fifo_async_cover_fifo] engine_0: ##   0:00:01  Checking cover reachability in step 26..
SBY 12:43:38 [fifo_async_cover_fifo] engine_0: ##   0:00:02  Checking cover reachability in step 27..
SBY 12:43:38 [fifo_async_cover_fifo] engine_0: ##   0:00:02  Checking cover reachability in step 28..
SBY 12:43:38 [fifo_async_cover_fifo] engine_0: ##   0:00:02  Checking cover reachability in step 29..
SBY 12:43:38 [fifo_async_cover_fifo] engine_0: ##   0:00:02  Checking cover reachability in step 30..
SBY 12:43:38 [fifo_async_cover_fifo] engine_0: ##   0:00:02  Checking cover reachability in step 31..
SBY 12:43:38 [fifo_async_cover_fifo] engine_0: ##   0:00:02  Checking cover reachability in step 32..
SBY 12:43:38 [fifo_async_cover_fifo] engine_0: ##   0:00:02  Checking cover reachability in step 33..
SBY 12:43:38 [fifo_async_cover_fifo] engine_0: ##   0:00:02  Reached cover statement at fifo_async.v:560.29-561.27 in step 33.
SBY 12:43:38 [fifo_async_cover_fifo] engine_0: ##   0:00:03  Writing trace to VCD file: engine_0/trace5.vcd
SBY 12:43:39 [fifo_async_cover_fifo] engine_0: ##   0:00:03  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 12:43:39 [fifo_async_cover_fifo] engine_0: ##   0:00:03  Writing trace to constraints file: engine_0/trace5.smtc
SBY 12:43:39 [fifo_async_cover_fifo] engine_0: ##   0:00:03  Checking cover reachability in step 33..
SBY 12:43:39 [fifo_async_cover_fifo] engine_0: ##   0:00:03  Checking cover reachability in step 34..
SBY 12:43:39 [fifo_async_cover_fifo] engine_0: ##   0:00:03  Checking cover reachability in step 35..
SBY 12:43:39 [fifo_async_cover_fifo] engine_0: ##   0:00:03  Checking cover reachability in step 36..
SBY 12:43:39 [fifo_async_cover_fifo] engine_0: ##   0:00:03  Checking cover reachability in step 37..
SBY 12:43:39 [fifo_async_cover_fifo] engine_0: ##   0:00:03  Reached cover statement at fifo_async.v:564.28-565.46 in step 37.
SBY 12:43:40 [fifo_async_cover_fifo] engine_0: ##   0:00:04  Writing trace to VCD file: engine_0/trace6.vcd
SBY 12:43:40 [fifo_async_cover_fifo] engine_0: ##   0:00:04  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 12:43:40 [fifo_async_cover_fifo] engine_0: ##   0:00:04  Writing trace to constraints file: engine_0/trace6.smtc
SBY 12:43:40 [fifo_async_cover_fifo] engine_0: ##   0:00:04  Status: passed
SBY 12:43:40 [fifo_async_cover_fifo] engine_0: finished (returncode=0)
SBY 12:43:40 [fifo_async_cover_fifo] engine_0: Status returned by engine: pass
SBY 12:43:40 [fifo_async_cover_fifo] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)
SBY 12:43:40 [fifo_async_cover_fifo] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:05 (5)
SBY 12:43:40 [fifo_async_cover_fifo] summary: engine_0 (smtbmc) returned pass
SBY 12:43:40 [fifo_async_cover_fifo] summary: trace: fifo_async_cover_fifo/engine_0/trace0.vcd
SBY 12:43:40 [fifo_async_cover_fifo] summary: trace: fifo_async_cover_fifo/engine_0/trace1.vcd
SBY 12:43:40 [fifo_async_cover_fifo] summary: trace: fifo_async_cover_fifo/engine_0/trace2.vcd
SBY 12:43:40 [fifo_async_cover_fifo] summary: trace: fifo_async_cover_fifo/engine_0/trace3.vcd
SBY 12:43:40 [fifo_async_cover_fifo] summary: trace: fifo_async_cover_fifo/engine_0/trace4.vcd
SBY 12:43:40 [fifo_async_cover_fifo] summary: and 2 further traces
SBY 12:43:40 [fifo_async_cover_fifo] DONE (PASS, rc=0)
</system-out></testcase></testsuite></testsuites>
