// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pseudoHeaderConstruc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng_shift2pseudoFi_1_dout,
        txEng_shift2pseudoFi_1_empty_n,
        txEng_shift2pseudoFi_1_read,
        txEng_tcpMetaFifo_V_dout,
        txEng_tcpMetaFifo_V_empty_n,
        txEng_tcpMetaFifo_V_read,
        txEng_tcpTupleFifo_V_dout,
        txEng_tcpTupleFifo_V_empty_n,
        txEng_tcpTupleFifo_V_read,
        txEng_tcpPkgBuffer1_s_8_din,
        txEng_tcpPkgBuffer1_s_8_full_n,
        txEng_tcpPkgBuffer1_s_8_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] txEng_shift2pseudoFi_1_dout;
input   txEng_shift2pseudoFi_1_empty_n;
output   txEng_shift2pseudoFi_1_read;
input  [99:0] txEng_tcpMetaFifo_V_dout;
input   txEng_tcpMetaFifo_V_empty_n;
output   txEng_tcpMetaFifo_V_read;
input  [95:0] txEng_tcpTupleFifo_V_dout;
input   txEng_tcpTupleFifo_V_empty_n;
output   txEng_tcpTupleFifo_V_read;
output  [72:0] txEng_tcpPkgBuffer1_s_8_din;
input   txEng_tcpPkgBuffer1_s_8_full_n;
output   txEng_tcpPkgBuffer1_s_8_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng_shift2pseudoFi_1_read;
reg txEng_tcpMetaFifo_V_read;
reg txEng_tcpTupleFifo_V_read;
reg[72:0] txEng_tcpPkgBuffer1_s_8_din;
reg txEng_tcpPkgBuffer1_s_8_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [2:0] state_1_load_load_fu_356_p1;
wire   [0:0] grp_nbreadreq_fu_244_p3;
reg    ap_predicate_op10_read_state1;
reg    ap_predicate_op15_read_state1;
wire   [0:0] tmp_nbreadreq_fu_258_p3;
wire   [0:0] tmp_3_nbreadreq_fu_266_p3;
reg    ap_predicate_op128_read_state1;
reg    ap_predicate_op134_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] state_1_load_reg_1561;
reg   [0:0] tmp_2_reg_1565;
reg    ap_predicate_op187_write_state2;
reg   [0:0] tmp_1_reg_1573;
reg    ap_predicate_op204_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] state_1;
reg   [15:0] header_idx_5;
reg   [0:0] hasBody;
reg   [0:0] isSYN;
reg   [255:0] header_header_V_6;
reg    txEng_tcpMetaFifo_V_blk_n;
wire    ap_block_pp0_stage0;
reg    txEng_tcpTupleFifo_V_blk_n;
reg    txEng_tcpPkgBuffer1_s_8_blk_n;
reg    txEng_shift2pseudoFi_1_blk_n;
reg   [72:0] reg_351;
wire   [0:0] grp_fu_310_p3;
wire   [0:0] icmp_ln76_1_fu_401_p2;
reg   [0:0] icmp_ln76_1_reg_1577;
wire   [8:0] sub_ln647_20_fu_483_p2;
reg   [8:0] sub_ln647_20_reg_1582;
wire   [255:0] lshr_ln647_22_fu_493_p2;
reg   [255:0] lshr_ln647_22_reg_1587;
wire   [8:0] sub_ln647_23_fu_569_p2;
reg   [8:0] sub_ln647_23_reg_1592;
wire   [255:0] lshr_ln647_24_fu_579_p2;
reg   [255:0] lshr_ln647_24_reg_1597;
wire   [0:0] and_ln82_1_fu_591_p2;
reg   [0:0] and_ln82_1_reg_1602;
reg   [8:0] tmp_105_i_reg_1607;
wire   [8:0] sub_ln647_13_fu_751_p2;
reg   [8:0] sub_ln647_13_reg_1612;
wire   [255:0] lshr_ln647_fu_761_p2;
reg   [255:0] lshr_ln647_reg_1617;
wire   [8:0] sub_ln647_16_fu_885_p2;
reg   [8:0] sub_ln647_16_reg_1622;
wire   [255:0] lshr_ln647_20_fu_895_p2;
reg   [255:0] lshr_ln647_20_reg_1627;
wire   [0:0] and_ln82_fu_907_p2;
reg   [0:0] and_ln82_reg_1632;
wire   [0:0] or_ln887_fu_969_p2;
reg   [0:0] or_ln887_reg_1637;
wire   [0:0] xor_ln1115_fu_981_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_tmp_last_V_phi_fu_297_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_V_reg_294;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_V_reg_294;
wire   [2:0] select_ln1175_fu_629_p3;
wire   [2:0] select_ln1115_1_fu_995_p3;
wire   [15:0] select_ln82_2_fu_605_p3;
wire   [15:0] select_ln82_fu_921_p3;
wire   [0:0] and_ln883_fu_1373_p2;
wire   [0:0] tmp_syn_V_fu_1035_p3;
wire   [255:0] p_Result_s_fu_1421_p5;
reg    ap_block_pp0_stage0_01001;
wire   [72:0] tmp_4_fu_1499_p3;
wire   [72:0] tmp_2_5_fu_1550_p4;
wire   [13:0] grp_fu_327_p4;
wire   [21:0] Lo_assign_s_fu_383_p3;
wire   [22:0] zext_ln76_1_fu_391_p1;
wire   [22:0] add_ln76_1_fu_395_p2;
wire   [21:0] or_ln78_1_fu_407_p2;
wire   [2:0] trunc_ln76_3_fu_379_p1;
wire   [8:0] tmp_176_fu_419_p3;
wire   [8:0] trunc_ln647_4_fu_427_p1;
wire   [0:0] icmp_ln647_3_fu_413_p2;
wire   [8:0] sub_ln647_17_fu_441_p2;
wire   [8:0] sub_ln647_19_fu_453_p2;
reg   [255:0] tmp_177_fu_431_p4;
wire   [8:0] sub_ln647_18_fu_447_p2;
wire   [8:0] select_ln647_11_fu_459_p3;
wire   [8:0] select_ln647_13_fu_475_p3;
wire   [255:0] select_ln647_12_fu_467_p3;
wire   [255:0] zext_ln647_25_fu_489_p1;
wire   [13:0] grp_fu_342_p4;
wire   [23:0] zext_ln647_27_fu_499_p1;
wire   [2:0] trunc_ln76_2_fu_375_p1;
wire   [8:0] tmp_180_fu_509_p3;
wire   [0:0] icmp_ln647_4_fu_503_p2;
wire   [8:0] add_ln647_2_fu_527_p2;
wire   [8:0] sub_ln647_22_fu_539_p2;
reg   [255:0] tmp_181_fu_517_p4;
wire   [8:0] sub_ln647_21_fu_533_p2;
wire   [8:0] select_ln647_14_fu_545_p3;
wire   [8:0] select_ln647_16_fu_561_p3;
wire   [255:0] select_ln647_15_fu_553_p3;
wire   [255:0] zext_ln647_28_fu_575_p1;
wire   [0:0] grp_fu_336_p2;
wire   [0:0] xor_ln76_1_fu_585_p2;
wire   [15:0] grp_fu_322_p2;
wire   [15:0] select_ln76_1_fu_597_p3;
wire   [21:0] Lo_assign_fu_651_p3;
wire   [22:0] zext_ln76_fu_659_p1;
wire   [22:0] add_ln76_fu_663_p2;
wire   [21:0] or_ln78_fu_675_p2;
wire   [2:0] trunc_ln76_1_fu_647_p1;
wire   [8:0] tmp_166_fu_687_p3;
wire   [8:0] trunc_ln647_fu_695_p1;
wire   [0:0] icmp_ln647_fu_681_p2;
wire   [8:0] sub_ln647_fu_709_p2;
wire   [8:0] sub_ln647_12_fu_721_p2;
reg   [255:0] tmp_167_fu_699_p4;
wire   [8:0] sub_ln647_11_fu_715_p2;
wire   [8:0] select_ln647_fu_727_p3;
wire   [8:0] select_ln647_7_fu_743_p3;
wire   [255:0] select_ln647_6_fu_735_p3;
wire   [255:0] zext_ln647_fu_757_p1;
wire   [21:0] shl_ln_fu_767_p3;
wire   [22:0] zext_ln80_fu_775_p1;
wire   [22:0] sub_ln80_fu_779_p2;
wire   [22:0] sub_ln80_1_fu_793_p2;
wire   [7:0] trunc_ln80_1_fu_799_p4;
wire   [23:0] zext_ln647_22_fu_815_p1;
wire   [2:0] trunc_ln76_fu_643_p1;
wire   [8:0] tmp_171_fu_825_p3;
wire   [0:0] icmp_ln647_2_fu_819_p2;
wire   [8:0] add_ln647_fu_843_p2;
wire   [8:0] sub_ln647_15_fu_855_p2;
reg   [255:0] tmp_172_fu_833_p4;
wire   [8:0] sub_ln647_14_fu_849_p2;
wire   [8:0] select_ln647_8_fu_861_p3;
wire   [8:0] select_ln647_10_fu_877_p3;
wire   [255:0] select_ln647_9_fu_869_p3;
wire   [255:0] zext_ln647_23_fu_891_p1;
wire   [0:0] icmp_ln76_fu_669_p2;
wire   [0:0] xor_ln76_fu_901_p2;
wire   [15:0] select_ln76_fu_913_p3;
wire   [7:0] sub_ln80_2_fu_809_p2;
wire   [0:0] tmp_168_fu_785_p3;
wire   [4:0] tmp_173_fu_935_p4;
wire   [4:0] tmp_174_fu_945_p4;
wire   [4:0] select_ln80_fu_955_p3;
wire   [0:0] icmp_ln887_fu_963_p2;
wire   [0:0] or_ln1115_fu_975_p2;
wire   [2:0] select_ln1115_fu_987_p3;
wire   [31:0] tmp_srcIp_V_fu_1051_p1;
wire   [255:0] p_Result_61_fu_1091_p5;
wire   [31:0] tmp_dstIp_V_fu_1055_p4;
wire   [15:0] tmp_length_V_fu_1009_p4;
wire   [15:0] p_Val2_33_fu_1115_p2;
wire   [7:0] trunc_ln647_5_fu_1131_p1;
wire   [7:0] p_Result_126_i_i_i_fu_1121_p4;
wire   [255:0] p_Result_62_fu_1103_p5;
wire   [15:0] agg_result_V_0_1_i_i_fu_1135_p3;
wire   [255:0] p_Result_63_fu_1143_p5;
wire   [15:0] tmp_srcPort_V_fu_1065_p4;
wire   [255:0] p_Result_64_fu_1155_p5;
wire   [15:0] tmp_dstPort_V_fu_1075_p4;
wire   [7:0] trunc_ln647_6_fu_1209_p1;
wire   [7:0] p_Result_124_2_i_i_fu_1199_p4;
wire   [7:0] p_Result_124_1_i_i_fu_1189_p4;
wire   [7:0] p_Result_124_i_i_i_fu_1179_p4;
wire   [255:0] p_Result_65_fu_1167_p5;
wire   [31:0] agg_result_V_0_3_i_i_fu_1213_p5;
wire   [7:0] p_Result_124_3_i_i_1_fu_1267_p4;
wire   [7:0] p_Result_124_2_i_i_1_fu_1257_p4;
wire   [7:0] p_Result_124_1_i_i_1_fu_1247_p4;
wire   [7:0] p_Result_124_i_i_fu_1237_p4;
wire   [255:0] p_Result_66_fu_1225_p5;
wire   [31:0] agg_result_V_0_3_i_i_1_fu_1277_p5;
wire   [255:0] p_Result_67_fu_1289_p5;
wire   [3:0] select_ln214_fu_1301_p3;
wire   [255:0] p_Result_68_fu_1309_p5;
wire   [0:0] tmp_fin_V_fu_1043_p3;
reg   [255:0] p_Result_69_fu_1321_p4;
reg   [255:0] p_Result_70_fu_1331_p4;
wire   [0:0] tmp_rst_V_fu_1027_p3;
reg   [255:0] p_Result_71_fu_1341_p4;
wire   [0:0] tmp_ack_V_fu_1019_p3;
wire   [0:0] icmp_ln883_fu_1367_p2;
wire   [0:0] xor_ln761_fu_1361_p2;
wire   [7:0] p_Result_126_1_i_i_1_fu_1401_p4;
wire   [7:0] p_Result_126_i_i_fu_1391_p4;
reg   [255:0] p_Result_72_fu_1351_p4;
wire   [31:0] tmp_s_fu_1411_p4;
wire   [255:0] zext_ln647_26_fu_1449_p1;
wire   [255:0] lshr_ln647_23_fu_1452_p2;
wire   [255:0] p_Result_75_fu_1458_p2;
wire   [255:0] zext_ln647_29_fu_1467_p1;
wire   [255:0] lshr_ln647_25_fu_1470_p2;
wire   [255:0] p_Result_76_fu_1476_p2;
wire   [63:0] trunc_ln364_fu_1463_p1;
wire   [63:0] tmp_data_V_fu_1445_p1;
wire   [63:0] tmp_V_fu_1481_p1;
wire   [63:0] select_ln76_2_fu_1485_p3;
wire   [63:0] tmp_data_V_11_fu_1492_p3;
wire   [255:0] zext_ln647_21_fu_1507_p1;
wire   [255:0] lshr_ln647_19_fu_1510_p2;
wire   [255:0] zext_ln647_24_fu_1521_p1;
wire   [255:0] lshr_ln647_21_fu_1524_p2;
wire   [255:0] p_Result_74_fu_1530_p2;
wire   [255:0] p_Result_73_fu_1516_p2;
wire   [63:0] trunc_ln82_fu_1535_p1;
wire   [63:0] trunc_ln82_1_fu_1539_p1;
wire   [63:0] sendWord_data_V_fu_1543_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_124;
reg    ap_condition_67;
reg    ap_condition_267;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 state_1 = 3'd0;
#0 header_idx_5 = 16'd0;
#0 hasBody = 1'd0;
#0 isSYN = 1'd0;
#0 header_header_V_6 = 256'd28334198897217871282176;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_124)) begin
        if (((or_ln887_fu_969_p2 == 1'd1) & (state_1_load_load_fu_356_p1 == 3'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_reg_294 <= xor_ln1115_fu_981_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_reg_294 <= ap_phi_reg_pp0_iter0_tmp_last_V_reg_294;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_124)) begin
        if ((1'b1 == ap_condition_67)) begin
            header_idx_5 <= 16'd0;
        end else if ((state_1_load_load_fu_356_p1 == 3'd1)) begin
            header_idx_5 <= select_ln82_fu_921_p3;
        end else if (((grp_nbreadreq_fu_244_p3 == 1'd1) & (state_1 == 3'd2))) begin
            header_idx_5 <= select_ln82_2_fu_605_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_nbreadreq_fu_266_p3 == 1'd1) & (tmp_nbreadreq_fu_258_p3 == 1'd1) & (state_1 == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_1 <= 3'd1;
    end else if (((or_ln887_fu_969_p2 == 1'd1) & (state_1_load_load_fu_356_p1 == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_1 <= select_ln1115_1_fu_995_p3;
    end else if (((grp_nbreadreq_fu_244_p3 == 1'd1) & (state_1 == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_1 <= select_ln1175_fu_629_p3;
    end else if ((((grp_fu_310_p3 == 1'd1) & (grp_nbreadreq_fu_244_p3 == 1'd1) & (state_1 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_1_load_load_fu_356_p1 == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state_1 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_244_p3 == 1'd1) & (state_1 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln82_1_reg_1602 <= and_ln82_1_fu_591_p2;
        icmp_ln76_1_reg_1577 <= icmp_ln76_1_fu_401_p2;
        lshr_ln647_22_reg_1587 <= lshr_ln647_22_fu_493_p2;
        lshr_ln647_24_reg_1597 <= lshr_ln647_24_fu_579_p2;
        sub_ln647_20_reg_1582[8 : 1] <= sub_ln647_20_fu_483_p2[8 : 1];
        sub_ln647_23_reg_1592[8 : 1] <= sub_ln647_23_fu_569_p2[8 : 1];
        tmp_105_i_reg_1607 <= {{txEng_shift2pseudoFi_1_dout[72:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((state_1_load_load_fu_356_p1 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln82_reg_1632 <= and_ln82_fu_907_p2;
        lshr_ln647_20_reg_1627 <= lshr_ln647_20_fu_895_p2;
        lshr_ln647_reg_1617 <= lshr_ln647_fu_761_p2;
        or_ln887_reg_1637 <= or_ln887_fu_969_p2;
        sub_ln647_13_reg_1612[8 : 1] <= sub_ln647_13_fu_751_p2[8 : 1];
        sub_ln647_16_reg_1622[8 : 1] <= sub_ln647_16_fu_885_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_nbreadreq_fu_266_p3 == 1'd1) & (tmp_nbreadreq_fu_258_p3 == 1'd1) & (state_1 == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hasBody <= and_ln883_fu_1373_p2;
        header_header_V_6 <= p_Result_s_fu_1421_p5;
        isSYN <= txEng_tcpMetaFifo_V_dout[32'd98];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op10_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_351 <= txEng_shift2pseudoFi_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_1_load_reg_1561 <= state_1;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_reg_1573 <= grp_nbreadreq_fu_244_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_reg_1565 <= grp_nbreadreq_fu_244_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((state_1_load_reg_1561 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (or_ln887_reg_1637 == 1'd0))) begin
        ap_phi_mux_tmp_last_V_phi_fu_297_p4 = 1'd0;
    end else begin
        ap_phi_mux_tmp_last_V_phi_fu_297_p4 = ap_phi_reg_pp0_iter1_tmp_last_V_reg_294;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op10_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        txEng_shift2pseudoFi_1_blk_n = txEng_shift2pseudoFi_1_empty_n;
    end else begin
        txEng_shift2pseudoFi_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op10_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        txEng_shift2pseudoFi_1_read = 1'b1;
    end else begin
        txEng_shift2pseudoFi_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op128_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        txEng_tcpMetaFifo_V_blk_n = txEng_tcpMetaFifo_V_empty_n;
    end else begin
        txEng_tcpMetaFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op128_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng_tcpMetaFifo_V_read = 1'b1;
    end else begin
        txEng_tcpMetaFifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((state_1_load_reg_1561 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((state_1_load_reg_1561 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op204_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op187_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        txEng_tcpPkgBuffer1_s_8_blk_n = txEng_tcpPkgBuffer1_s_8_full_n;
    end else begin
        txEng_tcpPkgBuffer1_s_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_267)) begin
        if ((state_1_load_reg_1561 == 3'd1)) begin
            txEng_tcpPkgBuffer1_s_8_din = tmp_2_5_fu_1550_p4;
        end else if ((ap_predicate_op204_write_state2 == 1'b1)) begin
            txEng_tcpPkgBuffer1_s_8_din = tmp_4_fu_1499_p3;
        end else if ((ap_predicate_op187_write_state2 == 1'b1)) begin
            txEng_tcpPkgBuffer1_s_8_din = reg_351;
        end else if ((state_1_load_reg_1561 == 3'd4)) begin
            txEng_tcpPkgBuffer1_s_8_din = 73'd4999067643978308715522;
        end else begin
            txEng_tcpPkgBuffer1_s_8_din = 'bx;
        end
    end else begin
        txEng_tcpPkgBuffer1_s_8_din = 'bx;
    end
end

always @ (*) begin
    if ((((state_1_load_reg_1561 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_1_load_reg_1561 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op204_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op187_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        txEng_tcpPkgBuffer1_s_8_write = 1'b1;
    end else begin
        txEng_tcpPkgBuffer1_s_8_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op134_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        txEng_tcpTupleFifo_V_blk_n = txEng_tcpTupleFifo_V_empty_n;
    end else begin
        txEng_tcpTupleFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op134_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng_tcpTupleFifo_V_read = 1'b1;
    end else begin
        txEng_tcpTupleFifo_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_fu_651_p3 = {{header_idx_5}, {6'd0}};

assign Lo_assign_s_fu_383_p3 = {{header_idx_5}, {6'd0}};

assign add_ln647_2_fu_527_p2 = ($signed(tmp_180_fu_509_p3) + $signed(9'd257));

assign add_ln647_fu_843_p2 = ($signed(tmp_171_fu_825_p3) + $signed(9'd257));

assign add_ln76_1_fu_395_p2 = (zext_ln76_1_fu_391_p1 + 23'd64);

assign add_ln76_fu_663_p2 = (zext_ln76_fu_659_p1 + 23'd64);

assign agg_result_V_0_1_i_i_fu_1135_p3 = {{trunc_ln647_5_fu_1131_p1}, {p_Result_126_i_i_i_fu_1121_p4}};

assign agg_result_V_0_3_i_i_1_fu_1277_p5 = {{{{p_Result_124_3_i_i_1_fu_1267_p4}, {p_Result_124_2_i_i_1_fu_1257_p4}}, {p_Result_124_1_i_i_1_fu_1247_p4}}, {p_Result_124_i_i_fu_1237_p4}};

assign agg_result_V_0_3_i_i_fu_1213_p5 = {{{{trunc_ln647_6_fu_1209_p1}, {p_Result_124_2_i_i_fu_1199_p4}}, {p_Result_124_1_i_i_fu_1189_p4}}, {p_Result_124_i_i_i_fu_1179_p4}};

assign and_ln82_1_fu_591_p2 = (xor_ln76_1_fu_585_p2 & grp_fu_336_p2);

assign and_ln82_fu_907_p2 = (xor_ln76_fu_901_p2 & grp_fu_336_p2);

assign and_ln883_fu_1373_p2 = (xor_ln761_fu_1361_p2 & icmp_ln883_fu_1367_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txEng_tcpTupleFifo_V_empty_n == 1'b0) & (ap_predicate_op134_read_state1 == 1'b1)) | ((txEng_tcpMetaFifo_V_empty_n == 1'b0) & (ap_predicate_op128_read_state1 == 1'b1)) | ((txEng_shift2pseudoFi_1_empty_n == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((txEng_shift2pseudoFi_1_empty_n == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((state_1_load_reg_1561 == 3'd4) & (txEng_tcpPkgBuffer1_s_8_full_n == 1'b0)) | ((state_1_load_reg_1561 == 3'd1) & (txEng_tcpPkgBuffer1_s_8_full_n == 1'b0)) | ((txEng_tcpPkgBuffer1_s_8_full_n == 1'b0) & (ap_predicate_op204_write_state2 == 1'b1)) | ((txEng_tcpPkgBuffer1_s_8_full_n == 1'b0) & (ap_predicate_op187_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txEng_tcpTupleFifo_V_empty_n == 1'b0) & (ap_predicate_op134_read_state1 == 1'b1)) | ((txEng_tcpMetaFifo_V_empty_n == 1'b0) & (ap_predicate_op128_read_state1 == 1'b1)) | ((txEng_shift2pseudoFi_1_empty_n == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((txEng_shift2pseudoFi_1_empty_n == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((state_1_load_reg_1561 == 3'd4) & (txEng_tcpPkgBuffer1_s_8_full_n == 1'b0)) | ((state_1_load_reg_1561 == 3'd1) & (txEng_tcpPkgBuffer1_s_8_full_n == 1'b0)) | ((txEng_tcpPkgBuffer1_s_8_full_n == 1'b0) & (ap_predicate_op204_write_state2 == 1'b1)) | ((txEng_tcpPkgBuffer1_s_8_full_n == 1'b0) & (ap_predicate_op187_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txEng_tcpTupleFifo_V_empty_n == 1'b0) & (ap_predicate_op134_read_state1 == 1'b1)) | ((txEng_tcpMetaFifo_V_empty_n == 1'b0) & (ap_predicate_op128_read_state1 == 1'b1)) | ((txEng_shift2pseudoFi_1_empty_n == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((txEng_shift2pseudoFi_1_empty_n == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((state_1_load_reg_1561 == 3'd4) & (txEng_tcpPkgBuffer1_s_8_full_n == 1'b0)) | ((state_1_load_reg_1561 == 3'd1) & (txEng_tcpPkgBuffer1_s_8_full_n == 1'b0)) | ((txEng_tcpPkgBuffer1_s_8_full_n == 1'b0) & (ap_predicate_op204_write_state2 == 1'b1)) | ((txEng_tcpPkgBuffer1_s_8_full_n == 1'b0) & (ap_predicate_op187_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txEng_tcpTupleFifo_V_empty_n == 1'b0) & (ap_predicate_op134_read_state1 == 1'b1)) | ((txEng_tcpMetaFifo_V_empty_n == 1'b0) & (ap_predicate_op128_read_state1 == 1'b1)) | ((txEng_shift2pseudoFi_1_empty_n == 1'b0) & (ap_predicate_op15_read_state1 == 1'b1)) | ((txEng_shift2pseudoFi_1_empty_n == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((state_1_load_reg_1561 == 3'd4) & (txEng_tcpPkgBuffer1_s_8_full_n == 1'b0)) | ((state_1_load_reg_1561 == 3'd1) & (txEng_tcpPkgBuffer1_s_8_full_n == 1'b0)) | ((txEng_tcpPkgBuffer1_s_8_full_n == 1'b0) & (ap_predicate_op204_write_state2 == 1'b1)) | ((txEng_tcpPkgBuffer1_s_8_full_n == 1'b0) & (ap_predicate_op187_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_124 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_267 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_67 = ((tmp_3_nbreadreq_fu_266_p3 == 1'd1) & (tmp_nbreadreq_fu_258_p3 == 1'd1) & (state_1 == 3'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_tmp_last_V_reg_294 = 'bx;

always @ (*) begin
    ap_predicate_op10_read_state1 = ((grp_nbreadreq_fu_244_p3 == 1'd1) & (state_1 == 3'd3));
end

always @ (*) begin
    ap_predicate_op128_read_state1 = ((tmp_3_nbreadreq_fu_266_p3 == 1'd1) & (tmp_nbreadreq_fu_258_p3 == 1'd1) & (state_1 == 3'd0));
end

always @ (*) begin
    ap_predicate_op134_read_state1 = ((tmp_3_nbreadreq_fu_266_p3 == 1'd1) & (tmp_nbreadreq_fu_258_p3 == 1'd1) & (state_1 == 3'd0));
end

always @ (*) begin
    ap_predicate_op15_read_state1 = ((grp_nbreadreq_fu_244_p3 == 1'd1) & (state_1 == 3'd2));
end

always @ (*) begin
    ap_predicate_op187_write_state2 = ((tmp_2_reg_1565 == 1'd1) & (state_1_load_reg_1561 == 3'd3));
end

always @ (*) begin
    ap_predicate_op204_write_state2 = ((state_1_load_reg_1561 == 3'd2) & (tmp_1_reg_1573 == 1'd1));
end

assign grp_fu_310_p3 = txEng_shift2pseudoFi_1_dout[32'd72];

assign grp_fu_322_p2 = (header_idx_5 + 16'd1);

assign grp_fu_327_p4 = {{header_idx_5[15:2]}};

assign grp_fu_336_p2 = ((grp_fu_327_p4 == 14'd0) ? 1'b1 : 1'b0);

assign grp_fu_342_p4 = {{header_idx_5[15:2]}};

assign grp_nbreadreq_fu_244_p3 = txEng_shift2pseudoFi_1_empty_n;

assign icmp_ln647_2_fu_819_p2 = ((zext_ln647_22_fu_815_p1 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln647_3_fu_413_p2 = ((Lo_assign_s_fu_383_p3 > or_ln78_1_fu_407_p2) ? 1'b1 : 1'b0);

assign icmp_ln647_4_fu_503_p2 = ((zext_ln647_27_fu_499_p1 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln647_fu_681_p2 = ((Lo_assign_fu_651_p3 > or_ln78_fu_675_p2) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_401_p2 = ((add_ln76_1_fu_395_p2 < 23'd257) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_669_p2 = ((add_ln76_fu_663_p2 < 23'd257) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_1367_p2 = ((tmp_length_V_fu_1009_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_963_p2 = ((select_ln80_fu_955_p3 == 5'd0) ? 1'b1 : 1'b0);

assign lshr_ln647_19_fu_1510_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 >> zext_ln647_21_fu_1507_p1;

assign lshr_ln647_20_fu_895_p2 = select_ln647_9_fu_869_p3 >> zext_ln647_23_fu_891_p1;

assign lshr_ln647_21_fu_1524_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 >> zext_ln647_24_fu_1521_p1;

assign lshr_ln647_22_fu_493_p2 = select_ln647_12_fu_467_p3 >> zext_ln647_25_fu_489_p1;

assign lshr_ln647_23_fu_1452_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 >> zext_ln647_26_fu_1449_p1;

assign lshr_ln647_24_fu_579_p2 = select_ln647_15_fu_553_p3 >> zext_ln647_28_fu_575_p1;

assign lshr_ln647_25_fu_1470_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 >> zext_ln647_29_fu_1467_p1;

assign lshr_ln647_fu_761_p2 = select_ln647_6_fu_735_p3 >> zext_ln647_fu_757_p1;

assign or_ln1115_fu_975_p2 = (isSYN | hasBody);

assign or_ln78_1_fu_407_p2 = (22'd63 | Lo_assign_s_fu_383_p3);

assign or_ln78_fu_675_p2 = (22'd63 | Lo_assign_fu_651_p3);

assign or_ln887_fu_969_p2 = (xor_ln76_fu_901_p2 | icmp_ln887_fu_963_p2);

assign p_Result_124_1_i_i_1_fu_1247_p4 = {{txEng_tcpMetaFifo_V_dout[55:48]}};

assign p_Result_124_1_i_i_fu_1189_p4 = {{txEng_tcpMetaFifo_V_dout[23:16]}};

assign p_Result_124_2_i_i_1_fu_1257_p4 = {{txEng_tcpMetaFifo_V_dout[47:40]}};

assign p_Result_124_2_i_i_fu_1199_p4 = {{txEng_tcpMetaFifo_V_dout[15:8]}};

assign p_Result_124_3_i_i_1_fu_1267_p4 = {{txEng_tcpMetaFifo_V_dout[39:32]}};

assign p_Result_124_i_i_fu_1237_p4 = {{txEng_tcpMetaFifo_V_dout[63:56]}};

assign p_Result_124_i_i_i_fu_1179_p4 = {{txEng_tcpMetaFifo_V_dout[31:24]}};

assign p_Result_126_1_i_i_1_fu_1401_p4 = {{txEng_tcpMetaFifo_V_dout[71:64]}};

assign p_Result_126_i_i_fu_1391_p4 = {{txEng_tcpMetaFifo_V_dout[79:72]}};

assign p_Result_126_i_i_i_fu_1121_p4 = {{p_Val2_33_fu_1115_p2[15:8]}};

assign p_Result_61_fu_1091_p5 = {{header_header_V_6[255:32]}, {tmp_srcIp_V_fu_1051_p1}};

assign p_Result_62_fu_1103_p5 = {{p_Result_61_fu_1091_p5[255:64]}, {tmp_dstIp_V_fu_1055_p4}, {p_Result_61_fu_1091_p5[31:0]}};

assign p_Result_63_fu_1143_p5 = {{p_Result_62_fu_1103_p5[255:96]}, {agg_result_V_0_1_i_i_fu_1135_p3}, {p_Result_62_fu_1103_p5[79:0]}};

assign p_Result_64_fu_1155_p5 = {{p_Result_63_fu_1143_p5[255:112]}, {tmp_srcPort_V_fu_1065_p4}, {p_Result_63_fu_1143_p5[95:0]}};

assign p_Result_65_fu_1167_p5 = {{p_Result_64_fu_1155_p5[255:128]}, {tmp_dstPort_V_fu_1075_p4}, {p_Result_64_fu_1155_p5[111:0]}};

assign p_Result_66_fu_1225_p5 = {{p_Result_65_fu_1167_p5[255:160]}, {agg_result_V_0_3_i_i_fu_1213_p5}, {p_Result_65_fu_1167_p5[127:0]}};

assign p_Result_67_fu_1289_p5 = {{p_Result_66_fu_1225_p5[255:192]}, {agg_result_V_0_3_i_i_1_fu_1277_p5}, {p_Result_66_fu_1225_p5[159:0]}};

assign p_Result_68_fu_1309_p5 = {{p_Result_67_fu_1289_p5[255:200]}, {select_ln214_fu_1301_p3}, {p_Result_67_fu_1289_p5[195:0]}};

always @ (*) begin
    p_Result_69_fu_1321_p4 = p_Result_68_fu_1309_p5;
    p_Result_69_fu_1321_p4[32'd200] = |(tmp_fin_V_fu_1043_p3);
end

always @ (*) begin
    p_Result_70_fu_1331_p4 = p_Result_69_fu_1321_p4;
    p_Result_70_fu_1331_p4[32'd201] = |(tmp_syn_V_fu_1035_p3);
end

always @ (*) begin
    p_Result_71_fu_1341_p4 = p_Result_70_fu_1331_p4;
    p_Result_71_fu_1341_p4[32'd202] = |(tmp_rst_V_fu_1027_p3);
end

always @ (*) begin
    p_Result_72_fu_1351_p4 = p_Result_71_fu_1341_p4;
    p_Result_72_fu_1351_p4[32'd204] = |(tmp_ack_V_fu_1019_p3);
end

assign p_Result_73_fu_1516_p2 = (lshr_ln647_reg_1617 & lshr_ln647_19_fu_1510_p2);

assign p_Result_74_fu_1530_p2 = (lshr_ln647_21_fu_1524_p2 & lshr_ln647_20_reg_1627);

assign p_Result_75_fu_1458_p2 = (lshr_ln647_23_fu_1452_p2 & lshr_ln647_22_reg_1587);

assign p_Result_76_fu_1476_p2 = (lshr_ln647_25_fu_1470_p2 & lshr_ln647_24_reg_1597);

assign p_Result_s_fu_1421_p5 = {{p_Result_72_fu_1351_p4[255:240]}, {tmp_s_fu_1411_p4}, {p_Result_72_fu_1351_p4[207:0]}};

assign p_Val2_33_fu_1115_p2 = (16'd20 + tmp_length_V_fu_1009_p4);

assign select_ln1115_1_fu_995_p3 = ((or_ln1115_fu_975_p2[0:0] === 1'b1) ? select_ln1115_fu_987_p3 : 3'd0);

assign select_ln1115_fu_987_p3 = ((hasBody[0:0] === 1'b1) ? 3'd3 : 3'd4);

assign select_ln1175_fu_629_p3 = ((grp_fu_310_p3[0:0] === 1'b1) ? 3'd0 : 3'd3);

assign select_ln214_fu_1301_p3 = ((tmp_syn_V_fu_1035_p3[0:0] === 1'b1) ? 4'd6 : 4'd5);

assign select_ln647_10_fu_877_p3 = ((icmp_ln647_2_fu_819_p2[0:0] === 1'b1) ? sub_ln647_14_fu_849_p2 : tmp_171_fu_825_p3);

assign select_ln647_11_fu_459_p3 = ((icmp_ln647_3_fu_413_p2[0:0] === 1'b1) ? sub_ln647_17_fu_441_p2 : sub_ln647_19_fu_453_p2);

assign select_ln647_12_fu_467_p3 = ((icmp_ln647_3_fu_413_p2[0:0] === 1'b1) ? tmp_177_fu_431_p4 : header_header_V_6);

assign select_ln647_13_fu_475_p3 = ((icmp_ln647_3_fu_413_p2[0:0] === 1'b1) ? sub_ln647_18_fu_447_p2 : tmp_176_fu_419_p3);

assign select_ln647_14_fu_545_p3 = ((icmp_ln647_4_fu_503_p2[0:0] === 1'b1) ? add_ln647_2_fu_527_p2 : sub_ln647_22_fu_539_p2);

assign select_ln647_15_fu_553_p3 = ((icmp_ln647_4_fu_503_p2[0:0] === 1'b1) ? tmp_181_fu_517_p4 : header_header_V_6);

assign select_ln647_16_fu_561_p3 = ((icmp_ln647_4_fu_503_p2[0:0] === 1'b1) ? sub_ln647_21_fu_533_p2 : tmp_180_fu_509_p3);

assign select_ln647_6_fu_735_p3 = ((icmp_ln647_fu_681_p2[0:0] === 1'b1) ? tmp_167_fu_699_p4 : header_header_V_6);

assign select_ln647_7_fu_743_p3 = ((icmp_ln647_fu_681_p2[0:0] === 1'b1) ? sub_ln647_11_fu_715_p2 : tmp_166_fu_687_p3);

assign select_ln647_8_fu_861_p3 = ((icmp_ln647_2_fu_819_p2[0:0] === 1'b1) ? add_ln647_fu_843_p2 : sub_ln647_15_fu_855_p2);

assign select_ln647_9_fu_869_p3 = ((icmp_ln647_2_fu_819_p2[0:0] === 1'b1) ? tmp_172_fu_833_p4 : header_header_V_6);

assign select_ln647_fu_727_p3 = ((icmp_ln647_fu_681_p2[0:0] === 1'b1) ? sub_ln647_fu_709_p2 : sub_ln647_12_fu_721_p2);

assign select_ln76_1_fu_597_p3 = ((icmp_ln76_1_fu_401_p2[0:0] === 1'b1) ? grp_fu_322_p2 : header_idx_5);

assign select_ln76_2_fu_1485_p3 = ((icmp_ln76_1_reg_1577[0:0] === 1'b1) ? trunc_ln364_fu_1463_p1 : tmp_data_V_fu_1445_p1);

assign select_ln76_fu_913_p3 = ((icmp_ln76_fu_669_p2[0:0] === 1'b1) ? grp_fu_322_p2 : header_idx_5);

assign select_ln80_fu_955_p3 = ((tmp_168_fu_785_p3[0:0] === 1'b1) ? tmp_173_fu_935_p4 : tmp_174_fu_945_p4);

assign select_ln82_2_fu_605_p3 = ((and_ln82_1_fu_591_p2[0:0] === 1'b1) ? grp_fu_322_p2 : select_ln76_1_fu_597_p3);

assign select_ln82_fu_921_p3 = ((and_ln82_fu_907_p2[0:0] === 1'b1) ? grp_fu_322_p2 : select_ln76_fu_913_p3);

assign sendWord_data_V_fu_1543_p3 = ((and_ln82_reg_1632[0:0] === 1'b1) ? trunc_ln82_fu_1535_p1 : trunc_ln82_1_fu_1539_p1);

assign shl_ln_fu_767_p3 = {{grp_fu_322_p2}, {6'd0}};

assign state_1_load_load_fu_356_p1 = state_1;

assign sub_ln647_11_fu_715_p2 = (9'd255 - tmp_166_fu_687_p3);

assign sub_ln647_12_fu_721_p2 = (trunc_ln647_fu_695_p1 - tmp_166_fu_687_p3);

assign sub_ln647_13_fu_751_p2 = (9'd255 - select_ln647_fu_727_p3);

assign sub_ln647_14_fu_849_p2 = (9'd255 - tmp_171_fu_825_p3);

assign sub_ln647_15_fu_855_p2 = (9'd255 - tmp_171_fu_825_p3);

assign sub_ln647_16_fu_885_p2 = (9'd255 - select_ln647_8_fu_861_p3);

assign sub_ln647_17_fu_441_p2 = (tmp_176_fu_419_p3 - trunc_ln647_4_fu_427_p1);

assign sub_ln647_18_fu_447_p2 = (9'd255 - tmp_176_fu_419_p3);

assign sub_ln647_19_fu_453_p2 = (trunc_ln647_4_fu_427_p1 - tmp_176_fu_419_p3);

assign sub_ln647_20_fu_483_p2 = (9'd255 - select_ln647_11_fu_459_p3);

assign sub_ln647_21_fu_533_p2 = (9'd255 - tmp_180_fu_509_p3);

assign sub_ln647_22_fu_539_p2 = (9'd255 - tmp_180_fu_509_p3);

assign sub_ln647_23_fu_569_p2 = (9'd255 - select_ln647_14_fu_545_p3);

assign sub_ln647_fu_709_p2 = (tmp_166_fu_687_p3 - trunc_ln647_fu_695_p1);

assign sub_ln80_1_fu_793_p2 = (23'd0 - sub_ln80_fu_779_p2);

assign sub_ln80_2_fu_809_p2 = (8'd0 - trunc_ln80_1_fu_799_p4);

assign sub_ln80_fu_779_p2 = (23'd256 - zext_ln80_fu_775_p1);

assign tmp_166_fu_687_p3 = {{trunc_ln76_1_fu_647_p1}, {6'd0}};

integer ap_tvar_int_0;

always @ (header_header_V_6) begin
    for (ap_tvar_int_0 = 256 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 255 - 0) begin
            tmp_167_fu_699_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_167_fu_699_p4[ap_tvar_int_0] = header_header_V_6[255 - ap_tvar_int_0];
        end
    end
end

assign tmp_168_fu_785_p3 = sub_ln80_fu_779_p2[32'd22];

assign tmp_171_fu_825_p3 = {{trunc_ln76_fu_643_p1}, {6'd0}};

integer ap_tvar_int_1;

always @ (header_header_V_6) begin
    for (ap_tvar_int_1 = 256 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 255 - 0) begin
            tmp_172_fu_833_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_172_fu_833_p4[ap_tvar_int_1] = header_header_V_6[255 - ap_tvar_int_1];
        end
    end
end

assign tmp_173_fu_935_p4 = {{sub_ln80_2_fu_809_p2[7:3]}};

assign tmp_174_fu_945_p4 = {{sub_ln80_fu_779_p2[10:6]}};

assign tmp_176_fu_419_p3 = {{trunc_ln76_3_fu_379_p1}, {6'd0}};

integer ap_tvar_int_2;

always @ (header_header_V_6) begin
    for (ap_tvar_int_2 = 256 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 255 - 0) begin
            tmp_177_fu_431_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_177_fu_431_p4[ap_tvar_int_2] = header_header_V_6[255 - ap_tvar_int_2];
        end
    end
end

assign tmp_180_fu_509_p3 = {{trunc_ln76_2_fu_375_p1}, {6'd0}};

integer ap_tvar_int_3;

always @ (header_header_V_6) begin
    for (ap_tvar_int_3 = 256 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 255 - 0) begin
            tmp_181_fu_517_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_181_fu_517_p4[ap_tvar_int_3] = header_header_V_6[255 - ap_tvar_int_3];
        end
    end
end

assign tmp_2_5_fu_1550_p4 = {{{ap_phi_mux_tmp_last_V_phi_fu_297_p4}, {8'd255}}, {sendWord_data_V_fu_1543_p3}};

assign tmp_3_nbreadreq_fu_266_p3 = txEng_tcpTupleFifo_V_empty_n;

assign tmp_4_fu_1499_p3 = {{tmp_105_i_reg_1607}, {tmp_data_V_11_fu_1492_p3}};

assign tmp_V_fu_1481_p1 = p_Result_76_fu_1476_p2[63:0];

assign tmp_ack_V_fu_1019_p3 = txEng_tcpMetaFifo_V_dout[32'd96];

assign tmp_data_V_11_fu_1492_p3 = ((and_ln82_1_reg_1602[0:0] === 1'b1) ? tmp_V_fu_1481_p1 : select_ln76_2_fu_1485_p3);

assign tmp_data_V_fu_1445_p1 = reg_351[63:0];

assign tmp_dstIp_V_fu_1055_p4 = {{txEng_tcpTupleFifo_V_dout[63:32]}};

assign tmp_dstPort_V_fu_1075_p4 = {{txEng_tcpTupleFifo_V_dout[95:80]}};

assign tmp_fin_V_fu_1043_p3 = txEng_tcpMetaFifo_V_dout[32'd99];

assign tmp_length_V_fu_1009_p4 = {{txEng_tcpMetaFifo_V_dout[95:80]}};

assign tmp_nbreadreq_fu_258_p3 = txEng_tcpMetaFifo_V_empty_n;

assign tmp_rst_V_fu_1027_p3 = txEng_tcpMetaFifo_V_dout[32'd97];

assign tmp_s_fu_1411_p4 = {{{{16'd0}, {p_Result_126_1_i_i_1_fu_1401_p4}}}, {p_Result_126_i_i_fu_1391_p4}};

assign tmp_srcIp_V_fu_1051_p1 = txEng_tcpTupleFifo_V_dout[31:0];

assign tmp_srcPort_V_fu_1065_p4 = {{txEng_tcpTupleFifo_V_dout[79:64]}};

assign tmp_syn_V_fu_1035_p3 = txEng_tcpMetaFifo_V_dout[32'd98];

assign trunc_ln364_fu_1463_p1 = p_Result_75_fu_1458_p2[63:0];

assign trunc_ln647_4_fu_427_p1 = or_ln78_1_fu_407_p2[8:0];

assign trunc_ln647_5_fu_1131_p1 = p_Val2_33_fu_1115_p2[7:0];

assign trunc_ln647_6_fu_1209_p1 = txEng_tcpMetaFifo_V_dout[7:0];

assign trunc_ln647_fu_695_p1 = or_ln78_fu_675_p2[8:0];

assign trunc_ln76_1_fu_647_p1 = header_idx_5[2:0];

assign trunc_ln76_2_fu_375_p1 = header_idx_5[2:0];

assign trunc_ln76_3_fu_379_p1 = header_idx_5[2:0];

assign trunc_ln76_fu_643_p1 = header_idx_5[2:0];

assign trunc_ln80_1_fu_799_p4 = {{sub_ln80_1_fu_793_p2[10:3]}};

assign trunc_ln82_1_fu_1539_p1 = p_Result_73_fu_1516_p2[63:0];

assign trunc_ln82_fu_1535_p1 = p_Result_74_fu_1530_p2[63:0];

assign xor_ln1115_fu_981_p2 = (or_ln1115_fu_975_p2 ^ 1'd1);

assign xor_ln761_fu_1361_p2 = (tmp_syn_V_fu_1035_p3 ^ 1'd1);

assign xor_ln76_1_fu_585_p2 = (icmp_ln76_1_fu_401_p2 ^ 1'd1);

assign xor_ln76_fu_901_p2 = (icmp_ln76_fu_669_p2 ^ 1'd1);

assign zext_ln647_21_fu_1507_p1 = sub_ln647_13_reg_1612;

assign zext_ln647_22_fu_815_p1 = grp_fu_342_p4;

assign zext_ln647_23_fu_891_p1 = select_ln647_10_fu_877_p3;

assign zext_ln647_24_fu_1521_p1 = sub_ln647_16_reg_1622;

assign zext_ln647_25_fu_489_p1 = select_ln647_13_fu_475_p3;

assign zext_ln647_26_fu_1449_p1 = sub_ln647_20_reg_1582;

assign zext_ln647_27_fu_499_p1 = grp_fu_342_p4;

assign zext_ln647_28_fu_575_p1 = select_ln647_16_fu_561_p3;

assign zext_ln647_29_fu_1467_p1 = sub_ln647_23_reg_1592;

assign zext_ln647_fu_757_p1 = select_ln647_7_fu_743_p3;

assign zext_ln76_1_fu_391_p1 = Lo_assign_s_fu_383_p3;

assign zext_ln76_fu_659_p1 = Lo_assign_fu_651_p3;

assign zext_ln80_fu_775_p1 = shl_ln_fu_767_p3;

always @ (posedge ap_clk) begin
    sub_ln647_20_reg_1582[0] <= 1'b0;
    sub_ln647_23_reg_1592[0] <= 1'b0;
    sub_ln647_13_reg_1612[0] <= 1'b0;
    sub_ln647_16_reg_1622[0] <= 1'b0;
end

endmodule //pseudoHeaderConstruc
