#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May  3 11:12:06 2023
# Process ID: 7544
# Current directory: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6208 C:\Users\jehli\digital-electronics-1-projekt\morse_encoder_decoder\morse_encoder_decoder.xpr
# Log file: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/vivado.log
# Journal file: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder\vivado.jou
# Running On: ACER-Max, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16965 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse_encoder_decoder' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'morse_encoder_decoder.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1205.105 ; gain = 406.582
update_compile_order -fileset sources_1
set_property top encoder [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 1500 ms  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1240.715 ; gain = 35.609
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 6 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1242.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 7500 ms  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1242.512 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {15s} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jehli\digital-electronics-1-projekt\morse_encoder_decoder\morse_encoder_decoder.srcs\sources_1\imports\labs_2023\04-segment\display\display.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jehli\digital-electronics-1-projekt\morse_encoder_decoder\morse_encoder_decoder.srcs\sources_1\new\encoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jehli\digital-electronics-1-projekt\morse_encoder_decoder\morse_encoder_decoder.srcs\sim_1\new\tb_encoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jehli\digital-electronics-1-projekt\morse_encoder_decoder\morse_encoder_decoder.srcs\sources_1\imports\labs_2023\04-segment\display\display.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jehli\digital-electronics-1-projekt\morse_encoder_decoder\morse_encoder_decoder.srcs\sources_1\new\encoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jehli\digital-electronics-1-projekt\morse_encoder_decoder\morse_encoder_decoder.srcs\sim_1\new\tb_encoder.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 7700 ms  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 7700 ms  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 7700 ms  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.762 ; gain = 1.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.426 ; gain = 8.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.223 ; gain = 10.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.707 ; gain = 7.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.734 ; gain = 6.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.539 ; gain = 10.805
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'digi_clk'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_in> does not exist in entity <digi_clk>.  Please compare the definition of block <digi_clk> to its component declaration and its instantion to detect the mismatch. [C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_encoder in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 8 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1357.820 ; gain = 2.281
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {20s} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.734 ; gain = 10.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.012 ; gain = 16.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.961 ; gain = 13.949
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1405.020 ; gain = 6.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15600 ms  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.465 ; gain = 5.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.609 ; gain = 10.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.438 ; gain = 11.828
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1437.957 ; gain = 5.520
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.438 ; gain = 7.480
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_encoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1451.375 ; gain = 5.715
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed May  3 12:41:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.runs/synth_1/runme.log
[Wed May  3 12:41:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2454.703 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2454.703 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2578.098 ; gain = 1124.039
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
