#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001445d30 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_00000000014305e0 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v00000000014bdab0_0 .var "Clk", 0 0;
v00000000014be730_0 .var "Reset", 0 0;
v00000000014bcbb0_0 .var "Start", 0 0;
v00000000014be2d0_0 .var "address", 26 0;
v00000000014bda10_0 .var/i "counter", 31 0;
v00000000014bd790_0 .net "cpu_mem_addr", 31 0, L_00000000014bf810;  1 drivers
v00000000014be690_0 .net "cpu_mem_data", 255 0, L_000000000151c510;  1 drivers
v00000000014bcc50_0 .net "cpu_mem_enable", 0 0, L_000000000151c430;  1 drivers
v00000000014be050_0 .net "cpu_mem_write", 0 0, L_000000000151d230;  1 drivers
v00000000014be9b0_0 .var "flag", 0 0;
v00000000014bdb50_0 .var/i "i", 31 0;
v00000000014be230_0 .var "index", 3 0;
v00000000014bccf0_0 .var/i "j", 31 0;
v00000000014bd0b0_0 .net "mem_cpu_ack", 0 0, L_000000000151c580;  1 drivers
v00000000014bdbf0_0 .net "mem_cpu_data", 255 0, v00000000014bcb10_0;  1 drivers
v00000000014be910_0 .var/i "outfile", 31 0;
v00000000014bd510_0 .var/i "outfile2", 31 0;
v00000000014bdc90_0 .var "tag", 24 0;
S_0000000001452fd0 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0000000001445d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
L_0000000001423750 .functor OR 1, v00000000014afd00_0, L_0000000001424160, C4<0>, C4<0>;
v00000000014baeb0_0 .net "IFID_addr_o", 31 0, v00000000014b2ad0_0;  1 drivers
v00000000014bb630_0 .net "IFID_inst_o", 31 0, v00000000014b1950_0;  1 drivers
v00000000014ba690_0 .net "MemStall", 0 0, L_0000000001424160;  1 drivers
v00000000014ba730_0 .net "PC_addr", 31 0, v00000000014b4d60_0;  1 drivers
v00000000014ba910_0 .net *"_ivl_20", 6 0, L_00000000014c0210;  1 drivers
v00000000014baa50_0 .net *"_ivl_22", 2 0, L_00000000014becd0;  1 drivers
v00000000014baff0_0 .net *"_ivl_5", 30 0, L_00000000014bce30;  1 drivers
L_00000000014c4430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000014baf50_0 .net *"_ivl_7", 0 0, L_00000000014c4430;  1 drivers
v00000000014bb6d0_0 .net "clk_i", 0 0, v00000000014bdab0_0;  1 drivers
v00000000014bb770_0 .net "mem_ack_i", 0 0, L_000000000151c580;  alias, 1 drivers
v00000000014bb8b0_0 .net "mem_addr_o", 31 0, L_00000000014bf810;  alias, 1 drivers
v00000000014bb950_0 .net "mem_data_i", 255 0, v00000000014bcb10_0;  alias, 1 drivers
v00000000014bd150_0 .net "mem_data_o", 255 0, L_000000000151c510;  alias, 1 drivers
v00000000014bd470_0 .net "mem_enable_o", 0 0, L_000000000151c430;  alias, 1 drivers
v00000000014bc390_0 .net "mem_write_o", 0 0, L_000000000151d230;  alias, 1 drivers
v00000000014bd8d0_0 .net "rst_i", 0 0, v00000000014be730_0;  1 drivers
v00000000014bc430_0 .net "start_i", 0 0, v00000000014bcbb0_0;  1 drivers
L_00000000014bced0 .concat [ 1 31 0 0], L_00000000014c4430, L_00000000014bce30;
L_00000000014bd650 .part v00000000014b1950_0, 15, 5;
L_00000000014bd970 .part v00000000014b1950_0, 20, 5;
L_00000000014bfdb0 .part v00000000014b1950_0, 15, 5;
L_00000000014bff90 .part v00000000014b1950_0, 20, 5;
L_00000000014bf590 .part v00000000014b1950_0, 0, 7;
L_00000000014c0210 .part v00000000014b1950_0, 25, 7;
L_00000000014becd0 .part v00000000014b1950_0, 12, 3;
L_00000000014bee10 .concat [ 3 7 0 0], L_00000000014becd0, L_00000000014c0210;
L_00000000014bf310 .part v00000000014b1950_0, 15, 5;
L_00000000014beb90 .part v00000000014b1950_0, 20, 5;
L_00000000014bf950 .part v00000000014b1950_0, 7, 5;
S_0000000001453680 .scope module, "ALU" "ALU" 3 199, 4 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0000000001429740_0 .net "ALUCtrl_i", 3 0, v0000000001429e20_0;  1 drivers
v0000000001429ce0_0 .net "Zero_o", 0 0, L_00000000014bed70;  1 drivers
v0000000001429060_0 .net *"_ivl_0", 0 0, L_00000000014c0030;  1 drivers
L_00000000014c4700 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000142a5a0_0 .net/2s *"_ivl_2", 1 0, L_00000000014c4700;  1 drivers
L_00000000014c4748 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000142a1e0_0 .net/2s *"_ivl_4", 1 0, L_00000000014c4748;  1 drivers
v0000000001428fc0_0 .net *"_ivl_6", 1 0, L_00000000014bf450;  1 drivers
v0000000001428d40_0 .net/s "data1_i", 31 0, v00000000014b4b80_0;  1 drivers
v0000000001428980_0 .net/s "data2_i", 31 0, L_00000000014bfef0;  1 drivers
v00000000014287a0_0 .var "data_o", 31 0;
E_00000000014309a0 .event edge, v0000000001429740_0, v0000000001428980_0, v0000000001428d40_0;
L_00000000014c0030 .cmp/eq 32, v00000000014b4b80_0, L_00000000014bfef0;
L_00000000014bf450 .functor MUXZ 2, L_00000000014c4748, L_00000000014c4700, L_00000000014c0030, C4<>;
L_00000000014bed70 .part L_00000000014bf450, 0, 1;
S_0000000001453810 .scope module, "ALU_Control" "ALU_Control" 3 208, 5 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0000000001429e20_0 .var "ALUCtrl_o", 3 0;
v0000000001428840_0 .net "ALUOp_i", 1 0, v00000000014b02a0_0;  1 drivers
v0000000001429100_0 .net "funct_i", 9 0, v00000000014b1770_0;  1 drivers
E_00000000014311e0 .event edge, v0000000001428840_0, v0000000001429100_0;
S_00000000014539a0 .scope module, "Add_Branch_addr" "Adder" 3 74, 6 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0000000001429ec0_0 .net "data1_i", 31 0, L_00000000014bced0;  1 drivers
v000000000142a280_0 .net "data2_i", 31 0, v00000000014b2ad0_0;  alias, 1 drivers
v000000000142a320_0 .net "data_o", 31 0, L_00000000014bde70;  1 drivers
L_00000000014bde70 .arith/sum 32, L_00000000014bced0, v00000000014b2ad0_0;
S_0000000000fa14c0 .scope module, "Add_PC" "Adder" 3 55, 6 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0000000001428b60_0 .net "data1_i", 31 0, v00000000014b4d60_0;  alias, 1 drivers
L_00000000014c43e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001429240_0 .net "data2_i", 31 0, L_00000000014c43e8;  1 drivers
v000000000142a460_0 .net "data_o", 31 0, L_00000000014be410;  1 drivers
L_00000000014be410 .arith/sum 32, v00000000014b4d60_0, L_00000000014c43e8;
S_0000000000fa1650 .scope module, "Branch_And" "And" 3 121, 7 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i";
    .port_info 1 /INPUT 1 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_0000000001423e50 .functor AND 1, v0000000000f6a3d0_0, L_00000000014bf3b0, C4<1>, C4<1>;
v000000000142a500_0 .net "data1_i", 0 0, v0000000000f6a3d0_0;  1 drivers
v0000000001429380_0 .net "data2_i", 0 0, L_00000000014bf3b0;  1 drivers
v00000000014288e0_0 .net "data_o", 0 0, L_0000000001423e50;  1 drivers
S_0000000000fa17e0 .scope module, "Control" "Control" 3 102, 8 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
    .port_info 9 /NODIR 0 "";
v0000000000f69bb0_0 .var "ALUOp_o", 1 0;
v0000000000f6a0b0_0 .var "ALUSrc_o", 0 0;
v0000000000f6a3d0_0 .var "Branch_o", 0 0;
v0000000000f6a510_0 .var "MemRead_o", 0 0;
v00000000014b0ca0_0 .var "MemWrite_o", 0 0;
v00000000014aff80_0 .var "MemtoReg_o", 0 0;
v00000000014b0520_0 .net "NoOp_i", 0 0, v00000000014b0200_0;  1 drivers
v00000000014b07a0_0 .net "Op_i", 6 0, L_00000000014bf590;  1 drivers
v00000000014b00c0_0 .var "RegWrite_o", 0 0;
E_0000000001433b60 .event edge, v00000000014b0520_0, v00000000014b07a0_0;
S_0000000000ff90a0 .scope module, "EXMEM" "EXMEM" 3 214, 9 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALUdata_i";
    .port_info 7 /INPUT 32 "MemWdata_i";
    .port_info 8 /INPUT 5 "RDaddr_i";
    .port_info 9 /INPUT 1 "EXMEMenable_i";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemtoReg_o";
    .port_info 12 /OUTPUT 1 "MemRead_o";
    .port_info 13 /OUTPUT 1 "MemWrite_o";
    .port_info 14 /OUTPUT 32 "ALUdata_o";
    .port_info 15 /OUTPUT 32 "MemWdata_o";
    .port_info 16 /OUTPUT 5 "RDaddr_o";
v00000000014b0840_0 .net "ALUdata_i", 31 0, v00000000014287a0_0;  1 drivers
v00000000014afbc0_0 .var "ALUdata_o", 31 0;
v00000000014b0020_0 .net "EXMEMenable_i", 0 0, L_0000000001424160;  alias, 1 drivers
v00000000014b0d40_0 .net "MemRead_i", 0 0, v00000000014af800_0;  1 drivers
v00000000014b08e0_0 .var "MemRead_o", 0 0;
v00000000014b0de0_0 .net "MemWdata_i", 31 0, v00000000014b3b40_0;  1 drivers
v00000000014af300_0 .var "MemWdata_o", 31 0;
v00000000014b0e80_0 .net "MemWrite_i", 0 0, v00000000014b1810_0;  1 drivers
v00000000014af760_0 .var "MemWrite_o", 0 0;
v00000000014b05c0_0 .net "MemtoReg_i", 0 0, v00000000014b2350_0;  1 drivers
v00000000014b0a20_0 .var "MemtoReg_o", 0 0;
v00000000014b0c00_0 .net "RDaddr_i", 4 0, v00000000014b1b30_0;  1 drivers
v00000000014afe40_0 .var "RDaddr_o", 4 0;
v00000000014b0980_0 .net "RegWrite_i", 0 0, v00000000014b2170_0;  1 drivers
v00000000014b0ac0_0 .var "RegWrite_o", 0 0;
v00000000014afee0_0 .net "clk_i", 0 0, v00000000014bdab0_0;  alias, 1 drivers
v00000000014b0160_0 .net "start_i", 0 0, v00000000014bcbb0_0;  alias, 1 drivers
E_0000000001432e60/0 .event negedge, v00000000014b0160_0;
E_0000000001432e60/1 .event posedge, v00000000014afee0_0;
E_0000000001432e60 .event/or E_0000000001432e60/0, E_0000000001432e60/1;
S_0000000000ff9230 .scope module, "Forward" "Forward" 3 188, 10 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDEX_RS1_i";
    .port_info 1 /INPUT 5 "IDEX_RS2_i";
    .port_info 2 /INPUT 1 "EXMEM_RegWrite_i";
    .port_info 3 /INPUT 5 "EXMEM_Rd_i";
    .port_info 4 /INPUT 1 "MEMWB_RegWrite_i";
    .port_info 5 /INPUT 5 "MEMWB_Rd_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
    .port_info 8 /NODIR 0 "";
L_00000000014242b0 .functor BUFZ 2, v00000000014b0fc0_0, C4<00>, C4<00>, C4<00>;
L_0000000001423d70 .functor BUFZ 2, v00000000014af620_0, C4<00>, C4<00>, C4<00>;
v00000000014b0f20_0 .net "EXMEM_Rd_i", 4 0, v00000000014afe40_0;  1 drivers
v00000000014af940_0 .net "EXMEM_RegWrite_i", 0 0, v00000000014b0ac0_0;  1 drivers
v00000000014afda0_0 .net "ForwardA_o", 1 0, L_00000000014242b0;  1 drivers
v00000000014b0fc0_0 .var "ForwardA_reg", 1 0;
v00000000014af580_0 .net "ForwardB_o", 1 0, L_0000000001423d70;  1 drivers
v00000000014af620_0 .var "ForwardB_reg", 1 0;
v00000000014b1060_0 .net "IDEX_RS1_i", 4 0, v00000000014b1630_0;  1 drivers
v00000000014b0660_0 .net "IDEX_RS2_i", 4 0, v00000000014b2f30_0;  1 drivers
v00000000014b1100_0 .net "MEMWB_Rd_i", 4 0, v00000000014b2c10_0;  1 drivers
v00000000014b0700_0 .net "MEMWB_RegWrite_i", 0 0, v00000000014b2df0_0;  1 drivers
E_0000000001432ba0/0 .event edge, v00000000014b0700_0, v00000000014b1100_0, v00000000014b0ac0_0, v00000000014afe40_0;
E_0000000001432ba0/1 .event edge, v00000000014b0660_0, v00000000014b1060_0;
E_0000000001432ba0 .event/or E_0000000001432ba0/0, E_0000000001432ba0/1;
S_0000000000ff93c0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 80, 11 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IFID_RS1_i";
    .port_info 1 /INPUT 5 "IFID_RS2_i";
    .port_info 2 /INPUT 1 "IDEX_MemRead_i";
    .port_info 3 /INPUT 5 "IDEX_RD_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v00000000014b0b60_0 .net "IDEX_MemRead_i", 0 0, v00000000014af800_0;  alias, 1 drivers
v00000000014b11a0_0 .net "IDEX_RD_i", 4 0, v00000000014b1b30_0;  alias, 1 drivers
v00000000014afb20_0 .net "IFID_RS1_i", 4 0, L_00000000014bd650;  1 drivers
v00000000014af9e0_0 .net "IFID_RS2_i", 4 0, L_00000000014bd970;  1 drivers
v00000000014b0200_0 .var "NoOp_o", 0 0;
v00000000014af6c0_0 .var "PCWrite_o", 0 0;
v00000000014afd00_0 .var "Stall_o", 0 0;
E_0000000001433de0 .event edge, v00000000014b0d40_0, v00000000014b0c00_0, v00000000014afb20_0, v00000000014af9e0_0;
S_0000000000ff2bc0 .scope module, "IDEX" "IDEX" 3 133, 12 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 2 "ALUOp_i";
    .port_info 7 /INPUT 1 "ALUSrc_i";
    .port_info 8 /INPUT 32 "RS1data_i";
    .port_info 9 /INPUT 32 "RS2data_i";
    .port_info 10 /INPUT 32 "ImmGen_i";
    .port_info 11 /INPUT 10 "funct_7_3_i";
    .port_info 12 /INPUT 5 "RS1addr_i";
    .port_info 13 /INPUT 5 "RS2addr_i";
    .port_info 14 /INPUT 5 "RDaddr_i";
    .port_info 15 /INPUT 1 "IDEXenable_i";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 2 "ALUOp_o";
    .port_info 21 /OUTPUT 1 "ALUSrc_o";
    .port_info 22 /OUTPUT 32 "RS1data_o";
    .port_info 23 /OUTPUT 32 "RS2data_o";
    .port_info 24 /OUTPUT 32 "ImmGen_o";
    .port_info 25 /OUTPUT 10 "funct_7_3_o";
    .port_info 26 /OUTPUT 5 "RS1addr_o";
    .port_info 27 /OUTPUT 5 "RS2addr_o";
    .port_info 28 /OUTPUT 5 "RDaddr_o";
    .port_info 29 /NODIR 0 "";
v00000000014af8a0_0 .net "ALUOp_i", 1 0, v0000000000f69bb0_0;  1 drivers
v00000000014b02a0_0 .var "ALUOp_o", 1 0;
v00000000014af3a0_0 .net "ALUSrc_i", 0 0, v0000000000f6a0b0_0;  1 drivers
v00000000014b0340_0 .var "ALUSrc_o", 0 0;
v00000000014b03e0_0 .net "IDEXenable_i", 0 0, L_0000000001424160;  alias, 1 drivers
v00000000014b0480_0 .net "ImmGen_i", 31 0, v00000000014b22b0_0;  1 drivers
v00000000014af440_0 .var "ImmGen_o", 31 0;
v00000000014af4e0_0 .net "MemRead_i", 0 0, v0000000000f6a510_0;  1 drivers
v00000000014af800_0 .var "MemRead_o", 0 0;
v00000000014afc60_0 .net "MemWrite_i", 0 0, v00000000014b0ca0_0;  1 drivers
v00000000014b1810_0 .var "MemWrite_o", 0 0;
v00000000014b16d0_0 .net "MemtoReg_i", 0 0, v00000000014aff80_0;  1 drivers
v00000000014b2350_0 .var "MemtoReg_o", 0 0;
v00000000014b1a90_0 .net "RDaddr_i", 4 0, L_00000000014bf950;  1 drivers
v00000000014b1b30_0 .var "RDaddr_o", 4 0;
v00000000014b1db0_0 .net "RS1addr_i", 4 0, L_00000000014bf310;  1 drivers
v00000000014b1630_0 .var "RS1addr_o", 4 0;
v00000000014b28f0_0 .net "RS1data_i", 31 0, L_00000000014be190;  1 drivers
v00000000014b2b70_0 .var "RS1data_o", 31 0;
v00000000014b1bd0_0 .net "RS2addr_i", 4 0, L_00000000014beb90;  1 drivers
v00000000014b2f30_0 .var "RS2addr_o", 4 0;
v00000000014b27b0_0 .net "RS2data_i", 31 0, L_00000000014bf4f0;  1 drivers
v00000000014b20d0_0 .var "RS2data_o", 31 0;
v00000000014b14f0_0 .net "RegWrite_i", 0 0, v00000000014b00c0_0;  1 drivers
v00000000014b2170_0 .var "RegWrite_o", 0 0;
v00000000014b2a30_0 .net "clk_i", 0 0, v00000000014bdab0_0;  alias, 1 drivers
v00000000014b1c70_0 .net "funct_7_3_i", 9 0, L_00000000014bee10;  1 drivers
v00000000014b1770_0 .var "funct_7_3_o", 9 0;
v00000000014b1590_0 .net "start_i", 0 0, v00000000014bcbb0_0;  alias, 1 drivers
S_0000000000ff02e0 .scope module, "IFID" "IFID" 3 63, 13 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 32 "inst_i";
    .port_info 4 /INPUT 1 "Stall_i";
    .port_info 5 /INPUT 1 "Flush_i";
    .port_info 6 /OUTPUT 32 "addr_o";
    .port_info 7 /OUTPUT 32 "inst_o";
v00000000014b3070_0 .net "Flush_i", 0 0, L_0000000001423e50;  alias, 1 drivers
v00000000014b2210_0 .net "Stall_i", 0 0, L_0000000001423750;  1 drivers
v00000000014b2990_0 .net "addr_i", 31 0, v00000000014b4d60_0;  alias, 1 drivers
v00000000014b2ad0_0 .var "addr_o", 31 0;
v00000000014b2030_0 .net "clk_i", 0 0, v00000000014bdab0_0;  alias, 1 drivers
v00000000014b23f0_0 .net "inst_i", 31 0, L_0000000001423bb0;  1 drivers
v00000000014b1950_0 .var "inst_o", 31 0;
v00000000014b18b0_0 .net "start_i", 0 0, v00000000014bcbb0_0;  alias, 1 drivers
S_0000000000ff0470 .scope module, "ImmGen" "ImmGen" 3 115, 14 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "data_i";
    .port_info 2 /OUTPUT 32 "data_o";
v00000000014b2e90_0 .net "clk_i", 0 0, v00000000014bdab0_0;  alias, 1 drivers
v00000000014b1f90_0 .net "data_i", 31 0, v00000000014b1950_0;  alias, 1 drivers
v00000000014b22b0_0 .var "data_o", 31 0;
v00000000014b19f0_0 .net "opcode", 6 0, L_00000000014bfe50;  1 drivers
E_0000000001434420 .event edge, v00000000014b19f0_0, v00000000014b1950_0;
L_00000000014bce30 .part v00000000014b22b0_0, 0, 31;
L_00000000014bfe50 .part v00000000014b1950_0, 0, 7;
S_0000000000ff0600 .scope module, "Instruction_Memory" "Instruction_Memory" 3 50, 15 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0000000001423bb0 .functor BUFZ 32, L_00000000014bd290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000014b3110_0 .net *"_ivl_0", 31 0, L_00000000014bd290;  1 drivers
v00000000014b25d0_0 .net *"_ivl_2", 31 0, L_00000000014bdd30;  1 drivers
v00000000014b2fd0_0 .net *"_ivl_4", 29 0, L_00000000014bd330;  1 drivers
L_00000000014c43a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014b2490_0 .net *"_ivl_6", 1 0, L_00000000014c43a0;  1 drivers
v00000000014b13b0_0 .net "addr_i", 31 0, v00000000014b4d60_0;  alias, 1 drivers
v00000000014b1d10_0 .net "instr_o", 31 0, L_0000000001423bb0;  alias, 1 drivers
v00000000014b31b0 .array "memory", 255 0, 31 0;
L_00000000014bd290 .array/port v00000000014b31b0, L_00000000014bdd30;
L_00000000014bd330 .part v00000000014b4d60_0, 2, 30;
L_00000000014bdd30 .concat [ 30 2 0 0], L_00000000014bd330, L_00000000014c43a0;
S_0000000000fe43c0 .scope module, "MEMWB" "MEMWB" 3 266, 16 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 32 "ALUdata_i";
    .port_info 5 /INPUT 32 "ReadData_i";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /INPUT 1 "MEMWBenable_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 32 "ALUdata_o";
    .port_info 11 /OUTPUT 32 "ReadData_o";
    .port_info 12 /OUTPUT 5 "RDaddr_o";
v00000000014b2530_0 .net "ALUdata_i", 31 0, v00000000014afbc0_0;  1 drivers
v00000000014b1e50_0 .var "ALUdata_o", 31 0;
v00000000014b1ef0_0 .net "MEMWBenable_i", 0 0, L_0000000001424160;  alias, 1 drivers
v00000000014b2670_0 .net "MemtoReg_i", 0 0, v00000000014b0a20_0;  1 drivers
v00000000014b2710_0 .var "MemtoReg_o", 0 0;
v00000000014b2850_0 .net "RDaddr_i", 4 0, v00000000014afe40_0;  alias, 1 drivers
v00000000014b2c10_0 .var "RDaddr_o", 4 0;
v00000000014b1310_0 .net "ReadData_i", 31 0, L_0000000001423de0;  1 drivers
v00000000014b2cb0_0 .var "ReadData_o", 31 0;
v00000000014b2d50_0 .net "RegWrite_i", 0 0, v00000000014b0ac0_0;  alias, 1 drivers
v00000000014b2df0_0 .var "RegWrite_o", 0 0;
v00000000014b1450_0 .net "clk_i", 0 0, v00000000014bdab0_0;  alias, 1 drivers
v00000000014b4ea0_0 .net "start_i", 0 0, v00000000014bcbb0_0;  alias, 1 drivers
S_0000000000fe4550 .scope module, "MUX_ALUSrc" "MUX32" 3 181, 17 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_00000000014c46b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000001423c90 .functor XNOR 1, v00000000014b0340_0, L_00000000014c46b8, C4<0>, C4<0>;
v00000000014b4a40_0 .net/2u *"_ivl_0", 0 0, L_00000000014c46b8;  1 drivers
v00000000014b35a0_0 .net *"_ivl_2", 0 0, L_0000000001423c90;  1 drivers
v00000000014b3320_0 .net "data1_i", 31 0, v00000000014b3b40_0;  alias, 1 drivers
v00000000014b4860_0 .net "data2_i", 31 0, v00000000014af440_0;  1 drivers
v00000000014b4360_0 .net "data_o", 31 0, L_00000000014bfef0;  alias, 1 drivers
v00000000014b4fe0_0 .net "select_i", 0 0, v00000000014b0340_0;  1 drivers
L_00000000014bfef0 .functor MUXZ 32, v00000000014af440_0, v00000000014b3b40_0, L_0000000001423c90, C4<>;
S_00000000014b5e20 .scope module, "MUX_ALUSrc_RS1" "MUX32_4Input" 3 165, 18 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v00000000014b4180_0 .net "data1_i", 31 0, v00000000014b2b70_0;  1 drivers
v00000000014b4ae0_0 .net "data2_i", 31 0, L_00000000014bfa90;  1 drivers
v00000000014b4220_0 .net "data3_i", 31 0, v00000000014afbc0_0;  alias, 1 drivers
v00000000014b49a0_0 .net "data_o", 31 0, v00000000014b4b80_0;  alias, 1 drivers
v00000000014b4b80_0 .var "data_reg", 31 0;
v00000000014b33c0_0 .net "select_i", 1 0, L_00000000014242b0;  alias, 1 drivers
E_0000000001433c20 .event edge, v00000000014afda0_0, v00000000014afbc0_0, v00000000014b4ae0_0, v00000000014b2b70_0;
S_00000000014b5fb0 .scope module, "MUX_ALUSrc_RS2" "MUX32_4Input" 3 173, 18 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v00000000014b3be0_0 .net "data1_i", 31 0, v00000000014b20d0_0;  1 drivers
v00000000014b38c0_0 .net "data2_i", 31 0, L_00000000014bfa90;  alias, 1 drivers
v00000000014b5120_0 .net "data3_i", 31 0, v00000000014afbc0_0;  alias, 1 drivers
v00000000014b40e0_0 .net "data_o", 31 0, v00000000014b3b40_0;  alias, 1 drivers
v00000000014b3b40_0 .var "data_reg", 31 0;
v00000000014b3960_0 .net "select_i", 1 0, L_0000000001423d70;  alias, 1 drivers
E_00000000014340e0 .event edge, v00000000014af580_0, v00000000014afbc0_0, v00000000014b4ae0_0, v00000000014b20d0_0;
S_00000000014b5330 .scope module, "MUX_MemtoReg" "MUX32" 3 282, 17 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_00000000014c48f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000151cb30 .functor XNOR 1, v00000000014b2710_0, L_00000000014c48f8, C4<0>, C4<0>;
v00000000014b3a00_0 .net/2u *"_ivl_0", 0 0, L_00000000014c48f8;  1 drivers
v00000000014b3aa0_0 .net *"_ivl_2", 0 0, L_000000000151cb30;  1 drivers
v00000000014b3dc0_0 .net "data1_i", 31 0, v00000000014b1e50_0;  1 drivers
v00000000014b3f00_0 .net "data2_i", 31 0, v00000000014b2cb0_0;  1 drivers
v00000000014b3c80_0 .net "data_o", 31 0, L_00000000014bfa90;  alias, 1 drivers
v00000000014b5080_0 .net "select_i", 0 0, v00000000014b2710_0;  1 drivers
L_00000000014bfa90 .functor MUXZ 32, v00000000014b2cb0_0, v00000000014b1e50_0, L_000000000151cb30, C4<>;
S_00000000014b6140 .scope module, "MUX_PCSrc" "MUX32" 3 33, 17 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_00000000014c4358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000001423830 .functor XNOR 1, L_0000000001423e50, L_00000000014c4358, C4<0>, C4<0>;
v00000000014b3640_0 .net/2u *"_ivl_0", 0 0, L_00000000014c4358;  1 drivers
v00000000014b4c20_0 .net *"_ivl_2", 0 0, L_0000000001423830;  1 drivers
v00000000014b3e60_0 .net "data1_i", 31 0, L_00000000014be410;  alias, 1 drivers
v00000000014b4cc0_0 .net "data2_i", 31 0, L_00000000014bde70;  alias, 1 drivers
v00000000014b3500_0 .net "data_o", 31 0, L_00000000014bcd90;  1 drivers
v00000000014b4680_0 .net "select_i", 0 0, L_0000000001423e50;  alias, 1 drivers
L_00000000014bcd90 .functor MUXZ 32, L_00000000014bde70, L_00000000014be410, L_0000000001423830, C4<>;
S_00000000014b5650 .scope module, "PC" "PC" 3 40, 19 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "PCWrite_i";
    .port_info 5 /INPUT 32 "pc_i";
    .port_info 6 /OUTPUT 32 "pc_o";
v00000000014b36e0_0 .net "PCWrite_i", 0 0, v00000000014af6c0_0;  1 drivers
v00000000014b51c0_0 .net "clk_i", 0 0, v00000000014bdab0_0;  alias, 1 drivers
v00000000014b3d20_0 .net "pc_i", 31 0, L_00000000014bcd90;  alias, 1 drivers
v00000000014b4d60_0 .var "pc_o", 31 0;
v00000000014b4f40_0 .net "rst_i", 0 0, v00000000014be730_0;  alias, 1 drivers
v00000000014b47c0_0 .net "stall_i", 0 0, L_0000000001424160;  alias, 1 drivers
v00000000014b4e00_0 .net "start_i", 0 0, v00000000014bcbb0_0;  alias, 1 drivers
E_0000000001433fe0 .event posedge, v00000000014b4f40_0, v00000000014afee0_0;
S_00000000014b54c0 .scope module, "RS1_RS2_eq" "Equal" 3 127, 20 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
v00000000014b3fa0_0 .net *"_ivl_0", 0 0, L_00000000014beeb0;  1 drivers
L_00000000014c4628 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000014b3460_0 .net/2s *"_ivl_2", 1 0, L_00000000014c4628;  1 drivers
L_00000000014c4670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014b4040_0 .net/2s *"_ivl_4", 1 0, L_00000000014c4670;  1 drivers
v00000000014b42c0_0 .net *"_ivl_6", 1 0, L_00000000014bf270;  1 drivers
v00000000014b4400_0 .net "data1_i", 31 0, L_00000000014be190;  alias, 1 drivers
v00000000014b44a0_0 .net "data2_i", 31 0, L_00000000014bf4f0;  alias, 1 drivers
v00000000014b3780_0 .net "data_o", 0 0, L_00000000014bf3b0;  alias, 1 drivers
L_00000000014beeb0 .cmp/eq 32, L_00000000014be190, L_00000000014bf4f0;
L_00000000014bf270 .functor MUXZ 2, L_00000000014c4670, L_00000000014c4628, L_00000000014beeb0, C4<>;
L_00000000014bf3b0 .part L_00000000014bf270, 0, 1;
S_00000000014b57e0 .scope module, "Registers" "Registers" 3 91, 21 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0000000001424470 .functor AND 1, L_00000000014bd3d0, v00000000014b2df0_0, C4<1>, C4<1>;
L_0000000001424400 .functor AND 1, L_0000000001424470, L_00000000014bd5b0, C4<1>, C4<1>;
L_0000000001423980 .functor AND 1, L_00000000014be370, v00000000014b2df0_0, C4<1>, C4<1>;
L_0000000001423c20 .functor AND 1, L_0000000001423980, L_00000000014be5f0, C4<1>, C4<1>;
v00000000014b3820_0 .net "RDaddr_i", 4 0, v00000000014b2c10_0;  alias, 1 drivers
v00000000014b4900_0 .net "RDdata_i", 31 0, L_00000000014bfa90;  alias, 1 drivers
v00000000014b4540_0 .net "RS1addr_i", 4 0, L_00000000014bfdb0;  1 drivers
v00000000014b45e0_0 .net "RS1data_o", 31 0, L_00000000014be190;  alias, 1 drivers
v00000000014b4720_0 .net "RS2addr_i", 4 0, L_00000000014bff90;  1 drivers
v00000000014b8140_0 .net "RS2data_o", 31 0, L_00000000014bf4f0;  alias, 1 drivers
v00000000014b74c0_0 .net "RegWrite_i", 0 0, v00000000014b2df0_0;  alias, 1 drivers
v00000000014b67a0_0 .net *"_ivl_0", 0 0, L_00000000014bd3d0;  1 drivers
v00000000014b6d40_0 .net *"_ivl_10", 0 0, L_00000000014bd5b0;  1 drivers
v00000000014b6980_0 .net *"_ivl_13", 0 0, L_0000000001424400;  1 drivers
v00000000014b6f20_0 .net *"_ivl_14", 31 0, L_00000000014be0f0;  1 drivers
v00000000014b6520_0 .net *"_ivl_16", 6 0, L_00000000014bd830;  1 drivers
L_00000000014c4508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014b65c0_0 .net *"_ivl_19", 1 0, L_00000000014c4508;  1 drivers
v00000000014b7ec0_0 .net *"_ivl_22", 0 0, L_00000000014be370;  1 drivers
v00000000014b6660_0 .net *"_ivl_25", 0 0, L_0000000001423980;  1 drivers
v00000000014b6700_0 .net *"_ivl_26", 31 0, L_00000000014be550;  1 drivers
L_00000000014c4550 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014b6ca0_0 .net *"_ivl_29", 26 0, L_00000000014c4550;  1 drivers
v00000000014b81e0_0 .net *"_ivl_3", 0 0, L_0000000001424470;  1 drivers
L_00000000014c4598 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014b6840_0 .net/2u *"_ivl_30", 31 0, L_00000000014c4598;  1 drivers
v00000000014b68e0_0 .net *"_ivl_32", 0 0, L_00000000014be5f0;  1 drivers
v00000000014b7d80_0 .net *"_ivl_35", 0 0, L_0000000001423c20;  1 drivers
v00000000014b7380_0 .net *"_ivl_36", 31 0, L_00000000014bea50;  1 drivers
v00000000014b6a20_0 .net *"_ivl_38", 6 0, L_00000000014beaf0;  1 drivers
v00000000014b7880_0 .net *"_ivl_4", 31 0, L_00000000014be4b0;  1 drivers
L_00000000014c45e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014b7e20_0 .net *"_ivl_41", 1 0, L_00000000014c45e0;  1 drivers
L_00000000014c4478 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014b7920_0 .net *"_ivl_7", 26 0, L_00000000014c4478;  1 drivers
L_00000000014c44c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014b6de0_0 .net/2u *"_ivl_8", 31 0, L_00000000014c44c0;  1 drivers
v00000000014b7420_0 .net "clk_i", 0 0, v00000000014bdab0_0;  alias, 1 drivers
v00000000014b7b00 .array/s "register", 31 0, 31 0;
E_00000000014344a0 .event posedge, v00000000014afee0_0;
L_00000000014bd3d0 .cmp/eq 5, L_00000000014bfdb0, v00000000014b2c10_0;
L_00000000014be4b0 .concat [ 5 27 0 0], L_00000000014bfdb0, L_00000000014c4478;
L_00000000014bd5b0 .cmp/ne 32, L_00000000014be4b0, L_00000000014c44c0;
L_00000000014be0f0 .array/port v00000000014b7b00, L_00000000014bd830;
L_00000000014bd830 .concat [ 5 2 0 0], L_00000000014bfdb0, L_00000000014c4508;
L_00000000014be190 .functor MUXZ 32, L_00000000014be0f0, L_00000000014bfa90, L_0000000001424400, C4<>;
L_00000000014be370 .cmp/eq 5, L_00000000014bff90, v00000000014b2c10_0;
L_00000000014be550 .concat [ 5 27 0 0], L_00000000014bff90, L_00000000014c4550;
L_00000000014be5f0 .cmp/ne 32, L_00000000014be550, L_00000000014c4598;
L_00000000014bea50 .array/port v00000000014b7b00, L_00000000014beaf0;
L_00000000014beaf0 .concat [ 5 2 0 0], L_00000000014bff90, L_00000000014c45e0;
L_00000000014bf4f0 .functor MUXZ 32, L_00000000014bea50, L_00000000014bfa90, L_0000000001423c20, C4<>;
S_00000000014b5b00 .scope module, "dcache" "dcache_controller" 3 234, 22 1 0, S_0000000001452fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0000000001422850 .param/l "STATE_IDLE" 0 22 69, C4<000>;
P_0000000001422888 .param/l "STATE_MISS" 0 22 73, C4<100>;
P_00000000014228c0 .param/l "STATE_READMISS" 0 22 70, C4<001>;
P_00000000014228f8 .param/l "STATE_READMISSOK" 0 22 71, C4<010>;
P_0000000001422930 .param/l "STATE_WRITEBACK" 0 22 72, C4<011>;
L_0000000001424550 .functor OR 1, v00000000014b08e0_0, v00000000014af760_0, C4<0>, C4<0>;
L_00000000014245c0 .functor NOT 1, v00000000014b6480_0, C4<0>, C4<0>, C4<0>;
L_0000000001424160 .functor AND 1, L_00000000014245c0, L_0000000001424550, C4<1>, C4<1>;
L_0000000001423de0 .functor BUFZ 32, v00000000014ba410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001026220 .functor BUFZ 4, L_00000000014bef50, C4<0000>, C4<0000>, C4<0000>;
L_0000000001025b90 .functor BUFZ 1, L_0000000001424550, C4<0>, C4<0>, C4<0>;
L_0000000000fe5740 .functor OR 1, v00000000014bb1d0_0, L_000000000151ca50, C4<0>, C4<0>;
L_000000000151c430 .functor BUFZ 1, v00000000014bbb30_0, C4<0>, C4<0>, C4<0>;
L_000000000151c510 .functor BUFZ 256, v00000000014b6e80_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000000000151d230 .functor BUFZ 1, v00000000014bb450_0, C4<0>, C4<0>, C4<0>;
L_000000000151ca50 .functor AND 1, v00000000014b6480_0, v00000000014af760_0, C4<1>, C4<1>;
L_000000000151c3c0 .functor BUFZ 1, L_000000000151ca50, C4<0>, C4<0>, C4<0>;
v00000000014b7c40_0 .net *"_ivl_19", 22 0, L_00000000014bf8b0;  1 drivers
L_00000000014c4790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000014b80a0_0 .net/2u *"_ivl_28", 0 0, L_00000000014c4790;  1 drivers
L_00000000014c47d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000014b71a0_0 .net/2u *"_ivl_36", 4 0, L_00000000014c47d8;  1 drivers
v00000000014b7240_0 .net *"_ivl_38", 30 0, L_00000000014bfb30;  1 drivers
v00000000014b7a60_0 .net *"_ivl_40", 31 0, L_00000000014bf130;  1 drivers
L_00000000014c4820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000014b72e0_0 .net *"_ivl_43", 0 0, L_00000000014c4820;  1 drivers
L_00000000014c4868 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000014b76a0_0 .net/2u *"_ivl_44", 4 0, L_00000000014c4868;  1 drivers
v00000000014b7740_0 .net *"_ivl_46", 31 0, L_00000000014bf1d0;  1 drivers
L_00000000014c48b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014b77e0_0 .net/2u *"_ivl_58", 255 0, L_00000000014c48b0;  1 drivers
v00000000014b7ba0_0 .net *"_ivl_8", 0 0, L_00000000014245c0;  1 drivers
v00000000014b7ce0_0 .net "cache_dirty", 0 0, L_000000000151c3c0;  1 drivers
v00000000014ba7d0_0 .net "cache_sram_data", 255 0, L_00000000014c00d0;  1 drivers
v00000000014bbdb0_0 .net "cache_sram_enable", 0 0, L_0000000001025b90;  1 drivers
v00000000014ba550_0 .net "cache_sram_index", 3 0, L_0000000001026220;  1 drivers
v00000000014bbef0_0 .net "cache_sram_tag", 24 0, L_00000000014bf770;  1 drivers
v00000000014bb810_0 .net "cache_sram_write", 0 0, L_0000000000fe5740;  1 drivers
v00000000014bb1d0_0 .var "cache_write", 0 0;
v00000000014bbe50_0 .net "clk_i", 0 0, v00000000014bdab0_0;  alias, 1 drivers
v00000000014bb310_0 .net "cpu_MemRead_i", 0 0, v00000000014b08e0_0;  1 drivers
v00000000014bba90_0 .net "cpu_MemWrite_i", 0 0, v00000000014af760_0;  1 drivers
v00000000014bb270_0 .net "cpu_addr_i", 31 0, v00000000014afbc0_0;  alias, 1 drivers
v00000000014ba410_0 .var "cpu_data", 31 0;
v00000000014ba4b0_0 .net "cpu_data_i", 31 0, v00000000014af300_0;  1 drivers
v00000000014bb090_0 .net "cpu_data_o", 31 0, L_0000000001423de0;  alias, 1 drivers
v00000000014ba9b0_0 .net "cpu_index", 3 0, L_00000000014bef50;  1 drivers
v00000000014bbd10_0 .net "cpu_offset", 4 0, L_00000000014bec30;  1 drivers
v00000000014bad70_0 .net "cpu_req", 0 0, L_0000000001424550;  1 drivers
v00000000014bb130_0 .net "cpu_stall_o", 0 0, L_0000000001424160;  alias, 1 drivers
v00000000014ba5f0_0 .net "cpu_tag", 22 0, L_00000000014bf630;  1 drivers
v00000000014bb3b0_0 .net "hit", 0 0, v00000000014b6480_0;  1 drivers
v00000000014bb590_0 .net "mem_ack_i", 0 0, L_000000000151c580;  alias, 1 drivers
v00000000014bb9f0_0 .net "mem_addr_o", 31 0, L_00000000014bf810;  alias, 1 drivers
v00000000014bae10_0 .net "mem_data_i", 255 0, v00000000014bcb10_0;  alias, 1 drivers
v00000000014ba870_0 .net "mem_data_o", 255 0, L_000000000151c510;  alias, 1 drivers
v00000000014bbb30_0 .var "mem_enable", 0 0;
v00000000014bc030_0 .net "mem_enable_o", 0 0, L_000000000151c430;  alias, 1 drivers
v00000000014bb450_0 .var "mem_write", 0 0;
v00000000014baaf0_0 .net "mem_write_o", 0 0, L_000000000151d230;  alias, 1 drivers
v00000000014bbf90_0 .net "r_hit_data", 255 0, L_00000000014bf9f0;  1 drivers
v00000000014bacd0_0 .net "rst_i", 0 0, v00000000014be730_0;  alias, 1 drivers
v00000000014bc170_0 .net "sram_cache_data", 255 0, v00000000014b6e80_0;  1 drivers
v00000000014bbbd0_0 .net "sram_cache_tag", 24 0, v00000000014b7060_0;  1 drivers
v00000000014bc210_0 .net "sram_dirty", 0 0, L_00000000014bf6d0;  1 drivers
v00000000014bac30_0 .net "sram_tag", 21 0, L_00000000014bf090;  1 drivers
v00000000014bc0d0_0 .net "sram_valid", 0 0, L_00000000014beff0;  1 drivers
v00000000014ba370_0 .var "state", 2 0;
v00000000014bb4f0_0 .var "w_hit_data", 255 0;
v00000000014bab90_0 .var "write_back", 0 0;
v00000000014bbc70_0 .net "write_hit", 0 0, L_000000000151ca50;  1 drivers
E_0000000001434720 .event edge, v00000000014af300_0, v00000000014bbf90_0, v00000000014bbd10_0;
E_0000000001434160 .event edge, v00000000014bbf90_0, v00000000014bbd10_0;
L_00000000014bf630 .part v00000000014afbc0_0, 9, 23;
L_00000000014bef50 .part v00000000014afbc0_0, 5, 4;
L_00000000014bec30 .part v00000000014afbc0_0, 0, 5;
L_00000000014beff0 .part v00000000014b7060_0, 24, 1;
L_00000000014bf6d0 .part v00000000014b7060_0, 23, 1;
L_00000000014bf8b0 .part v00000000014b7060_0, 0, 23;
L_00000000014bf090 .part L_00000000014bf8b0, 0, 22;
L_00000000014bf770 .concat [ 23 1 1 0], L_00000000014bf630, L_000000000151c3c0, L_00000000014c4790;
L_00000000014c00d0 .functor MUXZ 256, v00000000014bcb10_0, v00000000014bb4f0_0, v00000000014b6480_0, C4<>;
L_00000000014bfb30 .concat [ 5 4 22 0], L_00000000014c47d8, L_00000000014bef50, L_00000000014bf090;
L_00000000014bf130 .concat [ 31 1 0 0], L_00000000014bfb30, L_00000000014c4820;
L_00000000014bf1d0 .concat [ 5 4 23 0], L_00000000014c4868, L_00000000014bef50, L_00000000014bf630;
L_00000000014bf810 .functor MUXZ 32, L_00000000014bf1d0, L_00000000014bf130, v00000000014bab90_0, C4<>;
L_00000000014bf9f0 .functor MUXZ 256, L_00000000014c48b0, v00000000014b6e80_0, v00000000014b6480_0, C4<>;
S_00000000014b5970 .scope module, "dcache_sram" "dcache_sram" 22 223, 23 1 0, S_00000000014b5b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
v00000000014b7600_0 .net "addr_i", 3 0, L_0000000001026220;  alias, 1 drivers
v00000000014b63e0_0 .net "clk_i", 0 0, v00000000014bdab0_0;  alias, 1 drivers
v00000000014b6b60 .array "data", 31 0, 255 0;
v00000000014b7f60_0 .net "data_i", 255 0, L_00000000014c00d0;  alias, 1 drivers
v00000000014b6e80_0 .var "data_o", 255 0;
v00000000014b79c0_0 .net "enable_i", 0 0, L_0000000001025b90;  alias, 1 drivers
v00000000014b6480_0 .var "hit_o", 0 0;
v00000000014b6340_0 .var/i "i", 31 0;
v00000000014b6fc0_0 .var/i "j", 31 0;
v00000000014b6ac0_0 .net "rst_i", 0 0, v00000000014be730_0;  alias, 1 drivers
v00000000014b6c00 .array "tag", 31 0, 24 0;
v00000000014b7560_0 .net "tag_i", 24 0, L_00000000014bf770;  alias, 1 drivers
v00000000014b7060_0 .var "tag_o", 24 0;
v00000000014b8000 .array "use_rec", 31 0, 0 0;
v00000000014b7100_0 .net "write_i", 0 0, L_0000000000fe5740;  alias, 1 drivers
v00000000014b6c00_0 .array/port v00000000014b6c00, 0;
E_00000000014344e0/0 .event edge, v00000000014b79c0_0, v00000000014b7560_0, v00000000014b7600_0, v00000000014b6c00_0;
v00000000014b6c00_1 .array/port v00000000014b6c00, 1;
v00000000014b6c00_2 .array/port v00000000014b6c00, 2;
v00000000014b6c00_3 .array/port v00000000014b6c00, 3;
v00000000014b6c00_4 .array/port v00000000014b6c00, 4;
E_00000000014344e0/1 .event edge, v00000000014b6c00_1, v00000000014b6c00_2, v00000000014b6c00_3, v00000000014b6c00_4;
v00000000014b6c00_5 .array/port v00000000014b6c00, 5;
v00000000014b6c00_6 .array/port v00000000014b6c00, 6;
v00000000014b6c00_7 .array/port v00000000014b6c00, 7;
v00000000014b6c00_8 .array/port v00000000014b6c00, 8;
E_00000000014344e0/2 .event edge, v00000000014b6c00_5, v00000000014b6c00_6, v00000000014b6c00_7, v00000000014b6c00_8;
v00000000014b6c00_9 .array/port v00000000014b6c00, 9;
v00000000014b6c00_10 .array/port v00000000014b6c00, 10;
v00000000014b6c00_11 .array/port v00000000014b6c00, 11;
v00000000014b6c00_12 .array/port v00000000014b6c00, 12;
E_00000000014344e0/3 .event edge, v00000000014b6c00_9, v00000000014b6c00_10, v00000000014b6c00_11, v00000000014b6c00_12;
v00000000014b6c00_13 .array/port v00000000014b6c00, 13;
v00000000014b6c00_14 .array/port v00000000014b6c00, 14;
v00000000014b6c00_15 .array/port v00000000014b6c00, 15;
v00000000014b6c00_16 .array/port v00000000014b6c00, 16;
E_00000000014344e0/4 .event edge, v00000000014b6c00_13, v00000000014b6c00_14, v00000000014b6c00_15, v00000000014b6c00_16;
v00000000014b6c00_17 .array/port v00000000014b6c00, 17;
v00000000014b6c00_18 .array/port v00000000014b6c00, 18;
v00000000014b6c00_19 .array/port v00000000014b6c00, 19;
v00000000014b6c00_20 .array/port v00000000014b6c00, 20;
E_00000000014344e0/5 .event edge, v00000000014b6c00_17, v00000000014b6c00_18, v00000000014b6c00_19, v00000000014b6c00_20;
v00000000014b6c00_21 .array/port v00000000014b6c00, 21;
v00000000014b6c00_22 .array/port v00000000014b6c00, 22;
v00000000014b6c00_23 .array/port v00000000014b6c00, 23;
v00000000014b6c00_24 .array/port v00000000014b6c00, 24;
E_00000000014344e0/6 .event edge, v00000000014b6c00_21, v00000000014b6c00_22, v00000000014b6c00_23, v00000000014b6c00_24;
v00000000014b6c00_25 .array/port v00000000014b6c00, 25;
v00000000014b6c00_26 .array/port v00000000014b6c00, 26;
v00000000014b6c00_27 .array/port v00000000014b6c00, 27;
v00000000014b6c00_28 .array/port v00000000014b6c00, 28;
E_00000000014344e0/7 .event edge, v00000000014b6c00_25, v00000000014b6c00_26, v00000000014b6c00_27, v00000000014b6c00_28;
v00000000014b6c00_29 .array/port v00000000014b6c00, 29;
v00000000014b6c00_30 .array/port v00000000014b6c00, 30;
v00000000014b6c00_31 .array/port v00000000014b6c00, 31;
v00000000014b6b60_0 .array/port v00000000014b6b60, 0;
E_00000000014344e0/8 .event edge, v00000000014b6c00_29, v00000000014b6c00_30, v00000000014b6c00_31, v00000000014b6b60_0;
v00000000014b6b60_1 .array/port v00000000014b6b60, 1;
v00000000014b6b60_2 .array/port v00000000014b6b60, 2;
v00000000014b6b60_3 .array/port v00000000014b6b60, 3;
v00000000014b6b60_4 .array/port v00000000014b6b60, 4;
E_00000000014344e0/9 .event edge, v00000000014b6b60_1, v00000000014b6b60_2, v00000000014b6b60_3, v00000000014b6b60_4;
v00000000014b6b60_5 .array/port v00000000014b6b60, 5;
v00000000014b6b60_6 .array/port v00000000014b6b60, 6;
v00000000014b6b60_7 .array/port v00000000014b6b60, 7;
v00000000014b6b60_8 .array/port v00000000014b6b60, 8;
E_00000000014344e0/10 .event edge, v00000000014b6b60_5, v00000000014b6b60_6, v00000000014b6b60_7, v00000000014b6b60_8;
v00000000014b6b60_9 .array/port v00000000014b6b60, 9;
v00000000014b6b60_10 .array/port v00000000014b6b60, 10;
v00000000014b6b60_11 .array/port v00000000014b6b60, 11;
v00000000014b6b60_12 .array/port v00000000014b6b60, 12;
E_00000000014344e0/11 .event edge, v00000000014b6b60_9, v00000000014b6b60_10, v00000000014b6b60_11, v00000000014b6b60_12;
v00000000014b6b60_13 .array/port v00000000014b6b60, 13;
v00000000014b6b60_14 .array/port v00000000014b6b60, 14;
v00000000014b6b60_15 .array/port v00000000014b6b60, 15;
v00000000014b6b60_16 .array/port v00000000014b6b60, 16;
E_00000000014344e0/12 .event edge, v00000000014b6b60_13, v00000000014b6b60_14, v00000000014b6b60_15, v00000000014b6b60_16;
v00000000014b6b60_17 .array/port v00000000014b6b60, 17;
v00000000014b6b60_18 .array/port v00000000014b6b60, 18;
v00000000014b6b60_19 .array/port v00000000014b6b60, 19;
v00000000014b6b60_20 .array/port v00000000014b6b60, 20;
E_00000000014344e0/13 .event edge, v00000000014b6b60_17, v00000000014b6b60_18, v00000000014b6b60_19, v00000000014b6b60_20;
v00000000014b6b60_21 .array/port v00000000014b6b60, 21;
v00000000014b6b60_22 .array/port v00000000014b6b60, 22;
v00000000014b6b60_23 .array/port v00000000014b6b60, 23;
v00000000014b6b60_24 .array/port v00000000014b6b60, 24;
E_00000000014344e0/14 .event edge, v00000000014b6b60_21, v00000000014b6b60_22, v00000000014b6b60_23, v00000000014b6b60_24;
v00000000014b6b60_25 .array/port v00000000014b6b60, 25;
v00000000014b6b60_26 .array/port v00000000014b6b60, 26;
v00000000014b6b60_27 .array/port v00000000014b6b60, 27;
v00000000014b6b60_28 .array/port v00000000014b6b60, 28;
E_00000000014344e0/15 .event edge, v00000000014b6b60_25, v00000000014b6b60_26, v00000000014b6b60_27, v00000000014b6b60_28;
v00000000014b6b60_29 .array/port v00000000014b6b60, 29;
v00000000014b6b60_30 .array/port v00000000014b6b60, 30;
v00000000014b6b60_31 .array/port v00000000014b6b60, 31;
E_00000000014344e0/16 .event edge, v00000000014b6b60_29, v00000000014b6b60_30, v00000000014b6b60_31;
E_00000000014344e0 .event/or E_00000000014344e0/0, E_00000000014344e0/1, E_00000000014344e0/2, E_00000000014344e0/3, E_00000000014344e0/4, E_00000000014344e0/5, E_00000000014344e0/6, E_00000000014344e0/7, E_00000000014344e0/8, E_00000000014344e0/9, E_00000000014344e0/10, E_00000000014344e0/11, E_00000000014344e0/12, E_00000000014344e0/13, E_00000000014344e0/14, E_00000000014344e0/15, E_00000000014344e0/16;
S_00000000014b5c90 .scope module, "Data_Memory" "Data_Memory" 2 37, 24 1 0, S_0000000001445d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0000000000fe3400 .param/l "STATE_IDLE" 0 24 31, C4<0>;
P_0000000000fe3438 .param/l "STATE_WAIT" 0 24 32, C4<1>;
L_000000000151c580 .functor AND 1, L_00000000014c0170, L_00000000014bfbd0, C4<1>, C4<1>;
L_00000000014c4940 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000014bc9d0_0 .net/2u *"_ivl_0", 1 0, L_00000000014c4940;  1 drivers
v00000000014bd1f0_0 .net *"_ivl_10", 31 0, L_00000000014bfd10;  1 drivers
v00000000014be7d0_0 .net *"_ivl_12", 26 0, L_00000000014bfc70;  1 drivers
L_00000000014c49d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000014bc610_0 .net *"_ivl_14", 4 0, L_00000000014c49d0;  1 drivers
v00000000014bc6b0_0 .net *"_ivl_2", 0 0, L_00000000014c0170;  1 drivers
L_00000000014c4988 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v00000000014bdf10_0 .net/2u *"_ivl_4", 3 0, L_00000000014c4988;  1 drivers
v00000000014bc750_0 .net *"_ivl_6", 0 0, L_00000000014bfbd0;  1 drivers
v00000000014bc890_0 .net "ack_o", 0 0, L_000000000151c580;  alias, 1 drivers
v00000000014bddd0_0 .net "addr", 26 0, L_000000000151f780;  1 drivers
v00000000014bd010_0 .net "addr_i", 31 0, L_00000000014bf810;  alias, 1 drivers
v00000000014bc4d0_0 .net "clk_i", 0 0, v00000000014bdab0_0;  alias, 1 drivers
v00000000014bca70_0 .var "count", 3 0;
v00000000014bcb10_0 .var "data", 255 0;
v00000000014be870_0 .net "data_i", 255 0, L_000000000151c510;  alias, 1 drivers
v00000000014bc570_0 .net "data_o", 255 0, v00000000014bcb10_0;  alias, 1 drivers
v00000000014bc7f0_0 .net "enable_i", 0 0, L_000000000151c430;  alias, 1 drivers
v00000000014bd6f0 .array "memory", 511 0, 255 0;
v00000000014bc930_0 .net "rst_i", 0 0, v00000000014be730_0;  alias, 1 drivers
v00000000014bdfb0_0 .var "state", 1 0;
v00000000014bcf70_0 .net "write_i", 0 0, L_000000000151d230;  alias, 1 drivers
L_00000000014c0170 .cmp/eq 2, v00000000014bdfb0_0, L_00000000014c4940;
L_00000000014bfbd0 .cmp/eq 4, v00000000014bca70_0, L_00000000014c4988;
L_00000000014bfc70 .part L_00000000014bf810, 5, 27;
L_00000000014bfd10 .concat [ 27 5 0 0], L_00000000014bfc70, L_00000000014c49d0;
L_000000000151f780 .part L_00000000014bfd10, 0, 27;
    .scope S_00000000014b5650;
T_0 ;
    %wait E_0000000001433fe0;
    %load/vec4 v00000000014b4f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014b4d60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000014b47c0_0;
    %inv;
    %load/vec4 v00000000014b36e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000014b4e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000014b3d20_0;
    %assign/vec4 v00000000014b4d60_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014b4d60_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000ff02e0;
T_1 ;
    %wait E_0000000001432e60;
    %load/vec4 v00000000014b18b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014b2ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014b1950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000014b3070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014b2ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014b1950_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000014b2210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000000014b2ad0_0;
    %assign/vec4 v00000000014b2ad0_0, 0;
    %load/vec4 v00000000014b1950_0;
    %assign/vec4 v00000000014b1950_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000014b2990_0;
    %assign/vec4 v00000000014b2ad0_0, 0;
    %load/vec4 v00000000014b23f0_0;
    %assign/vec4 v00000000014b1950_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000ff93c0;
T_2 ;
    %wait E_0000000001433de0;
    %load/vec4 v00000000014b0b60_0;
    %load/vec4 v00000000014b11a0_0;
    %load/vec4 v00000000014afb20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014af6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014afd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b0200_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000014b0b60_0;
    %load/vec4 v00000000014b11a0_0;
    %load/vec4 v00000000014af9e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014af6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014afd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b0200_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014af6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014afd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b0200_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000014b57e0;
T_3 ;
    %wait E_00000000014344a0;
    %load/vec4 v00000000014b74c0_0;
    %load/vec4 v00000000014b3820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000014b4900_0;
    %load/vec4 v00000000014b3820_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b7b00, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000fa17e0;
T_4 ;
    %wait E_0000000001433b60;
    %load/vec4 v00000000014b0520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014aff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b0ca0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000f69bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a3d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000014b07a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014aff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b0ca0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000f69bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a3d0_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014aff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b0ca0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000f69bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a3d0_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014aff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b0ca0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000f69bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6a0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a3d0_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b00c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014aff80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b0ca0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000f69bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6a0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a3d0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014aff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014b0ca0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000f69bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6a0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a3d0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014aff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b0ca0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000f69bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f6a0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f6a3d0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000ff0470;
T_5 ;
    %wait E_0000000001434420;
    %load/vec4 v00000000014b19f0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000014b1f90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000014b1f90_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014b1f90_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014b22b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000014b19f0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000014b1f90_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000000014b1f90_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014b1f90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014b1f90_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014b1f90_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000000014b22b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000014b1f90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000014b1f90_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014b22b0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000ff2bc0;
T_6 ;
    %wait E_0000000001432e60;
    %load/vec4 v00000000014b1590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b2170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b2350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014af800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b1810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b0340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014b02a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014b2b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014b20d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014af440_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000014b1770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000014b1630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000014b2f30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000014b1b30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000014b03e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000000014b2170_0;
    %assign/vec4 v00000000014b2170_0, 0;
    %load/vec4 v00000000014b2350_0;
    %assign/vec4 v00000000014b2350_0, 0;
    %load/vec4 v00000000014af800_0;
    %assign/vec4 v00000000014af800_0, 0;
    %load/vec4 v00000000014b1810_0;
    %assign/vec4 v00000000014b1810_0, 0;
    %load/vec4 v00000000014b0340_0;
    %assign/vec4 v00000000014b0340_0, 0;
    %load/vec4 v00000000014b02a0_0;
    %assign/vec4 v00000000014b02a0_0, 0;
    %load/vec4 v00000000014b2b70_0;
    %assign/vec4 v00000000014b2b70_0, 0;
    %load/vec4 v00000000014b20d0_0;
    %assign/vec4 v00000000014b20d0_0, 0;
    %load/vec4 v00000000014af440_0;
    %assign/vec4 v00000000014af440_0, 0;
    %load/vec4 v00000000014b1770_0;
    %assign/vec4 v00000000014b1770_0, 0;
    %load/vec4 v00000000014b1630_0;
    %assign/vec4 v00000000014b1630_0, 0;
    %load/vec4 v00000000014b2f30_0;
    %assign/vec4 v00000000014b2f30_0, 0;
    %load/vec4 v00000000014b1b30_0;
    %assign/vec4 v00000000014b1b30_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000014b14f0_0;
    %assign/vec4 v00000000014b2170_0, 0;
    %load/vec4 v00000000014b16d0_0;
    %assign/vec4 v00000000014b2350_0, 0;
    %load/vec4 v00000000014af4e0_0;
    %assign/vec4 v00000000014af800_0, 0;
    %load/vec4 v00000000014afc60_0;
    %assign/vec4 v00000000014b1810_0, 0;
    %load/vec4 v00000000014af3a0_0;
    %assign/vec4 v00000000014b0340_0, 0;
    %load/vec4 v00000000014af8a0_0;
    %assign/vec4 v00000000014b02a0_0, 0;
    %load/vec4 v00000000014b28f0_0;
    %assign/vec4 v00000000014b2b70_0, 0;
    %load/vec4 v00000000014b27b0_0;
    %assign/vec4 v00000000014b20d0_0, 0;
    %load/vec4 v00000000014b0480_0;
    %assign/vec4 v00000000014af440_0, 0;
    %load/vec4 v00000000014b1c70_0;
    %assign/vec4 v00000000014b1770_0, 0;
    %load/vec4 v00000000014b1db0_0;
    %assign/vec4 v00000000014b1630_0, 0;
    %load/vec4 v00000000014b1bd0_0;
    %assign/vec4 v00000000014b2f30_0, 0;
    %load/vec4 v00000000014b1a90_0;
    %assign/vec4 v00000000014b1b30_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000014b5e20;
T_7 ;
    %wait E_0000000001433c20;
    %load/vec4 v00000000014b33c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v00000000014b4180_0;
    %store/vec4 v00000000014b4b80_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v00000000014b4ae0_0;
    %store/vec4 v00000000014b4b80_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000014b4220_0;
    %store/vec4 v00000000014b4b80_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000014b5fb0;
T_8 ;
    %wait E_00000000014340e0;
    %load/vec4 v00000000014b3960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v00000000014b3be0_0;
    %store/vec4 v00000000014b3b40_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v00000000014b38c0_0;
    %store/vec4 v00000000014b3b40_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000014b5120_0;
    %store/vec4 v00000000014b3b40_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000ff9230;
T_9 ;
    %wait E_0000000001432ba0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014b0fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014af620_0, 0;
    %load/vec4 v00000000014af940_0;
    %load/vec4 v00000000014b0f20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000014b0f20_0;
    %load/vec4 v00000000014b1060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000014b0fc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000014b0700_0;
    %load/vec4 v00000000014b1100_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000014af940_0;
    %load/vec4 v00000000014b0f20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000014b0f20_0;
    %load/vec4 v00000000014b1060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v00000000014b1100_0;
    %load/vec4 v00000000014b1060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000014b0fc0_0, 0;
T_9.2 ;
T_9.1 ;
    %load/vec4 v00000000014af940_0;
    %load/vec4 v00000000014b0f20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000014b0f20_0;
    %load/vec4 v00000000014b0660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000014af620_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000000014b0700_0;
    %load/vec4 v00000000014b1100_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000014af940_0;
    %load/vec4 v00000000014b0f20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000014b0f20_0;
    %load/vec4 v00000000014b0660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v00000000014b1100_0;
    %load/vec4 v00000000014b0660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000014af620_0, 0;
T_9.6 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000001453680;
T_10 ;
    %wait E_00000000014309a0;
    %load/vec4 v0000000001429740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v0000000001428d40_0;
    %load/vec4 v0000000001428980_0;
    %and;
    %store/vec4 v00000000014287a0_0, 0, 32;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v0000000001428d40_0;
    %load/vec4 v0000000001428980_0;
    %xor;
    %store/vec4 v00000000014287a0_0, 0, 32;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0000000001428d40_0;
    %load/vec4 v0000000001428980_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000000014287a0_0, 0, 32;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0000000001428d40_0;
    %load/vec4 v0000000001428980_0;
    %add;
    %store/vec4 v00000000014287a0_0, 0, 32;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0000000001428d40_0;
    %load/vec4 v0000000001428980_0;
    %sub;
    %store/vec4 v00000000014287a0_0, 0, 32;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0000000001428d40_0;
    %load/vec4 v0000000001428980_0;
    %mul;
    %store/vec4 v00000000014287a0_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0000000001428d40_0;
    %load/vec4 v0000000001428980_0;
    %add;
    %store/vec4 v00000000014287a0_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0000000001428d40_0;
    %load/vec4 v0000000001428980_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000000014287a0_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0000000001428d40_0;
    %load/vec4 v0000000001428980_0;
    %add;
    %store/vec4 v00000000014287a0_0, 0, 32;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0000000001428d40_0;
    %load/vec4 v0000000001428980_0;
    %sub;
    %store/vec4 v00000000014287a0_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000001453810;
T_11 ;
    %wait E_00000000014311e0;
    %load/vec4 v0000000001428840_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000000001429100_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001429e20_0, 0, 4;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000001429e20_0, 0, 4;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001429e20_0, 0, 4;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000001429e20_0, 0, 4;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000001429e20_0, 0, 4;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000001429e20_0, 0, 4;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000001428840_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.9, 4;
    %load/vec4 v0000000001429100_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000001429e20_0, 0, 4;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000001429e20_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000001429e20_0, 0, 4;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0000000001428840_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.15, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000000001429e20_0, 0, 4;
T_11.15 ;
T_11.10 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000ff90a0;
T_12 ;
    %wait E_0000000001432e60;
    %load/vec4 v00000000014b0160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b0ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b0a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b08e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014af760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014afbc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000014afe40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014af300_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000014b0020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000000014b0ac0_0;
    %assign/vec4 v00000000014b0ac0_0, 0;
    %load/vec4 v00000000014b0a20_0;
    %assign/vec4 v00000000014b0a20_0, 0;
    %load/vec4 v00000000014b08e0_0;
    %assign/vec4 v00000000014b08e0_0, 0;
    %load/vec4 v00000000014af760_0;
    %assign/vec4 v00000000014af760_0, 0;
    %load/vec4 v00000000014afbc0_0;
    %assign/vec4 v00000000014afbc0_0, 0;
    %load/vec4 v00000000014afe40_0;
    %assign/vec4 v00000000014afe40_0, 0;
    %load/vec4 v00000000014af300_0;
    %assign/vec4 v00000000014af300_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000000014b0980_0;
    %assign/vec4 v00000000014b0ac0_0, 0;
    %load/vec4 v00000000014b05c0_0;
    %assign/vec4 v00000000014b0a20_0, 0;
    %load/vec4 v00000000014b0d40_0;
    %assign/vec4 v00000000014b08e0_0, 0;
    %load/vec4 v00000000014b0e80_0;
    %assign/vec4 v00000000014af760_0, 0;
    %load/vec4 v00000000014b0840_0;
    %assign/vec4 v00000000014afbc0_0, 0;
    %load/vec4 v00000000014b0c00_0;
    %assign/vec4 v00000000014afe40_0, 0;
    %load/vec4 v00000000014b0de0_0;
    %assign/vec4 v00000000014af300_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000014b5970;
T_13 ;
    %wait E_0000000001433fe0;
    %load/vec4 v00000000014b6ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014b6340_0, 0, 32;
T_13.2 ;
    %load/vec4 v00000000014b6340_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014b6fc0_0, 0, 32;
T_13.4 ;
    %load/vec4 v00000000014b6fc0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v00000000014b6340_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000014b6fc0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b6c00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000014b6340_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000014b6fc0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b6b60, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000014b6340_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000014b6fc0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b8000, 0, 4;
    %load/vec4 v00000000014b6fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014b6fc0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %load/vec4 v00000000014b6340_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014b6340_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
T_13.0 ;
    %load/vec4 v00000000014b79c0_0;
    %load/vec4 v00000000014b7100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v00000000014b8000, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v00000000014b7560_0;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b6c00, 0, 4;
    %load/vec4 v00000000014b7f60_0;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b6b60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b8000, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b8000, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v00000000014b7560_0;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b6c00, 0, 4;
    %load/vec4 v00000000014b7f60_0;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b6b60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b8000, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014b8000, 0, 4;
T_13.9 ;
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000014b5970;
T_14 ;
    %wait E_00000000014344e0;
    %load/vec4 v00000000014b79c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000000014b7560_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v00000000014b6c00, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000014b7560_0;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014b6480_0, 0, 1;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v00000000014b6b60, 4;
    %store/vec4 v00000000014b6e80_0, 0, 256;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v00000000014b6c00, 4;
    %store/vec4 v00000000014b7060_0, 0, 25;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000000014b7560_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000014b6c00, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000014b7560_0;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014b6480_0, 0, 1;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000014b6b60, 4;
    %store/vec4 v00000000014b6e80_0, 0, 256;
    %load/vec4 v00000000014b7600_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000014b6c00, 4;
    %store/vec4 v00000000014b7060_0, 0, 25;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014b6480_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v00000000014b6e80_0, 0, 256;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v00000000014b7060_0, 0, 25;
T_14.5 ;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014b6480_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v00000000014b6e80_0, 0, 256;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v00000000014b7060_0, 0, 25;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000014b5b00;
T_15 ;
    %wait E_0000000001434160;
    %load/vec4 v00000000014bbd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 224, 9;
    %assign/vec4 v00000000014ba410_0, 0;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000000014ba410_0, 0;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000000014ba410_0, 0;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000000014ba410_0, 0;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000000014ba410_0, 0;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 128, 9;
    %assign/vec4 v00000000014ba410_0, 0;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 160, 9;
    %assign/vec4 v00000000014ba410_0, 0;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 192, 9;
    %assign/vec4 v00000000014ba410_0, 0;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 224, 9;
    %assign/vec4 v00000000014ba410_0, 0;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000014b5b00;
T_16 ;
    %wait E_0000000001434720;
    %load/vec4 v00000000014bbd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %load/vec4 v00000000014ba4b0_0;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 224, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014bb4f0_0, 0;
    %jmp T_16.9;
T_16.0 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 224, 32, 7;
    %load/vec4 v00000000014ba4b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014bb4f0_0, 0;
    %jmp T_16.9;
T_16.1 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 192, 64, 8;
    %load/vec4 v00000000014ba4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014bb4f0_0, 0;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 160, 96, 8;
    %load/vec4 v00000000014ba4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014bbf90_0;
    %parti/s 64, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014bb4f0_0, 0;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 128, 128, 9;
    %load/vec4 v00000000014ba4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014bbf90_0;
    %parti/s 96, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014bb4f0_0, 0;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 96, 160, 9;
    %load/vec4 v00000000014ba4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014bbf90_0;
    %parti/s 128, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014bb4f0_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 64, 192, 9;
    %load/vec4 v00000000014ba4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014bbf90_0;
    %parti/s 160, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014bb4f0_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 32, 224, 9;
    %load/vec4 v00000000014ba4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014bbf90_0;
    %parti/s 192, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014bb4f0_0, 0;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v00000000014ba4b0_0;
    %load/vec4 v00000000014bbf90_0;
    %parti/s 224, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014bb4f0_0, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000000014b5b00;
T_17 ;
    %wait E_0000000001433fe0;
    %load/vec4 v00000000014bacd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000014ba370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014bbb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014bb450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014bb1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014bab90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000000014ba370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v00000000014bad70_0;
    %load/vec4 v00000000014bb3b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000014ba370_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000014ba370_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v00000000014bc210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014bab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014bb450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014bbb30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000014ba370_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014bbb30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000014ba370_0, 0;
T_17.11 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v00000000014bb590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014bbb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014bb1d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000014ba370_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000014ba370_0, 0;
T_17.13 ;
    %jmp T_17.7;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014bb1d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000014ba370_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v00000000014bb590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014bb450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014bab90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000014ba370_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000014ba370_0, 0;
T_17.15 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000fe43c0;
T_18 ;
    %wait E_0000000001432e60;
    %load/vec4 v00000000014b4ea0_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v00000000014b1ef0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_18.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b2df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014b2710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014b2cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014b1e50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000014b2c10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000000014b2d50_0;
    %assign/vec4 v00000000014b2df0_0, 0;
    %load/vec4 v00000000014b2670_0;
    %assign/vec4 v00000000014b2710_0, 0;
    %load/vec4 v00000000014b1310_0;
    %assign/vec4 v00000000014b2cb0_0, 0;
    %load/vec4 v00000000014b2530_0;
    %assign/vec4 v00000000014b1e50_0, 0;
    %load/vec4 v00000000014b2850_0;
    %assign/vec4 v00000000014b2c10_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000000014b5c90;
T_19 ;
    %wait E_0000000001433fe0;
    %load/vec4 v00000000014bc930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014bdfb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000014bca70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000014bdfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v00000000014bc7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000014bdfb0_0, 0;
    %load/vec4 v00000000014bca70_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000014bca70_0, 0;
T_19.5 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v00000000014bca70_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014bdfb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000014bca70_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v00000000014bca70_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000014bca70_0, 0;
T_19.8 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000000014b5c90;
T_20 ;
    %wait E_00000000014344a0;
    %load/vec4 v00000000014bc890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v00000000014bcf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v00000000014be870_0;
    %ix/getv 3, v00000000014bddd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014bd6f0, 0, 4;
    %load/vec4 v00000000014be870_0;
    %assign/vec4 v00000000014bcb10_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %ix/getv 4, v00000000014bddd0_0;
    %load/vec4a v00000000014bd6f0, 4;
    %store/vec4 v00000000014bcb10_0, 0, 256;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000001445d30;
T_21 ;
    %delay 25, 0;
    %load/vec4 v00000000014bdab0_0;
    %inv;
    %store/vec4 v00000000014bdab0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000001445d30;
T_22 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014bda10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014bdab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014be730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014bcbb0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014be730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014bcbb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014bdb50_0, 0, 32;
T_22.0 ;
    %load/vec4 v00000000014bdb50_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000014bdb50_0;
    %store/vec4a v00000000014b31b0, 4, 0;
    %load/vec4 v00000000014bdb50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014bdb50_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014bccf0_0, 0, 32;
T_22.2 ;
    %load/vec4 v00000000014bccf0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014bdb50_0, 0, 32;
T_22.4 ;
    %load/vec4 v00000000014bdb50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v00000000014bdb50_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000014bccf0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000000014b6c00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000014bdb50_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000014bccf0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000000014b6b60, 4, 0;
    %load/vec4 v00000000014bdb50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014bdb50_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v00000000014bccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014bccf0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014bdb50_0, 0, 32;
T_22.6 ;
    %load/vec4 v00000000014bdb50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000014bdb50_0;
    %store/vec4a v00000000014b7b00, 4, 0;
    %load/vec4 v00000000014bdb50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014bdb50_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %vpi_call 2 85 "$readmemb", "instruction_1.txt", v00000000014b31b0 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v00000000014be910_0, 0, 32;
    %vpi_func 2 91 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v00000000014bd510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014bdb50_0, 0, 32;
T_22.8 ;
    %load/vec4 v00000000014bdb50_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v00000000014bdb50_0;
    %store/vec4a v00000000014bd6f0, 4, 0;
    %load/vec4 v00000000014bdb50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014bdb50_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014bd6f0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014bd6f0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014bd6f0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014bd6f0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014bd6f0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014bd6f0, 4, 0;
    %end;
    .thread T_22;
    .scope S_0000000001445d30;
T_23 ;
    %wait E_00000000014344a0;
    %load/vec4 v00000000014bda10_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 110 "$fdisplay", v00000000014be910_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014bccf0_0, 0, 32;
T_23.2 ;
    %load/vec4 v00000000014bccf0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014bdb50_0, 0, 32;
T_23.4 ;
    %load/vec4 v00000000014bdb50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v00000000014bdb50_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000014bccf0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000000014b6c00, 4;
    %store/vec4 v00000000014bdc90_0, 0, 25;
    %load/vec4 v00000000014bdb50_0;
    %pad/s 4;
    %store/vec4 v00000000014be230_0, 0, 4;
    %load/vec4 v00000000014bdc90_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000000014be230_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000014be2d0_0, 0, 27;
    %load/vec4 v00000000014bdc90_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v00000000014bdb50_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000014bccf0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000000014b6b60, 4;
    %ix/getv 4, v00000000014be2d0_0;
    %store/vec4a v00000000014bd6f0, 4, 0;
T_23.6 ;
    %load/vec4 v00000000014bdb50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014bdb50_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v00000000014bccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014bccf0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %load/vec4 v00000000014bda10_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.8, 5;
    %vpi_call 2 122 "$finish" {0 0 0};
T_23.8 ;
    %vpi_call 2 126 "$fdisplay", v00000000014be910_0, "cycle = %0d, Start = %b\012PC = %d", v00000000014bda10_0, v00000000014bcbb0_0, v00000000014b4d60_0 {0 0 0};
    %vpi_call 2 130 "$fdisplay", v00000000014be910_0, "Registers" {0 0 0};
    %vpi_call 2 131 "$fdisplay", v00000000014be910_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v00000000014b7b00, 0>, &A<v00000000014b7b00, 8>, &A<v00000000014b7b00, 16>, &A<v00000000014b7b00, 24> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v00000000014be910_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v00000000014b7b00, 1>, &A<v00000000014b7b00, 9>, &A<v00000000014b7b00, 17>, &A<v00000000014b7b00, 25> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v00000000014be910_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v00000000014b7b00, 2>, &A<v00000000014b7b00, 10>, &A<v00000000014b7b00, 18>, &A<v00000000014b7b00, 26> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v00000000014be910_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v00000000014b7b00, 3>, &A<v00000000014b7b00, 11>, &A<v00000000014b7b00, 19>, &A<v00000000014b7b00, 27> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v00000000014be910_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v00000000014b7b00, 4>, &A<v00000000014b7b00, 12>, &A<v00000000014b7b00, 20>, &A<v00000000014b7b00, 28> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v00000000014be910_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v00000000014b7b00, 5>, &A<v00000000014b7b00, 13>, &A<v00000000014b7b00, 21>, &A<v00000000014b7b00, 29> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v00000000014be910_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v00000000014b7b00, 6>, &A<v00000000014b7b00, 14>, &A<v00000000014b7b00, 22>, &A<v00000000014b7b00, 30> {0 0 0};
    %vpi_call 2 138 "$fdisplay", v00000000014be910_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v00000000014b7b00, 7>, &A<v00000000014b7b00, 15>, &A<v00000000014b7b00, 23>, &A<v00000000014b7b00, 31> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v00000000014be910_0, "Data Memory: 0x0000 = %h", &A<v00000000014bd6f0, 0> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v00000000014be910_0, "Data Memory: 0x0020 = %h", &A<v00000000014bd6f0, 1> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v00000000014be910_0, "Data Memory: 0x0040 = %h", &A<v00000000014bd6f0, 2> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v00000000014be910_0, "Data Memory: 0x0200 = %h", &A<v00000000014bd6f0, 16> {0 0 0};
    %vpi_call 2 146 "$fdisplay", v00000000014be910_0, "Data Memory: 0x0220 = %h", &A<v00000000014bd6f0, 17> {0 0 0};
    %vpi_call 2 147 "$fdisplay", v00000000014be910_0, "Data Memory: 0x0240 = %h", &A<v00000000014bd6f0, 18> {0 0 0};
    %vpi_call 2 148 "$fdisplay", v00000000014be910_0, "Data Memory: 0x0400 = %h", &A<v00000000014bd6f0, 32> {0 0 0};
    %vpi_call 2 149 "$fdisplay", v00000000014be910_0, "Data Memory: 0x0420 = %h", &A<v00000000014bd6f0, 33> {0 0 0};
    %vpi_call 2 150 "$fdisplay", v00000000014be910_0, "Data Memory: 0x0440 = %h", &A<v00000000014bd6f0, 34> {0 0 0};
    %vpi_call 2 152 "$fdisplay", v00000000014be910_0, "\012" {0 0 0};
    %load/vec4 v00000000014bb130_0;
    %load/vec4 v00000000014ba370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v00000000014bc210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v00000000014bba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %vpi_call 2 159 "$fdisplay", v00000000014bd510_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v00000000014bda10_0, v00000000014bb270_0, v00000000014ba4b0_0 {0 0 0};
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v00000000014bb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %vpi_call 2 161 "$fdisplay", v00000000014bd510_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v00000000014bda10_0, v00000000014bb270_0, v00000000014bb090_0 {0 0 0};
T_23.16 ;
T_23.15 ;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v00000000014bba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %vpi_call 2 165 "$fdisplay", v00000000014bd510_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v00000000014bda10_0, v00000000014bb270_0, v00000000014ba4b0_0 {0 0 0};
    %jmp T_23.19;
T_23.18 ;
    %load/vec4 v00000000014bb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %vpi_call 2 167 "$fdisplay", v00000000014bd510_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v00000000014bda10_0, v00000000014bb270_0, v00000000014bb090_0 {0 0 0};
T_23.20 ;
T_23.19 ;
T_23.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014be9b0_0, 0, 1;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v00000000014bb130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v00000000014be9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v00000000014bba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %vpi_call 2 174 "$fdisplay", v00000000014bd510_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v00000000014bda10_0, v00000000014bb270_0, v00000000014ba4b0_0 {0 0 0};
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v00000000014bb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.28, 8;
    %vpi_call 2 176 "$fdisplay", v00000000014bd510_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v00000000014bda10_0, v00000000014bb270_0, v00000000014bb090_0 {0 0 0};
T_23.28 ;
T_23.27 ;
T_23.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014be9b0_0, 0, 1;
T_23.22 ;
T_23.11 ;
    %load/vec4 v00000000014bda10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014bda10_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "And.v";
    "Control.v";
    "EXMEM.v";
    "Forward.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX32.v";
    "MUX32_4Input.v";
    "PC.v";
    "Equal.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
