// Seed: 71774419
module module_0 ();
  reg id_2;
  always @(1'b0 or id_2 or id_1 - id_1 or posedge 1'h0)
    if (id_1 > 1) id_1 <= id_2;
    else id_2 <= id_1;
  reg  id_3;
  reg  id_4;
  wire id_5;
  initial id_4 <= id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    output wire id_4,
    output wire id_5,
    output tri0 id_6,
    output tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    output supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    input wor id_13
    , id_18,
    input supply0 id_14,
    input tri0 id_15,
    output tri0 id_16
);
  wire id_19;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_16 = 1'b0 * 1;
endmodule
