

  // 3 multiplies
  // mem readen, test 100? 7*7 whats up with combo, 3780
  // tilelink
  // turn off valid -- check enable randomly turn off -- how affects? (maybe just bad output? but internally ok?) -- on all dspmodule pipes; check any regs in ctrl??? -- on reset, what happens w/ pipe? all pipe elems should be 0'ed?: does it affect din?




print + save + compare w/ full list @ end dout


loop




4 kinds of start: 
start and then keep going (disable until next start)
start then stop
start then repeat (loop)
start then disable until next enabling_start (while still valid)



Load setup reg write to start setup reg. Prob for setup done (stay high) write to data in mem. Start frame = run for n clocks. Keep storing k , valid out, data out. After n clocks stop. Read out output. Input new data. Different input but without reset command (after original, pause). Read out again. Repeat. Check when valid. Increment frame after k = fft size-1. Repeat.

-- another mode where it's one at a time

** see recent email -- continue for power


ioCtrlO.reset := initSetup | resetCalc





actually want: !slowen to hold**
is writeenable aligned with din???



outvalid pipe??? should be clk ratio delays



outvalid& enable



-----

*calcdoneflag
*twiddleCounter ---> usescalcreset
*twiddleSubCounter --> calcreset
*kcounter
*outvalid ---
*calccounters



out on correct cycle -- fynction of clkratio pipeline?

----


setup: fftidx*, enable*, isfft* --> done*
io: din?, dout
ctrl: enable?, reset* --> outValid**, k


setup.en, reset --> resets chain of outvalid pipes
k should eventually get reset?

io en goes low --> needs to update valid


store invalid k if outValid = 0
0 to max fftn read/write
need to check done + outValid (in continuous mode)




// mode to send baack data









