Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : SEC_DED_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:45:06 2023
****************************************


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[56]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U594/X (STP_BUF_S_8)                 0.0249480456
                                                  0.2421198189 f
  U693/X (STP_ND2_7)                   0.0103867352
                                                  0.2525065541 r
  U522/X (STP_INV_S_5)                 0.0088496506
                                                  0.2613562047 f
  U708/X (STP_ND2_5)                   0.0079411566
                                                  0.2692973614 r
  U805/X (STP_OAI21_4)                 0.0193727612
                                                  0.2886701226 f
  U837/X (STP_NR3_G_3)                 0.0253288448
                                                  0.3139989674 r
  U617/X (STP_ND4_MM_8)                0.0245258808
                                                  0.3385248482 f
  U946/X (STP_NR4_8)                   0.0320739150
                                                  0.3705987632 r
  U1042/X (STP_ND2_S_0P8)              0.0194962621
                                                  0.3900950253 f
  U793/X (STP_EO2_S_0P5)               0.0389418304
                                                  0.4290368557 r
  message[56] (out)                    0.0000000000
                                                  0.4290368557 r
  data arrival time                               0.4290368557

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4290368557
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0290368497


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[48]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U594/X (STP_BUF_S_8)                 0.0249480456
                                                  0.2421198189 f
  U693/X (STP_ND2_7)                   0.0103867352
                                                  0.2525065541 r
  U522/X (STP_INV_S_5)                 0.0088496506
                                                  0.2613562047 f
  U708/X (STP_ND2_5)                   0.0079411566
                                                  0.2692973614 r
  U805/X (STP_OAI21_4)                 0.0193727612
                                                  0.2886701226 f
  U837/X (STP_NR3_G_3)                 0.0253288448
                                                  0.3139989674 r
  U617/X (STP_ND4_MM_8)                0.0245258808
                                                  0.3385248482 f
  U946/X (STP_NR4_8)                   0.0320739150
                                                  0.3705987632 r
  U1033/X (STP_ND2_S_0P8)              0.0194962621
                                                  0.3900950253 f
  U796/X (STP_EO2_S_0P5)               0.0389418304
                                                  0.4290368557 r
  message[48] (out)                    0.0000000000
                                                  0.4290368557 r
  data arrival time                               0.4290368557

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4290368557
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0290368497


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[40]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U594/X (STP_BUF_S_8)                 0.0249480456
                                                  0.2421198189 f
  U693/X (STP_ND2_7)                   0.0103867352
                                                  0.2525065541 r
  U522/X (STP_INV_S_5)                 0.0088496506
                                                  0.2613562047 f
  U708/X (STP_ND2_5)                   0.0079411566
                                                  0.2692973614 r
  U805/X (STP_OAI21_4)                 0.0193727612
                                                  0.2886701226 f
  U837/X (STP_NR3_G_3)                 0.0253288448
                                                  0.3139989674 r
  U617/X (STP_ND4_MM_8)                0.0245258808
                                                  0.3385248482 f
  U946/X (STP_NR4_8)                   0.0320739150
                                                  0.3705987632 r
  U1032/X (STP_ND2_S_0P8)              0.0194962621
                                                  0.3900950253 f
  U795/X (STP_EO2_S_0P5)               0.0389418304
                                                  0.4290368557 r
  message[40] (out)                    0.0000000000
                                                  0.4290368557 r
  data arrival time                               0.4290368557

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4290368557
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0290368497


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U594/X (STP_BUF_S_8)                 0.0249480456
                                                  0.2421198189 f
  U693/X (STP_ND2_7)                   0.0103867352
                                                  0.2525065541 r
  U522/X (STP_INV_S_5)                 0.0088496506
                                                  0.2613562047 f
  U708/X (STP_ND2_5)                   0.0079411566
                                                  0.2692973614 r
  U805/X (STP_OAI21_4)                 0.0193727612
                                                  0.2886701226 f
  U837/X (STP_NR3_G_3)                 0.0253288448
                                                  0.3139989674 r
  U617/X (STP_ND4_MM_8)                0.0245258808
                                                  0.3385248482 f
  U946/X (STP_NR4_8)                   0.0320739150
                                                  0.3705987632 r
  U1029/X (STP_ND2_S_0P8)              0.0194962621
                                                  0.3900950253 f
  U794/X (STP_EO2_S_0P5)               0.0389418304
                                                  0.4290368557 r
  message[32] (out)                    0.0000000000
                                                  0.4290368557 r
  data arrival time                               0.4290368557

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4290368557
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0290368497


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[24]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U594/X (STP_BUF_S_8)                 0.0249480456
                                                  0.2421198189 f
  U693/X (STP_ND2_7)                   0.0103867352
                                                  0.2525065541 r
  U522/X (STP_INV_S_5)                 0.0088496506
                                                  0.2613562047 f
  U708/X (STP_ND2_5)                   0.0079411566
                                                  0.2692973614 r
  U805/X (STP_OAI21_4)                 0.0193727612
                                                  0.2886701226 f
  U837/X (STP_NR3_G_3)                 0.0253288448
                                                  0.3139989674 r
  U617/X (STP_ND4_MM_8)                0.0245258808
                                                  0.3385248482 f
  U946/X (STP_NR4_8)                   0.0320739150
                                                  0.3705987632 r
  U1028/X (STP_ND2_S_0P8)              0.0194962621
                                                  0.3900950253 f
  U918/X (STP_EO2_S_0P5)               0.0389418304
                                                  0.4290368557 r
  message[24] (out)                    0.0000000000
                                                  0.4290368557 r
  data arrival time                               0.4290368557

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4290368557
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0290368497


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U594/X (STP_BUF_S_8)                 0.0249480456
                                                  0.2421198189 f
  U693/X (STP_ND2_7)                   0.0103867352
                                                  0.2525065541 r
  U522/X (STP_INV_S_5)                 0.0088496506
                                                  0.2613562047 f
  U708/X (STP_ND2_5)                   0.0079411566
                                                  0.2692973614 r
  U805/X (STP_OAI21_4)                 0.0193727612
                                                  0.2886701226 f
  U837/X (STP_NR3_G_3)                 0.0253288448
                                                  0.3139989674 r
  U617/X (STP_ND4_MM_8)                0.0245258808
                                                  0.3385248482 f
  U946/X (STP_NR4_8)                   0.0320739150
                                                  0.3705987632 r
  U1027/X (STP_ND2_S_0P8)              0.0194962621
                                                  0.3900950253 f
  U791/X (STP_EO2_S_0P5)               0.0389418304
                                                  0.4290368557 r
  message[16] (out)                    0.0000000000
                                                  0.4290368557 r
  data arrival time                               0.4290368557

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4290368557
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0290368497


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[8] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U594/X (STP_BUF_S_8)                 0.0249480456
                                                  0.2421198189 f
  U693/X (STP_ND2_7)                   0.0103867352
                                                  0.2525065541 r
  U522/X (STP_INV_S_5)                 0.0088496506
                                                  0.2613562047 f
  U708/X (STP_ND2_5)                   0.0079411566
                                                  0.2692973614 r
  U805/X (STP_OAI21_4)                 0.0193727612
                                                  0.2886701226 f
  U837/X (STP_NR3_G_3)                 0.0253288448
                                                  0.3139989674 r
  U617/X (STP_ND4_MM_8)                0.0245258808
                                                  0.3385248482 f
  U946/X (STP_NR4_8)                   0.0320739150
                                                  0.3705987632 r
  U1026/X (STP_ND2_S_0P8)              0.0194962621
                                                  0.3900950253 f
  U785/X (STP_EO2_S_0P5)               0.0389418304
                                                  0.4290368557 r
  message[8] (out)                     0.0000000000
                                                  0.4290368557 r
  data arrival time                               0.4290368557

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4290368557
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0290368497


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[10]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U604/X (STP_NR2_8)                   0.0099063516
                                                  0.3797921240 f
  U724/X (STP_ND2_S_2)                 0.0117848516
                                                  0.3915769756 r
  U948/X (STP_EN2_S_2)                 0.0369724929
                                                  0.4285494685 f
  message[10] (out)                    0.0000000000
                                                  0.4285494685 f
  data arrival time                               0.4285494685

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4285494685
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0285494626


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[26]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U604/X (STP_NR2_8)                   0.0099063516
                                                  0.3797921240 f
  U880/X (STP_ND2_S_2)                 0.0107167959
                                                  0.3905089200 r
  U938/X (STP_EO2_S_0P5)               0.0379297137
                                                  0.4284386337 f
  message[26] (out)                    0.0000000000
                                                  0.4284386337 f
  data arrival time                               0.4284386337

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4284386337
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0284386277


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[18]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U604/X (STP_NR2_8)                   0.0099063516
                                                  0.3797921240 f
  U723/X (STP_ND2_S_2)                 0.0117848516
                                                  0.3915769756 r
  U1047/X (STP_EN2_S_2)                0.0367721021
                                                  0.4283490777 f
  message[18] (out)                    0.0000000000
                                                  0.4283490777 f
  data arrival time                               0.4283490777

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4283490777
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0283490717


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[35]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U711/X (STP_EN3_3)                   0.0633744523
                                                  0.1448497027 f
  U885/X (STP_EN3_3)                   0.0733516663
                                                  0.2182013690 r
  U636/X (STP_INV_S_10)                0.0196150243
                                                  0.2378163934 f
  U756/X (STP_BUF_15)                  0.0191752911
                                                  0.2569916844 f
  U768/X (STP_ND2_9)                   0.0078758597
                                                  0.2648675442 r
  U716/X (STP_NR2_G_12)                0.0095369816
                                                  0.2744045258 f
  U509/X (STP_INV_3)                   0.0105681121
                                                  0.2849726379 r
  U1008/X (STP_OAI31_G_0P75)           0.0176629126
                                                  0.3026355505 f
  U633/X (STP_AOI22_0P5)               0.0247544348
                                                  0.3273899853 r
  U489/X (STP_ND2_G_1)                 0.0275421739
                                                  0.3549321592 f
  U484/X (STP_INV_2)                   0.0190052390
                                                  0.3739373982 r
  U654/X (STP_NR2_1)                   0.0140322447
                                                  0.3879696429 f
  U869/X (STP_EN2_S_1)                 0.0400103629
                                                  0.4279800057 r
  message[35] (out)                    0.0000000000
                                                  0.4279800057 r
  data arrival time                               0.4279800057

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4279800057
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0279799998


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U527/X (STP_INV_6)                   0.0097140968
                                                  0.2889958024 r
  U627/X (STP_NR2_8)                   0.0118888021
                                                  0.3008846045 f
  U591/X (STP_NR2_6)                   0.0121370256
                                                  0.3130216300 r
  U597/X (STP_NR3_G_8)                 0.0107617974
                                                  0.3237834275 f
  U617/X (STP_ND4_MM_8)                0.0261643529
                                                  0.3499477804 r
  U921/X (STP_ND2_S_10)                0.0186214447
                                                  0.3685692251 f
  U604/X (STP_NR2_8)                   0.0130836666
                                                  0.3816528916 r
  U881/X (STP_ND2_S_2)                 0.0101750493
                                                  0.3918279409 f
  U982/X (STP_EO2_S_0P5)               0.0360160768
                                                  0.4278440177 r
  message[2] (out)                     0.0000000000
                                                  0.4278440177 r
  data arrival time                               0.4278440177

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4278440177
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0278440118


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[39]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U769/X (STP_INV_1P5)                 0.0154163539
                                                  0.2946980596 r
  U766/X (STP_OAI21B_4)                0.0180702209
                                                  0.3127682805 f
  U1022/X (STP_ND2_G_3)                0.0110517442
                                                  0.3238200247 r
  U491/X (STP_INV_S_0P65)              0.0148247480
                                                  0.3386447728 f
  U1031/X (STP_ND2_G_3)                0.0155505538
                                                  0.3541953266 r
  U763/X (STP_OAI21_6)                 0.0173378885
                                                  0.3715332150 f
  U1061/X (STP_NR2_G_0P8)              0.0186122358
                                                  0.3901454508 r
  U895/X (STP_EO2_S_0P5)               0.0376325846
                                                  0.4277780354 f
  message[39] (out)                    0.0000000000
                                                  0.4277780354 f
  data arrival time                               0.4277780354

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4277780354
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0277780294


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[31]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U769/X (STP_INV_1P5)                 0.0154163539
                                                  0.2946980596 r
  U766/X (STP_OAI21B_4)                0.0180702209
                                                  0.3127682805 f
  U1022/X (STP_ND2_G_3)                0.0110517442
                                                  0.3238200247 r
  U491/X (STP_INV_S_0P65)              0.0148247480
                                                  0.3386447728 f
  U1031/X (STP_ND2_G_3)                0.0155505538
                                                  0.3541953266 r
  U763/X (STP_OAI21_6)                 0.0173378885
                                                  0.3715332150 f
  U1057/X (STP_NR2_G_0P8)              0.0186122358
                                                  0.3901454508 r
  U893/X (STP_EO2_S_0P5)               0.0376325846
                                                  0.4277780354 f
  message[31] (out)                    0.0000000000
                                                  0.4277780354 f
  data arrival time                               0.4277780354

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4277780354
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0277780294


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[23]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U769/X (STP_INV_1P5)                 0.0154163539
                                                  0.2946980596 r
  U766/X (STP_OAI21B_4)                0.0180702209
                                                  0.3127682805 f
  U1022/X (STP_ND2_G_3)                0.0110517442
                                                  0.3238200247 r
  U491/X (STP_INV_S_0P65)              0.0148247480
                                                  0.3386447728 f
  U1031/X (STP_ND2_G_3)                0.0155505538
                                                  0.3541953266 r
  U763/X (STP_OAI21_6)                 0.0173378885
                                                  0.3715332150 f
  U1050/X (STP_NR2_G_0P8)              0.0186122358
                                                  0.3901454508 r
  U894/X (STP_EO2_S_0P5)               0.0376325846
                                                  0.4277780354 f
  message[23] (out)                    0.0000000000
                                                  0.4277780354 f
  data arrival time                               0.4277780354

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4277780354
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0277780294


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[7] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U769/X (STP_INV_1P5)                 0.0154163539
                                                  0.2946980596 r
  U766/X (STP_OAI21B_4)                0.0180702209
                                                  0.3127682805 f
  U1022/X (STP_ND2_G_3)                0.0110517442
                                                  0.3238200247 r
  U491/X (STP_INV_S_0P65)              0.0148247480
                                                  0.3386447728 f
  U1031/X (STP_ND2_G_3)                0.0155505538
                                                  0.3541953266 r
  U763/X (STP_OAI21_6)                 0.0173378885
                                                  0.3715332150 f
  U1044/X (STP_NR2_G_0P8)              0.0186122358
                                                  0.3901454508 r
  U969/X (STP_EO2_S_0P5)               0.0376325846
                                                  0.4277780354 f
  message[7] (out)                     0.0000000000
                                                  0.4277780354 f
  data arrival time                               0.4277780354

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4277780354
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0277780294


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[53]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U955/X (STP_ND2_S_16)                0.0123895109
                                                  0.3822752833 f
  U751/X (STP_NR2_S_3)                 0.0102940500
                                                  0.3925693333 r
  U949/X (STP_EN2_S_2)                 0.0347539186
                                                  0.4273232520 f
  message[53] (out)                    0.0000000000
                                                  0.4273232520 f
  data arrival time                               0.4273232520

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4273232520
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0273232460


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[45]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U955/X (STP_ND2_S_16)                0.0123895109
                                                  0.3822752833 f
  U973/X (STP_NR2_S_3)                 0.0102940500
                                                  0.3925693333 r
  U957/X (STP_EN2_S_2)                 0.0347539186
                                                  0.4273232520 f
  message[45] (out)                    0.0000000000
                                                  0.4273232520 f
  data arrival time                               0.4273232520

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4273232520
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0273232460


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[37]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U955/X (STP_ND2_S_16)                0.0123895109
                                                  0.3822752833 f
  U972/X (STP_NR2_S_3)                 0.0102940500
                                                  0.3925693333 r
  U956/X (STP_EN2_S_2)                 0.0347539186
                                                  0.4273232520 f
  message[37] (out)                    0.0000000000
                                                  0.4273232520 f
  data arrival time                               0.4273232520

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4273232520
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0273232460


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[29]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U955/X (STP_ND2_S_16)                0.0123895109
                                                  0.3822752833 f
  U971/X (STP_NR2_S_3)                 0.0102940500
                                                  0.3925693333 r
  U959/X (STP_EN2_S_2)                 0.0347539186
                                                  0.4273232520 f
  message[29] (out)                    0.0000000000
                                                  0.4273232520 f
  data arrival time                               0.4273232520

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4273232520
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0273232460


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[21]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U955/X (STP_ND2_S_16)                0.0123895109
                                                  0.3822752833 f
  U974/X (STP_NR2_S_3)                 0.0102940500
                                                  0.3925693333 r
  U958/X (STP_EN2_S_2)                 0.0347539186
                                                  0.4273232520 f
  message[21] (out)                    0.0000000000
                                                  0.4273232520 f
  data arrival time                               0.4273232520

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4273232520
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0273232460


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[13]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U955/X (STP_ND2_S_16)                0.0123895109
                                                  0.3822752833 f
  U975/X (STP_NR2_S_3)                 0.0102940500
                                                  0.3925693333 r
  U977/X (STP_EN2_S_2)                 0.0347539186
                                                  0.4273232520 f
  message[13] (out)                    0.0000000000
                                                  0.4273232520 f
  data arrival time                               0.4273232520

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4273232520
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0273232460


  Startpoint: codeword[65]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[65] (in)                    0.0000000000
                                                  0.0000000000 r
  U706/X (STP_EO2_4)                   0.0516704172
                                                  0.0516704172 r
  U817/X (STP_EN3_3)                   0.0411509871
                                                  0.0928214043 f
  U883/X (STP_EO3_3)                   0.0414142907
                                                  0.1342356950 r
  U703/X (STP_EN3_3)                   0.0734773725
                                                  0.2077130675 r
  U705/X (STP_ND2B_6)                  0.0207231939
                                                  0.2284362614 f
  U549/X (STP_NR2_G_6)                 0.0175396055
                                                  0.2459758669 r
  U707/X (STP_ND2_5)                   0.0204300433
                                                  0.2664059103 f
  U721/X (STP_INV_S_5)                 0.0124347508
                                                  0.2788406610 r
  U516/X (STP_INV_2)                   0.0132562518
                                                  0.2920969129 f
  U761/X (STP_ND2_G_1)                 0.0106484294
                                                  0.3027453423 r
  U735/X (STP_AN2_2)                   0.0258624256
                                                  0.3286077678 r
  U490/X (STP_OR4B_2)                  0.0254872739
                                                  0.3540950418 r
  U483/X (STP_INV_3)                   0.0131171644
                                                  0.3672122061 f
  U861/X (STP_NR2_G_0P5)               0.0210904479
                                                  0.3883026540 r
  U1023/X (STP_EO2_S_0P5)              0.0389606059
                                                  0.4272632599 f
  message[11] (out)                    0.0000000000
                                                  0.4272632599 f
  data arrival time                               0.4272632599

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4272632599
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0272632539


  Startpoint: codeword[65]
              (input port clocked by vclk)
  Endpoint: message[9] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[65] (in)                    0.0000000000
                                                  0.0000000000 r
  U706/X (STP_EO2_4)                   0.0516704172
                                                  0.0516704172 r
  U817/X (STP_EN3_3)                   0.0411509871
                                                  0.0928214043 f
  U883/X (STP_EO3_3)                   0.0414142907
                                                  0.1342356950 r
  U703/X (STP_EN3_3)                   0.0734773725
                                                  0.2077130675 r
  U705/X (STP_ND2B_6)                  0.0207231939
                                                  0.2284362614 f
  U549/X (STP_NR2_G_6)                 0.0175396055
                                                  0.2459758669 r
  U707/X (STP_ND2_5)                   0.0204300433
                                                  0.2664059103 f
  U721/X (STP_INV_S_5)                 0.0124347508
                                                  0.2788406610 r
  U516/X (STP_INV_2)                   0.0132562518
                                                  0.2920969129 f
  U761/X (STP_ND2_G_1)                 0.0106484294
                                                  0.3027453423 r
  U735/X (STP_AN2_2)                   0.0258624256
                                                  0.3286077678 r
  U490/X (STP_OR4B_2)                  0.0254872739
                                                  0.3540950418 r
  U483/X (STP_INV_3)                   0.0131171644
                                                  0.3672122061 f
  U860/X (STP_NR2_G_0P5)               0.0210904479
                                                  0.3883026540 r
  U1045/X (STP_EO2_S_0P5)              0.0389071703
                                                  0.4272098243 f
  message[9] (out)                     0.0000000000
                                                  0.4272098243 f
  data arrival time                               0.4272098243

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4272098243
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0272098184


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[0] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U594/X (STP_BUF_S_8)                 0.0249480456
                                                  0.2421198189 f
  U693/X (STP_ND2_7)                   0.0103867352
                                                  0.2525065541 r
  U522/X (STP_INV_S_5)                 0.0088496506
                                                  0.2613562047 f
  U708/X (STP_ND2_5)                   0.0079411566
                                                  0.2692973614 r
  U805/X (STP_OAI21_4)                 0.0193727612
                                                  0.2886701226 f
  U837/X (STP_NR3_G_3)                 0.0253288448
                                                  0.3139989674 r
  U617/X (STP_ND4_MM_8)                0.0245258808
                                                  0.3385248482 f
  U946/X (STP_NR4_8)                   0.0320739150
                                                  0.3705987632 r
  U856/X (STP_ND2_G_1)                 0.0248347819
                                                  0.3954335451 f
  U649/X (STP_INV_S_1P25)              0.0117142498
                                                  0.4071477950 r
  U647/X (STP_ND2_G_1P5)               0.0108201504
                                                  0.4179679453 f
  U831/X (STP_ND2_G_1)                 0.0089676976
                                                  0.4269356430 r
  message[0] (out)                     0.0000000000
                                                  0.4269356430 r
  data arrival time                               0.4269356430

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4269356430
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0269356370


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U769/X (STP_INV_1P5)                 0.0154163539
                                                  0.2946980596 r
  U766/X (STP_OAI21B_4)                0.0180702209
                                                  0.3127682805 f
  U1022/X (STP_ND2_G_3)                0.0110517442
                                                  0.3238200247 r
  U491/X (STP_INV_S_0P65)              0.0148247480
                                                  0.3386447728 f
  U1031/X (STP_ND2_G_3)                0.0155505538
                                                  0.3541953266 r
  U763/X (STP_OAI21_6)                 0.0173378885
                                                  0.3715332150 f
  U762/X (STP_NR2_1)                   0.0185165405
                                                  0.3900497556 r
  U896/X (STP_EO2_S_0P5)               0.0368816257
                                                  0.4269313812 f
  message[47] (out)                    0.0000000000
                                                  0.4269313812 f
  data arrival time                               0.4269313812

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4269313812
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0269313753


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[15]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U769/X (STP_INV_1P5)                 0.0154163539
                                                  0.2946980596 r
  U766/X (STP_OAI21B_4)                0.0180702209
                                                  0.3127682805 f
  U1022/X (STP_ND2_G_3)                0.0110517442
                                                  0.3238200247 r
  U491/X (STP_INV_S_0P65)              0.0148247480
                                                  0.3386447728 f
  U1031/X (STP_ND2_G_3)                0.0155505538
                                                  0.3541953266 r
  U763/X (STP_OAI21_6)                 0.0173378885
                                                  0.3715332150 f
  U864/X (STP_NR2_1)                   0.0185165405
                                                  0.3900497556 r
  U942/X (STP_EO2_S_0P5)               0.0368816257
                                                  0.4269313812 f
  message[15] (out)                    0.0000000000
                                                  0.4269313812 f
  data arrival time                               0.4269313812

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4269313812
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0269313753


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[61]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U955/X (STP_ND2_S_16)                0.0123895109
                                                  0.3822752833 f
  U736/X (STP_NR2_S_3)                 0.0095907748
                                                  0.3918660581 r
  U750/X (STP_EO2_S_0P5)               0.0348609686
                                                  0.4267270267 f
  message[61] (out)                    0.0000000000
                                                  0.4267270267 f
  data arrival time                               0.4267270267

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4267270267
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0267270207


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[5] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U955/X (STP_ND2_S_16)                0.0123895109
                                                  0.3822752833 f
  U620/X (STP_NR2_S_3)                 0.0095907748
                                                  0.3918660581 r
  U749/X (STP_EO2_S_0P5)               0.0348609686
                                                  0.4267270267 f
  message[5] (out)                     0.0000000000
                                                  0.4267270267 f
  data arrival time                               0.4267270267

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4267270267
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0267270207


  Startpoint: codeword[70]
              (input port clocked by vclk)
  Endpoint: message[38]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[70] (in)                    0.0000000000
                                                  0.0000000000 r
  U838/X (STP_EN2_8)                   0.0552659594
                                                  0.0552659594 r
  U808/X (STP_EN3_3)                   0.0369124748
                                                  0.0921784341 f
  U812/X (STP_EN3_3)                   0.0306883603
                                                  0.1228667945 r
  U916/X (STP_EN3_3)                   0.0380305052
                                                  0.1608972996 f
  U811/X (STP_EN3_3)                   0.0416162163
                                                  0.2025135159 r
  U922/X (STP_ND2_G_3)                 0.0352146029
                                                  0.2377281189 f
  U897/X (STP_INV_6)                   0.0154576004
                                                  0.2531857193 r
  U672/X (STP_INV_4)                   0.0144464672
                                                  0.2676321864 f
  U716/X (STP_NR2_G_12)                0.0160833001
                                                  0.2837154865 r
  U509/X (STP_INV_3)                   0.0132378936
                                                  0.2969533801 f
  U1008/X (STP_OAI31_G_0P75)           0.0096034110
                                                  0.3065567911 r
  U633/X (STP_AOI22_0P5)               0.0231791437
                                                  0.3297359347 f
  U489/X (STP_ND2_G_1)                 0.0217900276
                                                  0.3515259624 r
  U484/X (STP_INV_2)                   0.0185236633
                                                  0.3700496256 f
  U1059/X (STP_NR2_G_0P8)              0.0192195475
                                                  0.3892691731 r
  U1060/X (STP_EO2_S_0P5)              0.0373489261
                                                  0.4266180992 f
  message[38] (out)                    0.0000000000
                                                  0.4266180992 f
  data arrival time                               0.4266180992

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4266180992
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0266180933


  Startpoint: codeword[70]
              (input port clocked by vclk)
  Endpoint: message[36]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[70] (in)                    0.0000000000
                                                  0.0000000000 r
  U838/X (STP_EN2_8)                   0.0552659594
                                                  0.0552659594 r
  U808/X (STP_EN3_3)                   0.0369124748
                                                  0.0921784341 f
  U812/X (STP_EN3_3)                   0.0306883603
                                                  0.1228667945 r
  U916/X (STP_EN3_3)                   0.0380305052
                                                  0.1608972996 f
  U811/X (STP_EN3_3)                   0.0416162163
                                                  0.2025135159 r
  U922/X (STP_ND2_G_3)                 0.0352146029
                                                  0.2377281189 f
  U897/X (STP_INV_6)                   0.0154576004
                                                  0.2531857193 r
  U672/X (STP_INV_4)                   0.0144464672
                                                  0.2676321864 f
  U716/X (STP_NR2_G_12)                0.0160833001
                                                  0.2837154865 r
  U509/X (STP_INV_3)                   0.0132378936
                                                  0.2969533801 f
  U1008/X (STP_OAI31_G_0P75)           0.0096034110
                                                  0.3065567911 r
  U633/X (STP_AOI22_0P5)               0.0231791437
                                                  0.3297359347 f
  U489/X (STP_ND2_G_1)                 0.0217900276
                                                  0.3515259624 r
  U484/X (STP_INV_2)                   0.0185236633
                                                  0.3700496256 f
  U1025/X (STP_NR2_G_0P8)              0.0192195475
                                                  0.3892691731 r
  U729/X (STP_EO2_S_0P5)               0.0373489261
                                                  0.4266180992 f
  message[36] (out)                    0.0000000000
                                                  0.4266180992 f
  data arrival time                               0.4266180992

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4266180992
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0266180933


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[51]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U769/X (STP_INV_1P5)                 0.0154163539
                                                  0.2946980596 r
  U766/X (STP_OAI21B_4)                0.0180702209
                                                  0.3127682805 f
  U1022/X (STP_ND2_G_3)                0.0110517442
                                                  0.3238200247 r
  U491/X (STP_INV_S_0P65)              0.0148247480
                                                  0.3386447728 f
  U1031/X (STP_ND2_G_3)                0.0155505538
                                                  0.3541953266 r
  U1067/X (STP_INV_S_1)                0.0113899112
                                                  0.3655852377 f
  U873/X (STP_NR3_G_1)                 0.0211621225
                                                  0.3867473602 r
  U648/X (STP_EO2_S_0P5)               0.0389477015
                                                  0.4256950617 f
  message[51] (out)                    0.0000000000
                                                  0.4256950617 f
  data arrival time                               0.4256950617

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4256950617
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0256950557


  Startpoint: codeword[9]
              (input port clocked by vclk)
  Endpoint: message[12]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[9] (in)                     0.0000000000
                                                  0.0000000000 r
  U822/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U829/X (STP_EN3_6)                   0.0650714934
                                                  0.0792131945 f
  U745/X (STP_EN3_3)                   0.0672945306
                                                  0.1465077251 f
  U700/X (STP_EN3_3)                   0.0716608614
                                                  0.2181685865 r
  U753/X (STP_BUF_S_8)                 0.0227786303
                                                  0.2409472167 r
  U624/X (STP_INV_6P5)                 0.0073012859
                                                  0.2482485026 f
  U707/X (STP_ND2_5)                   0.0084189028
                                                  0.2566674054 r
  U721/X (STP_INV_S_5)                 0.0111497343
                                                  0.2678171396 f
  U516/X (STP_INV_2)                   0.0117230415
                                                  0.2795401812 r
  U761/X (STP_ND2_G_1)                 0.0142503381
                                                  0.2937905192 f
  U735/X (STP_AN2_2)                   0.0191682875
                                                  0.3129588068 f
  U490/X (STP_OR4B_2)                  0.0483602583
                                                  0.3613190651 f
  U483/X (STP_INV_3)                   0.0149179101
                                                  0.3762369752 r
  U862/X (STP_NR2_1)                   0.0130546093
                                                  0.3892915845 f
  U645/X (STP_EO2_S_0P5)               0.0363963544
                                                  0.4256879389 r
  message[12] (out)                    0.0000000000
                                                  0.4256879389 r
  data arrival time                               0.4256879389

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4256879389
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0256879330


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[34]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U527/X (STP_INV_6)                   0.0097140968
                                                  0.2889958024 r
  U627/X (STP_NR2_8)                   0.0118888021
                                                  0.3008846045 f
  U591/X (STP_NR2_6)                   0.0121370256
                                                  0.3130216300 r
  U597/X (STP_NR3_G_8)                 0.0107617974
                                                  0.3237834275 f
  U617/X (STP_ND4_MM_8)                0.0261643529
                                                  0.3499477804 r
  U921/X (STP_ND2_S_10)                0.0186214447
                                                  0.3685692251 f
  U919/X (STP_NR2_G_0P8)               0.0196237266
                                                  0.3881929517 r
  U944/X (STP_EO2_S_0P5)               0.0374649167
                                                  0.4256578684 f
  message[34] (out)                    0.0000000000
                                                  0.4256578684 f
  data arrival time                               0.4256578684

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4256578684
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0256578624


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[50]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U527/X (STP_INV_6)                   0.0097140968
                                                  0.2889958024 r
  U627/X (STP_NR2_8)                   0.0118888021
                                                  0.3008846045 f
  U591/X (STP_NR2_6)                   0.0121370256
                                                  0.3130216300 r
  U597/X (STP_NR3_G_8)                 0.0107617974
                                                  0.3237834275 f
  U617/X (STP_ND4_MM_8)                0.0261643529
                                                  0.3499477804 r
  U921/X (STP_ND2_S_10)                0.0186214447
                                                  0.3685692251 f
  U920/X (STP_NR2_G_0P8)               0.0196237266
                                                  0.3881929517 r
  U960/X (STP_EO2_S_0P5)               0.0373850465
                                                  0.4255779982 f
  message[50] (out)                    0.0000000000
                                                  0.4255779982 f
  data arrival time                               0.4255779982

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4255779982
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0255779922


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[6] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U711/X (STP_EN3_3)                   0.0633744523
                                                  0.1448497027 f
  U885/X (STP_EN3_3)                   0.0733516663
                                                  0.2182013690 r
  U636/X (STP_INV_S_10)                0.0196150243
                                                  0.2378163934 f
  U709/X (STP_INV_6)                   0.0116639882
                                                  0.2494803816 r
  U696/X (STP_NR2_G_12)                0.0095656067
                                                  0.2590459883 f
  U538/X (STP_INV_4)                   0.0076944530
                                                  0.2667404413 r
  U615/X (STP_NR2_G_5)                 0.0098313987
                                                  0.2765718400 f
  U613/X (STP_AOI21_6)                 0.0121865571
                                                  0.2887583971 r
  U694/X (STP_ND2_5)                   0.0180928707
                                                  0.3068512678 f
  U910/X (STP_NR3_G_8)                 0.0176783502
                                                  0.3245296180 r
  U952/X (STP_INV_3)                   0.0158331692
                                                  0.3403627872 f
  U967/X (STP_NR2_8)                   0.0156446695
                                                  0.3560074568 r
  U486/X (STP_NR2_S_3)                 0.0146394372
                                                  0.3706468940 f
  U979/X (STP_ND2_G_1)                 0.0126287341
                                                  0.3832756281 r
  U859/X (STP_EN2_0P5)                 0.0421666503
                                                  0.4254422784 f
  message[6] (out)                     0.0000000000
                                                  0.4254422784 f
  data arrival time                               0.4254422784

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4254422784
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0254422724


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[57]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U746/X (STP_INV_3P5)                 0.0185236335
                                                  0.2356954068 r
  U898/X (STP_AN2_7)                   0.0294185430
                                                  0.2651139498 r
  U901/X (STP_ND2_9)                   0.0142642260
                                                  0.2793781757 f
  U602/X (STP_BUF_S_8)                 0.0188567042
                                                  0.2982348800 f
  U950/X (STP_NR2_1)                   0.0245996416
                                                  0.3228345215 r
  U712/X (STP_NR3_G_4)                 0.0182103813
                                                  0.3410449028 f
  U816/X (STP_BUF_3P5)                 0.0218550563
                                                  0.3628999591 f
  U481/X (STP_INV_S_0P65)              0.0103873909
                                                  0.3732873499 r
  U993/X (STP_ND2_G_1)                 0.0162803233
                                                  0.3895676732 f
  U1071/X (STP_EN2_S_2)                0.0354015529
                                                  0.4249692261 r
  message[57] (out)                    0.0000000000
                                                  0.4249692261 r
  data arrival time                               0.4249692261

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4249692261
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0249692202


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[28]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U746/X (STP_INV_3P5)                 0.0185236335
                                                  0.2356954068 r
  U695/X (STP_INV_7P5)                 0.0137399882
                                                  0.2494353950 f
  U876/X (STP_ND2_S_0P8)               0.0160532296
                                                  0.2654886246 r
  U851/X (STP_OAI31_G_0P5)             0.0246670842
                                                  0.2901557088 f
  U1017/X (STP_ND2_S_1)                0.0185542107
                                                  0.3087099195 r
  U1020/X (STP_ND4_1P5)                0.0398003757
                                                  0.3485102952 f
  U1021/X (STP_INV_2)                  0.0231639743
                                                  0.3716742694 r
  U1054/X (STP_NR2_G_0P8)              0.0159132779
                                                  0.3875875473 f
  U730/X (STP_EO2_S_0P5)               0.0372731984
                                                  0.4248607457 r
  message[28] (out)                    0.0000000000
                                                  0.4248607457 r
  data arrival time                               0.4248607457

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4248607457
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0248607397


  Startpoint: codeword[9]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[9] (in)                     0.0000000000
                                                  0.0000000000 r
  U822/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U829/X (STP_EN3_6)                   0.0650714934
                                                  0.0792131945 f
  U745/X (STP_EN3_3)                   0.0672945306
                                                  0.1465077251 f
  U789/X (STP_EN3_3)                   0.0739280432
                                                  0.2204357684 r
  U788/X (STP_NR2B_8)                  0.0290377438
                                                  0.2494735122 r
  U541/X (STP_INV_2)                   0.0132285357
                                                  0.2627020478 f
  U525/X (STP_NR2_G_4)                 0.0183933675
                                                  0.2810954154 r
  U792/X (STP_OR2_4)                   0.0224589407
                                                  0.3035543561 r
  U622/X (STP_ND2_G_3)                 0.0132613778
                                                  0.3168157339 f
  U1024/X (STP_ND2_S_0P8)              0.0158553720
                                                  0.3326711059 r
  U853/X (STP_ND2B_2)                  0.0266644657
                                                  0.3593355715 r
  U951/X (STP_ND2_S_10)                0.0124883652
                                                  0.3718239367 f
  U1043/X (STP_NR2_G_0P8)              0.0157275796
                                                  0.3875515163 r
  U968/X (STP_EO2_S_0P5)               0.0372275412
                                                  0.4247790575 f
  message[4] (out)                     0.0000000000
                                                  0.4247790575 f
  data arrival time                               0.4247790575

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4247790575
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0247790515


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U746/X (STP_INV_3P5)                 0.0185236335
                                                  0.2356954068 r
  U898/X (STP_AN2_7)                   0.0294185430
                                                  0.2651139498 r
  U901/X (STP_ND2_9)                   0.0142642260
                                                  0.2793781757 f
  U602/X (STP_BUF_S_8)                 0.0188567042
                                                  0.2982348800 f
  U691/X (STP_INV_4)                   0.0067477524
                                                  0.3049826324 r
  U844/X (STP_AOI22_0P5)               0.0269944668
                                                  0.3319770992 f
  U658/X (STP_ND2_G_1P5)               0.0225007832
                                                  0.3544778824 r
  U587/X (STP_INV_4)                   0.0144830048
                                                  0.3689608872 f
  U1064/X (STP_NR2_G_0P8)              0.0176685750
                                                  0.3866294622 r
  U1065/X (STP_EO2_S_0P5)              0.0373124182
                                                  0.4239418805 f
  message[46] (out)                    0.0000000000
                                                  0.4239418805 f
  data arrival time                               0.4239418805

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4239418805
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0239418745


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[33]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U711/X (STP_EN3_3)                   0.0633744523
                                                  0.1448497027 f
  U885/X (STP_EN3_3)                   0.0733516663
                                                  0.2182013690 r
  U636/X (STP_INV_S_10)                0.0196150243
                                                  0.2378163934 f
  U756/X (STP_BUF_15)                  0.0191752911
                                                  0.2569916844 f
  U768/X (STP_ND2_9)                   0.0078758597
                                                  0.2648675442 r
  U716/X (STP_NR2_G_12)                0.0095369816
                                                  0.2744045258 f
  U509/X (STP_INV_3)                   0.0105681121
                                                  0.2849726379 r
  U1008/X (STP_OAI31_G_0P75)           0.0176629126
                                                  0.3026355505 f
  U633/X (STP_AOI22_0P5)               0.0247544348
                                                  0.3273899853 r
  U489/X (STP_ND2_G_1)                 0.0275421739
                                                  0.3549321592 f
  U484/X (STP_INV_2)                   0.0190052390
                                                  0.3739373982 r
  U637/X (STP_NR2_1)                   0.0134316087
                                                  0.3873690069 f
  U1058/X (STP_EO2_S_0P5)              0.0364218354
                                                  0.4237908423 r
  message[33] (out)                    0.0000000000
                                                  0.4237908423 r
  data arrival time                               0.4237908423

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4237908423
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0237908363


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U746/X (STP_INV_3P5)                 0.0185236335
                                                  0.2356954068 r
  U695/X (STP_INV_7P5)                 0.0137399882
                                                  0.2494353950 f
  U876/X (STP_ND2_S_0P8)               0.0160532296
                                                  0.2654886246 r
  U851/X (STP_OAI31_G_0P5)             0.0246670842
                                                  0.2901557088 f
  U1017/X (STP_ND2_S_1)                0.0185542107
                                                  0.3087099195 r
  U1020/X (STP_ND4_1P5)                0.0398003757
                                                  0.3485102952 f
  U1021/X (STP_INV_2)                  0.0231639743
                                                  0.3716742694 r
  U1055/X (STP_NR2_G_0P8)              0.0146713257
                                                  0.3863455951 f
  U1056/X (STP_EO2_S_0P5)              0.0373283923
                                                  0.4236739874 r
  message[30] (out)                    0.0000000000
                                                  0.4236739874 r
  data arrival time                               0.4236739874

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4236739874
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0236739814


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[59]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U769/X (STP_INV_1P5)                 0.0154163539
                                                  0.2946980596 r
  U766/X (STP_OAI21B_4)                0.0180702209
                                                  0.3127682805 f
  U1022/X (STP_ND2_G_3)                0.0110517442
                                                  0.3238200247 r
  U803/X (STP_NR4_1)                   0.0120768249
                                                  0.3358968496 f
  U488/X (STP_BUF_2)                   0.0259427726
                                                  0.3618396223 f
  U482/X (STP_INV_S_0P65)              0.0136643946
                                                  0.3755040169 r
  U650/X (STP_ND2_1P5)                 0.0138069689
                                                  0.3893109858 f
  U1072/X (STP_EN2_S_2)                0.0341209769
                                                  0.4234319627 r
  message[59] (out)                    0.0000000000
                                                  0.4234319627 r
  data arrival time                               0.4234319627

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4234319627
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0234319568


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U746/X (STP_INV_3P5)                 0.0185236335
                                                  0.2356954068 r
  U695/X (STP_INV_7P5)                 0.0137399882
                                                  0.2494353950 f
  U876/X (STP_ND2_S_0P8)               0.0160532296
                                                  0.2654886246 r
  U851/X (STP_OAI31_G_0P5)             0.0246670842
                                                  0.2901557088 f
  U1017/X (STP_ND2_S_1)                0.0185542107
                                                  0.3087099195 r
  U1020/X (STP_ND4_1P5)                0.0398003757
                                                  0.3485102952 f
  U1021/X (STP_INV_2)                  0.0231639743
                                                  0.3716742694 r
  U1052/X (STP_NR2_G_0P8)              0.0146713257
                                                  0.3863455951 f
  U1053/X (STP_EO2_S_0P5)              0.0369719565
                                                  0.4233175516 r
  message[27] (out)                    0.0000000000
                                                  0.4233175516 r
  data arrival time                               0.4233175516

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4233175516
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0233175457


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[25]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U746/X (STP_INV_3P5)                 0.0185236335
                                                  0.2356954068 r
  U695/X (STP_INV_7P5)                 0.0137399882
                                                  0.2494353950 f
  U876/X (STP_ND2_S_0P8)               0.0160532296
                                                  0.2654886246 r
  U851/X (STP_OAI31_G_0P5)             0.0246670842
                                                  0.2901557088 f
  U1017/X (STP_ND2_S_1)                0.0185542107
                                                  0.3087099195 r
  U1020/X (STP_ND4_1P5)                0.0398003757
                                                  0.3485102952 f
  U1021/X (STP_INV_2)                  0.0231639743
                                                  0.3716742694 r
  U1051/X (STP_NR2_G_0P8)              0.0146713257
                                                  0.3863455951 f
  U991/X (STP_EO2_S_0P5)               0.0369719565
                                                  0.4233175516 r
  message[25] (out)                    0.0000000000
                                                  0.4233175516 r
  data arrival time                               0.4233175516

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4233175516
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0233175457


  Startpoint: codeword[9]
              (input port clocked by vclk)
  Endpoint: message[52]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[9] (in)                     0.0000000000
                                                  0.0000000000 r
  U822/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U829/X (STP_EN3_6)                   0.0650714934
                                                  0.0792131945 f
  U745/X (STP_EN3_3)                   0.0672945306
                                                  0.1465077251 f
  U789/X (STP_EN3_3)                   0.0739280432
                                                  0.2204357684 r
  U788/X (STP_NR2B_8)                  0.0290377438
                                                  0.2494735122 r
  U541/X (STP_INV_2)                   0.0132285357
                                                  0.2627020478 f
  U525/X (STP_NR2_G_4)                 0.0183933675
                                                  0.2810954154 r
  U792/X (STP_OR2_4)                   0.0224589407
                                                  0.3035543561 r
  U622/X (STP_ND2_G_3)                 0.0132613778
                                                  0.3168157339 f
  U1024/X (STP_ND2_S_0P8)              0.0158553720
                                                  0.3326711059 r
  U853/X (STP_ND2B_2)                  0.0266644657
                                                  0.3593355715 r
  U951/X (STP_ND2_S_10)                0.0124883652
                                                  0.3718239367 f
  U966/X (STP_NR2_1)                   0.0141805708
                                                  0.3860045075 r
  U1068/X (STP_EO2_S_0P5)              0.0366535783
                                                  0.4226580858 f
  message[52] (out)                    0.0000000000
                                                  0.4226580858 f
  data arrival time                               0.4226580858

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4226580858
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0226580799


  Startpoint: codeword[9]
              (input port clocked by vclk)
  Endpoint: message[44]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[9] (in)                     0.0000000000
                                                  0.0000000000 r
  U822/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U829/X (STP_EN3_6)                   0.0650714934
                                                  0.0792131945 f
  U745/X (STP_EN3_3)                   0.0672945306
                                                  0.1465077251 f
  U789/X (STP_EN3_3)                   0.0739280432
                                                  0.2204357684 r
  U788/X (STP_NR2B_8)                  0.0290377438
                                                  0.2494735122 r
  U541/X (STP_INV_2)                   0.0132285357
                                                  0.2627020478 f
  U525/X (STP_NR2_G_4)                 0.0183933675
                                                  0.2810954154 r
  U792/X (STP_OR2_4)                   0.0224589407
                                                  0.3035543561 r
  U622/X (STP_ND2_G_3)                 0.0132613778
                                                  0.3168157339 f
  U1024/X (STP_ND2_S_0P8)              0.0158553720
                                                  0.3326711059 r
  U853/X (STP_ND2B_2)                  0.0266644657
                                                  0.3593355715 r
  U951/X (STP_ND2_S_10)                0.0124883652
                                                  0.3718239367 f
  U479/X (STP_NR2_1)                   0.0141805708
                                                  0.3860045075 r
  U646/X (STP_EO2_S_0P5)               0.0366385281
                                                  0.4226430357 f
  message[44] (out)                    0.0000000000
                                                  0.4226430357 f
  data arrival time                               0.4226430357

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4226430357
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0226430297


  Startpoint: codeword[70]
              (input port clocked by vclk)
  Endpoint: message[3] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[70] (in)                    0.0000000000
                                                  0.0000000000 r
  U838/X (STP_EN2_8)                   0.0552659594
                                                  0.0552659594 r
  U808/X (STP_EN3_3)                   0.0369124748
                                                  0.0921784341 f
  U812/X (STP_EN3_3)                   0.0306883603
                                                  0.1228667945 r
  U916/X (STP_EN3_3)                   0.0380305052
                                                  0.1608972996 f
  U811/X (STP_EN3_3)                   0.0416162163
                                                  0.2025135159 r
  U922/X (STP_ND2_G_3)                 0.0352146029
                                                  0.2377281189 f
  U849/X (STP_NR2_G_2)                 0.0243220329
                                                  0.2620501518 r
  U698/X (STP_NR2B_4)                  0.0271390378
                                                  0.2891891897 r
  U1004/X (STP_OAI21_0P5)              0.0218116641
                                                  0.3110008538 f
  U798/X (STP_AN4B_1)                  0.0293216407
                                                  0.3403224945 f
  U660/X (STP_INV_2)                   0.0127716660
                                                  0.3530941606 r
  U485/X (STP_INV_2)                   0.0138262808
                                                  0.3669204414 f
  U653/X (STP_NR2_1)                   0.0172982812
                                                  0.3842187226 r
  U478/X (STP_EN2_S_1)                 0.0381559134
                                                  0.4223746359 f
  message[3] (out)                     0.0000000000
                                                  0.4223746359 f
  data arrival time                               0.4223746359

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4223746359
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0223746300


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[55]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U601/X (STP_INV_2)                   0.0112367868
                                                  0.2905184925 r
  U600/X (STP_ND2_S_5)                 0.0104897022
                                                  0.3010081947 f
  U506/X (STP_ND2_S_3)                 0.0133160055
                                                  0.3143242002 r
  U813/X (STP_NR4_6)                   0.0161328018
                                                  0.3304570019 f
  U947/X (STP_ND2_S_10)                0.0171965063
                                                  0.3476535082 r
  U891/X (STP_BUF_S_10)                0.0222322643
                                                  0.3698857725 r
  U945/X (STP_ND3_2)                   0.0165339708
                                                  0.3864197433 f
  U1070/X (STP_EN2_S_2)                0.0359230936
                                                  0.4223428369 r
  message[55] (out)                    0.0000000000
                                                  0.4223428369 r
  data arrival time                               0.4223428369

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4223428369
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0223428309


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[63]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U769/X (STP_INV_1P5)                 0.0154163539
                                                  0.2946980596 r
  U766/X (STP_OAI21B_4)                0.0180702209
                                                  0.3127682805 f
  U1022/X (STP_ND2_G_3)                0.0110517442
                                                  0.3238200247 r
  U491/X (STP_INV_S_0P65)              0.0148247480
                                                  0.3386447728 f
  U1031/X (STP_ND2_G_3)                0.0155505538
                                                  0.3541953266 r
  U763/X (STP_OAI21_6)                 0.0173378885
                                                  0.3715332150 f
  U807/X (STP_NR2_S_1P5)               0.0141396821
                                                  0.3856728971 r
  U937/X (STP_EN2_S_2)                 0.0362899899
                                                  0.4219628870 f
  message[63] (out)                    0.0000000000
                                                  0.4219628870 f
  data arrival time                               0.4219628870

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4219628870
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0219628811


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[43]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U746/X (STP_INV_3P5)                 0.0185236335
                                                  0.2356954068 r
  U898/X (STP_AN2_7)                   0.0294185430
                                                  0.2651139498 r
  U901/X (STP_ND2_9)                   0.0142642260
                                                  0.2793781757 f
  U602/X (STP_BUF_S_8)                 0.0188567042
                                                  0.2982348800 f
  U691/X (STP_INV_4)                   0.0067477524
                                                  0.3049826324 r
  U844/X (STP_AOI22_0P5)               0.0269944668
                                                  0.3319770992 f
  U658/X (STP_ND2_G_1P5)               0.0225007832
                                                  0.3544778824 r
  U587/X (STP_INV_4)                   0.0144830048
                                                  0.3689608872 f
  U656/X (STP_NR2_1)                   0.0161402822
                                                  0.3851011693 r
  U1063/X (STP_EO2_S_0P5)              0.0367887020
                                                  0.4218898714 f
  message[43] (out)                    0.0000000000
                                                  0.4218898714 f
  data arrival time                               0.4218898714

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4218898714
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0218898654


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[22]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U746/X (STP_INV_3P5)                 0.0189497322
                                                  0.2363992929 f
  U695/X (STP_INV_7P5)                 0.0124980807
                                                  0.2488973737 r
  U611/X (STP_ND3_4)                   0.0239812136
                                                  0.2728785872 f
  U614/X (STP_NR2_G_4)                 0.0167755187
                                                  0.2896541059 r
  U613/X (STP_AOI21_6)                 0.0162895918
                                                  0.3059436977 f
  U694/X (STP_ND2_5)                   0.0116992593
                                                  0.3176429570 r
  U910/X (STP_NR3_G_8)                 0.0109546185
                                                  0.3285975754 f
  U952/X (STP_INV_3)                   0.0125196278
                                                  0.3411172032 r
  U967/X (STP_NR2_8)                   0.0150014460
                                                  0.3561186492 f
  U486/X (STP_NR2_S_3)                 0.0126092136
                                                  0.3687278628 r
  U984/X (STP_ND2_G_1)                 0.0174508691
                                                  0.3861787319 f
  U1049/X (STP_EN2_S_2)                0.0355040729
                                                  0.4216828048 r
  message[22] (out)                    0.0000000000
                                                  0.4216828048 r
  data arrival time                               0.4216828048

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4216828048
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0216827989


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[14]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U746/X (STP_INV_3P5)                 0.0189497322
                                                  0.2363992929 f
  U695/X (STP_INV_7P5)                 0.0124980807
                                                  0.2488973737 r
  U611/X (STP_ND3_4)                   0.0239812136
                                                  0.2728785872 f
  U614/X (STP_NR2_G_4)                 0.0167755187
                                                  0.2896541059 r
  U613/X (STP_AOI21_6)                 0.0162895918
                                                  0.3059436977 f
  U694/X (STP_ND2_5)                   0.0116992593
                                                  0.3176429570 r
  U910/X (STP_NR3_G_8)                 0.0109546185
                                                  0.3285975754 f
  U952/X (STP_INV_3)                   0.0125196278
                                                  0.3411172032 r
  U967/X (STP_NR2_8)                   0.0150014460
                                                  0.3561186492 f
  U486/X (STP_NR2_S_3)                 0.0126092136
                                                  0.3687278628 r
  U985/X (STP_ND2_G_1)                 0.0174508691
                                                  0.3861787319 f
  U989/X (STP_EN2_S_2)                 0.0354647636
                                                  0.4216434956 r
  message[14] (out)                    0.0000000000
                                                  0.4216434956 r
  data arrival time                               0.4216434956

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4216434956
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0216434896


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[41]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U746/X (STP_INV_3P5)                 0.0185236335
                                                  0.2356954068 r
  U898/X (STP_AN2_7)                   0.0294185430
                                                  0.2651139498 r
  U901/X (STP_ND2_9)                   0.0142642260
                                                  0.2793781757 f
  U602/X (STP_BUF_S_8)                 0.0188567042
                                                  0.2982348800 f
  U691/X (STP_INV_4)                   0.0067477524
                                                  0.3049826324 r
  U844/X (STP_AOI22_0P5)               0.0269944668
                                                  0.3319770992 f
  U658/X (STP_ND2_G_1P5)               0.0225007832
                                                  0.3544778824 r
  U587/X (STP_INV_4)                   0.0144830048
                                                  0.3689608872 f
  U652/X (STP_NR2_1)                   0.0144623220
                                                  0.3834232092 r
  U1062/X (STP_EO2_S_0P5)              0.0366403461
                                                  0.4200635552 f
  message[41] (out)                    0.0000000000
                                                  0.4200635552 f
  data arrival time                               0.4200635552

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4200635552
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0200635493


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[42]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0714089721
                                                  0.2171717733 f
  U746/X (STP_INV_3P5)                 0.0185236335
                                                  0.2356954068 r
  U898/X (STP_AN2_7)                   0.0294185430
                                                  0.2651139498 r
  U901/X (STP_ND2_9)                   0.0142642260
                                                  0.2793781757 f
  U602/X (STP_BUF_S_8)                 0.0188567042
                                                  0.2982348800 f
  U691/X (STP_INV_4)                   0.0067477524
                                                  0.3049826324 r
  U844/X (STP_AOI22_0P5)               0.0269944668
                                                  0.3319770992 f
  U658/X (STP_ND2_G_1P5)               0.0225007832
                                                  0.3544778824 r
  U587/X (STP_INV_4)                   0.0144830048
                                                  0.3689608872 f
  U903/X (STP_NR2_1P5)                 0.0147843957
                                                  0.3837452829 r
  U943/X (STP_EO2_S_0P5)               0.0362298191
                                                  0.4199751019 f
  message[42] (out)                    0.0000000000
                                                  0.4199751019 f
  data arrival time                               0.4199751019

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4199751019
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0199750960


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U711/X (STP_EN3_3)                   0.0633744523
                                                  0.1448497027 f
  U885/X (STP_EN3_3)                   0.0733516663
                                                  0.2182013690 r
  U636/X (STP_INV_S_10)                0.0196150243
                                                  0.2378163934 f
  U709/X (STP_INV_6)                   0.0116639882
                                                  0.2494803816 r
  U696/X (STP_NR2_G_12)                0.0095656067
                                                  0.2590459883 f
  U625/X (STP_ND2_10)                  0.0082777143
                                                  0.2673237026 r
  U519/X (STP_BUF_5)                   0.0181654096
                                                  0.2854891121 r
  U1013/X (STP_OAI22_0P5)              0.0208185911
                                                  0.3063077033 f
  U662/X (STP_NR2_G_0P8)               0.0206803977
                                                  0.3269881010 r
  U1015/X (STP_ND2_G_1P5)              0.0235369503
                                                  0.3505250514 f
  U1016/X (STP_INV_2)                  0.0185963213
                                                  0.3691213727 r
  U651/X (STP_NR2_1)                   0.0131891370
                                                  0.3823105097 f
  U1048/X (STP_EO2_S_0P5)              0.0364682674
                                                  0.4187787771 r
  message[19] (out)                    0.0000000000
                                                  0.4187787771 r
  data arrival time                               0.4187787771

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4187787771
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0187787712


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[17]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U711/X (STP_EN3_3)                   0.0633744523
                                                  0.1448497027 f
  U885/X (STP_EN3_3)                   0.0733516663
                                                  0.2182013690 r
  U636/X (STP_INV_S_10)                0.0196150243
                                                  0.2378163934 f
  U709/X (STP_INV_6)                   0.0116639882
                                                  0.2494803816 r
  U696/X (STP_NR2_G_12)                0.0095656067
                                                  0.2590459883 f
  U625/X (STP_ND2_10)                  0.0082777143
                                                  0.2673237026 r
  U519/X (STP_BUF_5)                   0.0181654096
                                                  0.2854891121 r
  U1013/X (STP_OAI22_0P5)              0.0208185911
                                                  0.3063077033 f
  U662/X (STP_NR2_G_0P8)               0.0206803977
                                                  0.3269881010 r
  U1015/X (STP_ND2_G_1P5)              0.0235369503
                                                  0.3505250514 f
  U1016/X (STP_INV_2)                  0.0185963213
                                                  0.3691213727 r
  U655/X (STP_NR2_1)                   0.0131891370
                                                  0.3823105097 f
  U1046/X (STP_EO2_S_0P5)              0.0363486409
                                                  0.4186591506 r
  message[17] (out)                    0.0000000000
                                                  0.4186591506 r
  data arrival time                               0.4186591506

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4186591506
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0186591446


  Startpoint: codeword[70]
              (input port clocked by vclk)
  Endpoint: message[1] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[70] (in)                    0.0000000000
                                                  0.0000000000 r
  U838/X (STP_EN2_8)                   0.0552659594
                                                  0.0552659594 r
  U808/X (STP_EN3_3)                   0.0369124748
                                                  0.0921784341 f
  U812/X (STP_EN3_3)                   0.0306883603
                                                  0.1228667945 r
  U916/X (STP_EN3_3)                   0.0380305052
                                                  0.1608972996 f
  U811/X (STP_EN3_3)                   0.0416162163
                                                  0.2025135159 r
  U922/X (STP_ND2_G_3)                 0.0352146029
                                                  0.2377281189 f
  U849/X (STP_NR2_G_2)                 0.0243220329
                                                  0.2620501518 r
  U698/X (STP_NR2B_4)                  0.0271390378
                                                  0.2891891897 r
  U1004/X (STP_OAI21_0P5)              0.0218116641
                                                  0.3110008538 f
  U798/X (STP_AN4B_1)                  0.0293216407
                                                  0.3403224945 f
  U660/X (STP_INV_2)                   0.0127716660
                                                  0.3530941606 r
  U485/X (STP_INV_2)                   0.0138262808
                                                  0.3669204414 f
  U857/X (STP_NR2_1)                   0.0146414936
                                                  0.3815619349 r
  U909/X (STP_EO2_S_0P5)               0.0366459489
                                                  0.4182078838 f
  message[1] (out)                     0.0000000000
                                                  0.4182078838 f
  data arrival time                               0.4182078838

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4182078838
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0182078779


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[20]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U746/X (STP_INV_3P5)                 0.0189497322
                                                  0.2363992929 f
  U695/X (STP_INV_7P5)                 0.0124980807
                                                  0.2488973737 r
  U611/X (STP_ND3_4)                   0.0239812136
                                                  0.2728785872 f
  U614/X (STP_NR2_G_4)                 0.0167755187
                                                  0.2896541059 r
  U613/X (STP_AOI21_6)                 0.0162895918
                                                  0.3059436977 f
  U694/X (STP_ND2_5)                   0.0116992593
                                                  0.3176429570 r
  U910/X (STP_NR3_G_8)                 0.0109546185
                                                  0.3285975754 f
  U952/X (STP_INV_3)                   0.0125196278
                                                  0.3411172032 r
  U967/X (STP_NR2_8)                   0.0150014460
                                                  0.3561186492 f
  U951/X (STP_ND2_S_10)                0.0160769522
                                                  0.3721956015 r
  U734/X (STP_NR2_G_2)                 0.0098527968
                                                  0.3820483983 f
  U644/X (STP_EO2_S_0P5)               0.0360514224
                                                  0.4180998206 r
  message[20] (out)                    0.0000000000
                                                  0.4180998206 r
  data arrival time                               0.4180998206

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4180998206
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0180998147


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[54]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U746/X (STP_INV_3P5)                 0.0189497322
                                                  0.2363992929 f
  U898/X (STP_AN2_7)                   0.0238228440
                                                  0.2602221370 f
  U901/X (STP_ND2_9)                   0.0088875294
                                                  0.2691096663 r
  U602/X (STP_BUF_S_8)                 0.0172404051
                                                  0.2863500714 r
  U906/X (STP_NR2_1)                   0.0127250552
                                                  0.2990751266 f
  U845/X (STP_AN3B_2)                  0.0139788687
                                                  0.3130539954 r
  U632/X (STP_OAI211_2)                0.0352348387
                                                  0.3482888341 f
  U905/X (STP_INV_3P5)                 0.0177809596
                                                  0.3660697937 r
  U874/X (STP_NR2_1)                   0.0144213140
                                                  0.3804911077 f
  U1069/X (STP_EO2_S_0P5)              0.0368561149
                                                  0.4173472226 r
  message[54] (out)                    0.0000000000
                                                  0.4173472226 r
  data arrival time                               0.4173472226

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4173472226
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0173472166


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[58]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U923/X (STP_AN2_MG_6)                0.0434928387
                                                  0.2609423995 r
  U607/X (STP_ND2_12)                  0.0183393061
                                                  0.2792817056 f
  U527/X (STP_INV_6)                   0.0097140968
                                                  0.2889958024 r
  U627/X (STP_NR2_8)                   0.0118888021
                                                  0.3008846045 f
  U591/X (STP_NR2_6)                   0.0121370256
                                                  0.3130216300 r
  U597/X (STP_NR3_G_8)                 0.0107617974
                                                  0.3237834275 f
  U617/X (STP_ND4_MM_8)                0.0261643529
                                                  0.3499477804 r
  U921/X (STP_ND2_S_10)                0.0186214447
                                                  0.3685692251 f
  U748/X (STP_NR2_S_1P5)               0.0123565793
                                                  0.3809258044 r
  U970/X (STP_EO2_S_0P5)               0.0359514654
                                                  0.4168772697 f
  message[58] (out)                    0.0000000000
                                                  0.4168772697 f
  data arrival time                               0.4168772697

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4168772697
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0168772638


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[49]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U746/X (STP_INV_3P5)                 0.0189497322
                                                  0.2363992929 f
  U898/X (STP_AN2_7)                   0.0238228440
                                                  0.2602221370 f
  U901/X (STP_ND2_9)                   0.0088875294
                                                  0.2691096663 r
  U602/X (STP_BUF_S_8)                 0.0172404051
                                                  0.2863500714 r
  U906/X (STP_NR2_1)                   0.0127250552
                                                  0.2990751266 f
  U845/X (STP_AN3B_2)                  0.0139788687
                                                  0.3130539954 r
  U632/X (STP_OAI211_2)                0.0352348387
                                                  0.3482888341 f
  U905/X (STP_INV_3P5)                 0.0177809596
                                                  0.3660697937 r
  U872/X (STP_NR2_1)                   0.0131822526
                                                  0.3792520463 f
  U1066/X (STP_EO2_S_0P5)              0.0363465846
                                                  0.4155986309 r
  message[49] (out)                    0.0000000000
                                                  0.4155986309 r
  data arrival time                               0.4155986309

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4155986309
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0155986249


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[60]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U711/X (STP_EN3_3)                   0.0633744523
                                                  0.1448497027 f
  U885/X (STP_EN3_3)                   0.0733516663
                                                  0.2182013690 r
  U636/X (STP_INV_S_10)                0.0196150243
                                                  0.2378163934 f
  U756/X (STP_BUF_15)                  0.0191752911
                                                  0.2569916844 f
  U768/X (STP_ND2_9)                   0.0078758597
                                                  0.2648675442 r
  U716/X (STP_NR2_G_12)                0.0095369816
                                                  0.2744045258 f
  U509/X (STP_INV_3)                   0.0105681121
                                                  0.2849726379 r
  U726/X (STP_OAI22_5)                 0.0276397467
                                                  0.3126123846 f
  U727/X (STP_NR2_8)                   0.0148700774
                                                  0.3274824619 r
  U853/X (STP_ND2B_2)                  0.0268742144
                                                  0.3543566763 f
  U1073/X (STP_ND2_S_1P5)              0.0184476972
                                                  0.3728043735 r
  U1074/X (STP_EN2_S_2)                0.0372681320
                                                  0.4100725055 f
  message[60] (out)                    0.0000000000
                                                  0.4100725055 f
  data arrival time                               0.4100725055

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4100725055
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0100724995


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: message[62]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U594/X (STP_BUF_S_8)                 0.0251672417
                                                  0.2426168025 r
  U738/X (STP_OR3_6)                   0.0243721306
                                                  0.2669889331 r
  U635/X (STP_OAI22_6)                 0.0226907432
                                                  0.2896796763 f
  U502/X (STP_NR2_3)                   0.0198877156
                                                  0.3095673919 r
  U940/X (STP_INV_3P5)                 0.0144425631
                                                  0.3240099549 f
  U939/X (STP_NR3_G_8)                 0.0237187147
                                                  0.3477286696 r
  U1075/X (STP_ND2B_2)                 0.0232655704
                                                  0.3709942400 r
  U1076/X (STP_EO2_S_0P5)              0.0357461572
                                                  0.4067403972 f
  message[62] (out)                    0.0000000000
                                                  0.4067403972 f
  data arrival time                               0.4067403972

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4067403972
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0067403913


  Startpoint: codeword[67]
              (input port clocked by vclk)
  Endpoint: error_type[1]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[67] (in)                    0.0000000000
                                                  0.0000000000 r
  U828/X (STP_INV_18)                  0.0141416984
                                                  0.0141416984 f
  U827/X (STP_EN3_6)                   0.0673335493
                                                  0.0814752504 f
  U771/X (STP_EN3_3)                   0.0642875507
                                                  0.1457628012 f
  U747/X (STP_EN3_3)                   0.0716867596
                                                  0.2174495608 r
  U594/X (STP_BUF_S_8)                 0.0251672417
                                                  0.2426168025 r
  U738/X (STP_OR3_6)                   0.0243721306
                                                  0.2669889331 r
  U635/X (STP_OAI22_6)                 0.0226907432
                                                  0.2896796763 f
  U502/X (STP_NR2_3)                   0.0198877156
                                                  0.3095673919 r
  U940/X (STP_INV_3P5)                 0.0144425631
                                                  0.3240099549 f
  U939/X (STP_NR3_G_8)                 0.0237187147
                                                  0.3477286696 r
  U1038/X (STP_ND3_0P5)                0.0287886858
                                                  0.3765173554 f
  U1041/X (STP_NR4_1)                  0.0295979977
                                                  0.4061153531 r
  error_type[1] (out)                  0.0000000000
                                                  0.4061153531 r
  data arrival time                               0.4061153531

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4061153531
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0061153471


    Net: error_type[1]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[0]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[1]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[2]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[3]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[4]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[5]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[6]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[7]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[8]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[9]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[10]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[11]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[12]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[13]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[14]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[15]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[16]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[17]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[18]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[19]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[20]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[21]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[22]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[23]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[24]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[25]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[26]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[27]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[28]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[29]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[30]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[31]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[32]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[33]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[34]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[35]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[36]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[37]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[38]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[39]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[40]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[41]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[42]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[43]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[44]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[45]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[46]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[47]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[48]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[49]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[50]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[51]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[52]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[53]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[54]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[55]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[56]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[57]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[58]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[59]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[60]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[61]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[62]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[63]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Design: SEC_DED_decoder

    max_area           0.0000000000
  - Current Area       1019.5919799805
  ------------------------------
    Slack              -1019.5919799805  (VIOLATED)


    Design: SEC_DED_decoder

    max_leakage_power      0.0000000000
  - Current Leakage Power  29841.9140625000
  ----------------------------------
    Slack                  -29841.9140625000  (VIOLATED)


1
