Timing Analyzer report for skeleton
Fri Dec 02 16:56:32 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inclock'
 13. Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'
 15. Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'inclock'
 17. Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'
 18. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 19. Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'inclock'
 28. Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 30. Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'inclock'
 32. Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 33. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 34. Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'inclock'
 42. Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 44. Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'inclock'
 46. Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 47. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 48. Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; skeleton                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.5%      ;
;     Processor 3            ;  27.9%      ;
;     Processor 4            ;   9.7%      ;
;     Processors 5-6         ;   2.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inclock ; div|altpll_component|auto_generated|pll1|inclk[0] ; { div|altpll_component|auto_generated|pll1|clk[0] } ;
; inclock                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { inclock }                                         ;
; p1|altpll_component|pll|clk[2]                  ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; inclock ; p1|altpll_component|pll|inclk[0]                  ; { p1|altpll_component|pll|clk[2] }                  ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 18.26 MHz  ; 18.26 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 258.33 MHz ; 258.33 MHz      ; p1|altpll_component|pll|clk[2]                  ;                                                               ;
; 258.67 MHz ; 250.0 MHz       ; inclock                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 16.134 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 22.622 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 36.129 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
; inclock                                         ; 0.408 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 0.437 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 10.734 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                  ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 7.784 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.682  ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 19.758 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.700 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inclock'                                                                                           ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 16.134 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.784      ;
; 16.134 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.784      ;
; 16.134 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.784      ;
; 16.134 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.784      ;
; 16.134 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.784      ;
; 16.134 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.784      ;
; 16.134 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.784      ;
; 16.134 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.784      ;
; 16.134 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.784      ;
; 16.134 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.784      ;
; 16.135 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.783      ;
; 16.135 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.783      ;
; 16.135 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.783      ;
; 16.135 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.783      ;
; 16.135 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.783      ;
; 16.135 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.783      ;
; 16.135 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.783      ;
; 16.135 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.783      ;
; 16.135 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.783      ;
; 16.135 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.783      ;
; 16.147 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.771      ;
; 16.147 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.771      ;
; 16.147 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.771      ;
; 16.147 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.771      ;
; 16.147 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.771      ;
; 16.147 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.771      ;
; 16.147 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.771      ;
; 16.147 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.771      ;
; 16.147 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.771      ;
; 16.147 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.771      ;
; 16.251 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.667      ;
; 16.251 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.667      ;
; 16.251 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.667      ;
; 16.251 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.667      ;
; 16.251 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.667      ;
; 16.251 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.667      ;
; 16.251 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.667      ;
; 16.251 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.667      ;
; 16.251 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.667      ;
; 16.251 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.667      ;
; 16.414 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.504      ;
; 16.414 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.504      ;
; 16.414 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.504      ;
; 16.414 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.504      ;
; 16.414 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.504      ;
; 16.414 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.504      ;
; 16.414 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.504      ;
; 16.414 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.504      ;
; 16.414 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.504      ;
; 16.414 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.504      ;
; 16.444 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.077     ; 3.477      ;
; 16.444 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.077     ; 3.477      ;
; 16.444 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.077     ; 3.477      ;
; 16.444 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.077     ; 3.477      ;
; 16.444 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.077     ; 3.477      ;
; 16.444 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.077     ; 3.477      ;
; 16.444 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.077     ; 3.477      ;
; 16.444 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.077     ; 3.477      ;
; 16.444 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.077     ; 3.477      ;
; 16.444 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.077     ; 3.477      ;
; 16.449 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.469      ;
; 16.449 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.469      ;
; 16.449 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.469      ;
; 16.449 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.469      ;
; 16.449 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.469      ;
; 16.449 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.469      ;
; 16.449 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.469      ;
; 16.449 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.469      ;
; 16.449 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.469      ;
; 16.449 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.469      ;
; 16.464 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.454      ;
; 16.464 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.454      ;
; 16.464 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.454      ;
; 16.464 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.454      ;
; 16.464 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.454      ;
; 16.464 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.454      ;
; 16.464 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.454      ;
; 16.464 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.454      ;
; 16.464 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.454      ;
; 16.464 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.454      ;
; 16.566 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.352      ;
; 16.566 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.352      ;
; 16.566 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.352      ;
; 16.566 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.352      ;
; 16.566 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.352      ;
; 16.566 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.352      ;
; 16.566 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.352      ;
; 16.566 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.352      ;
; 16.566 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.352      ;
; 16.566 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.080     ; 3.352      ;
; 16.586 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.329      ;
; 16.586 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.329      ;
; 16.586 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.329      ;
; 16.586 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.329      ;
; 16.586 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.329      ;
; 16.586 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.329      ;
; 16.586 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.329      ;
; 16.586 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.329      ;
; 16.586 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.329      ;
; 16.587 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.328      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 22.622 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 27.324     ;
; 22.660 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 27.290     ;
; 22.952 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 26.966     ;
; 22.958 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 26.970     ;
; 22.995 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 26.932     ;
; 23.013 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 26.939     ;
; 23.029 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 26.922     ;
; 23.040 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 26.911     ;
; 23.093 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 26.844     ;
; 23.124 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 26.813     ;
; 23.142 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 26.793     ;
; 23.276 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 26.652     ;
; 23.300 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 26.609     ;
; 23.308 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 26.618     ;
; 23.338 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 26.575     ;
; 23.348 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 26.581     ;
; 23.386 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 26.547     ;
; 23.639 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 26.279     ;
; 23.655 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 26.261     ;
; 23.661 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 26.255     ;
; 23.678 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 26.223     ;
; 23.680 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 26.251     ;
; 23.684 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 26.227     ;
; 23.691 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 26.224     ;
; 23.698 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 26.217     ;
; 23.707 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 26.207     ;
; 23.718 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 26.196     ;
; 23.721 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 26.189     ;
; 23.739 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 26.196     ;
; 23.755 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 26.179     ;
; 23.766 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 26.168     ;
; 23.796 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 26.129     ;
; 23.819 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 26.101     ;
; 23.827 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 26.098     ;
; 23.845 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 26.078     ;
; 23.850 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 26.070     ;
; 23.868 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 26.050     ;
; 23.979 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 25.937     ;
; 23.986 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 25.931     ;
; 24.002 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 25.909     ;
; 24.011 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 25.903     ;
; 24.034 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 25.875     ;
; 24.207 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 25.742     ;
; 24.245 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 25.708     ;
; 24.365 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 25.536     ;
; 24.367 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 25.564     ;
; 24.381 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 25.518     ;
; 24.383 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 25.546     ;
; 24.537 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 25.384     ;
; 24.543 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 25.388     ;
; 24.580 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 25.350     ;
; 24.598 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 25.357     ;
; 24.614 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 25.340     ;
; 24.625 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 25.329     ;
; 24.678 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 25.262     ;
; 24.709 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 25.231     ;
; 24.712 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.138     ; 25.188     ;
; 24.714 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 25.216     ;
; 24.727 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 25.211     ;
; 24.861 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 25.070     ;
; 24.893 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 25.036     ;
; 25.224 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 24.697     ;
; 25.240 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.119     ; 24.679     ;
; 25.366 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 24.580     ;
; 25.374 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 24.573     ;
; 25.390 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 24.557     ;
; 25.396 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 24.546     ;
; 25.512 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 24.413     ;
; 25.550 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 24.379     ;
; 25.571 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 24.349     ;
; 25.665 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 24.275     ;
; 25.703 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 24.241     ;
; 25.709 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 24.224     ;
; 25.720 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 24.213     ;
; 25.758 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 24.190     ;
; 25.842 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 24.055     ;
; 25.848 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.131     ; 24.059     ;
; 25.885 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 24.021     ;
; 25.894 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 24.020     ;
; 25.900 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 24.024     ;
; 25.903 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 24.028     ;
; 25.919 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 24.011     ;
; 25.930 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 24.000     ;
; 25.937 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 23.986     ;
; 25.978 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 23.934     ;
; 25.983 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 23.933     ;
; 25.988 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 23.934     ;
; 26.014 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 23.902     ;
; 26.017 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 23.904     ;
; 26.032 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 23.882     ;
; 26.056 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 23.890     ;
; 26.072 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 23.873     ;
; 26.083 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 23.862     ;
; 26.084 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 23.847     ;
; 26.136 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 23.795     ;
; 26.166 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.131     ; 23.741     ;
; 26.167 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 23.764     ;
; 26.185 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 23.744     ;
; 26.198 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 23.707     ;
; 26.236 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 23.688     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                      ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 36.129 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.790      ;
; 36.129 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.790      ;
; 36.129 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.790      ;
; 36.129 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.790      ;
; 36.129 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.790      ;
; 36.129 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.790      ;
; 36.129 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.790      ;
; 36.129 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.790      ;
; 36.129 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.790      ;
; 36.129 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.790      ;
; 36.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.603      ;
; 36.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.391      ;
; 36.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.391      ;
; 36.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.391      ;
; 36.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.391      ;
; 36.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.391      ;
; 36.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.391      ;
; 36.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.391      ;
; 36.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.391      ;
; 36.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.391      ;
; 36.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.391      ;
; 36.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.275      ;
; 36.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.275      ;
; 36.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.275      ;
; 36.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.275      ;
; 36.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.275      ;
; 36.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.275      ;
; 36.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.275      ;
; 36.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.275      ;
; 36.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.275      ;
; 36.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 3.275      ;
; 36.942 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 2.983      ;
; 37.037 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.882      ;
; 37.037 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.882      ;
; 37.037 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.882      ;
; 37.037 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.882      ;
; 37.037 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.882      ;
; 37.037 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.882      ;
; 37.037 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.882      ;
; 37.037 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.882      ;
; 37.037 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.882      ;
; 37.037 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.882      ;
; 37.077 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.846      ;
; 37.097 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.826      ;
; 37.101 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.822      ;
; 37.150 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 2.775      ;
; 37.153 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.766      ;
; 37.153 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.766      ;
; 37.153 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.766      ;
; 37.153 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.766      ;
; 37.153 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.766      ;
; 37.153 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.766      ;
; 37.153 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.766      ;
; 37.153 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.766      ;
; 37.153 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.766      ;
; 37.153 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.766      ;
; 37.154 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.765      ;
; 37.154 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.765      ;
; 37.154 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.765      ;
; 37.154 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.765      ;
; 37.154 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.765      ;
; 37.154 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.765      ;
; 37.154 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.765      ;
; 37.154 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.765      ;
; 37.154 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.765      ;
; 37.154 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.765      ;
; 37.183 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.740      ;
; 37.212 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.711      ;
; 37.213 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.710      ;
; 37.218 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.077     ; 2.703      ;
; 37.223 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.700      ;
; 37.223 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.700      ;
; 37.227 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.696      ;
; 37.262 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.661      ;
; 37.270 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.653      ;
; 37.276 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 2.649      ;
; 37.308 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.615      ;
; 37.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.603      ;
; 37.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.603      ;
; 37.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.603      ;
; 37.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.603      ;
; 37.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.603      ;
; 37.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.603      ;
; 37.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.603      ;
; 37.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.603      ;
; 37.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.603      ;
; 37.316 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.079     ; 2.603      ;
; 37.317 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.606      ;
; 37.341 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.582      ;
; 37.343 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.580      ;
; 37.347 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.075     ; 2.576      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.359 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.016      ;
; 0.359 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.016      ;
; 0.363 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.020      ;
; 0.373 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.030      ;
; 0.402 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.422 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.687      ;
; 0.429 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.437 ; lcd:mylcd|line2[0][3]        ; lcd:mylcd|line1[0][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; lcd:mylcd|prestart           ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.443 ; lcd:mylcd|state2.D           ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.708      ;
; 0.445 ; lcd:mylcd|state1.B           ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.710      ;
; 0.445 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.710      ;
; 0.446 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.711      ;
; 0.451 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lcd:mylcd|state2.B           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.716      ;
; 0.454 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.456 ; lcd:mylcd|state2.A           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.721      ;
; 0.466 ; ps2:myps2|tail[1]            ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.732      ;
; 0.475 ; lcd:mylcd|index[5]           ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.740      ;
; 0.603 ; lcd:mylcd|line2[2][4]        ; lcd:mylcd|line1[2][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.869      ;
; 0.606 ; lcd:mylcd|line2[8][4]        ; lcd:mylcd|line1[8][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.607 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.873      ;
; 0.607 ; lcd:mylcd|line2[4][3]        ; lcd:mylcd|line1[4][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; lcd:mylcd|line2[10][1]       ; lcd:mylcd|line1[10][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.873      ;
; 0.608 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.874      ;
; 0.608 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; lcd:mylcd|line2[10][2]       ; lcd:mylcd|line1[10][2]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line1[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.876      ;
; 0.620 ; lcd:mylcd|line2[13][1]       ; lcd:mylcd|line1[13][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.885      ;
; 0.621 ; lcd:mylcd|line2[8][6]        ; lcd:mylcd|line1[8][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line1[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; lcd:mylcd|line2[4][2]        ; lcd:mylcd|line1[4][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.889      ;
; 0.623 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; lcd:mylcd|line2[0][1]        ; lcd:mylcd|line1[0][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.886      ;
; 0.625 ; lcd:mylcd|line2[5][0]        ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.891      ;
; 0.629 ; ps2:myps2|shift_reg[6]       ; ps2:myps2|shift_reg[5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.895      ;
; 0.629 ; lcd:mylcd|line2[14][0]       ; lcd:mylcd|line1[14][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.894      ;
; 0.631 ; ps2:myps2|shift_reg[2]       ; ps2:myps2|shift_reg[1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.897      ;
; 0.634 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.635 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.901      ;
; 0.636 ; lcd:mylcd|line2[2][1]        ; lcd:mylcd|line1[2][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.903      ;
; 0.638 ; ps2:myps2|head[2]            ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; ps2:myps2|tail[0]            ; ps2:myps2|fifo_rtl_0_bypass[1]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.905      ;
; 0.639 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.907      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inclock'                                                                                           ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.694      ;
; 0.642 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.910      ;
; 0.646 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.913      ;
; 0.649 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.915      ;
; 0.657 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.923      ;
; 0.661 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 0.928      ;
; 0.807 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.073      ;
; 0.960 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.226      ;
; 0.961 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.227      ;
; 0.963 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.229      ;
; 0.966 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.235      ;
; 0.969 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.235      ;
; 0.970 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.240      ;
; 0.971 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.237      ;
; 0.974 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.242      ;
; 0.979 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.245      ;
; 0.980 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.246      ;
; 0.981 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.247      ;
; 0.988 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.254      ;
; 0.993 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.259      ;
; 1.081 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.347      ;
; 1.081 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.347      ;
; 1.082 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.348      ;
; 1.086 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.352      ;
; 1.086 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.352      ;
; 1.087 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.353      ;
; 1.092 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.361      ;
; 1.092 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.361      ;
; 1.095 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.366      ;
; 1.097 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.366      ;
; 1.097 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.363      ;
; 1.100 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.366      ;
; 1.100 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.368      ;
; 1.102 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.368      ;
; 1.105 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.371      ;
; 1.106 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.372      ;
; 1.114 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.380      ;
; 1.119 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.385      ;
; 1.125 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.391      ;
; 1.134 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.400      ;
; 1.204 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.473      ;
; 1.207 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.473      ;
; 1.208 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.474      ;
; 1.209 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.478      ;
; 1.212 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.478      ;
; 1.213 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.479      ;
; 1.213 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.479      ;
; 1.213 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.479      ;
; 1.218 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.487      ;
; 1.218 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.487      ;
; 1.219 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.488      ;
; 1.221 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.487      ;
; 1.222 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.080      ; 1.488      ;
; 1.223 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.492      ;
; 1.223 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.083      ; 1.492      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.437 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; vga_controller:vga_ins|oVS                                    ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.698      ;
; 0.447 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.708      ;
; 0.605 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; vga_controller:vga_ins|oHS                                    ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.866      ;
; 0.636 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.895      ;
; 0.639 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.898      ;
; 0.645 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.906      ;
; 0.646 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.907      ;
; 0.648 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.911      ;
; 0.649 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.910      ;
; 0.650 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.911      ;
; 0.650 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.911      ;
; 0.651 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.912      ;
; 0.661 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.922      ;
; 0.661 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.922      ;
; 0.664 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.925      ;
; 0.667 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.928      ;
; 0.667 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.928      ;
; 0.674 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.935      ;
; 0.675 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 0.936      ;
; 0.776 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; vga_controller:vga_ins|oBLANK_n                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.037      ;
; 0.839 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.100      ;
; 0.839 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.100      ;
; 0.839 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.100      ;
; 0.880 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.143      ;
; 0.937 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.200      ;
; 0.940 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.201      ;
; 0.948 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.209      ;
; 0.948 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.209      ;
; 0.949 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.210      ;
; 0.959 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.220      ;
; 0.959 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.220      ;
; 0.959 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.220      ;
; 0.963 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.224      ;
; 0.964 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.225      ;
; 0.967 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.228      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.237      ;
; 0.978 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.239      ;
; 0.979 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.240      ;
; 0.979 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.240      ;
; 0.979 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.240      ;
; 0.981 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.242      ;
; 0.981 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.242      ;
; 0.983 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.244      ;
; 0.984 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.245      ;
; 0.984 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.245      ;
; 0.989 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.250      ;
; 0.994 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.255      ;
; 0.994 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.255      ;
; 0.999 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.260      ;
; 1.006 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.267      ;
; 1.008 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.269      ;
; 1.015 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.276      ;
; 1.029 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.290      ;
; 1.029 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.290      ;
; 1.029 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.290      ;
; 1.061 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.322      ;
; 1.071 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.332      ;
; 1.071 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.332      ;
; 1.072 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.333      ;
; 1.079 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.340      ;
; 1.080 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.341      ;
; 1.080 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.343      ;
; 1.080 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.341      ;
; 1.085 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.346      ;
; 1.090 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.351      ;
; 1.093 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.354      ;
; 1.100 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.361      ;
; 1.102 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.363      ;
; 1.105 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.366      ;
; 1.105 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.366      ;
; 1.105 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.366      ;
; 1.107 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.368      ;
; 1.107 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.368      ;
; 1.110 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.371      ;
; 1.110 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.371      ;
; 1.110 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.371      ;
; 1.115 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.376      ;
; 1.118 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.377      ;
; 1.120 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.381      ;
; 1.125 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.386      ;
; 1.125 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.386      ;
; 1.127 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.388      ;
; 1.140 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.403      ;
; 1.149 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.410      ;
; 1.156 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.417      ;
; 1.156 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.417      ;
; 1.157 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.418      ;
; 1.194 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.455      ;
; 1.214 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.475      ;
; 1.216 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.477      ;
; 1.218 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.479      ;
; 1.218 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.479      ;
; 1.220 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.481      ;
; 1.221 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.482      ;
; 1.223 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.484      ;
; 1.224 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.485      ;
; 1.224 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.485      ;
; 1.228 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.489      ;
; 1.228 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.489      ;
; 1.231 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.492      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.734 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.383     ; 5.831      ;
; 10.947 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.387     ; 5.614      ;
; 10.947 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.387     ; 5.614      ;
; 10.947 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.387     ; 5.614      ;
; 10.947 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.387     ; 5.614      ;
; 10.947 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.387     ; 5.614      ;
; 10.947 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.387     ; 5.614      ;
; 10.947 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.387     ; 5.614      ;
; 10.947 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.387     ; 5.614      ;
; 10.947 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.387     ; 5.614      ;
; 10.947 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.387     ; 5.614      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 7.784 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.794     ; 5.276      ;
; 7.784 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.794     ; 5.276      ;
; 7.784 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.794     ; 5.276      ;
; 7.784 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.794     ; 5.276      ;
; 7.784 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.794     ; 5.276      ;
; 7.784 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.794     ; 5.276      ;
; 7.784 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.794     ; 5.276      ;
; 7.784 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.794     ; 5.276      ;
; 7.784 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.794     ; 5.276      ;
; 7.784 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.794     ; 5.276      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
; 7.965 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.790     ; 5.461      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 193.745 ns




+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 19.92 MHz  ; 19.92 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 280.98 MHz ; 280.98 MHz      ; p1|altpll_component|pll|clk[2]                  ;                                                               ;
; 283.37 MHz ; 250.0 MHz       ; inclock                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 16.471 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 24.903 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 36.441 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
; inclock                                         ; 0.366 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 0.403 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 11.548 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 6.937 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.691  ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 19.755 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.702 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inclock'                                                                                            ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 16.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.457      ;
; 16.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.457      ;
; 16.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.457      ;
; 16.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.457      ;
; 16.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.457      ;
; 16.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.457      ;
; 16.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.457      ;
; 16.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.457      ;
; 16.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.457      ;
; 16.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.457      ;
; 16.521 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.407      ;
; 16.521 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.407      ;
; 16.521 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.407      ;
; 16.521 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.407      ;
; 16.521 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.407      ;
; 16.521 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.407      ;
; 16.521 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.407      ;
; 16.521 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.407      ;
; 16.521 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.407      ;
; 16.521 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.407      ;
; 16.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.406      ;
; 16.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.406      ;
; 16.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.406      ;
; 16.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.406      ;
; 16.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.406      ;
; 16.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.406      ;
; 16.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.406      ;
; 16.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.406      ;
; 16.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.406      ;
; 16.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.406      ;
; 16.603 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.325      ;
; 16.603 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.325      ;
; 16.603 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.325      ;
; 16.603 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.325      ;
; 16.603 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.325      ;
; 16.603 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.325      ;
; 16.603 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.325      ;
; 16.603 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.325      ;
; 16.603 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.325      ;
; 16.603 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.325      ;
; 16.719 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.209      ;
; 16.719 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.209      ;
; 16.719 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.209      ;
; 16.719 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.209      ;
; 16.719 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.209      ;
; 16.719 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.209      ;
; 16.719 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.209      ;
; 16.719 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.209      ;
; 16.719 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.209      ;
; 16.719 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.209      ;
; 16.782 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.146      ;
; 16.782 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.146      ;
; 16.782 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.146      ;
; 16.782 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.146      ;
; 16.782 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.146      ;
; 16.782 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.146      ;
; 16.782 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.146      ;
; 16.782 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.146      ;
; 16.782 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.146      ;
; 16.782 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.146      ;
; 16.784 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.144      ;
; 16.784 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.144      ;
; 16.784 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.144      ;
; 16.784 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.144      ;
; 16.784 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.144      ;
; 16.784 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.144      ;
; 16.784 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.144      ;
; 16.784 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.144      ;
; 16.784 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.144      ;
; 16.784 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.144      ;
; 16.794 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.067     ; 3.138      ;
; 16.794 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.067     ; 3.138      ;
; 16.794 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.067     ; 3.138      ;
; 16.794 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.067     ; 3.138      ;
; 16.794 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.067     ; 3.138      ;
; 16.794 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.067     ; 3.138      ;
; 16.794 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.067     ; 3.138      ;
; 16.794 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.067     ; 3.138      ;
; 16.794 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.067     ; 3.138      ;
; 16.794 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.067     ; 3.138      ;
; 16.864 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.064      ;
; 16.864 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.064      ;
; 16.864 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.064      ;
; 16.864 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.064      ;
; 16.864 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.064      ;
; 16.864 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.064      ;
; 16.864 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.064      ;
; 16.864 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.064      ;
; 16.864 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.064      ;
; 16.864 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.071     ; 3.064      ;
; 16.921 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.003      ;
; 16.921 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.003      ;
; 16.921 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.003      ;
; 16.921 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.003      ;
; 16.921 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.003      ;
; 16.921 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.003      ;
; 16.921 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.003      ;
; 16.921 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.003      ;
; 16.921 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.003      ;
; 16.925 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.075     ; 2.999      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 24.903 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 25.050     ;
; 24.936 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 25.018     ;
; 25.171 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 24.756     ;
; 25.180 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 24.758     ;
; 25.212 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 24.725     ;
; 25.259 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 24.698     ;
; 25.273 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 24.684     ;
; 25.282 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 24.674     ;
; 25.334 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 24.612     ;
; 25.364 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 24.582     ;
; 25.380 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 24.565     ;
; 25.432 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 24.505     ;
; 25.442 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 24.476     ;
; 25.465 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 24.473     ;
; 25.475 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 24.444     ;
; 25.478 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 24.460     ;
; 25.503 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 24.433     ;
; 25.700 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.119     ; 24.211     ;
; 25.709 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 24.213     ;
; 25.741 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 24.184     ;
; 25.741 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 24.180     ;
; 25.754 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 24.182     ;
; 25.773 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 24.151     ;
; 25.788 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 24.153     ;
; 25.798 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 24.124     ;
; 25.802 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 24.139     ;
; 25.811 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 24.129     ;
; 25.812 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 24.110     ;
; 25.816 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 24.111     ;
; 25.821 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 24.100     ;
; 25.824 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 24.100     ;
; 25.863 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 24.067     ;
; 25.893 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 24.037     ;
; 25.895 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 24.038     ;
; 25.909 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 24.020     ;
; 25.925 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 24.008     ;
; 25.941 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 23.991     ;
; 26.007 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 23.915     ;
; 26.032 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 23.888     ;
; 26.039 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 23.886     ;
; 26.064 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 23.859     ;
; 26.131 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 23.795     ;
; 26.295 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 23.663     ;
; 26.328 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 23.631     ;
; 26.345 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.119     ; 23.566     ;
; 26.353 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 23.555     ;
; 26.399 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 23.537     ;
; 26.407 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 23.526     ;
; 26.563 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 23.369     ;
; 26.572 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 23.371     ;
; 26.604 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 23.338     ;
; 26.651 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 23.311     ;
; 26.660 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 23.250     ;
; 26.665 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 23.297     ;
; 26.674 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 23.287     ;
; 26.714 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 23.221     ;
; 26.726 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 23.225     ;
; 26.756 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 23.195     ;
; 26.772 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 23.178     ;
; 26.870 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 23.073     ;
; 26.895 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 23.046     ;
; 27.208 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 22.724     ;
; 27.216 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 22.713     ;
; 27.331 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 22.619     ;
; 27.340 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 22.612     ;
; 27.355 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 22.598     ;
; 27.361 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 22.588     ;
; 27.449 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 22.482     ;
; 27.482 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 22.450     ;
; 27.485 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 22.462     ;
; 27.518 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 22.430     ;
; 27.523 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 22.408     ;
; 27.661 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 22.281     ;
; 27.669 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 22.273     ;
; 27.698 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 22.255     ;
; 27.717 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 22.188     ;
; 27.719 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 22.204     ;
; 27.726 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 22.190     ;
; 27.728 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 22.206     ;
; 27.753 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 22.168     ;
; 27.758 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 22.157     ;
; 27.760 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 22.173     ;
; 27.762 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 22.170     ;
; 27.794 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 22.137     ;
; 27.805 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 22.130     ;
; 27.819 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 22.116     ;
; 27.828 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 22.106     ;
; 27.841 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 22.110     ;
; 27.855 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 22.096     ;
; 27.864 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 22.086     ;
; 27.880 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 22.044     ;
; 27.910 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 22.014     ;
; 27.916 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 22.024     ;
; 27.926 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 21.997     ;
; 27.928 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 22.013     ;
; 27.946 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 21.994     ;
; 27.962 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 21.977     ;
; 28.024 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 21.892     ;
; 28.026 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 21.908     ;
; 28.049 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 21.865     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                      ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 36.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.486      ;
; 36.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.486      ;
; 36.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.486      ;
; 36.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.486      ;
; 36.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.486      ;
; 36.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.486      ;
; 36.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.486      ;
; 36.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.486      ;
; 36.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.486      ;
; 36.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.486      ;
; 36.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.317      ;
; 36.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.317      ;
; 36.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.317      ;
; 36.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.317      ;
; 36.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.317      ;
; 36.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.317      ;
; 36.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.317      ;
; 36.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.317      ;
; 36.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.317      ;
; 36.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.317      ;
; 36.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.137      ;
; 36.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.137      ;
; 36.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.137      ;
; 36.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.137      ;
; 36.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.137      ;
; 36.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.137      ;
; 36.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.137      ;
; 36.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.137      ;
; 36.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.137      ;
; 36.790 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.137      ;
; 36.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.028      ;
; 36.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.028      ;
; 36.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.028      ;
; 36.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.028      ;
; 36.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.028      ;
; 36.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.028      ;
; 36.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.028      ;
; 36.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.028      ;
; 36.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.028      ;
; 36.899 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 3.028      ;
; 37.217 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.066     ; 2.716      ;
; 37.328 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.599      ;
; 37.328 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.599      ;
; 37.328 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.599      ;
; 37.328 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.599      ;
; 37.328 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.599      ;
; 37.328 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.599      ;
; 37.328 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.599      ;
; 37.328 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.599      ;
; 37.328 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.599      ;
; 37.328 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.599      ;
; 37.362 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.565      ;
; 37.362 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.565      ;
; 37.362 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.565      ;
; 37.362 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.565      ;
; 37.362 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.565      ;
; 37.362 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.565      ;
; 37.362 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.565      ;
; 37.362 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.565      ;
; 37.362 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.565      ;
; 37.362 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.565      ;
; 37.387 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.544      ;
; 37.399 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.066     ; 2.534      ;
; 37.415 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.516      ;
; 37.422 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.509      ;
; 37.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.499      ;
; 37.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.499      ;
; 37.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.499      ;
; 37.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.499      ;
; 37.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.499      ;
; 37.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.499      ;
; 37.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.499      ;
; 37.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.499      ;
; 37.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.499      ;
; 37.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.499      ;
; 37.446 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.485      ;
; 37.490 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.441      ;
; 37.494 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.437      ;
; 37.505 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.426      ;
; 37.511 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.066     ; 2.422      ;
; 37.512 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.070     ; 2.417      ;
; 37.524 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.407      ;
; 37.531 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.400      ;
; 37.544 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.383      ;
; 37.544 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.383      ;
; 37.544 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.383      ;
; 37.544 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.383      ;
; 37.544 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.383      ;
; 37.544 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.383      ;
; 37.544 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.383      ;
; 37.544 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.383      ;
; 37.544 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.383      ;
; 37.544 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.383      ;
; 37.548 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.383      ;
; 37.567 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.364      ;
; 37.583 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 2.348      ;
; 37.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.338      ;
; 37.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.338      ;
; 37.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.338      ;
; 37.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 2.338      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.354 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.363 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.954      ;
; 0.365 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.956      ;
; 0.368 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.959      ;
; 0.377 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.968      ;
; 0.382 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.624      ;
; 0.389 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.630      ;
; 0.389 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.630      ;
; 0.396 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.401 ; lcd:mylcd|state1.B           ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; lcd:mylcd|state2.D           ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.643      ;
; 0.403 ; lcd:mylcd|line2[0][3]        ; lcd:mylcd|line1[0][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; lcd:mylcd|prestart           ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.646      ;
; 0.413 ; lcd:mylcd|state2.A           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.654      ;
; 0.416 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; lcd:mylcd|state2.B           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.658      ;
; 0.418 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.429 ; ps2:myps2|tail[1]            ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.672      ;
; 0.437 ; lcd:mylcd|index[5]           ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.679      ;
; 0.553 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.794      ;
; 0.554 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; lcd:mylcd|line2[8][4]        ; lcd:mylcd|line1[8][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; lcd:mylcd|line2[2][4]        ; lcd:mylcd|line1[2][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.796      ;
; 0.554 ; lcd:mylcd|line2[10][1]       ; lcd:mylcd|line1[10][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.555 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; lcd:mylcd|line2[4][3]        ; lcd:mylcd|line1[4][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; lcd:mylcd|line2[10][2]       ; lcd:mylcd|line1[10][2]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.558 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line1[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.568 ; lcd:mylcd|line2[8][6]        ; lcd:mylcd|line1[8][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line1[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; lcd:mylcd|line2[4][2]        ; lcd:mylcd|line1[4][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; lcd:mylcd|line2[0][1]        ; lcd:mylcd|line1[0][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; lcd:mylcd|line2[5][0]        ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.571 ; lcd:mylcd|line2[13][1]       ; lcd:mylcd|line1[13][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.813      ;
; 0.574 ; ps2:myps2|shift_reg[6]       ; ps2:myps2|shift_reg[5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.816      ;
; 0.576 ; ps2:myps2|shift_reg[2]       ; ps2:myps2|shift_reg[1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.819      ;
; 0.577 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.816      ;
; 0.579 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.822      ;
; 0.581 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; lcd:mylcd|line2[14][0]       ; lcd:mylcd|line1[14][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.584 ; ps2:myps2|head[2]            ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; ps2:myps2|tail[0]            ; ps2:myps2|fifo_rtl_0_bypass[1]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.587 ; ps2:myps2|fcount[3]          ; ps2:myps2|fcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; lcd:mylcd|delay[6]           ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; ps2:myps2|fcount[1]          ; ps2:myps2|fcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inclock'                                                                                            ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.366 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.608      ;
; 0.388 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.630      ;
; 0.586 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.828      ;
; 0.588 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.832      ;
; 0.592 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.834      ;
; 0.594 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.836      ;
; 0.602 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.844      ;
; 0.605 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.847      ;
; 0.608 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.851      ;
; 0.750 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 0.992      ;
; 0.870 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.116      ;
; 0.874 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.116      ;
; 0.875 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.117      ;
; 0.876 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.118      ;
; 0.877 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.119      ;
; 0.879 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.121      ;
; 0.880 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.122      ;
; 0.881 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.127      ;
; 0.881 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.123      ;
; 0.882 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.124      ;
; 0.885 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.127      ;
; 0.887 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.129      ;
; 0.888 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.130      ;
; 0.889 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.131      ;
; 0.891 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.135      ;
; 0.904 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.146      ;
; 0.974 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.216      ;
; 0.975 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.217      ;
; 0.975 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.217      ;
; 0.976 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.218      ;
; 0.976 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.218      ;
; 0.976 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.218      ;
; 0.980 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.226      ;
; 0.980 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.226      ;
; 0.985 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.227      ;
; 0.986 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.229      ;
; 0.987 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.229      ;
; 0.987 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.229      ;
; 0.987 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.229      ;
; 0.988 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.230      ;
; 0.990 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.232      ;
; 0.991 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.237      ;
; 0.991 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.237      ;
; 0.991 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.233      ;
; 0.997 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.239      ;
; 0.997 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.239      ;
; 0.997 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.239      ;
; 0.998 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.240      ;
; 0.999 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.241      ;
; 1.001 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.243      ;
; 1.002 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.244      ;
; 1.003 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.245      ;
; 1.014 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.256      ;
; 1.036 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.278      ;
; 1.049 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.291      ;
; 1.081 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.327      ;
; 1.085 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.327      ;
; 1.086 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.328      ;
; 1.086 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.328      ;
; 1.086 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.328      ;
; 1.090 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.336      ;
; 1.090 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.336      ;
; 1.092 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.338      ;
; 1.092 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.338      ;
; 1.096 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.338      ;
; 1.096 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.338      ;
; 1.097 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.339      ;
; 1.097 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.339      ;
; 1.097 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.339      ;
; 1.097 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.339      ;
; 1.098 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.340      ;
; 1.100 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.075      ; 1.346      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.403 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; vga_controller:vga_ins|oVS                                    ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.642      ;
; 0.403 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.642      ;
; 0.551 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; vga_controller:vga_ins|oHS                                    ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.790      ;
; 0.588 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.827      ;
; 0.588 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.066      ; 0.825      ;
; 0.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.828      ;
; 0.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.066      ; 0.828      ;
; 0.592 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.831      ;
; 0.593 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.832      ;
; 0.594 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.833      ;
; 0.594 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.833      ;
; 0.598 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.839      ;
; 0.603 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.842      ;
; 0.603 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.842      ;
; 0.607 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.846      ;
; 0.609 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.848      ;
; 0.609 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.848      ;
; 0.615 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.854      ;
; 0.616 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.855      ;
; 0.720 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; vga_controller:vga_ins|oBLANK_n                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.959      ;
; 0.765 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.004      ;
; 0.765 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.004      ;
; 0.765 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.004      ;
; 0.816 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.057      ;
; 0.857 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.098      ;
; 0.864 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.103      ;
; 0.865 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.104      ;
; 0.865 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.104      ;
; 0.866 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.105      ;
; 0.874 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.113      ;
; 0.874 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.113      ;
; 0.874 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.113      ;
; 0.874 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.113      ;
; 0.875 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.114      ;
; 0.880 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.119      ;
; 0.881 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.120      ;
; 0.882 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.121      ;
; 0.883 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.122      ;
; 0.883 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.122      ;
; 0.889 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.128      ;
; 0.891 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.130      ;
; 0.893 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.132      ;
; 0.894 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.133      ;
; 0.895 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.134      ;
; 0.897 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.136      ;
; 0.897 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.136      ;
; 0.897 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.136      ;
; 0.901 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.140      ;
; 0.908 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.147      ;
; 0.914 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.153      ;
; 0.916 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.155      ;
; 0.922 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.161      ;
; 0.935 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.174      ;
; 0.935 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.174      ;
; 0.935 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.174      ;
; 0.974 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.213      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.214      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.214      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.214      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.215      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.224      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.224      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.224      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.224      ;
; 0.988 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.227      ;
; 0.991 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.230      ;
; 0.993 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.232      ;
; 0.994 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.235      ;
; 0.994 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.233      ;
; 0.999 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.238      ;
; 0.999 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.238      ;
; 1.000 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.239      ;
; 1.001 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.240      ;
; 1.004 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.243      ;
; 1.004 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.243      ;
; 1.004 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.243      ;
; 1.007 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.246      ;
; 1.011 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.250      ;
; 1.013 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.252      ;
; 1.018 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.257      ;
; 1.018 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.257      ;
; 1.043 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.066      ; 1.280      ;
; 1.050 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.291      ;
; 1.051 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.290      ;
; 1.051 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.290      ;
; 1.052 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.291      ;
; 1.057 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.296      ;
; 1.080 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.319      ;
; 1.090 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.329      ;
; 1.095 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.334      ;
; 1.100 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.339      ;
; 1.102 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.341      ;
; 1.102 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.341      ;
; 1.103 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.342      ;
; 1.103 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.342      ;
; 1.110 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.349      ;
; 1.113 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.352      ;
; 1.113 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.352      ;
; 1.114 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.353      ;
; 1.114 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.353      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.548 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.969     ; 5.432      ;
; 11.748 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.973     ; 5.228      ;
; 11.748 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.973     ; 5.228      ;
; 11.748 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.973     ; 5.228      ;
; 11.748 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.973     ; 5.228      ;
; 11.748 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.973     ; 5.228      ;
; 11.748 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.973     ; 5.228      ;
; 11.748 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.973     ; 5.228      ;
; 11.748 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.973     ; 5.228      ;
; 11.748 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.973     ; 5.228      ;
; 11.748 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.973     ; 5.228      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 6.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.449     ; 4.759      ;
; 6.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.449     ; 4.759      ;
; 6.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.449     ; 4.759      ;
; 6.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.449     ; 4.759      ;
; 6.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.449     ; 4.759      ;
; 6.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.449     ; 4.759      ;
; 6.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.449     ; 4.759      ;
; 6.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.449     ; 4.759      ;
; 6.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.449     ; 4.759      ;
; 6.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.449     ; 4.759      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
; 7.097 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.445     ; 4.923      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 194.315 ns




+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 18.060 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 36.333 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 38.152 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.150 ; 0.000         ;
; inclock                                         ; 0.190 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 0.194 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 14.940 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 3.973 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.267  ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 19.774 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.759 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inclock'                                                                                            ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 18.060 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.887      ;
; 18.060 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.887      ;
; 18.060 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.887      ;
; 18.060 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.887      ;
; 18.060 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.887      ;
; 18.060 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.887      ;
; 18.060 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.887      ;
; 18.060 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.887      ;
; 18.060 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.887      ;
; 18.060 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.887      ;
; 18.061 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.886      ;
; 18.061 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.886      ;
; 18.061 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.886      ;
; 18.061 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.886      ;
; 18.061 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.886      ;
; 18.061 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.886      ;
; 18.061 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.886      ;
; 18.061 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.886      ;
; 18.061 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.886      ;
; 18.061 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.886      ;
; 18.064 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.883      ;
; 18.064 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.883      ;
; 18.064 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.883      ;
; 18.064 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.883      ;
; 18.064 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.883      ;
; 18.064 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.883      ;
; 18.064 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.883      ;
; 18.064 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.883      ;
; 18.064 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.883      ;
; 18.064 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.883      ;
; 18.126 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.821      ;
; 18.126 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.821      ;
; 18.126 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.821      ;
; 18.126 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.821      ;
; 18.126 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.821      ;
; 18.126 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.821      ;
; 18.126 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.821      ;
; 18.126 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.821      ;
; 18.126 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.821      ;
; 18.126 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.821      ;
; 18.199 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.748      ;
; 18.199 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.748      ;
; 18.199 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.748      ;
; 18.199 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.748      ;
; 18.199 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.748      ;
; 18.199 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.748      ;
; 18.199 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.748      ;
; 18.199 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.748      ;
; 18.199 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.748      ;
; 18.199 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.748      ;
; 18.214 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.733      ;
; 18.214 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.733      ;
; 18.214 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.733      ;
; 18.214 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.733      ;
; 18.214 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.733      ;
; 18.214 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.733      ;
; 18.214 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.733      ;
; 18.214 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.733      ;
; 18.214 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.733      ;
; 18.214 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.733      ;
; 18.220 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.727      ;
; 18.220 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.727      ;
; 18.220 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.727      ;
; 18.220 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.727      ;
; 18.220 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.727      ;
; 18.220 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.727      ;
; 18.220 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.727      ;
; 18.220 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.727      ;
; 18.220 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.727      ;
; 18.220 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.727      ;
; 18.237 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.034     ; 1.716      ;
; 18.237 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.034     ; 1.716      ;
; 18.237 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.034     ; 1.716      ;
; 18.237 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.034     ; 1.716      ;
; 18.237 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.034     ; 1.716      ;
; 18.237 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.034     ; 1.716      ;
; 18.237 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.034     ; 1.716      ;
; 18.237 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.034     ; 1.716      ;
; 18.237 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.034     ; 1.716      ;
; 18.237 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.034     ; 1.716      ;
; 18.280 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.667      ;
; 18.280 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.667      ;
; 18.280 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.667      ;
; 18.280 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.667      ;
; 18.280 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.667      ;
; 18.280 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.667      ;
; 18.280 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.667      ;
; 18.280 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.667      ;
; 18.280 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.667      ;
; 18.280 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.040     ; 1.667      ;
; 18.305 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.046     ; 1.636      ;
; 18.306 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.046     ; 1.635      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 36.333 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 13.659     ;
; 36.354 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 13.638     ;
; 36.555 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 13.417     ;
; 36.561 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.029     ; 13.419     ;
; 36.562 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.016     ; 13.431     ;
; 36.565 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.016     ; 13.428     ;
; 36.571 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 13.421     ;
; 36.593 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 13.386     ;
; 36.598 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 13.363     ;
; 36.611 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 13.365     ;
; 36.617 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 13.369     ;
; 36.619 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 13.342     ;
; 36.629 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 13.357     ;
; 36.632 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 13.344     ;
; 36.641 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.025     ; 13.343     ;
; 36.724 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.029     ; 13.256     ;
; 36.760 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 13.219     ;
; 36.827 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 13.135     ;
; 36.830 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 13.132     ;
; 36.833 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 13.123     ;
; 36.836 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 13.125     ;
; 36.839 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 13.125     ;
; 36.840 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 13.137     ;
; 36.841 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 13.123     ;
; 36.843 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 13.134     ;
; 36.849 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 13.127     ;
; 36.850 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 13.121     ;
; 36.871 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 13.092     ;
; 36.873 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 13.090     ;
; 36.895 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 13.075     ;
; 36.897 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 13.073     ;
; 36.899 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 13.072     ;
; 36.907 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 13.063     ;
; 36.909 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 13.061     ;
; 36.919 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 13.049     ;
; 36.921 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 13.047     ;
; 36.944 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 13.028     ;
; 37.002 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 12.962     ;
; 37.004 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 12.960     ;
; 37.024 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.011     ; 12.974     ;
; 37.038 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 12.925     ;
; 37.040 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 12.923     ;
; 37.045 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.011     ; 12.953     ;
; 37.071 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 12.901     ;
; 37.104 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 12.866     ;
; 37.121 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 12.834     ;
; 37.222 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 12.734     ;
; 37.239 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 12.732     ;
; 37.241 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.020     ; 12.748     ;
; 37.246 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 12.732     ;
; 37.248 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.020     ; 12.741     ;
; 37.252 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 12.734     ;
; 37.253 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.010     ; 12.746     ;
; 37.256 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.010     ; 12.743     ;
; 37.260 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.020     ; 12.729     ;
; 37.262 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.011     ; 12.736     ;
; 37.264 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.019     ; 12.726     ;
; 37.276 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 12.695     ;
; 37.284 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.024     ; 12.701     ;
; 37.293 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 12.663     ;
; 37.308 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 12.684     ;
; 37.320 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 12.672     ;
; 37.332 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.019     ; 12.658     ;
; 37.415 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 12.571     ;
; 37.446 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 12.537     ;
; 37.451 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.024     ; 12.534     ;
; 37.456 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 12.527     ;
; 37.469 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.019     ; 12.521     ;
; 37.635 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 12.343     ;
; 37.635 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 12.342     ;
; 37.702 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.022     ; 12.285     ;
; 37.723 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.022     ; 12.264     ;
; 37.754 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 12.216     ;
; 37.775 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 12.195     ;
; 37.789 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 12.192     ;
; 37.807 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 12.171     ;
; 37.923 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 12.046     ;
; 37.924 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 12.043     ;
; 37.929 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 12.048     ;
; 37.930 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 12.045     ;
; 37.931 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.021     ; 12.057     ;
; 37.934 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.021     ; 12.054     ;
; 37.940 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.022     ; 12.047     ;
; 37.961 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 12.015     ;
; 37.962 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 12.012     ;
; 37.976 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 11.974     ;
; 37.982 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 11.976     ;
; 37.983 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 11.988     ;
; 37.986 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 11.985     ;
; 37.986 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 11.995     ;
; 37.992 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 11.978     ;
; 37.998 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 11.983     ;
; 38.010 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 11.969     ;
; 38.011 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 11.966     ;
; 38.014 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.052     ; 11.943     ;
; 38.038 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 11.926     ;
; 38.050 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 11.914     ;
; 38.062 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 11.900     ;
; 38.075 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 11.901     ;
; 38.079 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 11.890     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                      ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 38.152 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.792      ;
; 38.152 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.792      ;
; 38.152 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.792      ;
; 38.152 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.792      ;
; 38.152 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.792      ;
; 38.152 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.792      ;
; 38.152 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.792      ;
; 38.152 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.792      ;
; 38.152 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.792      ;
; 38.152 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.792      ;
; 38.245 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.699      ;
; 38.245 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.699      ;
; 38.245 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.699      ;
; 38.245 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.699      ;
; 38.245 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.699      ;
; 38.245 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.699      ;
; 38.245 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.699      ;
; 38.245 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.699      ;
; 38.245 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.699      ;
; 38.245 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.699      ;
; 38.348 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.596      ;
; 38.348 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.596      ;
; 38.348 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.596      ;
; 38.348 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.596      ;
; 38.348 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.596      ;
; 38.348 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.596      ;
; 38.348 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.596      ;
; 38.348 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.596      ;
; 38.348 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.596      ;
; 38.348 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.596      ;
; 38.405 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.539      ;
; 38.405 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.539      ;
; 38.405 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.539      ;
; 38.405 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.539      ;
; 38.405 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.539      ;
; 38.405 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.539      ;
; 38.405 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.539      ;
; 38.405 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.539      ;
; 38.405 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.539      ;
; 38.405 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.539      ;
; 38.518 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.037     ; 1.432      ;
; 38.539 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.405      ;
; 38.539 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.405      ;
; 38.539 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.405      ;
; 38.539 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.405      ;
; 38.539 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.405      ;
; 38.539 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.405      ;
; 38.539 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.405      ;
; 38.539 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.405      ;
; 38.539 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.405      ;
; 38.539 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.405      ;
; 38.572 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.376      ;
; 38.577 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.371      ;
; 38.583 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.365      ;
; 38.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.353      ;
; 38.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.353      ;
; 38.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.353      ;
; 38.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.353      ;
; 38.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.353      ;
; 38.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.353      ;
; 38.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.353      ;
; 38.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.353      ;
; 38.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.353      ;
; 38.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.353      ;
; 38.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.340      ;
; 38.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.340      ;
; 38.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.340      ;
; 38.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.340      ;
; 38.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.340      ;
; 38.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.340      ;
; 38.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.340      ;
; 38.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.340      ;
; 38.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.340      ;
; 38.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.340      ;
; 38.617 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.037     ; 1.333      ;
; 38.620 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.328      ;
; 38.631 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.041     ; 1.315      ;
; 38.635 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.313      ;
; 38.640 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.308      ;
; 38.650 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.298      ;
; 38.655 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.293      ;
; 38.669 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.279      ;
; 38.674 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.037     ; 1.276      ;
; 38.676 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.272      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.271      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.267      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.267      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.267      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.267      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.267      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.267      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.267      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.267      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.267      ;
; 38.677 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.267      ;
; 38.689 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.259      ;
; 38.695 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.039     ; 1.253      ;
; 38.696 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.248      ;
; 38.696 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.248      ;
; 38.696 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 40.000       ; -0.043     ; 1.248      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.150 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.153 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.156 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.181 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.193 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; lcd:mylcd|line2[0][3]        ; lcd:mylcd|line1[0][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; lcd:mylcd|prestart           ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.198 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.322      ;
; 0.199 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lcd:mylcd|state2.B           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.205 ; lcd:mylcd|state2.D           ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.329      ;
; 0.207 ; lcd:mylcd|state1.B           ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.331      ;
; 0.208 ; ps2:myps2|tail[1]            ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.208 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.332      ;
; 0.209 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.210 ; lcd:mylcd|state2.A           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.334      ;
; 0.213 ; lcd:mylcd|index[5]           ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.337      ;
; 0.262 ; lcd:mylcd|line2[2][4]        ; lcd:mylcd|line1[2][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.386      ;
; 0.265 ; lcd:mylcd|line2[10][1]       ; lcd:mylcd|line1[10][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; lcd:mylcd|line2[8][4]        ; lcd:mylcd|line1[8][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; lcd:mylcd|line2[13][1]       ; lcd:mylcd|line1[13][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; lcd:mylcd|line2[4][3]        ; lcd:mylcd|line1[4][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; lcd:mylcd|line2[10][2]       ; lcd:mylcd|line1[10][2]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line1[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.272 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line1[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; lcd:mylcd|line2[4][2]        ; lcd:mylcd|line1[4][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; lcd:mylcd|line2[8][6]        ; lcd:mylcd|line1[8][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; lcd:mylcd|line2[14][0]       ; lcd:mylcd|line1[14][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.398      ;
; 0.275 ; lcd:mylcd|line2[2][1]        ; lcd:mylcd|line1[2][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.402      ;
; 0.275 ; lcd:mylcd|line2[0][1]        ; lcd:mylcd|line1[0][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; lcd:mylcd|line2[5][0]        ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.401      ;
; 0.276 ; ps2:myps2|shift_reg[6]       ; ps2:myps2|shift_reg[5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.402      ;
; 0.276 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.400      ;
; 0.279 ; ps2:myps2|shift_reg[2]       ; ps2:myps2|shift_reg[1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.405      ;
; 0.279 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.406      ;
; 0.279 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.406      ;
; 0.279 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.406      ;
; 0.279 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.401      ;
; 0.281 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.407      ;
; 0.283 ; ps2:myps2|tail[0]            ; ps2:myps2|fifo_rtl_0_bypass[1]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.409      ;
; 0.284 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.410      ;
; 0.287 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inclock'                                                                                            ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.190 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.314      ;
; 0.194 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.318      ;
; 0.293 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.420      ;
; 0.301 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.426      ;
; 0.362 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.486      ;
; 0.443 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.567      ;
; 0.443 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.567      ;
; 0.444 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.568      ;
; 0.445 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.575      ;
; 0.448 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.578      ;
; 0.450 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.574      ;
; 0.452 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.577      ;
; 0.454 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.578      ;
; 0.455 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.580      ;
; 0.457 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.581      ;
; 0.460 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.584      ;
; 0.463 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.587      ;
; 0.504 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.628      ;
; 0.506 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.630      ;
; 0.506 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.630      ;
; 0.507 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.631      ;
; 0.509 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.633      ;
; 0.509 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.633      ;
; 0.510 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.634      ;
; 0.511 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.635      ;
; 0.511 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.641      ;
; 0.512 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.642      ;
; 0.513 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.637      ;
; 0.514 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.644      ;
; 0.515 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.645      ;
; 0.516 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.640      ;
; 0.519 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.643      ;
; 0.520 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.644      ;
; 0.520 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.644      ;
; 0.520 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.644      ;
; 0.522 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.646      ;
; 0.523 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.647      ;
; 0.523 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.647      ;
; 0.523 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.647      ;
; 0.526 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.650      ;
; 0.529 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.653      ;
; 0.562 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.686      ;
; 0.563 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.687      ;
; 0.566 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.696      ;
; 0.568 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.698      ;
; 0.569 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.699      ;
; 0.571 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.701      ;
; 0.572 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.696      ;
; 0.573 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.697      ;
; 0.573 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.697      ;
; 0.573 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.697      ;
; 0.575 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.699      ;
; 0.576 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.700      ;
; 0.576 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.700      ;
; 0.576 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.700      ;
; 0.577 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.707      ;
; 0.578 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.708      ;
; 0.579 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.046      ; 0.709      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.194 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; vga_controller:vga_ins|oVS                                    ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.317      ;
; 0.201 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.324      ;
; 0.264 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; vga_controller:vga_ins|oHS                                    ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.279 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.405      ;
; 0.289 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.410      ;
; 0.294 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.420      ;
; 0.302 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.427      ;
; 0.308 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.431      ;
; 0.334 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; vga_controller:vga_ins|oBLANK_n                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.457      ;
; 0.383 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.506      ;
; 0.383 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.506      ;
; 0.383 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.506      ;
; 0.396 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.521      ;
; 0.416 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.541      ;
; 0.424 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.547      ;
; 0.434 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.557      ;
; 0.434 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.557      ;
; 0.434 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.557      ;
; 0.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.564      ;
; 0.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.564      ;
; 0.441 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.564      ;
; 0.443 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.566      ;
; 0.443 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.566      ;
; 0.445 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.568      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.574      ;
; 0.454 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.577      ;
; 0.454 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.577      ;
; 0.455 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.579      ;
; 0.457 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.580      ;
; 0.458 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.581      ;
; 0.458 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.581      ;
; 0.458 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.581      ;
; 0.462 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.585      ;
; 0.462 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.585      ;
; 0.465 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.588      ;
; 0.469 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.592      ;
; 0.470 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.593      ;
; 0.472 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.595      ;
; 0.474 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.597      ;
; 0.474 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.597      ;
; 0.474 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.597      ;
; 0.485 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.608      ;
; 0.492 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.617      ;
; 0.494 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.617      ;
; 0.494 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.617      ;
; 0.494 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.617      ;
; 0.496 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.619      ;
; 0.496 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.619      ;
; 0.496 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.619      ;
; 0.506 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.629      ;
; 0.507 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.628      ;
; 0.509 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.632      ;
; 0.511 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.634      ;
; 0.514 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.637      ;
; 0.517 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.640      ;
; 0.517 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.640      ;
; 0.517 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.640      ;
; 0.518 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.641      ;
; 0.521 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.644      ;
; 0.523 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.646      ;
; 0.524 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.647      ;
; 0.524 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.647      ;
; 0.525 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.648      ;
; 0.528 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.651      ;
; 0.529 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.652      ;
; 0.531 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.654      ;
; 0.531 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.654      ;
; 0.532 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.655      ;
; 0.536 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.659      ;
; 0.536 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.659      ;
; 0.536 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.659      ;
; 0.560 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.683      ;
; 0.561 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.684      ;
; 0.563 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.686      ;
; 0.567 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.690      ;
; 0.567 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.690      ;
; 0.568 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.689      ;
; 0.574 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.697      ;
; 0.574 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.697      ;
; 0.574 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.697      ;
; 0.575 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.698      ;
; 0.580 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.703      ;
; 0.581 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.704      ;
; 0.581 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.704      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 14.940 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.837     ; 3.160      ;
; 15.039 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.841     ; 3.057      ;
; 15.039 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.841     ; 3.057      ;
; 15.039 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.841     ; 3.057      ;
; 15.039 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.841     ; 3.057      ;
; 15.039 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.841     ; 3.057      ;
; 15.039 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.841     ; 3.057      ;
; 15.039 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.841     ; 3.057      ;
; 15.039 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.841     ; 3.057      ;
; 15.039 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.841     ; 3.057      ;
; 15.039 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.841     ; 3.057      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.973 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.525     ; 2.632      ;
; 3.973 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.525     ; 2.632      ;
; 3.973 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.525     ; 2.632      ;
; 3.973 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.525     ; 2.632      ;
; 3.973 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.525     ; 2.632      ;
; 3.973 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.525     ; 2.632      ;
; 3.973 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.525     ; 2.632      ;
; 3.973 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.525     ; 2.632      ;
; 3.973 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.525     ; 2.632      ;
; 3.973 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.525     ; 2.632      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
; 4.061 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.521     ; 2.724      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 196.846 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 16.134 ; 0.150 ; 10.734   ; 3.973   ; 9.267               ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 22.622 ; 0.150 ; N/A      ; N/A     ; 49.700              ;
;  inclock                                         ; 16.134 ; 0.190 ; N/A      ; N/A     ; 9.267               ;
;  p1|altpll_component|pll|clk[2]                  ; 36.129 ; 0.194 ; 10.734   ; 3.973   ; 19.755              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inclock                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  p1|altpll_component|pll|clk[2]                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_en        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_on        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; resetn                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; inclock                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clock               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 128887781 ; 992      ; 7746416  ; 0        ;
; inclock                                         ; inclock                                         ; 630       ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2]                  ; p1|altpll_component|pll|clk[2]                  ; 0         ; 0        ; 0        ; 347      ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                 ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 128887781 ; 992      ; 7746416  ; 0        ;
; inclock                                         ; inclock                                         ; 630       ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2]                  ; p1|altpll_component|pll|clk[2]                  ; 0         ; 0        ; 0        ; 347      ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; inclock    ; p1|altpll_component|pll|clk[2] ; 0        ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; inclock    ; p1|altpll_component|pll|clk[2] ; 0        ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1366  ; 1366 ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inclock                                         ; inclock                                         ; Base      ; Constrained ;
; p1|altpll_component|pll|clk[2]                  ; p1|altpll_component|pll|clk[2]                  ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 02 16:56:29 2022
Info: Command: quartus_sta cpu5502016fa -c skeleton
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclock inclock
    Info (332110): create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
    Info (332110): create_generated_clock -source {div|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {div|altpll_component|auto_generated|pll1|clk[0]} {div|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.134               0.000 inclock 
    Info (332119):    22.622               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    36.129               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.359               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.408               0.000 inclock 
    Info (332119):     0.437               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 10.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.734               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 7.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.784               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.682               0.000 inclock 
    Info (332119):    19.758               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    49.700               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 193.745 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.471
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.471               0.000 inclock 
    Info (332119):    24.903               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    36.441               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.366               0.000 inclock 
    Info (332119):     0.403               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 11.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.548               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 6.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.937               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.691               0.000 inclock 
    Info (332119):    19.755               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    49.702               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 194.315 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.060               0.000 inclock 
    Info (332119):    36.333               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    38.152               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.190               0.000 inclock 
    Info (332119):     0.194               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 14.940
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.940               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 3.973
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.973               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.267               0.000 inclock 
    Info (332119):    19.774               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    49.759               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 196.846 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Fri Dec 02 16:56:32 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


