INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cendue/kylelemm/CSE490/CSE490-Project1.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
WARNING: [VRFC 10-3676] redeclaration of ansi port 'currentInstructionAddress' is not allowed [/home/cendue/kylelemm/CSE490/CSE490-Project1.srcs/sources_1/new/program_counter.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cendue/kylelemm/CSE490/CSE490-Project1.srcs/sources_1/new/program_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter_tb
