m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim
vclkgen
Z1 !s110 1577387482
!i10b 1
!s100 bOzBWnRUon>LjoLPB0R6O0
IZ5^8>Sd9eSYdJogIeKj_X1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1577099883
8D:/program/FPGA/DigitalCircuit-ComputerSystem/clkgen.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/clkgen.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1577387482.000000
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/clkgen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/clkgen.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem
Z7 tCvgOpt 0
vcpu
R1
!i10b 1
!s100 0g<d;16CeLaAnBBUCCjUX0
ICogc06`7Q=cnn<S@O[:Ko1
R2
R0
w1577386921
8D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v|
!i113 1
R5
R6
R7
vcs
Z8 !s110 1577387483
!i10b 1
!s100 6GY1VO2R^4zKb=]daWFTm0
IfUJ]UAUVjFXiD[eH<@=L@1
R2
R0
w1577386947
8D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1577387483.000000
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v|
!i113 1
R5
R6
R7
vcs_vlg_tst
R8
!i10b 1
!s100 7GfE;?jTW@;B^e3R;<n=>0
IK1aa@I>cA7MF;HhkCJWBa3
R2
R0
w1577387044
8D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim/cs.vt
FD:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim/cs.vt
L0 28
R3
r1
!s85 0
31
R9
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim/cs.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim|D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim/cs.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim
R7
vmemery
R1
!i10b 1
!s100 1gCoUmCV0R`MCMzGo4gKl2
IoAKG9C^>@WBYeA`QS7cQI0
R2
R0
w1577274078
8D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v
Z10 L0 39
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v|
!i113 1
R5
R6
R7
vmips_os
R1
!i10b 1
!s100 U^T]meOUaBLKo[31IXzQ`2
I08<:fVSY7aIP]T;0?=W0=1
R2
R0
w1577277394
8D:/program/FPGA/DigitalCircuit-ComputerSystem/mips_os.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/mips_os.v
R10
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/mips_os.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/mips_os.v|
!i113 1
R5
R6
R7
vvga_ctrl
R1
!i10b 1
!s100 j@3:VY`]:lONG[g?B6Ee_2
IBbYCA>9J0;Q9`_?BN:4kg1
R2
R0
w1577360414
8D:/program/FPGA/DigitalCircuit-ComputerSystem/vga_ctrl.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/vga_ctrl.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/vga_ctrl.v|
!i113 1
R5
R6
R7
