
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/femto/src/acc.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/acc.v' to AST representation.
Generating RTLIL representation for module `\acc'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openlane/designs/femto/src/femto.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/femto.v' to AST representation.
Generating RTLIL representation for module `\femto'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/femto/src/uart.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/femto/src/mult.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/mult.v' to AST representation.
Generating RTLIL representation for module `\mult'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openlane/designs/femto/src/MappedSPIRAM.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/MappedSPIRAM.v' to AST representation.
Generating RTLIL representation for module `\MappedSPIRAM'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openlane/designs/femto/src/control_mult.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/control_mult.v' to AST representation.
Generating RTLIL representation for module `\control_mult'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openlane/designs/femto/src/MappedSPIFlash.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/MappedSPIFlash.v' to AST representation.
Generating RTLIL representation for module `\MappedSPIFlash'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openlane/designs/femto/src/rsr.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/rsr.v' to AST representation.
Generating RTLIL representation for module `\rsr'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openlane/designs/femto/src/perip_uart.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/perip_uart.v' to AST representation.
Generating RTLIL representation for module `\peripheral_uart'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /openlane/designs/femto/src/femtorv32_quark.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/femtorv32_quark.v' to AST representation.
Generating RTLIL representation for module `\FemtoRV32'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /openlane/designs/femto/src/comp.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/comp.v' to AST representation.
Generating RTLIL representation for module `\comp'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /openlane/designs/femto/src/mult_32.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/mult_32.v' to AST representation.
Generating RTLIL representation for module `\mult_32'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /openlane/designs/femto/src/lsr.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/lsr.v' to AST representation.
Generating RTLIL representation for module `\lsr'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /openlane/designs/femto/src/bram.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/bram.v' to AST representation.
Generating RTLIL representation for module `\bram'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /openlane/designs/femto/src/perip_mult.v
Parsing SystemVerilog input from `/openlane/designs/femto/src/perip_mult.v' to AST representation.
Generating RTLIL representation for module `\peripheral_mult'.
Successfully finished Verilog frontend.

16. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/femto/runs/full_guide/tmp/synthesis/hierarchy.dot'.
Dumping module femto to page 1.

17. Executing HIERARCHY pass (managing design hierarchy).

17.1. Analyzing design hierarchy..
Top module:  \femto
Used module:     \peripheral_uart
Used module:         \uart
Used module:     \MappedSPIFlash
Used module:     \MappedSPIRAM
Used module:     \FemtoRV32
Parameter \clk_freq = 27000000
Parameter \baud = 115200

17.2. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_uart'.
Parameter \clk_freq = 27000000
Parameter \baud = 115200
Generating RTLIL representation for module `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart'.
Parameter \freq_hz = 25000000
Parameter \baud = 115200

17.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \freq_hz = 25000000
Parameter \baud = 115200
Generating RTLIL representation for module `$paramod$df55812022425781aef872d53070d057b210643d\uart'.

17.4. Analyzing design hierarchy..
Top module:  \femto
Used module:     $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart
Used module:         \uart
Used module:     \MappedSPIFlash
Used module:     \MappedSPIRAM
Used module:     \FemtoRV32
Parameter \freq_hz = 27000000
Parameter \baud = 115200

17.5. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \freq_hz = 27000000
Parameter \baud = 115200
Generating RTLIL representation for module `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart'.

17.6. Analyzing design hierarchy..
Top module:  \femto
Used module:     $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart
Used module:         $paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart
Used module:     \MappedSPIFlash
Used module:     \MappedSPIRAM
Used module:     \FemtoRV32

17.7. Analyzing design hierarchy..
Top module:  \femto
Used module:     $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart
Used module:         $paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart
Used module:     \MappedSPIFlash
Used module:     \MappedSPIRAM
Used module:     \FemtoRV32
Removing unused module `$paramod$df55812022425781aef872d53070d057b210643d\uart'.
Removing unused module `\peripheral_mult'.
Removing unused module `\bram'.
Removing unused module `\lsr'.
Removing unused module `\mult_32'.
Removing unused module `\comp'.
Removing unused module `\peripheral_uart'.
Removing unused module `\rsr'.
Removing unused module `\control_mult'.
Removing unused module `\mult'.
Removing unused module `\uart'.
Removing unused module `\acc'.
Removed 12 unused modules.

18. Executing TRIBUF pass.

19. Executing HIERARCHY pass (managing design hierarchy).

19.1. Analyzing design hierarchy..
Top module:  \femto
Used module:     $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart
Used module:         $paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart
Used module:     \MappedSPIFlash
Used module:     \MappedSPIRAM
Used module:     \FemtoRV32

19.2. Analyzing design hierarchy..
Top module:  \femto
Used module:     $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart
Used module:         $paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart
Used module:     \MappedSPIFlash
Used module:     \MappedSPIRAM
Used module:     \FemtoRV32
Removed 0 unused modules.

20. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

21. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/openlane/designs/femto/src/femtorv32_quark.v:492$232 in module FemtoRV32.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/femto/src/femtorv32_quark.v:450$226 in module FemtoRV32.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215 in module FemtoRV32.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/femto/src/femtorv32_quark.v:157$150 in module FemtoRV32.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/femto/src/femtorv32_quark.v:104$109 in module FemtoRV32.
Removed 1 dead cases from process $proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55 in module MappedSPIRAM.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55 in module MappedSPIRAM.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/femto/src/MappedSPIRAM.v:62$49 in module MappedSPIRAM.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/femto/src/MappedSPIRAM.v:45$45 in module MappedSPIRAM.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/femto/src/perip_uart.v:50$272 in module $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/femto/src/perip_uart.v:37$267 in module $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/femto/src/perip_uart.v:28$264 in module $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/femto/src/uart.v:124$314 in module $paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/femto/src/uart.v:66$306 in module $paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/femto/src/uart.v:34$301 in module $paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/femto/src/femto.v:169$11 in module femto.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/femto/src/femto.v:155$10 in module femto.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76 in module MappedSPIFlash.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/femto/src/MappedSPIFlash.v:61$70 in module MappedSPIFlash.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/femto/src/MappedSPIFlash.v:43$66 in module MappedSPIFlash.
Removed a total of 1 dead cases.

22. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 17 assignments to connections.

23. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:20$275'.
  Set init value: \uart_ctrl = 8'00000000
Found init rule in `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:19$274'.
  Set init value: \d_in_uart = 8'00000000
Found init rule in `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:0$273'.
  Set init value: \ledout = 1'0

24. Executing PROC_ARST pass (detect async resets in processes).

25. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~64 debug messages>

26. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:514$237'.
Creating decoders for process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:492$232'.
     1/2: $2\mem_addr[31:0]
     2/2: $1\mem_addr[31:0]
Creating decoders for process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:450$226'.
     1/4: $2\writeBack[0:0]
     2/4: $2\mem_rstrb[0:0]
     3/4: $1\writeBack[0:0]
     4/4: $1\mem_rstrb[0:0]
Creating decoders for process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215'.
     1/7: $0\mem_wmask[3:0]
     2/7: $0\aluWr[0:0]
     3/7: $0\instr[29:0]
     4/7: $0\PC[23:0]
     5/7: $0\rs2[31:0]
     6/7: $0\rs1[31:0]
     7/7: $0\state[3:0]
Creating decoders for process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:157$150'.
     1/2: $0\aluShamt[4:0]
     2/2: $0\aluReg[31:0]
Creating decoders for process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:104$109'.
     1/6: $2$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$120
     2/6: $2$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_DATA[31:0]$119
     3/6: $2$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_ADDR[4:0]$118
     4/6: $1$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$116
     5/6: $1$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_DATA[31:0]$115
     6/6: $1$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_ADDR[4:0]$114
Creating decoders for process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
     1/8: $0\rcv_data[31:0]
     2/8: $0\rcv_bitcount[5:0]
     3/8: $0\cmd_addr[31:0]
     4/8: $0\snd_bitcount[5:0]
     5/8: $0\state[1:0]
     6/8: $0\CS_N[0:0]
     7/8: $0\wbusy[0:0]
     8/8: $0\rbusy[0:0]
Creating decoders for process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:62$49'.
     1/1: $0\CLK[0:0]
Creating decoders for process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:45$45'.
     1/2: $0\div_counter[5:0]
     2/2: $0\clk_div[0:0]
Creating decoders for process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:20$275'.
Creating decoders for process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:19$274'.
Creating decoders for process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:0$273'.
Creating decoders for process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:50$272'.
     1/1: $1\d_out[31:0]
Creating decoders for process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:37$267'.
     1/3: $0\uart_ctrl[7:0]
     2/3: $0\d_in_uart[7:0]
     3/3: $0\ledout[0:0]
Creating decoders for process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:28$264'.
     1/1: $1\s[1:0]
Creating decoders for process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:124$314'.
     1/5: $0\txd_reg[7:0]
     2/5: $0\tx_count16[3:0]
     3/5: $0\tx_bitcount[3:0]
     4/5: $0\tx_busy[0:0]
     5/5: $0\uart_txd[0:0]
Creating decoders for process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:66$306'.
     1/7: $0\rxd_reg[9:0]
     2/7: $0\rx_bitcount[3:0]
     3/7: $0\rx_count16[3:0]
     4/7: $0\rx_busy[0:0]
     5/7: $0\rx_error[0:0]
     6/7: $0\rx_avail[0:0]
     7/7: $0\rx_data[7:0]
Creating decoders for process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:52$305'.
Creating decoders for process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:34$301'.
     1/1: $0\enable16_counter[15:0]
Creating decoders for process `\femto.$proc$/openlane/designs/femto/src/femto.v:169$11'.
     1/1: $1\mem_rdata[31:0]
Creating decoders for process `\femto.$proc$/openlane/designs/femto/src/femto.v:155$10'.
     1/1: $1\cs[6:0]
Creating decoders for process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76'.
     1/7: $0\rcv_data[31:0]
     2/7: $0\rcv_bitcount[5:0]
     3/7: $0\cmd_addr[31:0]
     4/7: $0\snd_bitcount[5:0]
     5/7: $0\state[2:0]
     6/7: $0\CS_N[0:0]
     7/7: $0\rbusy[0:0]
Creating decoders for process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:61$70'.
     1/1: $0\CLK[0:0]
Creating decoders for process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:43$66'.
     1/2: $0\div_counter[5:0]
     2/2: $0\clk_div[0:0]

27. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FemtoRV32.\mem_addr' from process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:492$232'.
Latch inferred for signal `\FemtoRV32.\mem_rstrb' from process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:450$226': $auto$proc_dlatch.cc:427:proc_dlatch$1028
Latch inferred for signal `\FemtoRV32.\writeBack' from process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:450$226': $auto$proc_dlatch.cc:427:proc_dlatch$1073
No latch inferred for signal `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.\d_out' from process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:50$272'.
No latch inferred for signal `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.\s' from process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:28$264'.
No latch inferred for signal `\femto.\mem_rdata' from process `\femto.$proc$/openlane/designs/femto/src/femto.v:169$11'.
No latch inferred for signal `\femto.\cs' from process `\femto.$proc$/openlane/designs/femto/src/femto.v:155$10'.

28. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\FemtoRV32.\cycles' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:514$237'.
  created $dff cell `$procdff$1074' with positive edge clock.
Creating register for signal `\FemtoRV32.\mem_wmask' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `\FemtoRV32.\state' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215'.
  created $dff cell `$procdff$1076' with positive edge clock.
Creating register for signal `\FemtoRV32.\rs1' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215'.
  created $dff cell `$procdff$1077' with positive edge clock.
Creating register for signal `\FemtoRV32.\rs2' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215'.
  created $dff cell `$procdff$1078' with positive edge clock.
Creating register for signal `\FemtoRV32.\aluWr' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215'.
  created $dff cell `$procdff$1079' with positive edge clock.
Creating register for signal `\FemtoRV32.\PC' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215'.
  created $dff cell `$procdff$1080' with positive edge clock.
Creating register for signal `\FemtoRV32.\instr' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215'.
  created $dff cell `$procdff$1081' with positive edge clock.
Creating register for signal `\FemtoRV32.\aluReg' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:157$150'.
  created $dff cell `$procdff$1082' with negative edge clock.
Creating register for signal `\FemtoRV32.\aluShamt' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:157$150'.
  created $dff cell `$procdff$1083' with negative edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:105$96_EN' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:104$109'.
  created $dff cell `$procdff$1084' with negative edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_ADDR' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:104$109'.
  created $dff cell `$procdff$1085' with negative edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_DATA' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:104$109'.
  created $dff cell `$procdff$1086' with negative edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN' using process `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:104$109'.
  created $dff cell `$procdff$1087' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\rbusy' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
  created $dff cell `$procdff$1088' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\wbusy' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
  created $dff cell `$procdff$1089' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\CS_N' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
  created $dff cell `$procdff$1090' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\state' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
  created $dff cell `$procdff$1091' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\snd_bitcount' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
  created $dff cell `$procdff$1092' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\cmd_addr' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
  created $dff cell `$procdff$1093' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\rcv_bitcount' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
  created $dff cell `$procdff$1094' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\rcv_data' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
  created $dff cell `$procdff$1095' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\CLK' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:62$49'.
  created $dff cell `$procdff$1096' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\clk_div' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:45$45'.
  created $dff cell `$procdff$1097' with negative edge clock.
Creating register for signal `\MappedSPIRAM.\div_counter' using process `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:45$45'.
  created $dff cell `$procdff$1098' with negative edge clock.
Creating register for signal `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.\ledout' using process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:37$267'.
  created $dff cell `$procdff$1099' with positive edge clock.
Creating register for signal `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.\d_in_uart' using process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:37$267'.
  created $dff cell `$procdff$1100' with positive edge clock.
Creating register for signal `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.\uart_ctrl' using process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:37$267'.
  created $dff cell `$procdff$1101' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\uart_txd' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:124$314'.
  created $dff cell `$procdff$1102' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\tx_busy' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:124$314'.
  created $dff cell `$procdff$1103' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\tx_bitcount' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:124$314'.
  created $dff cell `$procdff$1104' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\tx_count16' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:124$314'.
  created $dff cell `$procdff$1105' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\txd_reg' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:124$314'.
  created $dff cell `$procdff$1106' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\rx_data' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:66$306'.
  created $dff cell `$procdff$1107' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\rx_avail' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:66$306'.
  created $dff cell `$procdff$1108' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\rx_error' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:66$306'.
  created $dff cell `$procdff$1109' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\rx_busy' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:66$306'.
  created $dff cell `$procdff$1110' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\rx_count16' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:66$306'.
  created $dff cell `$procdff$1111' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\rx_bitcount' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:66$306'.
  created $dff cell `$procdff$1112' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\rxd_reg' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:66$306'.
  created $dff cell `$procdff$1113' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\uart_rxd1' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:52$305'.
  created $dff cell `$procdff$1114' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\uart_rxd2' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:52$305'.
  created $dff cell `$procdff$1115' with positive edge clock.
Creating register for signal `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.\enable16_counter' using process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:34$301'.
  created $dff cell `$procdff$1116' with positive edge clock.
Creating register for signal `\MappedSPIFlash.\rbusy' using process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76'.
  created $dff cell `$procdff$1117' with negative edge clock.
Creating register for signal `\MappedSPIFlash.\CS_N' using process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76'.
  created $dff cell `$procdff$1118' with negative edge clock.
Creating register for signal `\MappedSPIFlash.\state' using process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76'.
  created $dff cell `$procdff$1119' with negative edge clock.
Creating register for signal `\MappedSPIFlash.\snd_bitcount' using process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76'.
  created $dff cell `$procdff$1120' with negative edge clock.
Creating register for signal `\MappedSPIFlash.\cmd_addr' using process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76'.
  created $dff cell `$procdff$1121' with negative edge clock.
Creating register for signal `\MappedSPIFlash.\rcv_bitcount' using process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76'.
  created $dff cell `$procdff$1122' with negative edge clock.
Creating register for signal `\MappedSPIFlash.\rcv_data' using process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76'.
  created $dff cell `$procdff$1123' with negative edge clock.
Creating register for signal `\MappedSPIFlash.\CLK' using process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:61$70'.
  created $dff cell `$procdff$1124' with negative edge clock.
Creating register for signal `\MappedSPIFlash.\clk_div' using process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:43$66'.
  created $dff cell `$procdff$1125' with negative edge clock.
Creating register for signal `\MappedSPIFlash.\div_counter' using process `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:43$66'.
  created $dff cell `$procdff$1126' with negative edge clock.

29. Executing PROC_MEMWR pass (convert process memory writes to cells).

30. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:514$237'.
Found and cleaned up 2 empty switches in `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:492$232'.
Removing empty process `FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:492$232'.
Found and cleaned up 2 empty switches in `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:450$226'.
Removing empty process `FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:450$226'.
Found and cleaned up 7 empty switches in `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215'.
Removing empty process `FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:333$215'.
Found and cleaned up 4 empty switches in `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:157$150'.
Removing empty process `FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:157$150'.
Found and cleaned up 2 empty switches in `\FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:104$109'.
Removing empty process `FemtoRV32.$proc$/openlane/designs/femto/src/femtorv32_quark.v:104$109'.
Found and cleaned up 8 empty switches in `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
Removing empty process `MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:76$55'.
Found and cleaned up 2 empty switches in `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:62$49'.
Removing empty process `MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:62$49'.
Found and cleaned up 2 empty switches in `\MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:45$45'.
Removing empty process `MappedSPIRAM.$proc$/openlane/designs/femto/src/MappedSPIRAM.v:45$45'.
Removing empty process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:20$275'.
Removing empty process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:19$274'.
Removing empty process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:0$273'.
Found and cleaned up 1 empty switch in `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:50$272'.
Removing empty process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:50$272'.
Found and cleaned up 1 empty switch in `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:37$267'.
Removing empty process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:37$267'.
Found and cleaned up 1 empty switch in `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:28$264'.
Removing empty process `$paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.$proc$/openlane/designs/femto/src/perip_uart.v:28$264'.
Found and cleaned up 7 empty switches in `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:124$314'.
Removing empty process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:124$314'.
Found and cleaned up 10 empty switches in `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:66$306'.
Removing empty process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:66$306'.
Removing empty process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:52$305'.
Found and cleaned up 2 empty switches in `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:34$301'.
Removing empty process `$paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.$proc$/openlane/designs/femto/src/uart.v:34$301'.
Found and cleaned up 1 empty switch in `\femto.$proc$/openlane/designs/femto/src/femto.v:169$11'.
Removing empty process `femto.$proc$/openlane/designs/femto/src/femto.v:169$11'.
Found and cleaned up 1 empty switch in `\femto.$proc$/openlane/designs/femto/src/femto.v:155$10'.
Removing empty process `femto.$proc$/openlane/designs/femto/src/femto.v:155$10'.
Found and cleaned up 7 empty switches in `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76'.
Removing empty process `MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:76$76'.
Found and cleaned up 2 empty switches in `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:61$70'.
Removing empty process `MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:61$70'.
Found and cleaned up 2 empty switches in `\MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:43$66'.
Removing empty process `MappedSPIFlash.$proc$/openlane/designs/femto/src/MappedSPIFlash.v:43$66'.
Cleaned up 64 empty switches.

31. Executing CHECK pass (checking for obvious problems).
Checking module FemtoRV32...
Checking module MappedSPIRAM...
Checking module $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart...
Checking module $paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart...
Checking module femto...
Checking module MappedSPIFlash...
Found and reported 0 problems.

32. Executing OPT_EXPR pass (perform const folding).
Optimizing module FemtoRV32.
<suppressed ~50 debug messages>
Optimizing module MappedSPIRAM.
<suppressed ~18 debug messages>
Optimizing module $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.
Optimizing module $paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.
<suppressed ~17 debug messages>
Optimizing module femto.
Optimizing module MappedSPIFlash.
<suppressed ~16 debug messages>

33. Executing FLATTEN pass (flatten design).
Deleting now unused module FemtoRV32.
Deleting now unused module MappedSPIRAM.
Deleting now unused module $paramod$98ebefd4f3ce78b73da447c42dad1d2cc3e300e6\peripheral_uart.
Deleting now unused module $paramod$1ff9e88c83222e524ee14446c2eb7f71f974bb2f\uart.
Deleting now unused module MappedSPIFlash.
<suppressed ~5 debug messages>

34. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.
<suppressed ~16 debug messages>

35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 27 unused cells and 374 unused wires.
<suppressed ~33 debug messages>

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
<suppressed ~168 debug messages>
Removed a total of 56 cells.

36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.$procmux$768: \per_uart.uart0.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.$procmux$764: \per_uart.uart0.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.$procmux$761: \per_uart.uart0.rx_busy -> 1'1
      Replacing known input bits on port B of cell $flatten\per_uart.\uart0.$procmux$771: \per_uart.uart0.rx_busy -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\CPU.$procmux$328.
    dead port 2/2 on $mux $flatten\CPU.$procmux$455.
    dead port 2/2 on $mux $flatten\CPU.$procmux$461.
    dead port 2/2 on $mux $flatten\CPU.$procmux$467.
Removed 4 multiplexer ports.
<suppressed ~81 debug messages>

36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
    New ctrl vector for $pmux cell $flatten\CPU.$procmux$334: $auto$opt_reduce.cc:134:opt_pmux$1130
    New ctrl vector for $pmux cell $flatten\CPU.$procmux$343: { $flatten\CPU.$procmux$336_CMP $auto$opt_reduce.cc:134:opt_pmux$1132 }
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$453:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\CPU.$procmux$453_Y
      New ports: A=1'0, B=1'1, Y=$flatten\CPU.$procmux$453_Y [0]
      New connections: $flatten\CPU.$procmux$453_Y [31:1] = { $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] $flatten\CPU.$procmux$453_Y [0] }
  Optimizing cells in module \femto.
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$470:
      Old ports: A=0, B=$flatten\CPU.$2$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$120, Y=$flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113
      New ports: A=1'0, B=$flatten\CPU.$procmux$453_Y [0], Y=$flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0]
      New connections: $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [31:1] = { $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] $flatten\CPU.$0$memwr$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:108$97_EN[31:0]$113 [0] }
  Optimizing cells in module \femto.
Performed a total of 4 changes.

36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

36.6. Executing OPT_DFF pass (perform DFF optimizations).

36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 0 unused cells and 62 unused wires.
<suppressed ~1 debug messages>

36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

36.9. Rerunning OPT passes. (Maybe there is more to do..)

36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
Performed a total of 0 changes.

36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

36.13. Executing OPT_DFF pass (perform DFF optimizations).

36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..

36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

36.16. Finished OPT passes. (There is nothing left to do.)

37. Executing FSM pass (extract and optimize FSM).

37.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register femto.CPU.state.
Found FSM state register femto.mapped_spi_flash.state.
Found FSM state register femto.mapped_spi_ram.state.

37.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\CPU.state' from module `\femto'.
  found $dff cell for state register: $flatten\CPU.$procdff$1076
  root of input selection tree: $flatten\CPU.$0\state[3:0]
  found reset state: 4'1000 (guessed from mux tree)
  found ctrl input: \resetn
  found state code: 4'1000
  found ctrl input: $flatten\CPU.$procmux$335_CMP
  found ctrl input: $flatten\CPU.$procmux$336_CMP
  found ctrl input: $flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:496$234_Y
  found state code: 4'0010
  found ctrl input: $flatten\CPU.$and$/openlane/designs/femto/src/femtorv32_quark.v:428$225_Y
  found state code: 4'0001
  found ctrl input: \CPU.needToWait
  found ctrl input: \CPU.mem_rbusy
  found state code: 4'0100
  found ctrl output: $flatten\CPU.$procmux$336_CMP
  found ctrl output: $flatten\CPU.$procmux$335_CMP
  found ctrl output: $flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:496$235_Y
  found ctrl output: $flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:496$234_Y
  ctrl inputs: { \CPU.mem_rbusy \CPU.needToWait $flatten\CPU.$and$/openlane/designs/femto/src/femtorv32_quark.v:428$225_Y \resetn }
  ctrl outputs: { $flatten\CPU.$0\state[3:0] $flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:496$234_Y $flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:496$235_Y $flatten\CPU.$procmux$335_CMP $flatten\CPU.$procmux$336_CMP }
  transition:     4'1000 4'---0 ->     4'1000 8'10000010
  transition:     4'1000 4'--01 ->     4'1000 8'10000010
  transition:     4'1000 4'--11 ->     4'0001 8'00010010
  transition:     4'0100 4'---0 ->     4'1000 8'10000001
  transition:     4'0100 4'-0-1 ->     4'0001 8'00010001
  transition:     4'0100 4'-1-1 ->     4'1000 8'10000001
  transition:     4'0010 4'---0 ->     4'1000 8'10001000
  transition:     4'0010 4'0--1 ->     4'0100 8'01001000
  transition:     4'0010 4'1--1 ->     4'0010 8'00101000
  transition:     4'0001 4'---0 ->     4'1000 8'10000100
  transition:     4'0001 4'---1 ->     4'0010 8'00100100
Extracting FSM `\mapped_spi_flash.state' from module `\femto'.
  found $dff cell for state register: $flatten\mapped_spi_flash.$procdff$1119
  root of input selection tree: $flatten\mapped_spi_flash.$0\state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \resetn
  found state code: 3'000
  found ctrl input: $flatten\mapped_spi_flash.$procmux$866_CMP
  found ctrl input: $flatten\mapped_spi_flash.$procmux$883_CMP
  found ctrl input: $flatten\mapped_spi_flash.$procmux$900_CMP
  found ctrl input: $flatten\mapped_spi_flash.$procmux$884_CMP
  found ctrl input: \mapped_spi_flash.clk_div
  found ctrl input: $flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:127$80_Y
  found state code: 3'011
  found ctrl input: $flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:111$78_Y
  found state code: 3'010
  found ctrl input: \mapped_spi_flash.rstrb
  found state code: 3'001
  found ctrl output: $flatten\mapped_spi_flash.$procmux$900_CMP
  found ctrl output: $flatten\mapped_spi_flash.$procmux$884_CMP
  found ctrl output: $flatten\mapped_spi_flash.$procmux$883_CMP
  found ctrl output: $flatten\mapped_spi_flash.$procmux$866_CMP
  ctrl inputs: { \mapped_spi_flash.rstrb \mapped_spi_flash.clk_div $flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:111$78_Y $flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:127$80_Y \resetn }
  ctrl outputs: { $flatten\mapped_spi_flash.$0\state[2:0] $flatten\mapped_spi_flash.$procmux$866_CMP $flatten\mapped_spi_flash.$procmux$883_CMP $flatten\mapped_spi_flash.$procmux$884_CMP $flatten\mapped_spi_flash.$procmux$900_CMP }
  transition:      3'000 5'----0 ->      3'000 7'0000010
  transition:      3'000 5'----1 ->      3'001 7'0010010
  transition:      3'010 5'----0 ->      3'000 7'0000100
  transition:      3'010 5'-0--1 ->      3'010 7'0100100
  transition:      3'010 5'-10-1 ->      3'010 7'0100100
  transition:      3'010 5'-11-1 ->      3'011 7'0110100
  transition:      3'001 5'----0 ->      3'000 7'0000001
  transition:      3'001 5'0---1 ->      3'001 7'0010001
  transition:      3'001 5'1---1 ->      3'010 7'0100001
  transition:      3'011 5'----0 ->      3'000 7'0001000
  transition:      3'011 5'-0--1 ->      3'011 7'0111000
  transition:      3'011 5'-1-01 ->      3'011 7'0111000
  transition:      3'011 5'-1-11 ->      3'000 7'0001000
Extracting FSM `\mapped_spi_ram.state' from module `\femto'.
  found $dff cell for state register: $flatten\mapped_spi_ram.$procdff$1091
  root of input selection tree: $flatten\mapped_spi_ram.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \resetn
  found state code: 2'00
  found ctrl input: $flatten\mapped_spi_ram.$procmux$484_CMP
  found ctrl input: $flatten\mapped_spi_ram.$procmux$513_CMP
  found ctrl input: $flatten\mapped_spi_ram.$procmux$501_CMP
  found ctrl input: $flatten\mapped_spi_ram.$procmux$502_CMP
  found ctrl input: \mapped_spi_ram.CLK
  found ctrl input: $flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:134$59_Y
  found state code: 2'11
  found ctrl input: $flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:121$57_Y
  found state code: 2'10
  found ctrl input: \mapped_spi_ram.rd
  found ctrl input: \mapped_spi_ram.wr
  found state code: 2'01
  found ctrl output: $flatten\mapped_spi_ram.$procmux$513_CMP
  found ctrl output: $flatten\mapped_spi_ram.$procmux$502_CMP
  found ctrl output: $flatten\mapped_spi_ram.$procmux$501_CMP
  found ctrl output: $flatten\mapped_spi_ram.$procmux$484_CMP
  ctrl inputs: { \mapped_spi_ram.rd \mapped_spi_ram.wr \mapped_spi_ram.CLK $flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:121$57_Y $flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:134$59_Y \resetn }
  ctrl outputs: { $flatten\mapped_spi_ram.$0\state[1:0] $flatten\mapped_spi_ram.$procmux$484_CMP $flatten\mapped_spi_ram.$procmux$501_CMP $flatten\mapped_spi_ram.$procmux$502_CMP $flatten\mapped_spi_ram.$procmux$513_CMP }
  transition:       2'00 6'-----0 ->       2'00 6'000010
  transition:       2'00 6'-----1 ->       2'01 6'010010
  transition:       2'10 6'-----0 ->       2'00 6'000001
  transition:       2'10 6'--0--1 ->       2'10 6'100001
  transition:       2'10 6'--10-1 ->       2'10 6'100001
  transition:       2'10 6'--11-1 ->       2'11 6'110001
  transition:       2'01 6'-----0 ->       2'00 6'000100
  transition:       2'01 6'00---1 ->       2'01 6'010100
  transition:       2'01 6'01---1 ->       2'10 6'100100
  transition:       2'01 6'1----1 ->       2'10 6'100100
  transition:       2'11 6'-----0 ->       2'00 6'001000
  transition:       2'11 6'--0--1 ->       2'11 6'111000
  transition:       2'11 6'--1-01 ->       2'11 6'111000
  transition:       2'11 6'--1-11 ->       2'00 6'001000

37.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mapped_spi_ram.state$1145' from module `\femto'.
Optimizing FSM `$fsm$\mapped_spi_flash.state$1139' from module `\femto'.
Optimizing FSM `$fsm$\CPU.state$1133' from module `\femto'.

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 35 unused cells and 35 unused wires.
<suppressed ~36 debug messages>

37.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\CPU.state$1133' from module `\femto'.
  Removing unused output signal $flatten\CPU.$0\state[3:0] [0].
  Removing unused output signal $flatten\CPU.$0\state[3:0] [1].
  Removing unused output signal $flatten\CPU.$0\state[3:0] [2].
  Removing unused output signal $flatten\CPU.$0\state[3:0] [3].
Optimizing FSM `$fsm$\mapped_spi_flash.state$1139' from module `\femto'.
  Removing unused output signal $flatten\mapped_spi_flash.$0\state[2:0] [0].
  Removing unused output signal $flatten\mapped_spi_flash.$0\state[2:0] [1].
  Removing unused output signal $flatten\mapped_spi_flash.$0\state[2:0] [2].
Optimizing FSM `$fsm$\mapped_spi_ram.state$1145' from module `\femto'.
  Removing unused output signal $flatten\mapped_spi_ram.$0\state[1:0] [0].
  Removing unused output signal $flatten\mapped_spi_ram.$0\state[1:0] [1].

37.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\CPU.state$1133' from module `\femto' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  1000 -> ---1
  0100 -> --1-
  0010 -> -1--
  0001 -> 1---
Recoding FSM `$fsm$\mapped_spi_flash.state$1139' from module `\femto' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\mapped_spi_ram.state$1145' from module `\femto' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

37.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\CPU.state$1133' from module `femto':
-------------------------------------

  Information on FSM $fsm$\CPU.state$1133 (\CPU.state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \resetn
    1: $flatten\CPU.$and$/openlane/designs/femto/src/femtorv32_quark.v:428$225_Y
    2: \CPU.needToWait
    3: \CPU.mem_rbusy

  Output signals:
    0: $flatten\CPU.$procmux$336_CMP
    1: $flatten\CPU.$procmux$335_CMP
    2: $flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:496$235_Y
    3: $flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:496$234_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'0010
      1:     0 4'--01   ->     0 4'0010
      2:     0 4'--11   ->     3 4'0010
      3:     1 4'---0   ->     0 4'0001
      4:     1 4'-1-1   ->     0 4'0001
      5:     1 4'-0-1   ->     3 4'0001
      6:     2 4'---0   ->     0 4'1000
      7:     2 4'0--1   ->     1 4'1000
      8:     2 4'1--1   ->     2 4'1000
      9:     3 4'---0   ->     0 4'0100
     10:     3 4'---1   ->     2 4'0100

-------------------------------------

FSM `$fsm$\mapped_spi_flash.state$1139' from module `femto':
-------------------------------------

  Information on FSM $fsm$\mapped_spi_flash.state$1139 (\mapped_spi_flash.state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \resetn
    1: $flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:127$80_Y
    2: $flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:111$78_Y
    3: \mapped_spi_flash.clk_div
    4: \mapped_spi_flash.rstrb

  Output signals:
    0: $flatten\mapped_spi_flash.$procmux$900_CMP
    1: $flatten\mapped_spi_flash.$procmux$884_CMP
    2: $flatten\mapped_spi_flash.$procmux$883_CMP
    3: $flatten\mapped_spi_flash.$procmux$866_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 4'0010
      1:     0 5'----1   ->     2 4'0010
      2:     1 5'----0   ->     0 4'0100
      3:     1 5'-10-1   ->     1 4'0100
      4:     1 5'-0--1   ->     1 4'0100
      5:     1 5'-11-1   ->     3 4'0100
      6:     2 5'----0   ->     0 4'0001
      7:     2 5'1---1   ->     1 4'0001
      8:     2 5'0---1   ->     2 4'0001
      9:     3 5'----0   ->     0 4'1000
     10:     3 5'-1-11   ->     0 4'1000
     11:     3 5'-1-01   ->     3 4'1000
     12:     3 5'-0--1   ->     3 4'1000

-------------------------------------

FSM `$fsm$\mapped_spi_ram.state$1145' from module `femto':
-------------------------------------

  Information on FSM $fsm$\mapped_spi_ram.state$1145 (\mapped_spi_ram.state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \resetn
    1: $flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:134$59_Y
    2: $flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:121$57_Y
    3: \mapped_spi_ram.CLK
    4: \mapped_spi_ram.wr
    5: \mapped_spi_ram.rd

  Output signals:
    0: $flatten\mapped_spi_ram.$procmux$513_CMP
    1: $flatten\mapped_spi_ram.$procmux$502_CMP
    2: $flatten\mapped_spi_ram.$procmux$501_CMP
    3: $flatten\mapped_spi_ram.$procmux$484_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----0   ->     0 4'0010
      1:     0 6'-----1   ->     2 4'0010
      2:     1 6'-----0   ->     0 4'0001
      3:     1 6'--10-1   ->     1 4'0001
      4:     1 6'--0--1   ->     1 4'0001
      5:     1 6'--11-1   ->     3 4'0001
      6:     2 6'-----0   ->     0 4'0100
      7:     2 6'01---1   ->     1 4'0100
      8:     2 6'1----1   ->     1 4'0100
      9:     2 6'00---1   ->     2 4'0100
     10:     3 6'-----0   ->     0 4'1000
     11:     3 6'--1-11   ->     0 4'1000
     12:     3 6'--1-01   ->     3 4'1000
     13:     3 6'--0--1   ->     3 4'1000

-------------------------------------

37.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\CPU.state$1133' from module `\femto'.
Mapping FSM `$fsm$\mapped_spi_flash.state$1139' from module `\femto'.
Mapping FSM `$fsm$\mapped_spi_ram.state$1145' from module `\femto'.

38. Executing OPT pass (performing simple optimizations).

38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.
<suppressed ~6 debug messages>

38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
Performed a total of 0 changes.

38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

38.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1116 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$841_Y [0], Q = \per_uart.uart0.enable16_counter [0], rval = 1'1).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1116 ($dff) from module femto (D = $flatten\per_uart.\uart0.$sub$/openlane/designs/femto/src/uart.v:39$302_Y [15:1], Q = \per_uart.uart0.enable16_counter [15:1], rval = 15'000000000000110).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1113 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$733_Y, Q = \per_uart.uart0.rxd_reg, rval = 10'0000000000).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1112 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$745_Y, Q = \per_uart.uart0.rx_bitcount, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1291 ($sdff) from module femto (D = $flatten\per_uart.\uart0.$procmux$743_Y, Q = \per_uart.uart0.rx_bitcount).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1111 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$755_Y, Q = \per_uart.uart0.rx_count16, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1299 ($sdff) from module femto (D = $flatten\per_uart.\uart0.$procmux$753_Y, Q = \per_uart.uart0.rx_count16).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1110 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$775_Y, Q = \per_uart.uart0.rx_busy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1305 ($sdff) from module femto (D = $flatten\per_uart.\uart0.$procmux$773_Y, Q = \per_uart.uart0.rx_busy).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1109 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$796_Y, Q = \per_uart.uart0.rx_error, rval = 1'0).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1108 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$817_Y, Q = \per_uart.uart0.rx_avail, rval = 1'0).
Adding EN signal on $flatten\per_uart.\uart0.$procdff$1107 ($dff) from module femto (D = \per_uart.uart0.rxd_reg [8:1], Q = \per_uart.uart0.rx_data).
Adding EN signal on $flatten\per_uart.\uart0.$procdff$1106 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$656_Y, Q = \per_uart.uart0.txd_reg).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1105 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$663_Y, Q = \per_uart.uart0.tx_count16, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1315 ($sdff) from module femto (D = $flatten\per_uart.\uart0.$procmux$663_Y, Q = \per_uart.uart0.tx_count16).
Adding EN signal on $flatten\per_uart.\uart0.$procdff$1104 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$681_Y, Q = \per_uart.uart0.tx_bitcount).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1103 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$699_Y, Q = \per_uart.uart0.tx_busy, rval = 1'0).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1102 ($dff) from module femto (D = $flatten\per_uart.\uart0.$procmux$715_Y, Q = \per_uart.uart0.uart_txd, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1321 ($sdff) from module femto (D = $flatten\per_uart.\uart0.$procmux$711_Y, Q = \per_uart.uart0.uart_txd).
Adding SRST signal on $flatten\per_uart.$procdff$1101 ($dff) from module femto (D = $flatten\per_uart.$ternary$/openlane/designs/femto/src/perip_uart.v:44$271_Y, Q = \per_uart.uart_ctrl, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1327 ($sdff) from module femto (D = \CPU.rs2 [7:0], Q = \per_uart.uart_ctrl).
Adding SRST signal on $flatten\per_uart.$procdff$1100 ($dff) from module femto (D = $flatten\per_uart.$ternary$/openlane/designs/femto/src/perip_uart.v:43$269_Y, Q = \per_uart.d_in_uart, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1329 ($sdff) from module femto (D = \CPU.rs2 [7:0], Q = \per_uart.d_in_uart).
Adding EN signal on $flatten\per_uart.$procdff$1099 ($dff) from module femto (D = \per_uart.uart_ctrl [2], Q = \per_uart.ledout).
Adding SRST signal on $flatten\mapped_spi_ram.$procdff$1098 ($dff) from module femto (D = $flatten\mapped_spi_ram.$add$/openlane/designs/femto/src/MappedSPIRAM.v:57$48_Y [5:0], Q = \mapped_spi_ram.div_counter, rval = 6'000000).
Adding SRST signal on $flatten\mapped_spi_ram.$procdff$1096 ($dff) from module femto (D = $flatten\mapped_spi_ram.$procmux$609_Y, Q = \mapped_spi_ram.CLK, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1337 ($sdff) from module femto (D = $flatten\mapped_spi_ram.$not$/openlane/designs/femto/src/MappedSPIRAM.v:68$54_Y, Q = \mapped_spi_ram.CLK).
Adding SRST signal on $flatten\mapped_spi_ram.$procdff$1095 ($dff) from module femto (D = $flatten\mapped_spi_ram.$procmux$483_Y, Q = \mapped_spi_ram.rcv_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1339 ($sdff) from module femto (D = { \mapped_spi_ram.rcv_data [30:0] \spi_miso_ram }, Q = \mapped_spi_ram.rcv_data).
Adding EN signal on $flatten\mapped_spi_ram.$procdff$1094 ($dff) from module femto (D = $flatten\mapped_spi_ram.$procmux$493_Y, Q = \mapped_spi_ram.rcv_bitcount).
Adding SRST signal on $flatten\mapped_spi_ram.$procdff$1093 ($dff) from module femto (D = $flatten\mapped_spi_ram.$procmux$512_Y, Q = \mapped_spi_ram.cmd_addr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1356 ($sdff) from module femto (D = $flatten\mapped_spi_ram.$procmux$512_Y, Q = \mapped_spi_ram.cmd_addr).
Adding EN signal on $flatten\mapped_spi_ram.$procdff$1092 ($dff) from module femto (D = $flatten\mapped_spi_ram.$procmux$530_Y, Q = \mapped_spi_ram.snd_bitcount).
Adding SRST signal on $flatten\mapped_spi_ram.$procdff$1090 ($dff) from module femto (D = $flatten\mapped_spi_ram.$procmux$575_Y, Q = \mapped_spi_ram.CS_N, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1379 ($sdff) from module femto (D = $flatten\mapped_spi_ram.$procmux$575_Y, Q = \mapped_spi_ram.CS_N).
Adding SRST signal on $flatten\mapped_spi_ram.$procdff$1089 ($dff) from module femto (D = $flatten\mapped_spi_ram.$procmux$589_Y, Q = \mapped_spi_ram.wbusy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1387 ($sdff) from module femto (D = $flatten\mapped_spi_ram.$procmux$589_Y, Q = \mapped_spi_ram.wbusy).
Adding SRST signal on $flatten\mapped_spi_ram.$procdff$1088 ($dff) from module femto (D = $flatten\mapped_spi_ram.$procmux$603_Y, Q = \mapped_spi_ram.rbusy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1395 ($sdff) from module femto (D = $flatten\mapped_spi_ram.$procmux$603_Y, Q = \mapped_spi_ram.rbusy).
Adding SRST signal on $flatten\mapped_spi_flash.$procdff$1126 ($dff) from module femto (D = $flatten\mapped_spi_flash.$add$/openlane/designs/femto/src/MappedSPIFlash.v:55$69_Y [5:0], Q = \mapped_spi_flash.div_counter, rval = 6'000000).
Adding SRST signal on $flatten\mapped_spi_flash.$procdff$1125 ($dff) from module femto (D = $flatten\mapped_spi_flash.$procmux$979_Y, Q = \mapped_spi_flash.clk_div, rval = 1'0).
Adding SRST signal on $flatten\mapped_spi_flash.$procdff$1124 ($dff) from module femto (D = $flatten\mapped_spi_flash.$procmux$967_Y, Q = \mapped_spi_flash.CLK, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1409 ($sdff) from module femto (D = $flatten\mapped_spi_flash.$not$/openlane/designs/femto/src/MappedSPIFlash.v:67$75_Y, Q = \mapped_spi_flash.CLK).
Adding SRST signal on $flatten\mapped_spi_flash.$procdff$1123 ($dff) from module femto (D = $flatten\mapped_spi_flash.$procmux$865_Y, Q = \mapped_spi_flash.rcv_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1411 ($sdff) from module femto (D = { \mapped_spi_flash.rcv_data [30:0] \spi_miso }, Q = \mapped_spi_flash.rcv_data).
Adding EN signal on $flatten\mapped_spi_flash.$procdff$1122 ($dff) from module femto (D = $flatten\mapped_spi_flash.$procmux$876_Y, Q = \mapped_spi_flash.rcv_bitcount).
Adding SRST signal on $flatten\mapped_spi_flash.$procdff$1121 ($dff) from module femto (D = $flatten\mapped_spi_flash.$procmux$895_Y, Q = \mapped_spi_flash.cmd_addr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1430 ($sdff) from module femto (D = $flatten\mapped_spi_flash.$procmux$895_Y, Q = \mapped_spi_flash.cmd_addr).
Adding EN signal on $flatten\mapped_spi_flash.$procdff$1120 ($dff) from module femto (D = $flatten\mapped_spi_flash.$procmux$911_Y, Q = \mapped_spi_flash.snd_bitcount).
Adding SRST signal on $flatten\mapped_spi_flash.$procdff$1118 ($dff) from module femto (D = $flatten\mapped_spi_flash.$procmux$949_Y, Q = \mapped_spi_flash.CS_N, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1453 ($sdff) from module femto (D = $flatten\mapped_spi_flash.$procmux$949_Y, Q = \mapped_spi_flash.CS_N).
Adding SRST signal on $flatten\mapped_spi_flash.$procdff$1117 ($dff) from module femto (D = $flatten\mapped_spi_flash.$procmux$961_Y, Q = \mapped_spi_flash.rbusy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1461 ($sdff) from module femto (D = $flatten\mapped_spi_flash.$procmux$961_Y, Q = \mapped_spi_flash.rbusy).
Adding SRST signal on $flatten\CPU.$procdff$1083 ($dff) from module femto (D = $flatten\CPU.$procmux$437_Y, Q = \CPU.aluShamt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$1469 ($sdff) from module femto (D = $flatten\CPU.$procmux$437_Y, Q = \CPU.aluShamt).
Adding EN signal on $flatten\CPU.$procdff$1082 ($dff) from module femto (D = $flatten\CPU.$procmux$446_Y, Q = \CPU.aluReg).
Adding EN signal on $flatten\CPU.$procdff$1081 ($dff) from module femto (D = \CPU.mem_rdata [31:2], Q = \CPU.instr).
Adding SRST signal on $flatten\CPU.$procdff$1080 ($dff) from module femto (D = $flatten\CPU.$procmux$390_Y, Q = \CPU.PC, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1489 ($sdff) from module femto (D = $flatten\CPU.$procmux$388_Y, Q = \CPU.PC).
Adding SRST signal on $flatten\CPU.$procdff$1079 ($dff) from module femto (D = \CPU.isALU, Q = \CPU.aluWr, rval = 1'0).
Adding SRST signal on $flatten\CPU.$procdff$1078 ($dff) from module femto (D = $flatten\CPU.$procmux$401_Y, Q = \CPU.rs2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1494 ($sdff) from module femto (D = $flatten\CPU.$memrd$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:397$219_DATA, Q = \CPU.rs2).
Adding SRST signal on $flatten\CPU.$procdff$1077 ($dff) from module femto (D = $flatten\CPU.$procmux$412_Y, Q = \CPU.rs1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1500 ($sdff) from module femto (D = $flatten\CPU.$memrd$\registerFile$/openlane/designs/femto/src/femtorv32_quark.v:396$218_DATA, Q = \CPU.rs1).
Adding SRST signal on $flatten\CPU.$procdff$1075 ($dff) from module femto (D = $flatten\CPU.$and$/openlane/designs/femto/src/femtorv32_quark.v:407$220_Y, Q = \CPU.mem_wmask, rval = 4'0000).

38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 74 unused cells and 102 unused wires.
<suppressed ~75 debug messages>

38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.
<suppressed ~14 debug messages>

38.9. Rerunning OPT passes. (Maybe there is more to do..)

38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
Performed a total of 0 changes.

38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

38.13. Executing OPT_DFF pass (perform DFF optimizations).

38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

38.16. Rerunning OPT passes. (Maybe there is more to do..)

38.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

38.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
Performed a total of 0 changes.

38.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

38.20. Executing OPT_DFF pass (perform DFF optimizations).

38.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..

38.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

38.23. Finished OPT passes. (There is nothing left to do.)

39. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port femto.$flatten\CPU.$auto$proc_memwr.cc:45:proc_memwr$1127 (CPU.registerFile).
Removed top 6 bits (of 7) from port B of cell femto.$procmux$848_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell femto.$procmux$849_CMP0 ($eq).
Removed top 15 bits (of 16) from port B of cell femto.$procmux$853_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell femto.$procmux$854_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell femto.$procmux$855_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell femto.$procmux$856_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell femto.$procmux$857_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell femto.$procmux$858_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell femto.$auto$fsm_map.cc:77:implement_pattern_cache$1158 ($eq).
Removed top 1 bits (of 2) from port B of cell femto.$auto$fsm_map.cc:77:implement_pattern_cache$1230 ($eq).
Removed top 1 bits (of 2) from port B of cell femto.$auto$fsm_map.cc:77:implement_pattern_cache$1167 ($eq).
Removed top 1 bits (of 2) from port B of cell femto.$auto$opt_dff.cc:195:make_patterns_logic$1294 ($ne).
Removed top 1 bits (of 2) from port B of cell femto.$auto$fsm_map.cc:77:implement_pattern_cache$1184 ($eq).
Removed top 2 bits (of 3) from port B of cell femto.$auto$opt_dff.cc:195:make_patterns_logic$1349 ($ne).
Removed top 1 bits (of 2) from port B of cell femto.$auto$opt_dff.cc:195:make_patterns_logic$1353 ($ne).
Removed top 1 bits (of 2) from port B of cell femto.$auto$fsm_map.cc:77:implement_pattern_cache$1213 ($eq).
Removed top 8 bits (of 32) from mux cell femto.$flatten\CPU.$procmux$325 ($mux).
Removed top 31 bits (of 32) from port B of cell femto.$flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:514$238 ($add).
Removed top 2 bits (of 4) from mux cell femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:282$205 ($mux).
Removed top 1 bits (of 2) from port B of cell femto.$flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:244$192 ($eq).
Removed top 8 bits (of 32) from mux cell femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:227$187 ($mux).
Removed top 8 bits (of 32) from mux cell femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:226$183 ($mux).
Removed top 19 bits (of 24) from mux cell femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:212$175 ($mux).
Removed top 29 bits (of 32) from port B of cell femto.$flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:200$171 ($add).
Removed top 8 bits (of 32) from port Y of cell femto.$flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:200$171 ($add).
Removed top 31 bits (of 32) from port B of cell femto.$flatten\CPU.$sub$/openlane/designs/femto/src/femtorv32_quark.v:173$153 ($sub).
Removed top 27 bits (of 32) from port Y of cell femto.$flatten\CPU.$sub$/openlane/designs/femto/src/femtorv32_quark.v:173$153 ($sub).
Removed top 31 bits (of 32) from mux cell femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:149$136 ($mux).
Removed top 31 bits (of 32) from mux cell femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:148$134 ($mux).
Removed top 32 bits (of 33) from port B of cell femto.$flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:135$127 ($add).
Removed top 1 bits (of 33) from port B of cell femto.$flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:135$126 ($add).
Removed top 2 bits (of 5) from port B of cell femto.$flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:88$106 ($eq).
Removed top 1 bits (of 5) from port B of cell femto.$flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:87$105 ($eq).
Removed top 1 bits (of 5) from port B of cell femto.$flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:83$102 ($eq).
Removed top 1 bits (of 5) from port B of cell femto.$flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:82$101 ($eq).
Removed top 2 bits (of 5) from port B of cell femto.$flatten\CPU.$eq$/openlane/designs/femto/src/femtorv32_quark.v:81$100 ($eq).
Removed top 7 bits (of 8) from port A of cell femto.$flatten\CPU.$shl$/openlane/designs/femto/src/femtorv32_quark.v:68$98 ($shl).
Removed top 1 bits (of 3) from port B of cell femto.$auto$fsm_map.cc:77:implement_pattern_cache$1254 ($eq).
Removed top 1 bits (of 2) from port B of cell femto.$auto$fsm_map.cc:77:implement_pattern_cache$1280 ($eq).
Removed top 1 bits (of 2) from port B of cell femto.$auto$opt_dff.cc:195:make_patterns_logic$1296 ($ne).
Removed top 5 bits (of 6) from port B of cell femto.$flatten\mapped_spi_ram.$sub$/openlane/designs/femto/src/MappedSPIRAM.v:138$60 ($sub).
Removed top 5 bits (of 6) from port B of cell femto.$flatten\mapped_spi_ram.$sub$/openlane/designs/femto/src/MappedSPIRAM.v:125$58 ($sub).
Removed top 5 bits (of 6) from port B of cell femto.$flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:121$57 ($eq).
Removed top 4 bits (of 6) from port B of cell femto.$flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:67$52 ($eq).
Removed top 5 bits (of 6) from port B of cell femto.$flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:67$51 ($eq).
Removed top 31 bits (of 32) from port B of cell femto.$flatten\mapped_spi_ram.$add$/openlane/designs/femto/src/MappedSPIRAM.v:57$48 ($add).
Removed top 26 bits (of 32) from port Y of cell femto.$flatten\mapped_spi_ram.$add$/openlane/designs/femto/src/MappedSPIRAM.v:57$48 ($add).
Removed top 30 bits (of 32) from port B of cell femto.$flatten\mapped_spi_ram.$ge$/openlane/designs/femto/src/MappedSPIRAM.v:51$47 ($ge).
Removed top 5 bits (of 6) from port B of cell femto.$flatten\mapped_spi_flash.$sub$/openlane/designs/femto/src/MappedSPIFlash.v:131$81 ($sub).
Removed top 5 bits (of 6) from port B of cell femto.$flatten\mapped_spi_flash.$sub$/openlane/designs/femto/src/MappedSPIFlash.v:116$79 ($sub).
Removed top 5 bits (of 6) from port B of cell femto.$flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:111$78 ($eq).
Removed top 4 bits (of 6) from port B of cell femto.$flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:66$73 ($eq).
Removed top 5 bits (of 6) from port B of cell femto.$flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:66$72 ($eq).
Removed top 31 bits (of 32) from port B of cell femto.$flatten\mapped_spi_flash.$add$/openlane/designs/femto/src/MappedSPIFlash.v:55$69 ($add).
Removed top 26 bits (of 32) from port Y of cell femto.$flatten\mapped_spi_flash.$add$/openlane/designs/femto/src/MappedSPIFlash.v:55$69 ($add).
Removed top 30 bits (of 32) from port B of cell femto.$flatten\mapped_spi_flash.$ge$/openlane/designs/femto/src/MappedSPIFlash.v:49$68 ($ge).
Removed top 1 bits (of 3) from port B of cell femto.$auto$opt_dff.cc:195:make_patterns_logic$1472 ($ne).
Removed top 1 bits (of 2) from port B of cell femto.$auto$opt_dff.cc:195:make_patterns_logic$1439 ($ne).
Removed top 1 bits (of 2) from port B of cell femto.$auto$opt_dff.cc:195:make_patterns_logic$1427 ($ne).
Removed top 1 bits (of 2) from port B of cell femto.$auto$opt_dff.cc:195:make_patterns_logic$1423 ($ne).
Removed top 2 bits (of 3) from port B of cell femto.$auto$fsm_map.cc:77:implement_pattern_cache$1263 ($eq).
Removed top 1 bits (of 2) from port B of cell femto.$auto$opt_dff.cc:195:make_patterns_logic$1363 ($ne).
Removed top 31 bits (of 32) from port B of cell femto.$flatten\per_uart.\uart0.$sub$/openlane/designs/femto/src/uart.v:39$302 ($sub).
Removed top 16 bits (of 32) from port Y of cell femto.$flatten\per_uart.\uart0.$sub$/openlane/designs/femto/src/uart.v:39$302 ($sub).
Removed top 31 bits (of 32) from port B of cell femto.$flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:90$309 ($add).
Removed top 28 bits (of 32) from port Y of cell femto.$flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:90$309 ($add).
Removed top 31 bits (of 32) from port B of cell femto.$flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:93$311 ($add).
Removed top 28 bits (of 32) from port Y of cell femto.$flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:93$311 ($add).
Removed top 31 bits (of 32) from port B of cell femto.$flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:139$317 ($add).
Removed top 28 bits (of 32) from port Y of cell femto.$flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:139$317 ($add).
Removed top 31 bits (of 32) from port B of cell femto.$flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:142$320 ($add).
Removed top 28 bits (of 32) from port Y of cell femto.$flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:142$320 ($add).
Removed top 15 bits (of 16) from mux cell femto.$flatten\per_uart.\uart0.$procmux$841 ($mux).
Removed top 4 bits (of 8) from FF cell femto.$auto$ff.cc:266:slice$1328 ($sdffe).
Removed top 1 bits (of 5) from port B of cell femto.$flatten\per_uart.$procmux$642_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell femto.$flatten\per_uart.$procmux$629_CMP0 ($eq).
Removed top 22 bits (of 32) from mux cell femto.$flatten\per_uart.$procmux$627 ($pmux).
Removed top 1 bits (of 2) from mux cell femto.$flatten\per_uart.$ternary$/openlane/designs/femto/src/perip_uart.v:30$265 ($mux).
Removed top 8 bits (of 32) from wire femto.$flatten\CPU.$2\mem_addr[31:0].
Removed top 27 bits (of 32) from wire femto.$flatten\CPU.$sub$/openlane/designs/femto/src/femtorv32_quark.v:173$153_Y.
Removed top 31 bits (of 32) from wire femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:148$134_Y.
Removed top 31 bits (of 32) from wire femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:149$136_Y.
Removed top 8 bits (of 32) from wire femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:226$183_Y.
Removed top 8 bits (of 32) from wire femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:227$187_Y.
Removed top 2 bits (of 4) from wire femto.$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:282$205_Y.
Removed top 26 bits (of 32) from wire femto.$flatten\mapped_spi_flash.$add$/openlane/designs/femto/src/MappedSPIFlash.v:55$69_Y.
Removed top 26 bits (of 32) from wire femto.$flatten\mapped_spi_ram.$add$/openlane/designs/femto/src/MappedSPIRAM.v:57$48_Y.
Removed top 1 bits (of 2) from wire femto.$flatten\per_uart.$ternary$/openlane/designs/femto/src/perip_uart.v:30$265_Y.
Removed top 28 bits (of 32) from wire femto.$flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:139$317_Y.
Removed top 28 bits (of 32) from wire femto.$flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:90$309_Y.
Removed top 15 bits (of 16) from wire femto.$flatten\per_uart.\uart0.$procmux$841_Y.
Removed top 16 bits (of 32) from wire femto.$flatten\per_uart.\uart0.$sub$/openlane/designs/femto/src/uart.v:39$302_Y.
Removed top 22 bits (of 32) from wire femto.uart_dout.

40. Executing PEEPOPT pass (run peephole optimizers).

41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

42. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module femto:
  creating $macc model for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:131$124 ($add).
  creating $macc model for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:135$126 ($add).
  creating $macc model for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:135$127 ($add).
  creating $macc model for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:200$171 ($add).
  creating $macc model for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:205$174 ($add).
  creating $macc model for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:211$176 ($add).
  creating $macc model for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:514$238 ($add).
  creating $macc model for $flatten\CPU.$sub$/openlane/designs/femto/src/femtorv32_quark.v:173$153 ($sub).
  creating $macc model for $flatten\mapped_spi_flash.$add$/openlane/designs/femto/src/MappedSPIFlash.v:55$69 ($add).
  creating $macc model for $flatten\mapped_spi_flash.$sub$/openlane/designs/femto/src/MappedSPIFlash.v:116$79 ($sub).
  creating $macc model for $flatten\mapped_spi_flash.$sub$/openlane/designs/femto/src/MappedSPIFlash.v:131$81 ($sub).
  creating $macc model for $flatten\mapped_spi_ram.$add$/openlane/designs/femto/src/MappedSPIRAM.v:57$48 ($add).
  creating $macc model for $flatten\mapped_spi_ram.$sub$/openlane/designs/femto/src/MappedSPIRAM.v:125$58 ($sub).
  creating $macc model for $flatten\mapped_spi_ram.$sub$/openlane/designs/femto/src/MappedSPIRAM.v:138$60 ($sub).
  creating $macc model for $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:139$317 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:142$320 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:90$309 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:93$311 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$sub$/openlane/designs/femto/src/uart.v:39$302 ($sub).
  merging $macc model for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:135$126 into $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:135$127.
  creating $alu model for $macc $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:93$311.
  creating $alu model for $macc $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:90$309.
  creating $alu model for $macc $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:142$320.
  creating $alu model for $macc $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:139$317.
  creating $alu model for $macc $flatten\mapped_spi_ram.$sub$/openlane/designs/femto/src/MappedSPIRAM.v:138$60.
  creating $alu model for $macc $flatten\mapped_spi_ram.$sub$/openlane/designs/femto/src/MappedSPIRAM.v:125$58.
  creating $alu model for $macc $flatten\mapped_spi_ram.$add$/openlane/designs/femto/src/MappedSPIRAM.v:57$48.
  creating $alu model for $macc $flatten\mapped_spi_flash.$sub$/openlane/designs/femto/src/MappedSPIFlash.v:131$81.
  creating $alu model for $macc $flatten\mapped_spi_flash.$sub$/openlane/designs/femto/src/MappedSPIFlash.v:116$79.
  creating $alu model for $macc $flatten\mapped_spi_flash.$add$/openlane/designs/femto/src/MappedSPIFlash.v:55$69.
  creating $alu model for $macc $flatten\CPU.$sub$/openlane/designs/femto/src/femtorv32_quark.v:173$153.
  creating $alu model for $macc $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:514$238.
  creating $alu model for $macc $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:211$176.
  creating $alu model for $macc $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:205$174.
  creating $alu model for $macc $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:200$171.
  creating $alu model for $macc $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:135$127.
  creating $alu model for $macc $flatten\per_uart.\uart0.$sub$/openlane/designs/femto/src/uart.v:39$302.
  creating $alu model for $macc $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:131$124.
  creating $alu model for $flatten\mapped_spi_flash.$ge$/openlane/designs/femto/src/MappedSPIFlash.v:49$68 ($ge): new $alu
  creating $alu model for $flatten\mapped_spi_ram.$ge$/openlane/designs/femto/src/MappedSPIRAM.v:51$47 ($ge): new $alu
  creating $alu model for $flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:66$73 ($eq): merged with $flatten\mapped_spi_flash.$ge$/openlane/designs/femto/src/MappedSPIFlash.v:49$68.
  creating $alu model for $flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:67$52 ($eq): merged with $flatten\mapped_spi_ram.$ge$/openlane/designs/femto/src/MappedSPIRAM.v:51$47.
  creating $alu cell for $flatten\mapped_spi_ram.$ge$/openlane/designs/femto/src/MappedSPIRAM.v:51$47, $flatten\mapped_spi_ram.$eq$/openlane/designs/femto/src/MappedSPIRAM.v:67$52: $auto$alumacc.cc:485:replace_alu$1526
  creating $alu cell for $flatten\mapped_spi_flash.$ge$/openlane/designs/femto/src/MappedSPIFlash.v:49$68, $flatten\mapped_spi_flash.$eq$/openlane/designs/femto/src/MappedSPIFlash.v:66$73: $auto$alumacc.cc:485:replace_alu$1535
  creating $alu cell for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:131$124: $auto$alumacc.cc:485:replace_alu$1544
  creating $alu cell for $flatten\per_uart.\uart0.$sub$/openlane/designs/femto/src/uart.v:39$302: $auto$alumacc.cc:485:replace_alu$1547
  creating $alu cell for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:135$127: $auto$alumacc.cc:485:replace_alu$1550
  creating $alu cell for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:200$171: $auto$alumacc.cc:485:replace_alu$1553
  creating $alu cell for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:205$174: $auto$alumacc.cc:485:replace_alu$1556
  creating $alu cell for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:211$176: $auto$alumacc.cc:485:replace_alu$1559
  creating $alu cell for $flatten\CPU.$add$/openlane/designs/femto/src/femtorv32_quark.v:514$238: $auto$alumacc.cc:485:replace_alu$1562
  creating $alu cell for $flatten\CPU.$sub$/openlane/designs/femto/src/femtorv32_quark.v:173$153: $auto$alumacc.cc:485:replace_alu$1565
  creating $alu cell for $flatten\mapped_spi_flash.$add$/openlane/designs/femto/src/MappedSPIFlash.v:55$69: $auto$alumacc.cc:485:replace_alu$1568
  creating $alu cell for $flatten\mapped_spi_flash.$sub$/openlane/designs/femto/src/MappedSPIFlash.v:116$79: $auto$alumacc.cc:485:replace_alu$1571
  creating $alu cell for $flatten\mapped_spi_flash.$sub$/openlane/designs/femto/src/MappedSPIFlash.v:131$81: $auto$alumacc.cc:485:replace_alu$1574
  creating $alu cell for $flatten\mapped_spi_ram.$add$/openlane/designs/femto/src/MappedSPIRAM.v:57$48: $auto$alumacc.cc:485:replace_alu$1577
  creating $alu cell for $flatten\mapped_spi_ram.$sub$/openlane/designs/femto/src/MappedSPIRAM.v:125$58: $auto$alumacc.cc:485:replace_alu$1580
  creating $alu cell for $flatten\mapped_spi_ram.$sub$/openlane/designs/femto/src/MappedSPIRAM.v:138$60: $auto$alumacc.cc:485:replace_alu$1583
  creating $alu cell for $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:139$317: $auto$alumacc.cc:485:replace_alu$1586
  creating $alu cell for $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:142$320: $auto$alumacc.cc:485:replace_alu$1589
  creating $alu cell for $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:90$309: $auto$alumacc.cc:485:replace_alu$1592
  creating $alu cell for $flatten\per_uart.\uart0.$add$/openlane/designs/femto/src/uart.v:93$311: $auto$alumacc.cc:485:replace_alu$1595
  created 20 $alu and 0 $macc cells.

43. Executing SHARE pass (SAT-based resource sharing).

44. Executing OPT pass (performing simple optimizations).

44.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

44.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

44.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

44.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$1407: { $auto$rtlil.cc:2399:Not$1539 $auto$rtlil.cc:2402:ReduceAnd$1541 $auto$fsm_map.cc:74:implement_pattern_cache$1155 }
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$1336: { $auto$rtlil.cc:2399:Not$1530 $auto$rtlil.cc:2402:ReduceAnd$1532 $auto$fsm_map.cc:74:implement_pattern_cache$1155 }
  Optimizing cells in module \femto.
Performed a total of 2 changes.

44.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

44.6. Executing OPT_DFF pass (perform DFF optimizations).

44.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

44.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

44.9. Rerunning OPT passes. (Maybe there is more to do..)

44.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

44.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
Performed a total of 0 changes.

44.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

44.13. Executing OPT_DFF pass (perform DFF optimizations).

44.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..

44.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

44.16. Finished OPT passes. (There is nothing left to do.)

45. Executing MEMORY pass.

45.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

45.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 1 transformations.

45.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing femto.CPU.registerFile write port 0.
  Analyzing femto.CPU.registerFile write port 1.

45.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

45.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\CPU.registerFile'[0] in module `\femto': merging output FF to cell.
Checking read port `\CPU.registerFile'[1] in module `\femto': merging output FF to cell.

45.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 2 unused cells and 66 unused wires.
<suppressed ~3 debug messages>

45.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory femto.CPU.registerFile by address:
Consolidating write ports of memory femto.CPU.registerFile by address:

45.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

45.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..

45.10. Executing MEMORY_COLLECT pass (generating $mem cells).

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.
<suppressed ~110 debug messages>

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

47.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1490 ($sdffe) from module femto (D = $flatten\CPU.$procmux$388_Y [1:0], Q = \CPU.PC [1:0]).

47.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 0 unused cells and 49 unused wires.
<suppressed ~1 debug messages>

47.5. Rerunning OPT passes. (Removed registers in this run.)

47.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.
<suppressed ~4 debug messages>

47.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

47.8. Executing OPT_DFF pass (perform DFF optimizations).

47.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..

47.10. Finished fast OPT passes.

48. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \CPU.registerFile in module \femto:
  created 32 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of femto.CPU.registerFile: $\CPU.registerFile$rdreg[0]
Extracted data FF from read port 1 of femto.CPU.registerFile: $\CPU.registerFile$rdreg[1]
  read interface: 2 $dff and 62 $mux cells.
  write interface: 64 write mux blocks.

49. Executing OPT pass (performing simple optimizations).

49.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.
<suppressed ~90 debug messages>

49.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

49.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

49.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$331:
      Old ports: A=0, B={ 8'00000000 $auto$wreduce.cc:455:run$1509 [23:0] }, Y={ \mem_address [31:16] \CPU.mem_addr [15:0] }
      New ports: A=24'000000000000000000000000, B=$auto$wreduce.cc:455:run$1509 [23:0], Y={ \mem_address [23:16] \CPU.mem_addr [15:0] }
      New connections: \mem_address [31:24] = 8'00000000
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:206$172:
      Old ports: A={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [5] \CPU.instr [28:23] \CPU.instr [9:6] 1'0 }, B={ \CPU.instr [21:10] 12'000000000000 }, Y=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:206$172_Y
      New ports: A={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [5] \CPU.instr [28:23] \CPU.instr [9:6] }, B={ \CPU.instr [21:10] 11'00000000000 }, Y=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:206$172_Y [23:1]
      New connections: $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:206$172_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:224$178:
      Old ports: A=0, B={ \CPU.instr [29:10] 12'000000000000 }, Y=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:224$178_Y
      New ports: A=20'00000000000000000000, B=\CPU.instr [29:10], Y=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:224$178_Y [31:12]
      New connections: $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:224$178_Y [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:281$204:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:281$204_Y
      New ports: A=2'01, B=2'10, Y=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:281$204_Y [3:2]
      New connections: $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:281$204_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207_Y [2] $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207_Y [0] }
      New connections: { $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207_Y [3] $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207_Y [1] } = { $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207_Y [2] $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\mapped_spi_ram.$procmux$499:
      Old ports: A=6'000000, B=6'100000, Y=$flatten\mapped_spi_ram.$procmux$499_Y
      New ports: A=1'0, B=1'1, Y=$flatten\mapped_spi_ram.$procmux$499_Y [5]
      New connections: $flatten\mapped_spi_ram.$procmux$499_Y [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\mapped_spi_ram.$procmux$518:
      Old ports: A={ 8'00000010 \mem_address [17:16] \CPU.mem_addr [15:2] \CPU.rs2 [7:0] }, B={ 8'00000011 \mem_address [17:16] \CPU.mem_addr [15:2] 8'00000000 }, Y=$flatten\mapped_spi_ram.$procmux$518_Y
      New ports: A={ 1'0 \CPU.rs2 [7:0] }, B=9'100000000, Y={ $flatten\mapped_spi_ram.$procmux$518_Y [24] $flatten\mapped_spi_ram.$procmux$518_Y [7:0] }
      New connections: { $flatten\mapped_spi_ram.$procmux$518_Y [31:25] $flatten\mapped_spi_ram.$procmux$518_Y [23:8] } = { 7'0000001 \mem_address [17:16] \CPU.mem_addr [15:2] }
    Consolidated identical input bits for $mux cell $flatten\mapped_spi_ram.$procmux$536:
      Old ports: A=6'100000, B=6'011000, Y=$flatten\mapped_spi_ram.$procmux$536_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\mapped_spi_ram.$procmux$536_Y [5] $flatten\mapped_spi_ram.$procmux$536_Y [3] }
      New connections: { $flatten\mapped_spi_ram.$procmux$536_Y [4] $flatten\mapped_spi_ram.$procmux$536_Y [2:0] } = { $flatten\mapped_spi_ram.$procmux$536_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\per_uart.$ternary$/openlane/designs/femto/src/perip_uart.v:31$266:
      Old ports: A=2'00, B=2'10, Y=$flatten\per_uart.$ternary$/openlane/designs/femto/src/perip_uart.v:31$266_Y
      New ports: A=1'0, B=1'1, Y=$flatten\per_uart.$ternary$/openlane/designs/femto/src/perip_uart.v:31$266_Y [1]
      New connections: $flatten\per_uart.$ternary$/openlane/designs/femto/src/perip_uart.v:31$266_Y [0] = 1'0
  Optimizing cells in module \femto.
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:205$173:
      Old ports: A=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:206$172_Y, B={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [17:10] \CPU.instr [18] \CPU.instr [28:19] 1'0 }, Y=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:205$173_Y
      New ports: A=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:206$172_Y [23:1], B={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [17:10] \CPU.instr [18] \CPU.instr [28:19] }, Y=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:205$173_Y [23:1]
      New connections: $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:205$173_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:284$208:
      Old ports: A=4'1111, B=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207_Y, Y=$flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:284$208_Y
      New ports: A=2'11, B={ $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207_Y [2] $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:285$207_Y [0] }, Y={ $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:284$208_Y [2] $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:284$208_Y [0] }
      New connections: { $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:284$208_Y [3] $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:284$208_Y [1] } = { $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:284$208_Y [2] $flatten\CPU.$ternary$/openlane/designs/femto/src/femtorv32_quark.v:284$208_Y [0] }
  Optimizing cells in module \femto.
Performed a total of 11 changes.

49.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

49.6. Executing OPT_SHARE pass.

49.7. Executing OPT_DFF pass (perform DFF optimizations).

49.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 1 unused cells and 181 unused wires.
<suppressed ~2 debug messages>

49.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.
<suppressed ~8 debug messages>

49.10. Rerunning OPT passes. (Maybe there is more to do..)

49.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

49.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
Performed a total of 0 changes.

49.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

49.14. Executing OPT_SHARE pass.

49.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\CPU.registerFile[9]$1704 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[9]).
Adding EN signal on $memory\CPU.registerFile[8]$1702 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[8]).
Adding EN signal on $memory\CPU.registerFile[7]$1700 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[7]).
Adding EN signal on $memory\CPU.registerFile[6]$1698 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[6]).
Adding EN signal on $memory\CPU.registerFile[5]$1696 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[5]).
Adding EN signal on $memory\CPU.registerFile[4]$1694 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[4]).
Adding EN signal on $memory\CPU.registerFile[3]$1692 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[3]).
Adding EN signal on $memory\CPU.registerFile[31]$1748 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[31]).
Adding EN signal on $memory\CPU.registerFile[30]$1746 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[30]).
Adding EN signal on $memory\CPU.registerFile[2]$1690 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[2]).
Adding EN signal on $memory\CPU.registerFile[29]$1744 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[29]).
Adding EN signal on $memory\CPU.registerFile[28]$1742 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[28]).
Adding EN signal on $memory\CPU.registerFile[27]$1740 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[27]).
Adding EN signal on $memory\CPU.registerFile[26]$1738 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[26]).
Adding EN signal on $memory\CPU.registerFile[25]$1736 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[25]).
Adding EN signal on $memory\CPU.registerFile[24]$1734 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[24]).
Adding EN signal on $memory\CPU.registerFile[23]$1732 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[23]).
Adding EN signal on $memory\CPU.registerFile[22]$1730 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[22]).
Adding EN signal on $memory\CPU.registerFile[21]$1728 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[21]).
Adding EN signal on $memory\CPU.registerFile[20]$1726 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[20]).
Adding EN signal on $memory\CPU.registerFile[1]$1688 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[1]).
Adding EN signal on $memory\CPU.registerFile[19]$1724 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[19]).
Adding EN signal on $memory\CPU.registerFile[18]$1722 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[18]).
Adding EN signal on $memory\CPU.registerFile[17]$1720 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[17]).
Adding EN signal on $memory\CPU.registerFile[16]$1718 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[16]).
Adding EN signal on $memory\CPU.registerFile[15]$1716 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[15]).
Adding EN signal on $memory\CPU.registerFile[14]$1714 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[14]).
Adding EN signal on $memory\CPU.registerFile[13]$1712 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[13]).
Adding EN signal on $memory\CPU.registerFile[12]$1710 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[12]).
Adding EN signal on $memory\CPU.registerFile[11]$1708 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[11]).
Adding EN signal on $memory\CPU.registerFile[10]$1706 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[10]).
Adding SRST signal on $memory\CPU.registerFile[0]$1686 ($dff) from module femto (D = \CPU.writeBackData, Q = \CPU.registerFile[0], rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1680 ($sdffe) from module femto (D = $flatten\CPU.$procmux$388_Y [0], Q = \CPU.PC [0]).

49.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 32 unused cells and 35 unused wires.
<suppressed ~33 debug messages>

49.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

49.18. Rerunning OPT passes. (Maybe there is more to do..)

49.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

49.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$2375: { $auto$opt_dff.cc:194:make_patterns_logic$1681 $auto$opt_dff.cc:194:make_patterns_logic$2372 \CPU.state [1] }
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$385:
      Old ports: A={ \CPU.PCplus4 [23:2] 2'x }, B={ \CPU.PCplusImm [23:1] 1'x }, Y=$flatten\CPU.$procmux$385_Y
      New ports: A={ \CPU.PCplus4 [23:2] 1'x }, B=\CPU.PCplusImm [23:1], Y=$flatten\CPU.$procmux$385_Y [23:1]
      New connections: $flatten\CPU.$procmux$385_Y [0] = 1'x
  Optimizing cells in module \femto.
Performed a total of 2 changes.

49.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

49.22. Executing OPT_SHARE pass.

49.23. Executing OPT_DFF pass (perform DFF optimizations).

49.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..

49.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

49.26. Rerunning OPT passes. (Maybe there is more to do..)

49.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

49.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
Performed a total of 0 changes.

49.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

49.30. Executing OPT_SHARE pass.

49.31. Executing OPT_DFF pass (perform DFF optimizations).

49.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..

49.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

49.34. Finished OPT passes. (There is nothing left to do.)

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$0063cc74cb9d92ba0fcb27304a45144f31b8a510\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_90_alu for cells of type $alu.
Using template $paramod$448756c9a9dfaa49080ce4b90c6cc182883e181f\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_90_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_90_alu for cells of type $alu.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
No more expansions possible.
<suppressed ~3494 debug messages>

51. Executing OPT pass (performing simple optimizations).

51.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.
<suppressed ~1652 debug messages>

51.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
<suppressed ~753 debug messages>
Removed a total of 251 cells.

51.3. Executing OPT_DFF pass (perform DFF optimizations).

51.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 215 unused cells and 1498 unused wires.
<suppressed ~221 debug messages>

51.5. Finished fast OPT passes.

52. Executing ABC pass (technology mapping using ABC).

52.1. Extracting gate netlist of module `\femto' to `<abc-temp-dir>/input.blif'..
Extracted 5269 gates and 6743 wires to a netlist network with 1471 inputs and 461 outputs.

52.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

52.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:      207
ABC RESULTS:             ORNOT cells:      126
ABC RESULTS:               NOR cells:      226
ABC RESULTS:              XNOR cells:       41
ABC RESULTS:               MUX cells:     2495
ABC RESULTS:                OR cells:      503
ABC RESULTS:              NAND cells:      138
ABC RESULTS:            ANDNOT cells:     1132
ABC RESULTS:               AND cells:       70
ABC RESULTS:               XOR cells:      256
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:        internal signals:     4811
ABC RESULTS:           input signals:     1471
ABC RESULTS:          output signals:      461
Removing temp directory.

53. Executing OPT pass (performing simple optimizations).

53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.
<suppressed ~970 debug messages>

53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

53.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6637 ($_SDFFE_PN0P_) from module femto.

53.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 4 unused cells and 2885 unused wires.
<suppressed ~38 debug messages>

53.5. Rerunning OPT passes. (Removed registers in this run.)

53.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

53.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

53.8. Executing OPT_DFF pass (perform DFF optimizations).

53.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..

53.10. Finished fast OPT passes.

54. Executing HIERARCHY pass (managing design hierarchy).

54.1. Analyzing design hierarchy..
Top module:  \femto

54.2. Analyzing design hierarchy..
Top module:  \femto
Removed 0 unused modules.

55. Printing statistics.

=== femto ===

   Number of wires:               5130
   Number of wire bits:           7468
   Number of public wires:         156
   Number of public wire bits:    2293
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6648
     $_ANDNOT_                    1129
     $_AND_                         68
     $_DFFE_NP_                   1048
     $_DFFE_PP_                     51
     $_DFF_N_                        8
     $_DFF_P_                       38
     $_DLATCH_N_                     2
     $_MUX_                       2495
     $_NAND_                       138
     $_NOR_                        210
     $_NOT_                        206
     $_ORNOT_                      126
     $_OR_                         503
     $_SDFFE_NN0P_                 138
     $_SDFFE_NN1P_                   2
     $_SDFFE_PN0P_                 111
     $_SDFFE_PN1P_                   1
     $_SDFF_NN0_                    33
     $_SDFF_NP0_                    12
     $_SDFF_PN0_                    17
     $_SDFF_PN1_                     1
     $_SDFF_PP0_                    13
     $_SDFF_PP1_                     2
     $_XNOR_                        41
     $_XOR_                        255

56. Executing CHECK pass (checking for obvious problems).
Checking module femto...
Found and reported 0 problems.

57. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/femto/runs/full_guide/tmp/synthesis/post_techmap.dot'.
Dumping module femto to page 1.

58. Executing SHARE pass (SAT-based resource sharing).

59. Executing OPT pass (performing simple optimizations).

59.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

59.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

59.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \femto..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

59.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \femto.
Performed a total of 0 changes.

59.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\femto'.
Removed a total of 0 cells.

59.6. Executing OPT_DFF pass (perform DFF optimizations).

59.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..

59.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module femto.

59.9. Finished OPT passes. (There is nothing left to do.)

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 0 unused cells and 57 unused wires.
<suppressed ~57 debug messages>

61. Printing statistics.

=== femto ===

   Number of wires:               5073
   Number of wire bits:           6862
   Number of public wires:          99
   Number of public wire bits:    1687
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6648
     $_ANDNOT_                    1129
     $_AND_                         68
     $_DFFE_NP_                   1048
     $_DFFE_PP_                     51
     $_DFF_N_                        8
     $_DFF_P_                       38
     $_DLATCH_N_                     2
     $_MUX_                       2495
     $_NAND_                       138
     $_NOR_                        210
     $_NOT_                        206
     $_ORNOT_                      126
     $_OR_                         503
     $_SDFFE_NN0P_                 138
     $_SDFFE_NN1P_                   2
     $_SDFFE_PN0P_                 111
     $_SDFFE_PN1P_                   1
     $_SDFF_NN0_                    33
     $_SDFF_NP0_                    12
     $_SDFF_PN0_                    17
     $_SDFF_PN1_                     1
     $_SDFF_PP0_                    13
     $_SDFF_PP1_                     2
     $_XNOR_                        41
     $_XOR_                        255

mapping tbuf

62. Executing TECHMAP pass (map to technology primitives).

62.1. Executing Verilog-2005 frontend: /home/sebastian/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/sebastian/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

62.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

63. Executing SIMPLEMAP pass (map simple cells to gate primitives).

64. Executing TECHMAP pass (map to technology primitives).

64.1. Executing Verilog-2005 frontend: /home/sebastian/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/sebastian/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

64.2. Continuing TECHMAP pass.
Using template \$_DLATCH_N_ for cells of type $_DLATCH_N_.
No more expansions possible.
<suppressed ~6 debug messages>

65. Executing SIMPLEMAP pass (map simple cells to gate primitives).

66. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

66.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\femto':
  mapped 1475 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

67. Printing statistics.

=== femto ===

   Number of wires:               8001
   Number of wire bits:           9790
   Number of public wires:          99
   Number of public wire bits:    1687
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9570
     $_ANDNOT_                    1129
     $_AND_                         68
     $_MUX_                       4176
     $_NAND_                       138
     $_NOR_                        210
     $_NOT_                       1447
     $_ORNOT_                      126
     $_OR_                         503
     $_XNOR_                        41
     $_XOR_                        255
     sky130_fd_sc_hd__dfxtp_2     1475
     sky130_fd_sc_hd__dlxtn_1        2

[INFO]: USING STRATEGY AREA 0

68. Executing ABC pass (technology mapping using ABC).

68.1. Extracting gate netlist of module `\femto' to `/tmp/yosys-abc-ptVzm4/input.blif'..
Extracted 8093 gates and 9575 wires to a netlist network with 1480 inputs and 2717 outputs.

68.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-ptVzm4/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ptVzm4/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ptVzm4/input.blif 
ABC: + read_lib -w /openlane/designs/femto/runs/full_guide/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/femto/runs/full_guide/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/femto/runs/full_guide/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/femto/runs/full_guide/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 25000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 25000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 25000.0 
ABC: Current delay (8477.82 ps) does not exceed the target delay (25000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 25000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   8881 ( 37.2 %)   Cap = 13.8 ff (  7.5 %)   Area =    67252.00 ( 62.3 %)   Delay =  8625.73 ps  (  1.3 %)               
ABC: Path  0 --    1329 : 0    7 pi                        A =   0.00  Df =  64.1  -35.7 ps  S =  95.5 ps  Cin =  0.0 ff  Cout =  19.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4211 : 2    1 sky130_fd_sc_hd__or2_2    A =   6.26  Df = 308.7 -133.0 ps  S =  51.5 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 299.4 ff  G =  144  
ABC: Path  2 --    4212 : 1    8 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 491.0  -42.9 ps  S = 332.3 ps  Cin =  2.1 ff  Cout =  27.9 ff  Cmax = 130.0 ff  G = 1234  
ABC: Path  3 --    4213 : 3    9 sky130_fd_sc_hd__a21o_2   A =   8.76  Df = 773.5  -92.4 ps  S = 152.8 ps  Cin =  2.4 ff  Cout =  29.0 ff  Cmax = 309.5 ff  G = 1180  
ABC: Path  4 --    4243 : 4    4 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =1143.1 -284.7 ps  S =  69.1 ps  Cin =  2.4 ff  Cout =  11.0 ff  Cmax = 325.0 ff  G =  447  
ABC: Path  5 --    4408 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1375.3 -310.2 ps  S =  59.1 ps  Cin =  2.4 ff  Cout =   9.1 ff  Cmax = 309.5 ff  G =  368  
ABC: Path  6 --    4410 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1586.8 -191.6 ps  S =  41.7 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 309.5 ff  G =  199  
ABC: Path  7 --    4413 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1808.4 -113.4 ps  S =  61.3 ps  Cin =  2.4 ff  Cout =   9.6 ff  Cmax = 309.5 ff  G =  387  
ABC: Path  8 --    4414 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2034.2 -196.8 ps  S =  61.3 ps  Cin =  2.4 ff  Cout =   9.6 ff  Cmax = 309.5 ff  G =  387  
ABC: Path  9 --    4415 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2266.6 -278.3 ps  S =  71.3 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 309.5 ff  G =  477  
ABC: Path 10 --    4416 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2492.0 -361.7 ps  S =  57.7 ps  Cin =  2.4 ff  Cout =   8.6 ff  Cmax = 309.5 ff  G =  351  
ABC: Path 11 --    4417 : 3    4 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =2733.7 -436.3 ps  S =  91.0 ps  Cin =  2.0 ff  Cout =  14.6 ff  Cmax = 288.4 ff  G =  686  
ABC: Path 12 --    5260 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2961.7 -516.2 ps  S =  57.2 ps  Cin =  2.4 ff  Cout =   8.6 ff  Cmax = 309.5 ff  G =  351  
ABC: Path 13 --    5261 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =3184.2 -601.1 ps  S =  57.2 ps  Cin =  2.4 ff  Cout =   8.6 ff  Cmax = 309.5 ff  G =  351  
ABC: Path 14 --    5310 : 2    2 sky130_fd_sc_hd__and2_2   A =   7.51  Df =3347.2 -198.0 ps  S =  39.2 ps  Cin =  1.5 ff  Cout =   3.1 ff  Cmax = 303.0 ff  G =  199  
ABC: Path 15 --    8560 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3929.1 -578.6 ps  S =  89.9 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 16 --    8561 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =4457.3 -905.7 ps  S =  90.9 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =  100  
ABC: Path 17 --    8563 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5053.6-1302.1 ps  S =  89.9 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 18 --    8564 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5580.0-1710.2 ps  S =  89.9 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 19 --    8565 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =6108.2-2107.0 ps  S =  90.9 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =  100  
ABC: Path 20 --    8567 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =6722.4-2451.4 ps  S = 100.6 ps  Cin =  1.5 ff  Cout =   3.4 ff  Cmax = 310.4 ff  G =  214  
ABC: Path 21 --    8568 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =7067.3-2579.3 ps  S =  54.4 ps  Cin =  2.3 ff  Cout =   4.5 ff  Cmax = 297.6 ff  G =  195  
ABC: Path 22 --    8573 : 5    8 sky130_fd_sc_hd__a311oi_2 A =  15.01  Df =7400.6-2789.5 ps  S = 373.9 ps  Cin =  4.3 ff  Cout =  14.7 ff  Cmax =  84.2 ff  G =  320  
ABC: Path 23 --   12793 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =7882.6-2984.1 ps  S = 551.2 ps  Cin =  2.1 ff  Cout =  47.1 ff  Cmax = 130.0 ff  G = 2094  
ABC: Path 24 --   12794 : 3    1 sky130_fd_sc_hd__nor3_2   A =  10.01  Df =7941.2-2884.8 ps  S = 128.3 ps  Cin =  4.4 ff  Cout =   2.5 ff  Cmax =  92.5 ff  G =   53  
ABC: Path 25 --   12795 : 4    1 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =8259.7 -548.4 ps  S =  53.3 ps  Cin =  2.4 ff  Cout =   4.6 ff  Cmax = 325.0 ff  G =  188  
ABC: Path 26 --   12798 : 3    1 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =8625.7 -797.5 ps  S = 417.6 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 128.2 ff  G =  733  
ABC: Start-point = pi1328 (\CPU.isJAL).  End-point = po2641 ($auto$rtlil.cc:2607:MuxGate$23692).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1480/ 2717  lat =    0  nd =  8881  edge =  20642  area =67243.98  delay =29.00  lev = 29
ABC: + write_blif /tmp/yosys-abc-ptVzm4/output.blif 

68.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        3
ABC RESULTS:          _const0_ cells:       40
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      141
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      427
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      108
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      374
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       92
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      734
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      288
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      194
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      152
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2103
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      138
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1998
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     1302
ABC RESULTS:        internal signals:     5378
ABC RESULTS:           input signals:     1480
ABC RESULTS:          output signals:     2717
Removing temp directory.

69. Executing SETUNDEF pass (replace undef values with defined constants).

70. Executing HILOMAP pass (mapping to constant drivers).

71. Executing SPLITNETS pass (splitting up multi-bit signals).

72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \femto..
Removed 39 unused cells and 9867 unused wires.
<suppressed ~245 debug messages>

73. Executing INSBUF pass (insert buffer cells for connected wires).

74. Executing CHECK pass (checking for obvious problems).
Checking module femto...
Warning: Wire femto.\spi_mosi_ram is used but has no driver.
Warning: Wire femto.\spi_mosi is used but has no driver.
Warning: Wire femto.\spi_cs_n_ram is used but has no driver.
Warning: Wire femto.\spi_cs_n is used but has no driver.
Warning: Wire femto.\spi_clk_ram is used but has no driver.
Warning: Wire femto.\spi_clk is used but has no driver.
Warning: Wire femto.\TXD is used but has no driver.
Warning: Wire femto.\LEDS is used but has no driver.
Found and reported 8 problems.

75. Printing statistics.

=== femto ===

   Number of wires:              10363
   Number of wire bits:          10363
   Number of public wires:        1482
   Number of public wire bits:    1482
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10358
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a2111oi_2      4
     sky130_fd_sc_hd__a211o_2      427
     sky130_fd_sc_hd__a211oi_2       5
     sky130_fd_sc_hd__a21bo_2        7
     sky130_fd_sc_hd__a21boi_2       8
     sky130_fd_sc_hd__a21o_2       288
     sky130_fd_sc_hd__a21oi_2      108
     sky130_fd_sc_hd__a221o_2       59
     sky130_fd_sc_hd__a221oi_2       1
     sky130_fd_sc_hd__a22o_2        75
     sky130_fd_sc_hd__a22oi_2        7
     sky130_fd_sc_hd__a2bb2o_2      16
     sky130_fd_sc_hd__a311o_2        5
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2        92
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2        17
     sky130_fd_sc_hd__and2_2       138
     sky130_fd_sc_hd__and2b_2       34
     sky130_fd_sc_hd__and3_2        59
     sky130_fd_sc_hd__and3b_2       16
     sky130_fd_sc_hd__and4_2         4
     sky130_fd_sc_hd__and4b_2        3
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__buf_1       1998
     sky130_fd_sc_hd__buf_2          2
     sky130_fd_sc_hd__conb_1        40
     sky130_fd_sc_hd__dfxtp_2     1475
     sky130_fd_sc_hd__dlxtn_1        2
     sky130_fd_sc_hd__inv_2       1302
     sky130_fd_sc_hd__mux2_2      2103
     sky130_fd_sc_hd__nand2_2      152
     sky130_fd_sc_hd__nand2b_2       3
     sky130_fd_sc_hd__nand3_2        6
     sky130_fd_sc_hd__nand3b_2       7
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2       194
     sky130_fd_sc_hd__nor2b_2        3
     sky130_fd_sc_hd__nor3_2         6
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         3
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o2111ai_2      2
     sky130_fd_sc_hd__o211a_2      734
     sky130_fd_sc_hd__o211ai_2       3
     sky130_fd_sc_hd__o21a_2       141
     sky130_fd_sc_hd__o21ai_2       75
     sky130_fd_sc_hd__o21ba_2        7
     sky130_fd_sc_hd__o21bai_2      22
     sky130_fd_sc_hd__o221a_2       35
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22a_2        24
     sky130_fd_sc_hd__o22ai_2        5
     sky130_fd_sc_hd__o2bb2a_2       9
     sky130_fd_sc_hd__o311a_2        8
     sky130_fd_sc_hd__o31a_2        14
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__o32a_2         5
     sky130_fd_sc_hd__o41a_2         3
     sky130_fd_sc_hd__or2_2        374
     sky130_fd_sc_hd__or2b_2        18
     sky130_fd_sc_hd__or3_2         41
     sky130_fd_sc_hd__or3b_2        17
     sky130_fd_sc_hd__or4_2         21
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2       75
     sky130_fd_sc_hd__xor2_2        34

   Chip area for module '\femto': 98806.012800

76. Executing Verilog backend.
Dumping module `\femto'.

Warnings: 8 unique messages, 8 total
End of script. Logfile hash: 974806307e, CPU: user 4.37s system 0.05s, MEM: 58.02 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 71% 2x abc (10 sec), 7% 44x opt_expr (1 sec), ...
