set ::env(PROJECT_NAME) agcnorm
set ::env(DESIGN_TOP) AGC
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/agcnorm/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/agcnorm/rtl/AGC.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
