#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Sat Apr  4 10:58:11 2020
# Process ID: 6916
# Current directory: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.23 FULL ADDER USING always_process/HDL_Example 4_23_FULL_ADDER_always/HDL_Example 4_23_FULL_ADDER_always.runs/synth_1
# Command line: vivado.exe -log fulladder_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fulladder_top.tcl
# Log file: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.23 FULL ADDER USING always_process/HDL_Example 4_23_FULL_ADDER_always/HDL_Example 4_23_FULL_ADDER_always.runs/synth_1/fulladder_top.vds
# Journal file: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.23 FULL ADDER USING always_process/HDL_Example 4_23_FULL_ADDER_always/HDL_Example 4_23_FULL_ADDER_always.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fulladder_top.tcl -notrace
