-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity WebModel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dense_69_input_input_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    dense_69_input_input_array_ce0 : OUT STD_LOGIC;
    dense_69_input_input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_69_input_input_ndim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_69_input_input_numel : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_69_input_input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_69_input_input_shape_ce0 : OUT STD_LOGIC;
    dense_69_input_input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    dense_71_output_array_ce0 : OUT STD_LOGIC;
    dense_71_output_array_we0 : OUT STD_LOGIC;
    dense_71_output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_71_output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_71_output_array_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    dense_71_output_array_ce1 : OUT STD_LOGIC;
    dense_71_output_array_we1 : OUT STD_LOGIC;
    dense_71_output_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_71_output_array_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_71_output_ndim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_numel : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_71_output_shape_ce0 : OUT STD_LOGIC;
    dense_71_output_shape_we0 : OUT STD_LOGIC;
    dense_71_output_shape_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_shape_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_71_output_shape_ce1 : OUT STD_LOGIC;
    dense_71_output_shape_we1 : OUT STD_LOGIC;
    dense_71_output_shape_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dense_71_output_shape_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of WebModel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "WebModel,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200tsbv484-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.286000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=689,HLS_SYN_DSP=387,HLS_SYN_FF=140606,HLS_SYN_LUT=112641,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_40 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_1000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv64_18F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000110001111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_3E7A56E6 : STD_LOGIC_VECTOR (31 downto 0) := "00111110011110100101011011100110";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv15_63C0 : STD_LOGIC_VECTOR (14 downto 0) := "110001111000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dense_70_output_arra_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_70_output_arra_ce0 : STD_LOGIC;
    signal dense_70_output_arra_we0 : STD_LOGIC;
    signal dense_70_output_arra_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_output_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_output_arra_ce1 : STD_LOGIC;
    signal dense_70_output_arra_we1 : STD_LOGIC;
    signal dense_70_bias_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dense_70_bias_array_ce0 : STD_LOGIC;
    signal dense_70_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_bias_array_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_70_bias_array_2_ce0 : STD_LOGIC;
    signal dense_70_bias_array_2_we0 : STD_LOGIC;
    signal dense_70_bias_array_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_71_kernel_arra_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dense_71_kernel_arra_ce0 : STD_LOGIC;
    signal dense_71_kernel_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_71_kernel_arra_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_71_kernel_arra_0_ce0 : STD_LOGIC;
    signal dense_71_kernel_arra_0_we0 : STD_LOGIC;
    signal dense_71_kernel_arra_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_bias_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dense_69_bias_array_ce0 : STD_LOGIC;
    signal dense_69_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_bias_array_5_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_69_bias_array_5_ce0 : STD_LOGIC;
    signal dense_69_bias_array_5_we0 : STD_LOGIC;
    signal dense_69_bias_array_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_output_arra_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_69_output_arra_ce0 : STD_LOGIC;
    signal dense_69_output_arra_we0 : STD_LOGIC;
    signal dense_69_output_arra_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_output_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_output_arra_ce1 : STD_LOGIC;
    signal dense_69_output_arra_we1 : STD_LOGIC;
    signal dense_69_output_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_69_output_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_69_kernel_arra_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_69_kernel_arra_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_output_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_70_output_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_70_kernel_arra_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_70_kernel_arra_ce0 : STD_LOGIC;
    signal dense_70_kernel_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_kernel_arra_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_70_kernel_arra_1_ce0 : STD_LOGIC;
    signal dense_70_kernel_arra_1_we0 : STD_LOGIC;
    signal dense_70_kernel_arra_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_70_kernel_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_70_kernel_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_70_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_71_kernel_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_71_kernel_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_71_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_69_kernel_arra_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_69_kernel_arra_3_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_3_we0 : STD_LOGIC;
    signal dense_69_kernel_arra_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_69_kernel_arra_2_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_2_we0 : STD_LOGIC;
    signal dense_69_kernel_arra_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_69_kernel_arra_1_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_1_we0 : STD_LOGIC;
    signal dense_69_kernel_arra_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_arra_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_69_kernel_arra_4_ce0 : STD_LOGIC;
    signal dense_69_kernel_arra_4_we0 : STD_LOGIC;
    signal dense_69_kernel_arra_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_69_kernel_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_69_kernel_shap_ce0 : STD_LOGIC;
    signal dense_69_kernel_shap_we0 : STD_LOGIC;
    signal dense_69_kernel_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_69_kernel_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_69_kernel_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_69_kernel_shap_ce1 : STD_LOGIC;
    signal dense_69_kernel_shap_we1 : STD_LOGIC;
    signal dense_69_output_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_69_output_shap_ce0 : STD_LOGIC;
    signal dense_69_output_shap_we0 : STD_LOGIC;
    signal dense_69_output_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_69_output_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_69_output_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_69_output_shap_ce1 : STD_LOGIC;
    signal dense_69_output_shap_we1 : STD_LOGIC;
    signal dense_70_kernel_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_kernel_shap_ce0 : STD_LOGIC;
    signal dense_70_kernel_shap_we0 : STD_LOGIC;
    signal dense_70_kernel_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_70_kernel_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_70_kernel_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_kernel_shap_ce1 : STD_LOGIC;
    signal dense_70_kernel_shap_we1 : STD_LOGIC;
    signal dense_70_output_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_output_shap_ce0 : STD_LOGIC;
    signal dense_70_output_shap_we0 : STD_LOGIC;
    signal dense_70_output_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_70_output_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_70_output_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_70_output_shap_ce1 : STD_LOGIC;
    signal dense_70_output_shap_we1 : STD_LOGIC;
    signal dense_71_kernel_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_71_kernel_shap_ce0 : STD_LOGIC;
    signal dense_71_kernel_shap_we0 : STD_LOGIC;
    signal dense_71_kernel_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_71_kernel_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_71_kernel_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_71_kernel_shap_ce1 : STD_LOGIC;
    signal dense_71_kernel_shap_we1 : STD_LOGIC;
    signal dense_71_bias_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_71_bias_array_ce0 : STD_LOGIC;
    signal dense_71_bias_array_we0 : STD_LOGIC;
    signal dense_71_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b4_reg_536 : STD_LOGIC_VECTOR (6 downto 0);
    signal b2_reg_547 : STD_LOGIC_VECTOR (14 downto 0);
    signal b5_reg_558 : STD_LOGIC_VECTOR (12 downto 0);
    signal reg_652 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal tmp_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_837 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal b4_1_fu_664_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal b4_cast3_fu_670_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b4_cast3_reg_846 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state7_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal b2_1_fu_695_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_80_fu_706_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_80_reg_884 : STD_LOGIC_VECTOR (1 downto 0);
    signal newIndex_reg_888 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_893 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state12_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal b5_1_fu_745_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal b5_cast1_fu_751_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b5_cast1_reg_902 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state7 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state12 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal grp_k2c_dense_fu_569_ap_start : STD_LOGIC;
    signal grp_k2c_dense_fu_569_ap_done : STD_LOGIC;
    signal grp_k2c_dense_fu_569_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_fu_569_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_fu_569_output_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_fu_569_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_569_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_fu_569_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_569_output_array_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_fu_569_output_array_ce1 : STD_LOGIC;
    signal grp_k2c_dense_fu_569_output_array_we1 : STD_LOGIC;
    signal grp_k2c_dense_fu_569_output_array_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_569_input_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_fu_569_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_569_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_fu_569_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_569_kernel_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_fu_569_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_569_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_fu_569_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_569_bias_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_fu_569_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_ap_start : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_ap_done : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_output_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_1_fu_594_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_1_fu_594_output_array_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_1_fu_594_output_array_ce1 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_output_array_we1 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_output_array_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_1_fu_594_input_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_1_fu_594_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_1_fu_594_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_kernel_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_1_fu_594_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_1_fu_594_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_594_bias_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_1_fu_594_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_ap_start : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_ap_done : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_output_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_2_fu_618_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_618_output_array_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_2_fu_618_output_array_ce1 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_output_array_we1 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_output_array_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_618_input_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_2_fu_618_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_2_fu_618_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_kernel_array_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_k2c_dense_2_fu_618_kernel_array_0_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_kernel_array_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_k2c_dense_2_fu_618_kernel_array_1_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_kernel_array_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_k2c_dense_2_fu_618_kernel_array_2_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_kernel_array_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_k2c_dense_2_fu_618_kernel_array_3_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_2_fu_618_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_618_bias_array_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_k2c_dense_2_fu_618_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_569_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_k2c_dense_1_fu_594_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_k2c_dense_2_fu_618_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal b2_cast2_fu_701_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal newIndex_cast_fu_720_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;

    component k2c_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_array_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_array_ce1 : OUT STD_LOGIC;
        output_array_we1 : OUT STD_LOGIC;
        output_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias_numel_read : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component k2c_dense_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_array_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_array_ce1 : OUT STD_LOGIC;
        output_array_we1 : OUT STD_LOGIC;
        output_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias_numel_read : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component k2c_dense_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_array_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        output_array_ce1 : OUT STD_LOGIC;
        output_array_we1 : OUT STD_LOGIC;
        output_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        kernel_array_0_ce0 : OUT STD_LOGIC;
        kernel_array_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_array_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        kernel_array_1_ce0 : OUT STD_LOGIC;
        kernel_array_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_array_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        kernel_array_2_ce0 : OUT STD_LOGIC;
        kernel_array_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_array_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        kernel_array_3_ce0 : OUT STD_LOGIC;
        kernel_array_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70sc4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70tde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70udo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_71vdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69xdS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69Aem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_70Bew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69DeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component WebModel_dense_69Hfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    dense_70_output_arra_U : component WebModel_dense_70sc4
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_output_arra_address0,
        ce0 => dense_70_output_arra_ce0,
        we0 => dense_70_output_arra_we0,
        d0 => dense_70_output_arra_d0,
        q0 => dense_70_output_arra_q0,
        address1 => grp_k2c_dense_1_fu_594_output_array_address1,
        ce1 => dense_70_output_arra_ce1,
        we1 => dense_70_output_arra_we1,
        d1 => grp_k2c_dense_1_fu_594_output_array_d1);

    dense_70_bias_array_U : component WebModel_dense_70tde
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_address0,
        ce0 => dense_70_bias_array_ce0,
        q0 => dense_70_bias_array_q0);

    dense_70_bias_array_2_U : component WebModel_dense_70udo
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_bias_array_2_address0,
        ce0 => dense_70_bias_array_2_ce0,
        we0 => dense_70_bias_array_2_we0,
        d0 => dense_70_bias_array_q0,
        q0 => dense_70_bias_array_2_q0);

    dense_71_kernel_arra_U : component WebModel_dense_71vdy
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_71_kernel_arra_address0,
        ce0 => dense_71_kernel_arra_ce0,
        q0 => dense_71_kernel_arra_q0);

    dense_71_kernel_arra_0_U : component WebModel_dense_70udo
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_71_kernel_arra_0_address0,
        ce0 => dense_71_kernel_arra_0_ce0,
        we0 => dense_71_kernel_arra_0_we0,
        d0 => dense_71_kernel_arra_q0,
        q0 => dense_71_kernel_arra_0_q0);

    dense_69_bias_array_U : component WebModel_dense_69xdS
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_bias_array_address0,
        ce0 => dense_69_bias_array_ce0,
        q0 => dense_69_bias_array_q0);

    dense_69_bias_array_5_U : component WebModel_dense_70udo
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_bias_array_5_address0,
        ce0 => dense_69_bias_array_5_ce0,
        we0 => dense_69_bias_array_5_we0,
        d0 => dense_69_bias_array_q0,
        q0 => dense_69_bias_array_5_q0);

    dense_69_output_arra_U : component WebModel_dense_70sc4
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_output_arra_address0,
        ce0 => dense_69_output_arra_ce0,
        we0 => dense_69_output_arra_we0,
        d0 => dense_69_output_arra_d0,
        q0 => dense_69_output_arra_q0,
        address1 => grp_k2c_dense_2_fu_618_output_array_address1,
        ce1 => dense_69_output_arra_ce1,
        we1 => dense_69_output_arra_we1,
        d1 => grp_k2c_dense_2_fu_618_output_array_d1);

    dense_69_kernel_arra_U : component WebModel_dense_69Aem
    generic map (
        DataWidth => 32,
        AddressRange => 25536,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_address0,
        ce0 => dense_69_kernel_arra_ce0,
        q0 => dense_69_kernel_arra_q0);

    dense_70_kernel_arra_U : component WebModel_dense_70Bew
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_kernel_arra_address0,
        ce0 => dense_70_kernel_arra_ce0,
        q0 => dense_70_kernel_arra_q0);

    dense_70_kernel_arra_1_U : component WebModel_dense_70udo
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_kernel_arra_1_address0,
        ce0 => dense_70_kernel_arra_1_ce0,
        we0 => dense_70_kernel_arra_1_we0,
        d0 => dense_70_kernel_arra_q0,
        q0 => dense_70_kernel_arra_1_q0);

    dense_69_kernel_arra_3_U : component WebModel_dense_69DeQ
    generic map (
        DataWidth => 32,
        AddressRange => 6500,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_3_address0,
        ce0 => dense_69_kernel_arra_3_ce0,
        we0 => dense_69_kernel_arra_3_we0,
        d0 => dense_69_kernel_arra_q0,
        q0 => dense_69_kernel_arra_3_q0);

    dense_69_kernel_arra_2_U : component WebModel_dense_69DeQ
    generic map (
        DataWidth => 32,
        AddressRange => 6500,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_2_address0,
        ce0 => dense_69_kernel_arra_2_ce0,
        we0 => dense_69_kernel_arra_2_we0,
        d0 => dense_69_kernel_arra_q0,
        q0 => dense_69_kernel_arra_2_q0);

    dense_69_kernel_arra_1_U : component WebModel_dense_69DeQ
    generic map (
        DataWidth => 32,
        AddressRange => 6500,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_1_address0,
        ce0 => dense_69_kernel_arra_1_ce0,
        we0 => dense_69_kernel_arra_1_we0,
        d0 => dense_69_kernel_arra_q0,
        q0 => dense_69_kernel_arra_1_q0);

    dense_69_kernel_arra_4_U : component WebModel_dense_69DeQ
    generic map (
        DataWidth => 32,
        AddressRange => 6500,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_arra_4_address0,
        ce0 => dense_69_kernel_arra_4_ce0,
        we0 => dense_69_kernel_arra_4_we0,
        d0 => dense_69_kernel_arra_q0,
        q0 => dense_69_kernel_arra_4_q0);

    dense_69_kernel_shap_U : component WebModel_dense_69Hfu
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_kernel_shap_address0,
        ce0 => dense_69_kernel_shap_ce0,
        we0 => dense_69_kernel_shap_we0,
        d0 => dense_69_kernel_shap_d0,
        q0 => dense_69_kernel_shap_q0,
        address1 => dense_69_kernel_shap_address1,
        ce1 => dense_69_kernel_shap_ce1,
        we1 => dense_69_kernel_shap_we1,
        d1 => ap_const_lv64_1);

    dense_69_output_shap_U : component WebModel_dense_69Hfu
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_69_output_shap_address0,
        ce0 => dense_69_output_shap_ce0,
        we0 => dense_69_output_shap_we0,
        d0 => dense_69_output_shap_d0,
        q0 => dense_69_output_shap_q0,
        address1 => dense_69_output_shap_address1,
        ce1 => dense_69_output_shap_ce1,
        we1 => dense_69_output_shap_we1,
        d1 => ap_const_lv64_1);

    dense_70_kernel_shap_U : component WebModel_dense_69Hfu
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_kernel_shap_address0,
        ce0 => dense_70_kernel_shap_ce0,
        we0 => dense_70_kernel_shap_we0,
        d0 => dense_70_kernel_shap_d0,
        q0 => dense_70_kernel_shap_q0,
        address1 => dense_70_kernel_shap_address1,
        ce1 => dense_70_kernel_shap_ce1,
        we1 => dense_70_kernel_shap_we1,
        d1 => ap_const_lv64_1);

    dense_70_output_shap_U : component WebModel_dense_69Hfu
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_70_output_shap_address0,
        ce0 => dense_70_output_shap_ce0,
        we0 => dense_70_output_shap_we0,
        d0 => dense_70_output_shap_d0,
        q0 => dense_70_output_shap_q0,
        address1 => dense_70_output_shap_address1,
        ce1 => dense_70_output_shap_ce1,
        we1 => dense_70_output_shap_we1,
        d1 => ap_const_lv64_1);

    dense_71_kernel_shap_U : component WebModel_dense_69Hfu
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_71_kernel_shap_address0,
        ce0 => dense_71_kernel_shap_ce0,
        we0 => dense_71_kernel_shap_we0,
        d0 => dense_71_kernel_shap_d0,
        q0 => dense_71_kernel_shap_q0,
        address1 => dense_71_kernel_shap_address1,
        ce1 => dense_71_kernel_shap_ce1,
        we1 => dense_71_kernel_shap_we1,
        d1 => ap_const_lv64_1);

    dense_71_bias_array_U : component WebModel_dense_70udo
    generic map (
        DataWidth => 32,
        AddressRange => 26000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_71_bias_array_address0,
        ce0 => dense_71_bias_array_ce0,
        we0 => dense_71_bias_array_we0,
        d0 => ap_const_lv32_3E7A56E6,
        q0 => dense_71_bias_array_q0);

    grp_k2c_dense_fu_569 : component k2c_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_fu_569_ap_start,
        ap_done => grp_k2c_dense_fu_569_ap_done,
        ap_idle => grp_k2c_dense_fu_569_ap_idle,
        ap_ready => grp_k2c_dense_fu_569_ap_ready,
        output_array_address0 => grp_k2c_dense_fu_569_output_array_address0,
        output_array_ce0 => grp_k2c_dense_fu_569_output_array_ce0,
        output_array_we0 => grp_k2c_dense_fu_569_output_array_we0,
        output_array_d0 => grp_k2c_dense_fu_569_output_array_d0,
        output_array_q0 => dense_71_output_array_q0,
        output_array_address1 => grp_k2c_dense_fu_569_output_array_address1,
        output_array_ce1 => grp_k2c_dense_fu_569_output_array_ce1,
        output_array_we1 => grp_k2c_dense_fu_569_output_array_we1,
        output_array_d1 => grp_k2c_dense_fu_569_output_array_d1,
        output_array_q1 => dense_71_output_array_q1,
        output_numel_read => dense_71_output_numel,
        input_array_address0 => grp_k2c_dense_fu_569_input_array_address0,
        input_array_ce0 => grp_k2c_dense_fu_569_input_array_ce0,
        input_array_q0 => dense_70_output_arra_q0,
        input_ndim_read => dense_70_output_ndim,
        input_numel_read => reg_652,
        input_shape_address0 => grp_k2c_dense_fu_569_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_fu_569_input_shape_ce0,
        input_shape_q0 => dense_70_output_shap_q0,
        kernel_array_address0 => grp_k2c_dense_fu_569_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_fu_569_kernel_array_ce0,
        kernel_array_q0 => dense_71_kernel_arra_0_q0,
        kernel_ndim_read => dense_71_kernel_ndim,
        kernel_numel_read => dense_71_kernel_nume,
        kernel_shape_address0 => grp_k2c_dense_fu_569_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_fu_569_kernel_shape_ce0,
        kernel_shape_q0 => dense_71_kernel_shap_q0,
        bias_array_address0 => grp_k2c_dense_fu_569_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_fu_569_bias_array_ce0,
        bias_array_q0 => dense_71_bias_array_q0,
        bias_numel_read => dense_71_bias_numel);

    grp_k2c_dense_1_fu_594 : component k2c_dense_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_1_fu_594_ap_start,
        ap_done => grp_k2c_dense_1_fu_594_ap_done,
        ap_idle => grp_k2c_dense_1_fu_594_ap_idle,
        ap_ready => grp_k2c_dense_1_fu_594_ap_ready,
        output_array_address0 => grp_k2c_dense_1_fu_594_output_array_address0,
        output_array_ce0 => grp_k2c_dense_1_fu_594_output_array_ce0,
        output_array_we0 => grp_k2c_dense_1_fu_594_output_array_we0,
        output_array_d0 => grp_k2c_dense_1_fu_594_output_array_d0,
        output_array_q0 => dense_70_output_arra_q0,
        output_array_address1 => grp_k2c_dense_1_fu_594_output_array_address1,
        output_array_ce1 => grp_k2c_dense_1_fu_594_output_array_ce1,
        output_array_we1 => grp_k2c_dense_1_fu_594_output_array_we1,
        output_array_d1 => grp_k2c_dense_1_fu_594_output_array_d1,
        output_numel_read => reg_652,
        input_array_address0 => grp_k2c_dense_1_fu_594_input_array_address0,
        input_array_ce0 => grp_k2c_dense_1_fu_594_input_array_ce0,
        input_array_q0 => dense_69_output_arra_q0,
        input_ndim_read => dense_69_output_ndim,
        input_numel_read => dense_69_output_nume,
        input_shape_address0 => grp_k2c_dense_1_fu_594_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_1_fu_594_input_shape_ce0,
        input_shape_q0 => dense_69_output_shap_q0,
        kernel_array_address0 => grp_k2c_dense_1_fu_594_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_1_fu_594_kernel_array_ce0,
        kernel_array_q0 => dense_70_kernel_arra_1_q0,
        kernel_ndim_read => dense_70_kernel_ndim,
        kernel_numel_read => dense_70_kernel_nume,
        kernel_shape_address0 => grp_k2c_dense_1_fu_594_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_1_fu_594_kernel_shape_ce0,
        kernel_shape_q0 => dense_70_kernel_shap_q0,
        bias_array_address0 => grp_k2c_dense_1_fu_594_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_1_fu_594_bias_array_ce0,
        bias_array_q0 => dense_70_bias_array_2_q0,
        bias_numel_read => dense_70_bias_numel);

    grp_k2c_dense_2_fu_618 : component k2c_dense_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_2_fu_618_ap_start,
        ap_done => grp_k2c_dense_2_fu_618_ap_done,
        ap_idle => grp_k2c_dense_2_fu_618_ap_idle,
        ap_ready => grp_k2c_dense_2_fu_618_ap_ready,
        output_array_address0 => grp_k2c_dense_2_fu_618_output_array_address0,
        output_array_ce0 => grp_k2c_dense_2_fu_618_output_array_ce0,
        output_array_we0 => grp_k2c_dense_2_fu_618_output_array_we0,
        output_array_d0 => grp_k2c_dense_2_fu_618_output_array_d0,
        output_array_q0 => dense_69_output_arra_q0,
        output_array_address1 => grp_k2c_dense_2_fu_618_output_array_address1,
        output_array_ce1 => grp_k2c_dense_2_fu_618_output_array_ce1,
        output_array_we1 => grp_k2c_dense_2_fu_618_output_array_we1,
        output_array_d1 => grp_k2c_dense_2_fu_618_output_array_d1,
        input_array_address0 => grp_k2c_dense_2_fu_618_input_array_address0,
        input_array_ce0 => grp_k2c_dense_2_fu_618_input_array_ce0,
        input_array_q0 => dense_69_input_input_array_q0,
        input_ndim_read => dense_69_input_input_ndim,
        input_numel_read => dense_69_input_input_numel,
        input_shape_address0 => grp_k2c_dense_2_fu_618_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_2_fu_618_input_shape_ce0,
        input_shape_q0 => dense_69_input_input_shape_q0,
        kernel_array_0_address0 => grp_k2c_dense_2_fu_618_kernel_array_0_address0,
        kernel_array_0_ce0 => grp_k2c_dense_2_fu_618_kernel_array_0_ce0,
        kernel_array_0_q0 => dense_69_kernel_arra_3_q0,
        kernel_array_1_address0 => grp_k2c_dense_2_fu_618_kernel_array_1_address0,
        kernel_array_1_ce0 => grp_k2c_dense_2_fu_618_kernel_array_1_ce0,
        kernel_array_1_q0 => dense_69_kernel_arra_2_q0,
        kernel_array_2_address0 => grp_k2c_dense_2_fu_618_kernel_array_2_address0,
        kernel_array_2_ce0 => grp_k2c_dense_2_fu_618_kernel_array_2_ce0,
        kernel_array_2_q0 => dense_69_kernel_arra_1_q0,
        kernel_array_3_address0 => grp_k2c_dense_2_fu_618_kernel_array_3_address0,
        kernel_array_3_ce0 => grp_k2c_dense_2_fu_618_kernel_array_3_ce0,
        kernel_array_3_q0 => dense_69_kernel_arra_4_q0,
        kernel_shape_address0 => grp_k2c_dense_2_fu_618_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_2_fu_618_kernel_shape_ce0,
        kernel_shape_q0 => dense_69_kernel_shap_q0,
        bias_array_address0 => grp_k2c_dense_2_fu_618_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_2_fu_618_bias_array_ce0,
        bias_array_q0 => dense_69_bias_array_5_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state7))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state7);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state12) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state12))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state12);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_1_fu_594_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_1_fu_594_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_k2c_dense_1_fu_594_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_1_fu_594_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_1_fu_594_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_2_fu_618_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_2_fu_618_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_k2c_dense_2_fu_618_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_2_fu_618_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_2_fu_618_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_fu_569_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_fu_569_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_k2c_dense_fu_569_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_fu_569_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_fu_569_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    b2_reg_547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_s_fu_689_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                b2_reg_547 <= b2_1_fu_695_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                b2_reg_547 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    b4_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_fu_658_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                b4_reg_536 <= b4_1_fu_664_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                b4_reg_536 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    b5_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (tmp_13_fu_739_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                b5_reg_558 <= b5_1_fu_745_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                b5_reg_558 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_fu_658_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    b4_cast3_reg_846(6 downto 0) <= b4_cast3_fu_670_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (tmp_13_fu_739_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                    b5_cast1_reg_902(12 downto 0) <= b5_cast1_fu_751_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                dense_69_output_ndim(0) <= '1';
                dense_69_output_nume(6) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                dense_70_bias_numel(6) <= '1';
                dense_70_kernel_ndim(1) <= '1';
                dense_70_kernel_nume(12) <= '1';
                dense_71_bias_numel(0) <= '1';
                dense_71_kernel_ndim(1) <= '1';
                dense_71_kernel_nume(6) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                dense_70_output_ndim(0) <= '1';
                dense_70_output_nume(6) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_s_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                newIndex_reg_888 <= b2_reg_547(14 downto 2);
                tmp_80_reg_884 <= tmp_80_fu_706_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    reg_652(6) <= dense_70_output_nume(6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                tmp_13_reg_893 <= tmp_13_fu_739_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_837 <= tmp_fu_658_p2;
            end if;
        end if;
    end process;
    dense_69_output_ndim(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    dense_69_output_nume(5 downto 0) <= "000000";
    dense_69_output_nume(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    dense_70_output_ndim(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    dense_70_output_nume(5 downto 0) <= "000000";
    dense_70_output_nume(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    dense_70_kernel_ndim(0) <= '0';
    dense_70_kernel_ndim(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    dense_70_kernel_nume(11 downto 0) <= "000000000000";
    dense_70_kernel_nume(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    dense_70_bias_numel(5 downto 0) <= "000000";
    dense_70_bias_numel(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    dense_71_kernel_ndim(0) <= '0';
    dense_71_kernel_ndim(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    dense_71_kernel_nume(5 downto 0) <= "000000";
    dense_71_kernel_nume(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    dense_71_bias_numel(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    reg_652(5 downto 0) <= "000000";
    reg_652(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    b4_cast3_reg_846(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    b5_cast1_reg_902(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_fu_658_p2, ap_enable_reg_pp0_iter0, tmp_s_fu_689_p2, ap_enable_reg_pp1_iter0, tmp_13_fu_739_p2, ap_enable_reg_pp2_iter0, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, grp_k2c_dense_fu_569_ap_done, grp_k2c_dense_1_fu_594_ap_done, grp_k2c_dense_2_fu_618_ap_done, ap_CS_fsm_state20, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_fu_658_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_fu_658_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (tmp_s_fu_689_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (tmp_s_fu_689_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (tmp_13_fu_739_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (tmp_13_fu_739_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_k2c_dense_2_fu_618_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_k2c_dense_1_fu_594_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_k2c_dense_fu_569_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(7);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state14 <= ap_CS_fsm(10);
    ap_CS_fsm_state15 <= ap_CS_fsm(11);
    ap_CS_fsm_state16 <= ap_CS_fsm(12);
    ap_CS_fsm_state17 <= ap_CS_fsm(13);
    ap_CS_fsm_state18 <= ap_CS_fsm(14);
    ap_CS_fsm_state19 <= ap_CS_fsm(15);
    ap_CS_fsm_state20 <= ap_CS_fsm(16);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
    ap_CS_fsm_state9 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(tmp_fu_658_p2)
    begin
        if ((tmp_fu_658_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state7_assign_proc : process(tmp_s_fu_689_p2)
    begin
        if ((tmp_s_fu_689_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state12_assign_proc : process(tmp_13_fu_739_p2)
    begin
        if ((tmp_13_fu_739_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state12 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_k2c_dense_fu_569_ap_done, ap_CS_fsm_state20)
    begin
        if (((grp_k2c_dense_fu_569_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_k2c_dense_fu_569_ap_done, ap_CS_fsm_state20)
    begin
        if (((grp_k2c_dense_fu_569_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b2_1_fu_695_p2 <= std_logic_vector(unsigned(b2_reg_547) + unsigned(ap_const_lv15_1));
    b2_cast2_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b2_reg_547),64));
    b4_1_fu_664_p2 <= std_logic_vector(unsigned(b4_reg_536) + unsigned(ap_const_lv7_1));
    b4_cast3_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b4_reg_536),64));
    b5_1_fu_745_p2 <= std_logic_vector(unsigned(b5_reg_558) + unsigned(ap_const_lv13_1));
    b5_cast1_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b5_reg_558),64));

    dense_69_bias_array_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, b4_cast3_reg_846, ap_enable_reg_pp0_iter1, grp_k2c_dense_2_fu_618_bias_array_address0, ap_CS_fsm_state16, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_69_bias_array_5_address0 <= b4_cast3_reg_846(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_bias_array_5_address0 <= grp_k2c_dense_2_fu_618_bias_array_address0;
        else 
            dense_69_bias_array_5_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_bias_array_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_k2c_dense_2_fu_618_bias_array_ce0, ap_CS_fsm_state16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_69_bias_array_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_bias_array_5_ce0 <= grp_k2c_dense_2_fu_618_bias_array_ce0;
        else 
            dense_69_bias_array_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_bias_array_5_we0_assign_proc : process(tmp_reg_837, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_837 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_69_bias_array_5_we0 <= ap_const_logic_1;
        else 
            dense_69_bias_array_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_bias_array_address0 <= b4_cast3_fu_670_p1(6 - 1 downto 0);

    dense_69_bias_array_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_69_bias_array_ce0 <= ap_const_logic_1;
        else 
            dense_69_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_input_input_array_address0 <= grp_k2c_dense_2_fu_618_input_array_address0;
    dense_69_input_input_array_ce0 <= grp_k2c_dense_2_fu_618_input_array_ce0;
    dense_69_input_input_shape_address0 <= grp_k2c_dense_2_fu_618_input_shape_address0;
    dense_69_input_input_shape_ce0 <= grp_k2c_dense_2_fu_618_input_shape_ce0;

    dense_69_kernel_arra_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, grp_k2c_dense_2_fu_618_kernel_array_2_address0, ap_CS_fsm_state16, ap_block_pp1_stage0, newIndex_cast_fu_720_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_1_address0 <= newIndex_cast_fu_720_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_kernel_arra_1_address0 <= grp_k2c_dense_2_fu_618_kernel_array_2_address0;
        else 
            dense_69_kernel_arra_1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_kernel_arra_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1, grp_k2c_dense_2_fu_618_kernel_array_2_ce0, ap_CS_fsm_state16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_kernel_arra_1_ce0 <= grp_k2c_dense_2_fu_618_kernel_array_2_ce0;
        else 
            dense_69_kernel_arra_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_arra_1_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, tmp_80_reg_884, ap_enable_reg_pp1_iter1)
    begin
        if (((tmp_80_reg_884 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_1_we0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_arra_2_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, grp_k2c_dense_2_fu_618_kernel_array_1_address0, ap_CS_fsm_state16, ap_block_pp1_stage0, newIndex_cast_fu_720_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_2_address0 <= newIndex_cast_fu_720_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_kernel_arra_2_address0 <= grp_k2c_dense_2_fu_618_kernel_array_1_address0;
        else 
            dense_69_kernel_arra_2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_kernel_arra_2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1, grp_k2c_dense_2_fu_618_kernel_array_1_ce0, ap_CS_fsm_state16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_kernel_arra_2_ce0 <= grp_k2c_dense_2_fu_618_kernel_array_1_ce0;
        else 
            dense_69_kernel_arra_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_arra_2_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, tmp_80_reg_884, ap_enable_reg_pp1_iter1)
    begin
        if (((tmp_80_reg_884 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_2_we0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_arra_3_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, grp_k2c_dense_2_fu_618_kernel_array_0_address0, ap_CS_fsm_state16, ap_block_pp1_stage0, newIndex_cast_fu_720_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_3_address0 <= newIndex_cast_fu_720_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_kernel_arra_3_address0 <= grp_k2c_dense_2_fu_618_kernel_array_0_address0;
        else 
            dense_69_kernel_arra_3_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_kernel_arra_3_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1, grp_k2c_dense_2_fu_618_kernel_array_0_ce0, ap_CS_fsm_state16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_kernel_arra_3_ce0 <= grp_k2c_dense_2_fu_618_kernel_array_0_ce0;
        else 
            dense_69_kernel_arra_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_arra_3_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, tmp_80_reg_884, ap_enable_reg_pp1_iter1)
    begin
        if (((tmp_80_reg_884 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_3_we0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_arra_4_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, grp_k2c_dense_2_fu_618_kernel_array_3_address0, ap_CS_fsm_state16, ap_block_pp1_stage0, newIndex_cast_fu_720_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_4_address0 <= newIndex_cast_fu_720_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_kernel_arra_4_address0 <= grp_k2c_dense_2_fu_618_kernel_array_3_address0;
        else 
            dense_69_kernel_arra_4_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_kernel_arra_4_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1, grp_k2c_dense_2_fu_618_kernel_array_3_ce0, ap_CS_fsm_state16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_kernel_arra_4_ce0 <= grp_k2c_dense_2_fu_618_kernel_array_3_ce0;
        else 
            dense_69_kernel_arra_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_arra_4_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, tmp_80_reg_884, ap_enable_reg_pp1_iter1)
    begin
        if (((tmp_80_reg_884 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_4_we0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_69_kernel_arra_address0 <= b2_cast2_fu_701_p1(15 - 1 downto 0);

    dense_69_kernel_arra_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_69_kernel_arra_ce0 <= ap_const_logic_1;
        else 
            dense_69_kernel_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_shap_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dense_2_fu_618_kernel_shape_address0, ap_CS_fsm_state16, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_69_kernel_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_69_kernel_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_69_kernel_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_kernel_shap_address0 <= grp_k2c_dense_2_fu_618_kernel_shape_address0;
        else 
            dense_69_kernel_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_69_kernel_shap_address1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_69_kernel_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_69_kernel_shap_address1 <= ap_const_lv3_2;
        else 
            dense_69_kernel_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_69_kernel_shap_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dense_2_fu_618_kernel_shape_ce0, ap_CS_fsm_state16, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_69_kernel_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_kernel_shap_ce0 <= grp_k2c_dense_2_fu_618_kernel_shape_ce0;
        else 
            dense_69_kernel_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_shap_ce1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_69_kernel_shap_ce1 <= ap_const_logic_1;
        else 
            dense_69_kernel_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_shap_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_69_kernel_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_69_kernel_shap_d0 <= ap_const_lv64_40;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_69_kernel_shap_d0 <= ap_const_lv64_18F;
        else 
            dense_69_kernel_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_kernel_shap_we0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_69_kernel_shap_we0 <= ap_const_logic_1;
        else 
            dense_69_kernel_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_kernel_shap_we1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_69_kernel_shap_we1 <= ap_const_logic_1;
        else 
            dense_69_kernel_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_arra_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, b4_cast3_reg_846, ap_enable_reg_pp0_iter1, grp_k2c_dense_1_fu_594_input_array_address0, grp_k2c_dense_2_fu_618_output_array_address0, ap_CS_fsm_state18, ap_CS_fsm_state16, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_69_output_arra_address0 <= b4_cast3_reg_846(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_output_arra_address0 <= grp_k2c_dense_2_fu_618_output_array_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_69_output_arra_address0 <= grp_k2c_dense_1_fu_594_input_array_address0;
        else 
            dense_69_output_arra_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_output_arra_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_k2c_dense_1_fu_594_input_array_ce0, grp_k2c_dense_2_fu_618_output_array_ce0, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_69_output_arra_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_output_arra_ce0 <= grp_k2c_dense_2_fu_618_output_array_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_69_output_arra_ce0 <= grp_k2c_dense_1_fu_594_input_array_ce0;
        else 
            dense_69_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_arra_ce1_assign_proc : process(grp_k2c_dense_2_fu_618_output_array_ce1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_output_arra_ce1 <= grp_k2c_dense_2_fu_618_output_array_ce1;
        else 
            dense_69_output_arra_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_arra_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, grp_k2c_dense_2_fu_618_output_array_d0, ap_CS_fsm_state16, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_69_output_arra_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_output_arra_d0 <= grp_k2c_dense_2_fu_618_output_array_d0;
        else 
            dense_69_output_arra_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_output_arra_we0_assign_proc : process(tmp_reg_837, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_k2c_dense_2_fu_618_output_array_we0, ap_CS_fsm_state16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_837 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_69_output_arra_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_output_arra_we0 <= grp_k2c_dense_2_fu_618_output_array_we0;
        else 
            dense_69_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_arra_we1_assign_proc : process(grp_k2c_dense_2_fu_618_output_array_we1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_69_output_arra_we1 <= grp_k2c_dense_2_fu_618_output_array_we1;
        else 
            dense_69_output_arra_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_shap_address0_assign_proc : process(ap_CS_fsm_state6, grp_k2c_dense_1_fu_594_input_shape_address0, ap_CS_fsm_state18, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dense_69_output_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_output_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_69_output_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_69_output_shap_address0 <= grp_k2c_dense_1_fu_594_input_shape_address0;
        else 
            dense_69_output_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_69_output_shap_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dense_69_output_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_69_output_shap_address1 <= ap_const_lv3_2;
        else 
            dense_69_output_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_69_output_shap_ce0_assign_proc : process(ap_CS_fsm_state6, grp_k2c_dense_1_fu_594_input_shape_ce0, ap_CS_fsm_state18, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            dense_69_output_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_69_output_shap_ce0 <= grp_k2c_dense_1_fu_594_input_shape_ce0;
        else 
            dense_69_output_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_shap_ce1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            dense_69_output_shap_ce1 <= ap_const_logic_1;
        else 
            dense_69_output_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_shap_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            dense_69_output_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_69_output_shap_d0 <= ap_const_lv64_40;
        else 
            dense_69_output_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_69_output_shap_we0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            dense_69_output_shap_we0 <= ap_const_logic_1;
        else 
            dense_69_output_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_69_output_shap_we1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            dense_69_output_shap_we1 <= ap_const_logic_1;
        else 
            dense_69_output_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_bias_array_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, b4_cast3_reg_846, ap_enable_reg_pp0_iter1, grp_k2c_dense_1_fu_594_bias_array_address0, ap_CS_fsm_state18, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_70_bias_array_2_address0 <= b4_cast3_reg_846(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_bias_array_2_address0 <= grp_k2c_dense_1_fu_594_bias_array_address0;
        else 
            dense_70_bias_array_2_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_bias_array_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_k2c_dense_1_fu_594_bias_array_ce0, ap_CS_fsm_state18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_70_bias_array_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_bias_array_2_ce0 <= grp_k2c_dense_1_fu_594_bias_array_ce0;
        else 
            dense_70_bias_array_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_bias_array_2_we0_assign_proc : process(tmp_reg_837, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_837 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_70_bias_array_2_we0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_bias_array_address0 <= b4_cast3_fu_670_p1(6 - 1 downto 0);

    dense_70_bias_array_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_70_bias_array_ce0 <= ap_const_logic_1;
        else 
            dense_70_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_arra_1_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, b5_cast1_reg_902, ap_enable_reg_pp2_iter1, grp_k2c_dense_1_fu_594_kernel_array_address0, ap_CS_fsm_state18, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            dense_70_kernel_arra_1_address0 <= b5_cast1_reg_902(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_kernel_arra_1_address0 <= grp_k2c_dense_1_fu_594_kernel_array_address0;
        else 
            dense_70_kernel_arra_1_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_kernel_arra_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1, grp_k2c_dense_1_fu_594_kernel_array_ce0, ap_CS_fsm_state18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            dense_70_kernel_arra_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_kernel_arra_1_ce0 <= grp_k2c_dense_1_fu_594_kernel_array_ce0;
        else 
            dense_70_kernel_arra_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_arra_1_we0_assign_proc : process(tmp_13_reg_893, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (tmp_13_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            dense_70_kernel_arra_1_we0 <= ap_const_logic_1;
        else 
            dense_70_kernel_arra_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_70_kernel_arra_address0 <= b5_cast1_fu_751_p1(12 - 1 downto 0);

    dense_70_kernel_arra_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            dense_70_kernel_arra_ce0 <= ap_const_logic_1;
        else 
            dense_70_kernel_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_shap_address0_assign_proc : process(ap_CS_fsm_state15, grp_k2c_dense_1_fu_594_kernel_shape_address0, ap_CS_fsm_state18, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_70_kernel_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_70_kernel_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dense_70_kernel_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_kernel_shap_address0 <= grp_k2c_dense_1_fu_594_kernel_shape_address0;
        else 
            dense_70_kernel_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_70_kernel_shap_address1_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_70_kernel_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_70_kernel_shap_address1 <= ap_const_lv3_2;
        else 
            dense_70_kernel_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_70_kernel_shap_ce0_assign_proc : process(ap_CS_fsm_state15, grp_k2c_dense_1_fu_594_kernel_shape_ce0, grp_k2c_dense_2_fu_618_ap_done, ap_CS_fsm_state18, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((grp_k2c_dense_2_fu_618_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            dense_70_kernel_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_kernel_shap_ce0 <= grp_k2c_dense_1_fu_594_kernel_shape_ce0;
        else 
            dense_70_kernel_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_shap_ce1_assign_proc : process(ap_CS_fsm_state15, grp_k2c_dense_2_fu_618_ap_done, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((grp_k2c_dense_2_fu_618_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            dense_70_kernel_shap_ce1 <= ap_const_logic_1;
        else 
            dense_70_kernel_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_shap_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_70_kernel_shap_d0 <= ap_const_lv64_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_70_kernel_shap_d0 <= ap_const_lv64_40;
        else 
            dense_70_kernel_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_kernel_shap_we0_assign_proc : process(ap_CS_fsm_state15, grp_k2c_dense_2_fu_618_ap_done, ap_CS_fsm_state16, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((grp_k2c_dense_2_fu_618_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            dense_70_kernel_shap_we0 <= ap_const_logic_1;
        else 
            dense_70_kernel_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_kernel_shap_we1_assign_proc : process(ap_CS_fsm_state15, grp_k2c_dense_2_fu_618_ap_done, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((grp_k2c_dense_2_fu_618_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            dense_70_kernel_shap_we1 <= ap_const_logic_1;
        else 
            dense_70_kernel_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_arra_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, b4_cast3_reg_846, ap_enable_reg_pp0_iter1, grp_k2c_dense_fu_569_input_array_address0, grp_k2c_dense_1_fu_594_output_array_address0, ap_CS_fsm_state20, ap_CS_fsm_state18, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_70_output_arra_address0 <= b4_cast3_reg_846(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_output_arra_address0 <= grp_k2c_dense_1_fu_594_output_array_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_70_output_arra_address0 <= grp_k2c_dense_fu_569_input_array_address0;
        else 
            dense_70_output_arra_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_output_arra_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_k2c_dense_fu_569_input_array_ce0, grp_k2c_dense_1_fu_594_output_array_ce0, ap_CS_fsm_state20, ap_CS_fsm_state18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_70_output_arra_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_output_arra_ce0 <= grp_k2c_dense_1_fu_594_output_array_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_70_output_arra_ce0 <= grp_k2c_dense_fu_569_input_array_ce0;
        else 
            dense_70_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_arra_ce1_assign_proc : process(grp_k2c_dense_1_fu_594_output_array_ce1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_output_arra_ce1 <= grp_k2c_dense_1_fu_594_output_array_ce1;
        else 
            dense_70_output_arra_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_arra_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, grp_k2c_dense_1_fu_594_output_array_d0, ap_CS_fsm_state18, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_70_output_arra_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_output_arra_d0 <= grp_k2c_dense_1_fu_594_output_array_d0;
        else 
            dense_70_output_arra_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_output_arra_we0_assign_proc : process(tmp_reg_837, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_k2c_dense_1_fu_594_output_array_we0, ap_CS_fsm_state18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_837 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_70_output_arra_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_output_arra_we0 <= grp_k2c_dense_1_fu_594_output_array_we0;
        else 
            dense_70_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_arra_we1_assign_proc : process(grp_k2c_dense_1_fu_594_output_array_we1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_70_output_arra_we1 <= grp_k2c_dense_1_fu_594_output_array_we1;
        else 
            dense_70_output_arra_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_shap_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dense_fu_569_input_shape_address0, ap_CS_fsm_state20, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_70_output_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_70_output_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_70_output_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_70_output_shap_address0 <= grp_k2c_dense_fu_569_input_shape_address0;
        else 
            dense_70_output_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_70_output_shap_address1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_70_output_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_70_output_shap_address1 <= ap_const_lv3_2;
        else 
            dense_70_output_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_70_output_shap_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dense_fu_569_input_shape_ce0, ap_CS_fsm_state20, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_70_output_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_70_output_shap_ce0 <= grp_k2c_dense_fu_569_input_shape_ce0;
        else 
            dense_70_output_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_shap_ce1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_70_output_shap_ce1 <= ap_const_logic_1;
        else 
            dense_70_output_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_shap_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_70_output_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_70_output_shap_d0 <= ap_const_lv64_40;
        else 
            dense_70_output_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_70_output_shap_we0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_70_output_shap_we0 <= ap_const_logic_1;
        else 
            dense_70_output_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_70_output_shap_we1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dense_70_output_shap_we1 <= ap_const_logic_1;
        else 
            dense_70_output_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_bias_array_address0_assign_proc : process(grp_k2c_dense_fu_569_bias_array_address0, ap_CS_fsm_state20, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_71_bias_array_address0 <= ap_const_lv15_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_71_bias_array_address0 <= grp_k2c_dense_fu_569_bias_array_address0;
        else 
            dense_71_bias_array_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_71_bias_array_ce0_assign_proc : process(grp_k2c_dense_fu_569_bias_array_ce0, grp_k2c_dense_1_fu_594_ap_done, ap_CS_fsm_state20, ap_CS_fsm_state18)
    begin
        if (((grp_k2c_dense_1_fu_594_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            dense_71_bias_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_71_bias_array_ce0 <= grp_k2c_dense_fu_569_bias_array_ce0;
        else 
            dense_71_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_bias_array_we0_assign_proc : process(grp_k2c_dense_1_fu_594_ap_done, ap_CS_fsm_state18)
    begin
        if (((grp_k2c_dense_1_fu_594_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            dense_71_bias_array_we0 <= ap_const_logic_1;
        else 
            dense_71_bias_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_arra_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, b4_cast3_reg_846, ap_enable_reg_pp0_iter1, grp_k2c_dense_fu_569_kernel_array_address0, ap_CS_fsm_state20, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_71_kernel_arra_0_address0 <= b4_cast3_reg_846(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_71_kernel_arra_0_address0 <= grp_k2c_dense_fu_569_kernel_array_address0;
        else 
            dense_71_kernel_arra_0_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_71_kernel_arra_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_k2c_dense_fu_569_kernel_array_ce0, ap_CS_fsm_state20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_71_kernel_arra_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_71_kernel_arra_0_ce0 <= grp_k2c_dense_fu_569_kernel_array_ce0;
        else 
            dense_71_kernel_arra_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_arra_0_we0_assign_proc : process(tmp_reg_837, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_837 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_71_kernel_arra_0_we0 <= ap_const_logic_1;
        else 
            dense_71_kernel_arra_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_71_kernel_arra_address0 <= b4_cast3_fu_670_p1(6 - 1 downto 0);

    dense_71_kernel_arra_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_71_kernel_arra_ce0 <= ap_const_logic_1;
        else 
            dense_71_kernel_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_shap_address0_assign_proc : process(ap_CS_fsm_state17, grp_k2c_dense_fu_569_kernel_shape_address0, ap_CS_fsm_state20, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_71_kernel_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dense_71_kernel_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_71_kernel_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_71_kernel_shap_address0 <= grp_k2c_dense_fu_569_kernel_shape_address0;
        else 
            dense_71_kernel_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_71_kernel_shap_address1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            dense_71_kernel_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dense_71_kernel_shap_address1 <= ap_const_lv3_2;
        else 
            dense_71_kernel_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_71_kernel_shap_ce0_assign_proc : process(ap_CS_fsm_state17, grp_k2c_dense_fu_569_kernel_shape_ce0, grp_k2c_dense_1_fu_594_ap_done, grp_k2c_dense_2_fu_618_ap_done, ap_CS_fsm_state20, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((grp_k2c_dense_2_fu_618_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((grp_k2c_dense_1_fu_594_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            dense_71_kernel_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_71_kernel_shap_ce0 <= grp_k2c_dense_fu_569_kernel_shape_ce0;
        else 
            dense_71_kernel_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_shap_ce1_assign_proc : process(ap_CS_fsm_state17, grp_k2c_dense_1_fu_594_ap_done, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((grp_k2c_dense_1_fu_594_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            dense_71_kernel_shap_ce1 <= ap_const_logic_1;
        else 
            dense_71_kernel_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_shap_d0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            dense_71_kernel_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_71_kernel_shap_d0 <= ap_const_lv64_40;
        else 
            dense_71_kernel_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_71_kernel_shap_we0_assign_proc : process(ap_CS_fsm_state17, grp_k2c_dense_1_fu_594_ap_done, grp_k2c_dense_2_fu_618_ap_done, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((grp_k2c_dense_2_fu_618_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((grp_k2c_dense_1_fu_594_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            dense_71_kernel_shap_we0 <= ap_const_logic_1;
        else 
            dense_71_kernel_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_71_kernel_shap_we1_assign_proc : process(ap_CS_fsm_state17, grp_k2c_dense_1_fu_594_ap_done, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((grp_k2c_dense_1_fu_594_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            dense_71_kernel_shap_we1 <= ap_const_logic_1;
        else 
            dense_71_kernel_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dense_71_output_array_address0 <= grp_k2c_dense_fu_569_output_array_address0;
    dense_71_output_array_address1 <= grp_k2c_dense_fu_569_output_array_address1;
    dense_71_output_array_ce0 <= grp_k2c_dense_fu_569_output_array_ce0;
    dense_71_output_array_ce1 <= grp_k2c_dense_fu_569_output_array_ce1;
    dense_71_output_array_d0 <= grp_k2c_dense_fu_569_output_array_d0;
    dense_71_output_array_d1 <= grp_k2c_dense_fu_569_output_array_d1;
    dense_71_output_array_we0 <= grp_k2c_dense_fu_569_output_array_we0;
    dense_71_output_array_we1 <= grp_k2c_dense_fu_569_output_array_we1;
    dense_71_output_shape_address0 <= ap_const_lv3_0;
    dense_71_output_shape_address1 <= ap_const_lv3_0;
    dense_71_output_shape_ce0 <= ap_const_logic_0;
    dense_71_output_shape_ce1 <= ap_const_logic_0;
    dense_71_output_shape_d0 <= ap_const_lv64_0;
    dense_71_output_shape_d1 <= ap_const_lv64_0;
    dense_71_output_shape_we0 <= ap_const_logic_0;
    dense_71_output_shape_we1 <= ap_const_logic_0;
    grp_k2c_dense_1_fu_594_ap_start <= grp_k2c_dense_1_fu_594_ap_start_reg;
    grp_k2c_dense_2_fu_618_ap_start <= grp_k2c_dense_2_fu_618_ap_start_reg;
    grp_k2c_dense_fu_569_ap_start <= grp_k2c_dense_fu_569_ap_start_reg;
    newIndex_cast_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex_reg_888),64));
    tmp_13_fu_739_p2 <= "1" when (b5_reg_558 = ap_const_lv13_1000) else "0";
    tmp_80_fu_706_p1 <= b2_reg_547(2 - 1 downto 0);
    tmp_fu_658_p2 <= "1" when (b4_reg_536 = ap_const_lv7_40) else "0";
    tmp_s_fu_689_p2 <= "1" when (b2_reg_547 = ap_const_lv15_63C0) else "0";
end behav;
