INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/MIPS_CPU/MIPS_CPU.srcs/sources_1/ip/iromIP/sim/iromIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iromIP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALUCtrler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MainCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/MIPS_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU_sim
