`define C_STATE_RESET			'h00 // reset state
`define C_STATE_TEST			'h10 // load instruction to instruction register
`define C_STATE_HLT				'h20 // load instruction to instruction register