Loading plugins phase: Elapsed time ==> 2s.455ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\Motor_Test.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 14s.214ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.098ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Motor_Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\Motor_Test.cyprj -dcpsoc3 Motor_Test.v -verilog
======================================================================

======================================================================
Compiling:  Motor_Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\Motor_Test.cyprj -dcpsoc3 Motor_Test.v -verilog
======================================================================

======================================================================
Compiling:  Motor_Test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\Motor_Test.cyprj -dcpsoc3 -verilog Motor_Test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 05 22:22:15 2025


======================================================================
Compiling:  Motor_Test.v
Program  :   vpp
Options  :    -yv2 -q10 Motor_Test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 05 22:22:15 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Motor_Test.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Motor_Test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\Motor_Test.cyprj -dcpsoc3 -verilog Motor_Test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 05 22:22:17 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\codegentemp\Motor_Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\codegentemp\Motor_Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Motor_Test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\Motor_Test.cyprj -dcpsoc3 -verilog Motor_Test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 05 22:22:18 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\codegentemp\Motor_Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\codegentemp\Motor_Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_PC:BUART:reset_sr\
	Net_12
	\UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_4
	\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_PC:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_PC:BUART:sRX:MODULE_5:lt\
	\UART_PC:BUART:sRX:MODULE_5:eq\
	\UART_PC:BUART:sRX:MODULE_5:gt\
	\UART_PC:BUART:sRX:MODULE_5:gte\
	\UART_PC:BUART:sRX:MODULE_5:lte\
	\PWM_B:PWMUDB:km_run\
	\PWM_B:PWMUDB:ctrl_cmpmode2_2\
	\PWM_B:PWMUDB:ctrl_cmpmode2_1\
	\PWM_B:PWMUDB:ctrl_cmpmode2_0\
	\PWM_B:PWMUDB:ctrl_cmpmode1_2\
	\PWM_B:PWMUDB:ctrl_cmpmode1_1\
	\PWM_B:PWMUDB:ctrl_cmpmode1_0\
	\PWM_B:PWMUDB:capt_rising\
	\PWM_B:PWMUDB:capt_falling\
	\PWM_B:PWMUDB:trig_rise\
	\PWM_B:PWMUDB:trig_fall\
	\PWM_B:PWMUDB:sc_kill\
	\PWM_B:PWMUDB:min_kill\
	\PWM_B:PWMUDB:km_tc\
	\PWM_B:PWMUDB:db_tc\
	\PWM_B:PWMUDB:dith_sel\
	\PWM_B:Net_101\
	\PWM_B:Net_96\
	\PWM_B:PWMUDB:MODULE_6:b_31\
	\PWM_B:PWMUDB:MODULE_6:b_30\
	\PWM_B:PWMUDB:MODULE_6:b_29\
	\PWM_B:PWMUDB:MODULE_6:b_28\
	\PWM_B:PWMUDB:MODULE_6:b_27\
	\PWM_B:PWMUDB:MODULE_6:b_26\
	\PWM_B:PWMUDB:MODULE_6:b_25\
	\PWM_B:PWMUDB:MODULE_6:b_24\
	\PWM_B:PWMUDB:MODULE_6:b_23\
	\PWM_B:PWMUDB:MODULE_6:b_22\
	\PWM_B:PWMUDB:MODULE_6:b_21\
	\PWM_B:PWMUDB:MODULE_6:b_20\
	\PWM_B:PWMUDB:MODULE_6:b_19\
	\PWM_B:PWMUDB:MODULE_6:b_18\
	\PWM_B:PWMUDB:MODULE_6:b_17\
	\PWM_B:PWMUDB:MODULE_6:b_16\
	\PWM_B:PWMUDB:MODULE_6:b_15\
	\PWM_B:PWMUDB:MODULE_6:b_14\
	\PWM_B:PWMUDB:MODULE_6:b_13\
	\PWM_B:PWMUDB:MODULE_6:b_12\
	\PWM_B:PWMUDB:MODULE_6:b_11\
	\PWM_B:PWMUDB:MODULE_6:b_10\
	\PWM_B:PWMUDB:MODULE_6:b_9\
	\PWM_B:PWMUDB:MODULE_6:b_8\
	\PWM_B:PWMUDB:MODULE_6:b_7\
	\PWM_B:PWMUDB:MODULE_6:b_6\
	\PWM_B:PWMUDB:MODULE_6:b_5\
	\PWM_B:PWMUDB:MODULE_6:b_4\
	\PWM_B:PWMUDB:MODULE_6:b_3\
	\PWM_B:PWMUDB:MODULE_6:b_2\
	\PWM_B:PWMUDB:MODULE_6:b_1\
	\PWM_B:PWMUDB:MODULE_6:b_0\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_668
	Net_662
	Net_661
	\PWM_B:Net_113\
	\PWM_B:Net_107\
	\PWM_B:Net_114\
	\PWM_A:PWMUDB:km_run\
	\PWM_A:PWMUDB:ctrl_cmpmode2_2\
	\PWM_A:PWMUDB:ctrl_cmpmode2_1\
	\PWM_A:PWMUDB:ctrl_cmpmode2_0\
	\PWM_A:PWMUDB:ctrl_cmpmode1_2\
	\PWM_A:PWMUDB:ctrl_cmpmode1_1\
	\PWM_A:PWMUDB:ctrl_cmpmode1_0\
	\PWM_A:PWMUDB:capt_rising\
	\PWM_A:PWMUDB:capt_falling\
	\PWM_A:PWMUDB:trig_rise\
	\PWM_A:PWMUDB:trig_fall\
	\PWM_A:PWMUDB:sc_kill\
	\PWM_A:PWMUDB:min_kill\
	\PWM_A:PWMUDB:km_tc\
	\PWM_A:PWMUDB:db_tc\
	\PWM_A:PWMUDB:dith_sel\
	\PWM_A:Net_101\
	\PWM_A:Net_96\
	\PWM_A:PWMUDB:MODULE_7:b_31\
	\PWM_A:PWMUDB:MODULE_7:b_30\
	\PWM_A:PWMUDB:MODULE_7:b_29\
	\PWM_A:PWMUDB:MODULE_7:b_28\
	\PWM_A:PWMUDB:MODULE_7:b_27\
	\PWM_A:PWMUDB:MODULE_7:b_26\
	\PWM_A:PWMUDB:MODULE_7:b_25\
	\PWM_A:PWMUDB:MODULE_7:b_24\
	\PWM_A:PWMUDB:MODULE_7:b_23\
	\PWM_A:PWMUDB:MODULE_7:b_22\
	\PWM_A:PWMUDB:MODULE_7:b_21\
	\PWM_A:PWMUDB:MODULE_7:b_20\
	\PWM_A:PWMUDB:MODULE_7:b_19\
	\PWM_A:PWMUDB:MODULE_7:b_18\
	\PWM_A:PWMUDB:MODULE_7:b_17\
	\PWM_A:PWMUDB:MODULE_7:b_16\
	\PWM_A:PWMUDB:MODULE_7:b_15\
	\PWM_A:PWMUDB:MODULE_7:b_14\
	\PWM_A:PWMUDB:MODULE_7:b_13\
	\PWM_A:PWMUDB:MODULE_7:b_12\
	\PWM_A:PWMUDB:MODULE_7:b_11\
	\PWM_A:PWMUDB:MODULE_7:b_10\
	\PWM_A:PWMUDB:MODULE_7:b_9\
	\PWM_A:PWMUDB:MODULE_7:b_8\
	\PWM_A:PWMUDB:MODULE_7:b_7\
	\PWM_A:PWMUDB:MODULE_7:b_6\
	\PWM_A:PWMUDB:MODULE_7:b_5\
	\PWM_A:PWMUDB:MODULE_7:b_4\
	\PWM_A:PWMUDB:MODULE_7:b_3\
	\PWM_A:PWMUDB:MODULE_7:b_2\
	\PWM_A:PWMUDB:MODULE_7:b_1\
	\PWM_A:PWMUDB:MODULE_7:b_0\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_679
	Net_673
	Net_672
	\PWM_A:Net_113\
	\PWM_A:Net_107\
	\PWM_A:Net_114\
	\UART_BT:BUART:reset_sr\
	\UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_227
	\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_BT:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_BT:BUART:sRX:MODULE_12:lt\
	\UART_BT:BUART:sRX:MODULE_12:eq\
	\UART_BT:BUART:sRX:MODULE_12:gt\
	\UART_BT:BUART:sRX:MODULE_12:gte\
	\UART_BT:BUART:sRX:MODULE_12:lte\
	Net_507
	\Counter:Net_49\
	\Counter:Net_82\
	\Counter:Net_95\
	\Counter:Net_91\
	\Counter:Net_102\
	\Counter:CounterUDB:ctrl_cmod_2\
	\Counter:CounterUDB:ctrl_cmod_1\
	\Counter:CounterUDB:ctrl_cmod_0\
	Net_503
	Net_511
	Net_512
	Net_513
	Net_514
	Net_515
	Net_516
	Net_517
	\FreqDiv:MODULE_13:b_31\
	\FreqDiv:MODULE_13:b_30\
	\FreqDiv:MODULE_13:b_29\
	\FreqDiv:MODULE_13:b_28\
	\FreqDiv:MODULE_13:b_27\
	\FreqDiv:MODULE_13:b_26\
	\FreqDiv:MODULE_13:b_25\
	\FreqDiv:MODULE_13:b_24\
	\FreqDiv:MODULE_13:b_23\
	\FreqDiv:MODULE_13:b_22\
	\FreqDiv:MODULE_13:b_21\
	\FreqDiv:MODULE_13:b_20\
	\FreqDiv:MODULE_13:b_19\
	\FreqDiv:MODULE_13:b_18\
	\FreqDiv:MODULE_13:b_17\
	\FreqDiv:MODULE_13:b_16\
	\FreqDiv:MODULE_13:b_15\
	\FreqDiv:MODULE_13:b_14\
	\FreqDiv:MODULE_13:b_13\
	\FreqDiv:MODULE_13:b_12\
	\FreqDiv:MODULE_13:b_11\
	\FreqDiv:MODULE_13:b_10\
	\FreqDiv:MODULE_13:b_9\
	\FreqDiv:MODULE_13:b_8\
	\FreqDiv:MODULE_13:b_7\
	\FreqDiv:MODULE_13:b_6\
	\FreqDiv:MODULE_13:b_5\
	\FreqDiv:MODULE_13:b_4\
	\FreqDiv:MODULE_13:b_3\
	\FreqDiv:MODULE_13:b_2\
	\FreqDiv:MODULE_13:b_1\
	\FreqDiv:MODULE_13:b_0\
	\FreqDiv:MODULE_13:g2:a0:a_31\
	\FreqDiv:MODULE_13:g2:a0:a_30\
	\FreqDiv:MODULE_13:g2:a0:a_29\
	\FreqDiv:MODULE_13:g2:a0:a_28\
	\FreqDiv:MODULE_13:g2:a0:a_27\
	\FreqDiv:MODULE_13:g2:a0:a_26\
	\FreqDiv:MODULE_13:g2:a0:a_25\
	\FreqDiv:MODULE_13:g2:a0:a_24\
	\FreqDiv:MODULE_13:g2:a0:b_31\
	\FreqDiv:MODULE_13:g2:a0:b_30\
	\FreqDiv:MODULE_13:g2:a0:b_29\
	\FreqDiv:MODULE_13:g2:a0:b_28\
	\FreqDiv:MODULE_13:g2:a0:b_27\
	\FreqDiv:MODULE_13:g2:a0:b_26\
	\FreqDiv:MODULE_13:g2:a0:b_25\
	\FreqDiv:MODULE_13:g2:a0:b_24\
	\FreqDiv:MODULE_13:g2:a0:b_23\
	\FreqDiv:MODULE_13:g2:a0:b_22\
	\FreqDiv:MODULE_13:g2:a0:b_21\
	\FreqDiv:MODULE_13:g2:a0:b_20\
	\FreqDiv:MODULE_13:g2:a0:b_19\
	\FreqDiv:MODULE_13:g2:a0:b_18\
	\FreqDiv:MODULE_13:g2:a0:b_17\
	\FreqDiv:MODULE_13:g2:a0:b_16\
	\FreqDiv:MODULE_13:g2:a0:b_15\
	\FreqDiv:MODULE_13:g2:a0:b_14\
	\FreqDiv:MODULE_13:g2:a0:b_13\
	\FreqDiv:MODULE_13:g2:a0:b_12\
	\FreqDiv:MODULE_13:g2:a0:b_11\
	\FreqDiv:MODULE_13:g2:a0:b_10\
	\FreqDiv:MODULE_13:g2:a0:b_9\
	\FreqDiv:MODULE_13:g2:a0:b_8\
	\FreqDiv:MODULE_13:g2:a0:b_7\
	\FreqDiv:MODULE_13:g2:a0:b_6\
	\FreqDiv:MODULE_13:g2:a0:b_5\
	\FreqDiv:MODULE_13:g2:a0:b_4\
	\FreqDiv:MODULE_13:g2:a0:b_3\
	\FreqDiv:MODULE_13:g2:a0:b_2\
	\FreqDiv:MODULE_13:g2:a0:b_1\
	\FreqDiv:MODULE_13:g2:a0:b_0\
	\FreqDiv:MODULE_13:g2:a0:s_31\
	\FreqDiv:MODULE_13:g2:a0:s_30\
	\FreqDiv:MODULE_13:g2:a0:s_29\
	\FreqDiv:MODULE_13:g2:a0:s_28\
	\FreqDiv:MODULE_13:g2:a0:s_27\
	\FreqDiv:MODULE_13:g2:a0:s_26\
	\FreqDiv:MODULE_13:g2:a0:s_25\
	\FreqDiv:MODULE_13:g2:a0:s_24\
	\FreqDiv:MODULE_13:g2:a0:s_23\
	\FreqDiv:MODULE_13:g2:a0:s_22\
	\FreqDiv:MODULE_13:g2:a0:s_21\
	\FreqDiv:MODULE_13:g2:a0:s_20\
	\FreqDiv:MODULE_13:g2:a0:s_19\
	\FreqDiv:MODULE_13:g2:a0:s_18\
	\FreqDiv:MODULE_13:g2:a0:s_17\
	\FreqDiv:MODULE_13:g2:a0:s_16\
	\FreqDiv:MODULE_13:g2:a0:s_15\
	\FreqDiv:MODULE_13:g2:a0:s_14\
	\FreqDiv:MODULE_13:g2:a0:s_13\
	\FreqDiv:MODULE_13:g2:a0:s_12\
	\FreqDiv:MODULE_13:g2:a0:s_11\
	\FreqDiv:MODULE_13:g2:a0:s_10\
	\FreqDiv:MODULE_13:g2:a0:s_9\
	\FreqDiv:MODULE_13:g2:a0:s_8\
	\FreqDiv:MODULE_13:g2:a0:s_7\
	\FreqDiv:MODULE_13:g2:a0:s_6\
	\FreqDiv:MODULE_13:g2:a0:s_5\
	\FreqDiv:MODULE_13:g2:a0:s_4\
	\FreqDiv:MODULE_13:g2:a0:s_3\
	\FreqDiv:MODULE_13:g2:a0:s_2\
	\FreqDiv:MODULE_13:g2:a0:s_1\
	\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_690

    Synthesized names
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_7_2\
	\FreqDiv:add_vi_vv_MODGEN_13_31\
	\FreqDiv:add_vi_vv_MODGEN_13_30\
	\FreqDiv:add_vi_vv_MODGEN_13_29\
	\FreqDiv:add_vi_vv_MODGEN_13_28\
	\FreqDiv:add_vi_vv_MODGEN_13_27\
	\FreqDiv:add_vi_vv_MODGEN_13_26\
	\FreqDiv:add_vi_vv_MODGEN_13_25\
	\FreqDiv:add_vi_vv_MODGEN_13_24\
	\FreqDiv:add_vi_vv_MODGEN_13_23\
	\FreqDiv:add_vi_vv_MODGEN_13_22\
	\FreqDiv:add_vi_vv_MODGEN_13_21\
	\FreqDiv:add_vi_vv_MODGEN_13_20\
	\FreqDiv:add_vi_vv_MODGEN_13_19\
	\FreqDiv:add_vi_vv_MODGEN_13_18\
	\FreqDiv:add_vi_vv_MODGEN_13_17\
	\FreqDiv:add_vi_vv_MODGEN_13_16\
	\FreqDiv:add_vi_vv_MODGEN_13_15\
	\FreqDiv:add_vi_vv_MODGEN_13_14\
	\FreqDiv:add_vi_vv_MODGEN_13_13\
	\FreqDiv:add_vi_vv_MODGEN_13_12\
	\FreqDiv:add_vi_vv_MODGEN_13_11\
	\FreqDiv:add_vi_vv_MODGEN_13_10\
	\FreqDiv:add_vi_vv_MODGEN_13_9\
	\FreqDiv:add_vi_vv_MODGEN_13_8\
	\FreqDiv:add_vi_vv_MODGEN_13_7\
	\FreqDiv:add_vi_vv_MODGEN_13_6\
	\FreqDiv:add_vi_vv_MODGEN_13_5\
	\FreqDiv:add_vi_vv_MODGEN_13_4\
	\FreqDiv:add_vi_vv_MODGEN_13_3\
	\FreqDiv:add_vi_vv_MODGEN_13_2\
	\FreqDiv:add_vi_vv_MODGEN_13_1\

Deleted 445 User equations/components.
Deleted 91 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_PC:BUART:HalfDuplexSend\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:FinalParityType_1\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:FinalParityType_0\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:FinalAddrMode_2\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:FinalAddrMode_1\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:FinalAddrMode_0\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:tx_ctrl_mark\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing zero to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:tx_status_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:tx_status_5\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:tx_status_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:rx_count7_bit8_wire\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:rx_status_1\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_PC_net_0 to one
Aliasing tmpOE__Tx_PC_net_0 to one
Aliasing \PWM_B:PWMUDB:hwCapture\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:trig_out\ to one
Aliasing \PWM_B:PWMUDB:runmode_enable\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:runmode_enable\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:ltch_kill_reg\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:ltch_kill_reg\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:min_kill_reg\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:min_kill_reg\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:final_kill\ to one
Aliasing \PWM_B:PWMUDB:dith_count_1\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:dith_count_1\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:dith_count_0\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:dith_count_0\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:reset\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:status_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:status_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:cmp1_status_reg\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:cmp1_status_reg\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:cmp2_status_reg\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:cmp2_status_reg\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:final_kill_reg\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:final_kill_reg\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:cs_addr_0\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:pwm_temp\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_23\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_22\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_21\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_20\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_19\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_18\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_17\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_16\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_15\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_14\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_13\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_12\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_11\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_10\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_9\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_8\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_7\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_5\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_3\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:a_2\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__IN4_net_0 to one
Aliasing \PWM_A:PWMUDB:hwCapture\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:trig_out\ to one
Aliasing \PWM_A:PWMUDB:runmode_enable\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:runmode_enable\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:ltch_kill_reg\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:ltch_kill_reg\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:min_kill_reg\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:min_kill_reg\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:final_kill\ to one
Aliasing \PWM_A:PWMUDB:dith_count_1\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:dith_count_1\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:dith_count_0\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:dith_count_0\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:reset\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:status_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:status_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:cmp1_status_reg\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:cmp1_status_reg\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:cmp2_status_reg\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:cmp2_status_reg\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:final_kill_reg\\R\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:final_kill_reg\\S\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:cs_addr_0\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:pwm_temp\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_23\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_22\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_21\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_20\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_19\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_18\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_17\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_16\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_15\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_14\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_13\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_12\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_11\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_10\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_9\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_8\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_7\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_5\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_3\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:a_2\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__IN3_net_0 to one
Aliasing tmpOE__DirPin_net_0 to one
Aliasing tmpOE__StepPin_net_0 to one
Aliasing \UART_BT:BUART:tx_hd_send_break\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:HalfDuplexSend\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:FinalParityType_1\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:FinalParityType_0\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:FinalAddrMode_2\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:FinalAddrMode_1\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:FinalAddrMode_0\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:tx_ctrl_mark\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:tx_status_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:tx_status_5\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:tx_status_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:rx_count7_bit8_wire\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_BT:BUART:sRX:s23Poll:MODIN8_1\ to \UART_BT:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \UART_BT:BUART:sRX:s23Poll:MODIN8_0\ to \UART_BT:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to one
Aliasing \UART_BT:BUART:sRX:s23Poll:MODIN9_1\ to \UART_BT:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \UART_BT:BUART:sRX:s23Poll:MODIN9_0\ to \UART_BT:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to one
Aliasing \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:rx_status_1\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_5\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_5\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_3\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_2\ to one
Aliasing \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_1\ to one
Aliasing \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_0\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_BT_net_0 to one
Aliasing tmpOE__Tx_BT_net_0 to one
Aliasing tmpOE__IN2_net_0 to one
Aliasing tmpOE__IN1_net_0 to one
Aliasing tmpOE__Trigger_net_0 to one
Aliasing tmpOE__Echo_net_0 to one
Aliasing \Counter:Net_89\ to one
Aliasing \Counter:CounterUDB:ctrl_capmode_1\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \Counter:CounterUDB:ctrl_capmode_0\ to one
Aliasing \Counter:CounterUDB:tc_i\ to \Counter:CounterUDB:reload_tc\
Aliasing \Counter_Reset:clk\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \Counter_Reset:rst\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_23\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_22\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_21\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_20\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_19\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_18\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_17\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_16\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_15\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_14\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_13\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_12\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_11\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_10\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_9\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_8\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_7\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_6\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_5\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_4\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_3\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_2\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:a_1\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_684 to \UART_PC:BUART:tx_hd_send_break\
Aliasing \Timer_DS:Net_260\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \Timer_DS:Net_102\ to one
Aliasing \UART_PC:BUART:reset_reg\\D\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_PC:BUART:rx_break_status\\D\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_B:PWMUDB:prevCapture\\D\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:trig_last\\D\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_B:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_B:PWMUDB:tc_i_reg\\D\ to \PWM_B:PWMUDB:status_2\
Aliasing \PWM_A:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_A:PWMUDB:prevCapture\\D\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:trig_last\\D\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \PWM_A:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_A:PWMUDB:tc_i_reg\\D\ to \PWM_A:PWMUDB:status_2\
Aliasing \UART_BT:BUART:reset_reg\\D\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \UART_BT:BUART:rx_break_status\\D\ to \UART_PC:BUART:tx_hd_send_break\
Aliasing \Counter:CounterUDB:cmp_out_reg_i\\D\ to \Counter:CounterUDB:prevCompare\\D\
Removing Lhs of wire \UART_PC:Net_61\[2] = \UART_PC:Net_9\[1]
Removing Lhs of wire \UART_PC:BUART:HalfDuplexSend\[8] = \UART_PC:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_PC:BUART:FinalParityType_1\[9] = \UART_PC:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_PC:BUART:FinalParityType_0\[10] = \UART_PC:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_PC:BUART:FinalAddrMode_2\[11] = \UART_PC:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_PC:BUART:FinalAddrMode_1\[12] = \UART_PC:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_PC:BUART:FinalAddrMode_0\[13] = \UART_PC:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_PC:BUART:tx_ctrl_mark\[14] = \UART_PC:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_14[21] = \UART_PC:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \UART_PC:BUART:tx_bitclk_enable_pre\[26] = \UART_PC:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART_PC:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_PC:BUART:tx_counter_tc\[73] = \UART_PC:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART_PC:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART_PC:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART_PC:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART_PC:BUART:tx_status_1\[78] = \UART_PC:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART_PC:BUART:tx_status_3\[80] = \UART_PC:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART_PC:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[148] = \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[150] = \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[151] = \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[152] = \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = MODIN1_1[154]
Removing Rhs of wire MODIN1_1[154] = \UART_PC:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = MODIN1_0[156]
Removing Rhs of wire MODIN1_0[156] = \UART_PC:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = MODIN1_1[154]
Removing Lhs of wire MODIN2_1[165] = MODIN1_1[154]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = MODIN1_0[156]
Removing Lhs of wire MODIN2_0[167] = MODIN1_0[156]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = MODIN1_1[154]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = MODIN1_0[156]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = MODIN1_1[154]
Removing Lhs of wire MODIN3_1[179] = MODIN1_1[154]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = MODIN1_0[156]
Removing Lhs of wire MODIN3_0[181] = MODIN1_0[156]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = MODIN1_1[154]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = MODIN1_0[156]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART_PC:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART_PC:BUART:rx_status_2\[195] = \UART_PC:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART_PC:BUART:rx_status_3\[197] = \UART_PC:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[208] = \UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[212] = \UART_PC:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = MODIN4_6[217]
Removing Rhs of wire MODIN4_6[217] = \UART_PC:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = MODIN4_5[219]
Removing Rhs of wire MODIN4_5[219] = \UART_PC:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = MODIN4_4[221]
Removing Rhs of wire MODIN4_4[221] = \UART_PC:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = MODIN4_3[223]
Removing Rhs of wire MODIN4_3[223] = \UART_PC:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = MODIN4_6[217]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = MODIN4_5[219]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = MODIN4_4[221]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = MODIN4_3[223]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \UART_PC:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \UART_PC:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \UART_PC:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \UART_PC:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \UART_PC:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \UART_PC:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_PC_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_PC_net_0[295] = one[4]
Removing Lhs of wire \PWM_B:PWMUDB:ctrl_enable\[315] = \PWM_B:PWMUDB:control_7\[307]
Removing Lhs of wire \PWM_B:PWMUDB:hwCapture\[325] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:hwEnable\[326] = \PWM_B:PWMUDB:control_7\[307]
Removing Lhs of wire \PWM_B:PWMUDB:trig_out\[330] = one[4]
Removing Lhs of wire \PWM_B:PWMUDB:runmode_enable\\R\[332] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:runmode_enable\\S\[333] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:final_enable\[334] = \PWM_B:PWMUDB:runmode_enable\[331]
Removing Lhs of wire \PWM_B:PWMUDB:ltch_kill_reg\\R\[338] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:ltch_kill_reg\\S\[339] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:min_kill_reg\\R\[340] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:min_kill_reg\\S\[341] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill\[344] = one[4]
Removing Lhs of wire \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_1\[348] = \PWM_B:PWMUDB:MODULE_6:g2:a0:s_1\[589]
Removing Lhs of wire \PWM_B:PWMUDB:add_vi_vv_MODGEN_6_0\[350] = \PWM_B:PWMUDB:MODULE_6:g2:a0:s_0\[590]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_1\\R\[351] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_1\\S\[352] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_0\\R\[353] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_0\\S\[354] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:reset\[357] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:status_6\[358] = zero[27]
Removing Rhs of wire \PWM_B:PWMUDB:status_5\[359] = \PWM_B:PWMUDB:final_kill_reg\[374]
Removing Lhs of wire \PWM_B:PWMUDB:status_4\[360] = zero[27]
Removing Rhs of wire \PWM_B:PWMUDB:status_3\[361] = \PWM_B:PWMUDB:fifo_full\[381]
Removing Rhs of wire \PWM_B:PWMUDB:status_1\[363] = \PWM_B:PWMUDB:cmp2_status_reg\[373]
Removing Rhs of wire \PWM_B:PWMUDB:status_0\[364] = \PWM_B:PWMUDB:cmp1_status_reg\[372]
Removing Lhs of wire \PWM_B:PWMUDB:cmp1_status_reg\\R\[375] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:cmp1_status_reg\\S\[376] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status_reg\\R\[377] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status_reg\\S\[378] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill_reg\\R\[379] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill_reg\\S\[380] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:cs_addr_2\[382] = \PWM_B:PWMUDB:tc_i\[336]
Removing Lhs of wire \PWM_B:PWMUDB:cs_addr_1\[383] = \PWM_B:PWMUDB:runmode_enable\[331]
Removing Lhs of wire \PWM_B:PWMUDB:cs_addr_0\[384] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:compare1\[417] = \PWM_B:PWMUDB:cmp1_less\[388]
Removing Lhs of wire \PWM_B:PWMUDB:compare2\[418] = \PWM_B:PWMUDB:cmp2_less\[391]
Removing Rhs of wire Net_422[428] = \PWM_B:PWMUDB:pwm1_i_reg\[421]
Removing Rhs of wire Net_423[429] = \PWM_B:PWMUDB:pwm2_i_reg\[423]
Removing Lhs of wire \PWM_B:PWMUDB:pwm_temp\[430] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_23\[471] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_22\[472] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_21\[473] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_20\[474] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_19\[475] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_18\[476] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_17\[477] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_16\[478] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_15\[479] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_14\[480] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_13\[481] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_12\[482] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_11\[483] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_10\[484] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_9\[485] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_8\[486] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_7\[487] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_6\[488] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_5\[489] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_4\[490] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_3\[491] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_2\[492] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_1\[493] = \PWM_B:PWMUDB:MODIN5_1\[494]
Removing Lhs of wire \PWM_B:PWMUDB:MODIN5_1\[494] = \PWM_B:PWMUDB:dith_count_1\[347]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:a_0\[495] = \PWM_B:PWMUDB:MODIN5_0\[496]
Removing Lhs of wire \PWM_B:PWMUDB:MODIN5_0\[496] = \PWM_B:PWMUDB:dith_count_0\[349]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[628] = one[4]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[629] = one[4]
Removing Lhs of wire tmpOE__IN4_net_0[637] = one[4]
Removing Lhs of wire \PWM_A:PWMUDB:ctrl_enable\[656] = \PWM_A:PWMUDB:control_7\[648]
Removing Lhs of wire \PWM_A:PWMUDB:hwCapture\[666] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:hwEnable\[667] = \PWM_A:PWMUDB:control_7\[648]
Removing Lhs of wire \PWM_A:PWMUDB:trig_out\[671] = one[4]
Removing Lhs of wire \PWM_A:PWMUDB:runmode_enable\\R\[673] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:runmode_enable\\S\[674] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:final_enable\[675] = \PWM_A:PWMUDB:runmode_enable\[672]
Removing Lhs of wire \PWM_A:PWMUDB:ltch_kill_reg\\R\[679] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:ltch_kill_reg\\S\[680] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:min_kill_reg\\R\[681] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:min_kill_reg\\S\[682] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:final_kill\[685] = one[4]
Removing Lhs of wire \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_1\[689] = \PWM_A:PWMUDB:MODULE_7:g2:a0:s_1\[930]
Removing Lhs of wire \PWM_A:PWMUDB:add_vi_vv_MODGEN_7_0\[691] = \PWM_A:PWMUDB:MODULE_7:g2:a0:s_0\[931]
Removing Lhs of wire \PWM_A:PWMUDB:dith_count_1\\R\[692] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:dith_count_1\\S\[693] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:dith_count_0\\R\[694] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:dith_count_0\\S\[695] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:reset\[698] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:status_6\[699] = zero[27]
Removing Rhs of wire \PWM_A:PWMUDB:status_5\[700] = \PWM_A:PWMUDB:final_kill_reg\[715]
Removing Lhs of wire \PWM_A:PWMUDB:status_4\[701] = zero[27]
Removing Rhs of wire \PWM_A:PWMUDB:status_3\[702] = \PWM_A:PWMUDB:fifo_full\[722]
Removing Rhs of wire \PWM_A:PWMUDB:status_1\[704] = \PWM_A:PWMUDB:cmp2_status_reg\[714]
Removing Rhs of wire \PWM_A:PWMUDB:status_0\[705] = \PWM_A:PWMUDB:cmp1_status_reg\[713]
Removing Lhs of wire \PWM_A:PWMUDB:cmp1_status_reg\\R\[716] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:cmp1_status_reg\\S\[717] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:cmp2_status_reg\\R\[718] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:cmp2_status_reg\\S\[719] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:final_kill_reg\\R\[720] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:final_kill_reg\\S\[721] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:cs_addr_2\[723] = \PWM_A:PWMUDB:tc_i\[677]
Removing Lhs of wire \PWM_A:PWMUDB:cs_addr_1\[724] = \PWM_A:PWMUDB:runmode_enable\[672]
Removing Lhs of wire \PWM_A:PWMUDB:cs_addr_0\[725] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:compare1\[758] = \PWM_A:PWMUDB:cmp1_less\[729]
Removing Lhs of wire \PWM_A:PWMUDB:compare2\[759] = \PWM_A:PWMUDB:cmp2_less\[732]
Removing Rhs of wire Net_72[769] = \PWM_A:PWMUDB:pwm1_i_reg\[762]
Removing Rhs of wire Net_100[770] = \PWM_A:PWMUDB:pwm2_i_reg\[764]
Removing Lhs of wire \PWM_A:PWMUDB:pwm_temp\[771] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_23\[812] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_22\[813] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_21\[814] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_20\[815] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_19\[816] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_18\[817] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_17\[818] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_16\[819] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_15\[820] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_14\[821] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_13\[822] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_12\[823] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_11\[824] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_10\[825] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_9\[826] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_8\[827] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_7\[828] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_6\[829] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_5\[830] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_4\[831] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_3\[832] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_2\[833] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_1\[834] = \PWM_A:PWMUDB:MODIN6_1\[835]
Removing Lhs of wire \PWM_A:PWMUDB:MODIN6_1\[835] = \PWM_A:PWMUDB:dith_count_1\[688]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:a_0\[836] = \PWM_A:PWMUDB:MODIN6_0\[837]
Removing Lhs of wire \PWM_A:PWMUDB:MODIN6_0\[837] = \PWM_A:PWMUDB:dith_count_0\[690]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[969] = one[4]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[970] = one[4]
Removing Lhs of wire tmpOE__IN3_net_0[979] = one[4]
Removing Lhs of wire tmpOE__DirPin_net_0[986] = one[4]
Removing Lhs of wire tmpOE__StepPin_net_0[992] = one[4]
Removing Rhs of wire Net_236[998] = \UART_BT:BUART:tx_interrupt_out\[1019]
Removing Rhs of wire Net_231[1002] = \UART_BT:BUART:rx_interrupt_out\[1020]
Removing Lhs of wire \UART_BT:Net_61\[1003] = \UART_BT:Net_9\[1000]
Removing Lhs of wire \UART_BT:BUART:tx_hd_send_break\[1007] = zero[27]
Removing Lhs of wire \UART_BT:BUART:HalfDuplexSend\[1008] = zero[27]
Removing Lhs of wire \UART_BT:BUART:FinalParityType_1\[1009] = zero[27]
Removing Lhs of wire \UART_BT:BUART:FinalParityType_0\[1010] = zero[27]
Removing Lhs of wire \UART_BT:BUART:FinalAddrMode_2\[1011] = zero[27]
Removing Lhs of wire \UART_BT:BUART:FinalAddrMode_1\[1012] = zero[27]
Removing Lhs of wire \UART_BT:BUART:FinalAddrMode_0\[1013] = zero[27]
Removing Lhs of wire \UART_BT:BUART:tx_ctrl_mark\[1014] = zero[27]
Removing Rhs of wire \UART_BT:BUART:tx_bitclk_enable_pre\[1024] = \UART_BT:BUART:tx_bitclk_dp\[1060]
Removing Lhs of wire \UART_BT:BUART:tx_counter_tc\[1070] = \UART_BT:BUART:tx_counter_dp\[1061]
Removing Lhs of wire \UART_BT:BUART:tx_status_6\[1071] = zero[27]
Removing Lhs of wire \UART_BT:BUART:tx_status_5\[1072] = zero[27]
Removing Lhs of wire \UART_BT:BUART:tx_status_4\[1073] = zero[27]
Removing Lhs of wire \UART_BT:BUART:tx_status_1\[1075] = \UART_BT:BUART:tx_fifo_empty\[1038]
Removing Lhs of wire \UART_BT:BUART:tx_status_3\[1077] = \UART_BT:BUART:tx_fifo_notfull\[1037]
Removing Lhs of wire \UART_BT:BUART:rx_count7_bit8_wire\[1137] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\[1145] = \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[1156]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\[1147] = \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[1157]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[1148] = \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[1173]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[1149] = \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[1187]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[1150] = \UART_BT:BUART:sRX:s23Poll:MODIN7_1\[1151]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN7_1\[1151] = \UART_BT:BUART:pollcount_1\[1143]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[1152] = \UART_BT:BUART:sRX:s23Poll:MODIN7_0\[1153]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN7_0\[1153] = \UART_BT:BUART:pollcount_0\[1146]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1159] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1160] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[1161] = \UART_BT:BUART:pollcount_1\[1143]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN8_1\[1162] = \UART_BT:BUART:pollcount_1\[1143]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[1163] = \UART_BT:BUART:pollcount_0\[1146]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN8_0\[1164] = \UART_BT:BUART:pollcount_0\[1146]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[1165] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[1166] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[1167] = \UART_BT:BUART:pollcount_1\[1143]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[1168] = \UART_BT:BUART:pollcount_0\[1146]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[1169] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[1170] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[1175] = \UART_BT:BUART:pollcount_1\[1143]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN9_1\[1176] = \UART_BT:BUART:pollcount_1\[1143]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[1177] = \UART_BT:BUART:pollcount_0\[1146]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODIN9_0\[1178] = \UART_BT:BUART:pollcount_0\[1146]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[1179] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[1180] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[1181] = \UART_BT:BUART:pollcount_1\[1143]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[1182] = \UART_BT:BUART:pollcount_0\[1146]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[1183] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[1184] = zero[27]
Removing Lhs of wire \UART_BT:BUART:rx_status_1\[1191] = zero[27]
Removing Rhs of wire \UART_BT:BUART:rx_status_2\[1192] = \UART_BT:BUART:rx_parity_error_status\[1193]
Removing Rhs of wire \UART_BT:BUART:rx_status_3\[1194] = \UART_BT:BUART:rx_stop_bit_error\[1195]
Removing Lhs of wire \UART_BT:BUART:sRX:cmp_vv_vv_MODGEN_11\[1205] = \UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_0\[1254]
Removing Lhs of wire \UART_BT:BUART:sRX:cmp_vv_vv_MODGEN_12\[1209] = \UART_BT:BUART:sRX:MODULE_12:g1:a0:xneq\[1276]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_6\[1210] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_5\[1211] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_4\[1212] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_3\[1213] = \UART_BT:BUART:sRX:MODIN10_6\[1214]
Removing Lhs of wire \UART_BT:BUART:sRX:MODIN10_6\[1214] = \UART_BT:BUART:rx_count_6\[1132]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_2\[1215] = \UART_BT:BUART:sRX:MODIN10_5\[1216]
Removing Lhs of wire \UART_BT:BUART:sRX:MODIN10_5\[1216] = \UART_BT:BUART:rx_count_5\[1133]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_1\[1217] = \UART_BT:BUART:sRX:MODIN10_4\[1218]
Removing Lhs of wire \UART_BT:BUART:sRX:MODIN10_4\[1218] = \UART_BT:BUART:rx_count_4\[1134]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newa_0\[1219] = \UART_BT:BUART:sRX:MODIN10_3\[1220]
Removing Lhs of wire \UART_BT:BUART:sRX:MODIN10_3\[1220] = \UART_BT:BUART:rx_count_3\[1135]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_6\[1221] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_5\[1222] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_4\[1223] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_3\[1224] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_2\[1225] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_1\[1226] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:newb_0\[1227] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_6\[1228] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_5\[1229] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_4\[1230] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_3\[1231] = \UART_BT:BUART:rx_count_6\[1132]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_2\[1232] = \UART_BT:BUART:rx_count_5\[1133]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_1\[1233] = \UART_BT:BUART:rx_count_4\[1134]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:dataa_0\[1234] = \UART_BT:BUART:rx_count_3\[1135]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_6\[1235] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_5\[1236] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_4\[1237] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_3\[1238] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_2\[1239] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_1\[1240] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_11:g2:a0:datab_0\[1241] = zero[27]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_12:g1:a0:newa_0\[1256] = \UART_BT:BUART:rx_postpoll\[1091]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_12:g1:a0:newb_0\[1257] = \UART_BT:BUART:rx_parity_bit\[1208]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_12:g1:a0:dataa_0\[1258] = \UART_BT:BUART:rx_postpoll\[1091]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_12:g1:a0:datab_0\[1259] = \UART_BT:BUART:rx_parity_bit\[1208]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[1260] = \UART_BT:BUART:rx_postpoll\[1091]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[1261] = \UART_BT:BUART:rx_parity_bit\[1208]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[1263] = one[4]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[1264] = \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1262]
Removing Lhs of wire \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[1265] = \UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1262]
Removing Lhs of wire tmpOE__Rx_BT_net_0[1287] = one[4]
Removing Lhs of wire tmpOE__Tx_BT_net_0[1292] = one[4]
Removing Lhs of wire tmpOE__IN2_net_0[1299] = one[4]
Removing Lhs of wire tmpOE__IN1_net_0[1305] = one[4]
Removing Lhs of wire tmpOE__Trigger_net_0[1313] = one[4]
Removing Lhs of wire tmpOE__Echo_net_0[1319] = one[4]
Removing Rhs of wire Net_117[1348] = \Counter:Net_43\[1349]
Removing Lhs of wire \Counter:Net_89\[1353] = one[4]
Removing Lhs of wire \Counter:CounterUDB:ctrl_capmode_1\[1362] = zero[27]
Removing Lhs of wire \Counter:CounterUDB:ctrl_capmode_0\[1363] = one[4]
Removing Lhs of wire \Counter:CounterUDB:ctrl_enable\[1375] = \Counter:CounterUDB:control_7\[1367]
Removing Rhs of wire Net_506[1383] = \Counter_Reset:control_out_0\[1499]
Removing Rhs of wire Net_506[1383] = \Counter_Reset:control_0\[1522]
Removing Lhs of wire \Counter:CounterUDB:final_enable\[1385] = \Counter:CounterUDB:control_7\[1367]
Removing Rhs of wire \Counter:CounterUDB:status_0\[1390] = \Counter:CounterUDB:cmp_out_status\[1391]
Removing Rhs of wire \Counter:CounterUDB:status_1\[1392] = \Counter:CounterUDB:per_zero\[1393]
Removing Lhs of wire \Counter:CounterUDB:status_2\[1394] = \Counter:CounterUDB:overflow_status\[1387]
Removing Lhs of wire \Counter:CounterUDB:status_3\[1395] = \Counter:CounterUDB:underflow_status\[1388]
Removing Lhs of wire \Counter:CounterUDB:status_4\[1396] = \Counter:CounterUDB:hwCapture\[1381]
Removing Rhs of wire \Counter:CounterUDB:status_5\[1397] = \Counter:CounterUDB:fifo_full\[1398]
Removing Rhs of wire \Counter:CounterUDB:status_6\[1399] = \Counter:CounterUDB:fifo_nempty\[1400]
Removing Lhs of wire \Counter:CounterUDB:dp_dir\[1403] = one[4]
Removing Lhs of wire \Counter:CounterUDB:tc_i\[1408] = \Counter:CounterUDB:reload_tc\[1384]
Removing Rhs of wire \Counter:CounterUDB:cmp_out_i\[1410] = \Counter:CounterUDB:cmp_equal\[1411]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_2\[1418] = one[4]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_1\[1419] = \Counter:CounterUDB:count_enable\[1417]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_0\[1420] = \Counter:CounterUDB:reload\[1382]
Removing Lhs of wire \Counter_Reset:clk\[1497] = zero[27]
Removing Lhs of wire \Counter_Reset:rst\[1498] = zero[27]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_13_0\[1525] = \FreqDiv:MODULE_13:g2:a0:s_0\[1685]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_23\[1566] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_22\[1567] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_21\[1568] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_20\[1569] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_19\[1570] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_18\[1571] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_17\[1572] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_16\[1573] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_15\[1574] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_14\[1575] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_13\[1576] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_12\[1577] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_11\[1578] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_10\[1579] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_9\[1580] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_8\[1581] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_7\[1582] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_6\[1583] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_5\[1584] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_4\[1585] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_3\[1586] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_2\[1587] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_1\[1588] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:a_0\[1589] = \FreqDiv:MODIN11_0\[1590]
Removing Lhs of wire \FreqDiv:MODIN11_0\[1590] = \FreqDiv:count_0\[1524]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[1723] = one[4]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[1724] = one[4]
Removing Rhs of wire Net_697[1726] = \Timer_DS:Net_57\[1734]
Removing Lhs of wire Net_684[1727] = zero[27]
Removing Lhs of wire \Timer_DS:Net_260\[1730] = zero[27]
Removing Lhs of wire \Timer_DS:Net_266\[1731] = one[4]
Removing Lhs of wire \Timer_DS:Net_102\[1736] = one[4]
Removing Lhs of wire \UART_PC:BUART:reset_reg\\D\[1738] = zero[27]
Removing Lhs of wire \UART_PC:BUART:rx_bitclk\\D\[1753] = \UART_PC:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART_PC:BUART:rx_parity_error_pre\\D\[1762] = \UART_PC:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART_PC:BUART:rx_break_status\\D\[1763] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:min_kill_reg\\D\[1767] = one[4]
Removing Lhs of wire \PWM_B:PWMUDB:prevCapture\\D\[1768] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:trig_last\\D\[1769] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:ltch_kill_reg\\D\[1772] = one[4]
Removing Lhs of wire \PWM_B:PWMUDB:prevCompare1\\D\[1775] = \PWM_B:PWMUDB:cmp1\[367]
Removing Lhs of wire \PWM_B:PWMUDB:prevCompare2\\D\[1776] = \PWM_B:PWMUDB:cmp2\[370]
Removing Lhs of wire \PWM_B:PWMUDB:cmp1_status_reg\\D\[1777] = \PWM_B:PWMUDB:cmp1_status\[368]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status_reg\\D\[1778] = \PWM_B:PWMUDB:cmp2_status\[371]
Removing Lhs of wire \PWM_B:PWMUDB:pwm_i_reg\\D\[1780] = \PWM_B:PWMUDB:pwm_i\[420]
Removing Lhs of wire \PWM_B:PWMUDB:pwm1_i_reg\\D\[1781] = \PWM_B:PWMUDB:pwm1_i\[422]
Removing Lhs of wire \PWM_B:PWMUDB:pwm2_i_reg\\D\[1782] = \PWM_B:PWMUDB:pwm2_i\[424]
Removing Lhs of wire \PWM_B:PWMUDB:tc_i_reg\\D\[1783] = \PWM_B:PWMUDB:status_2\[362]
Removing Lhs of wire \PWM_A:PWMUDB:min_kill_reg\\D\[1784] = one[4]
Removing Lhs of wire \PWM_A:PWMUDB:prevCapture\\D\[1785] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:trig_last\\D\[1786] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:ltch_kill_reg\\D\[1789] = one[4]
Removing Lhs of wire \PWM_A:PWMUDB:prevCompare1\\D\[1792] = \PWM_A:PWMUDB:cmp1\[708]
Removing Lhs of wire \PWM_A:PWMUDB:prevCompare2\\D\[1793] = \PWM_A:PWMUDB:cmp2\[711]
Removing Lhs of wire \PWM_A:PWMUDB:cmp1_status_reg\\D\[1794] = \PWM_A:PWMUDB:cmp1_status\[709]
Removing Lhs of wire \PWM_A:PWMUDB:cmp2_status_reg\\D\[1795] = \PWM_A:PWMUDB:cmp2_status\[712]
Removing Lhs of wire \PWM_A:PWMUDB:pwm_i_reg\\D\[1797] = \PWM_A:PWMUDB:pwm_i\[761]
Removing Lhs of wire \PWM_A:PWMUDB:pwm1_i_reg\\D\[1798] = \PWM_A:PWMUDB:pwm1_i\[763]
Removing Lhs of wire \PWM_A:PWMUDB:pwm2_i_reg\\D\[1799] = \PWM_A:PWMUDB:pwm2_i\[765]
Removing Lhs of wire \PWM_A:PWMUDB:tc_i_reg\\D\[1800] = \PWM_A:PWMUDB:status_2\[703]
Removing Lhs of wire \UART_BT:BUART:reset_reg\\D\[1801] = zero[27]
Removing Lhs of wire \UART_BT:BUART:rx_bitclk\\D\[1816] = \UART_BT:BUART:rx_bitclk_pre\[1126]
Removing Lhs of wire \UART_BT:BUART:rx_parity_error_pre\\D\[1825] = \UART_BT:BUART:rx_parity_error_pre\[1203]
Removing Lhs of wire \UART_BT:BUART:rx_break_status\\D\[1826] = zero[27]
Removing Lhs of wire \Counter:CounterUDB:prevCapture\\D\[1830] = Net_163[1377]
Removing Lhs of wire \Counter:CounterUDB:overflow_reg_i\\D\[1832] = \Counter:CounterUDB:overflow\[1402]
Removing Lhs of wire \Counter:CounterUDB:underflow_reg_i\\D\[1833] = \Counter:CounterUDB:underflow\[1405]
Removing Lhs of wire \Counter:CounterUDB:tc_reg_i\\D\[1834] = \Counter:CounterUDB:reload_tc\[1384]
Removing Lhs of wire \Counter:CounterUDB:prevCompare\\D\[1835] = \Counter:CounterUDB:cmp_out_i\[1410]
Removing Lhs of wire \Counter:CounterUDB:cmp_out_reg_i\\D\[1836] = \Counter:CounterUDB:cmp_out_i\[1410]
Removing Lhs of wire \Counter:CounterUDB:count_stored_i\\D\[1837] = Net_274[1416]

------------------------------------------------------
Aliased 0 equations, 430 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_addressmatch\' (cost = 0):
\UART_PC:BUART:rx_addressmatch\ <= (\UART_PC:BUART:rx_addressmatch2\
	OR \UART_PC:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_bitclk_pre\' (cost = 1):
\UART_PC:BUART:rx_bitclk_pre\ <= ((not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and not \UART_PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_PC:BUART:rx_bitclk_pre16x\ <= ((not \UART_PC:BUART:rx_count_2\ and \UART_PC:BUART:rx_count_1\ and \UART_PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_poll_bit1\' (cost = 1):
\UART_PC:BUART:rx_poll_bit1\ <= ((not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and \UART_PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_poll_bit2\' (cost = 1):
\UART_PC:BUART:rx_poll_bit2\ <= ((not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\ and not \UART_PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PC:BUART:pollingrange\' (cost = 4):
\UART_PC:BUART:pollingrange\ <= ((not \UART_PC:BUART:rx_count_2\ and not \UART_PC:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_PC:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:cmp1\' (cost = 0):
\PWM_B:PWMUDB:cmp1\ <= (\PWM_B:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:cmp2\' (cost = 0):
\PWM_B:PWMUDB:cmp2\ <= (\PWM_B:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_B:PWMUDB:dith_count_1\ and \PWM_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:cmp1\' (cost = 0):
\PWM_A:PWMUDB:cmp1\ <= (\PWM_A:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:cmp2\' (cost = 0):
\PWM_A:PWMUDB:cmp2\ <= (\PWM_A:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_A:PWMUDB:dith_count_1\ and \PWM_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_addressmatch\' (cost = 0):
\UART_BT:BUART:rx_addressmatch\ <= (\UART_BT:BUART:rx_addressmatch2\
	OR \UART_BT:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_bitclk_pre\' (cost = 1):
\UART_BT:BUART:rx_bitclk_pre\ <= ((not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and not \UART_BT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_BT:BUART:rx_bitclk_pre16x\ <= ((not \UART_BT:BUART:rx_count_2\ and \UART_BT:BUART:rx_count_1\ and \UART_BT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_poll_bit1\' (cost = 1):
\UART_BT:BUART:rx_poll_bit1\ <= ((not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and \UART_BT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_poll_bit2\' (cost = 1):
\UART_BT:BUART:rx_poll_bit2\ <= ((not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\ and not \UART_BT:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:pollingrange\' (cost = 4):
\UART_BT:BUART:pollingrange\ <= ((not \UART_BT:BUART:rx_count_2\ and not \UART_BT:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_BT:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ <= (not \UART_BT:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (\UART_BT:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not \UART_BT:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (\UART_BT:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (\UART_BT:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_4\)
	OR (not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (\UART_BT:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\UART_BT:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_4\)
	OR (not \UART_BT:BUART:rx_count_6\ and not \UART_BT:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_163' (cost = 0):
Net_163 <= (not Net_268);

Note:  Expanding virtual equation for '\Counter:CounterUDB:capt_rising\' (cost = 2):
\Counter:CounterUDB:capt_rising\ <= ((not Net_268 and not \Counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter:CounterUDB:capt_falling\' (cost = 1):
\Counter:CounterUDB:capt_falling\ <= ((Net_268 and \Counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Counter:CounterUDB:capt_either_edge\ <= ((Net_268 and \Counter:CounterUDB:prevCapture\)
	OR (not Net_268 and not \Counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter:CounterUDB:overflow\' (cost = 0):
\Counter:CounterUDB:overflow\ <= (\Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter:CounterUDB:underflow\' (cost = 0):
\Counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:CounterUDB:overflow_status\' (cost = 1):
\Counter:CounterUDB:overflow_status\ <= ((not \Counter:CounterUDB:overflow_reg_i\ and \Counter:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Counter:CounterUDB:underflow_status\' (cost = 0):
\Counter:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:CounterUDB:counter_enable\' (cost = 1):
\Counter:CounterUDB:counter_enable\ <= ((not \Counter:CounterUDB:disable_run_i\ and \Counter:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:s_0\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:s_0\ <= (not \FreqDiv:count_0\);

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv:count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_PC:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_PC:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_B:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:dith_count_1\)
	OR (not \PWM_B:PWMUDB:dith_count_1\ and \PWM_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_A:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_A:PWMUDB:dith_count_0\ and \PWM_A:PWMUDB:dith_count_1\)
	OR (not \PWM_A:PWMUDB:dith_count_1\ and \PWM_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_BT:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_BT:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not \UART_BT:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\' (cost = 2):
\UART_BT:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ <= ((not \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:pollcount_1\)
	OR (not \UART_BT:BUART:pollcount_1\ and \UART_BT:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Counter:CounterUDB:reload_tc\' (cost = 0):
\Counter:CounterUDB:reload_tc\ <= (\Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_PC:BUART:rx_postpoll\' (cost = 72):
\UART_PC:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_5 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5 and not MODIN1_1 and not \UART_PC:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_PC:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_PC:BUART:rx_parity_bit\)
	OR (Net_5 and MODIN1_0 and \UART_PC:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_PC:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_5 and not MODIN1_1 and not \UART_PC:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_PC:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_PC:BUART:rx_parity_bit\)
	OR (Net_5 and MODIN1_0 and \UART_PC:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_BT:BUART:rx_postpoll\' (cost = 72):
\UART_BT:BUART:rx_postpoll\ <= (\UART_BT:BUART:pollcount_1\
	OR (Net_228 and \UART_BT:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_BT:BUART:pollcount_1\ and not Net_228 and not \UART_BT:BUART:rx_parity_bit\)
	OR (not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:pollcount_0\ and not \UART_BT:BUART:rx_parity_bit\)
	OR (\UART_BT:BUART:pollcount_1\ and \UART_BT:BUART:rx_parity_bit\)
	OR (Net_228 and \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_BT:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_BT:BUART:pollcount_1\ and not Net_228 and not \UART_BT:BUART:rx_parity_bit\)
	OR (not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:pollcount_0\ and not \UART_BT:BUART:rx_parity_bit\)
	OR (\UART_BT:BUART:pollcount_1\ and \UART_BT:BUART:rx_parity_bit\)
	OR (Net_228 and \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 146 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_PC:BUART:rx_status_0\ to zero
Aliasing \UART_PC:BUART:rx_status_6\ to zero
Aliasing \PWM_B:PWMUDB:final_capture\ to zero
Aliasing \PWM_B:PWMUDB:pwm_i\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_A:PWMUDB:final_capture\ to zero
Aliasing \PWM_A:PWMUDB:pwm_i\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_BT:BUART:rx_status_0\ to zero
Aliasing \UART_BT:BUART:rx_status_6\ to zero
Aliasing \Counter:CounterUDB:underflow_status\ to zero
Aliasing \Counter:CounterUDB:underflow\ to zero
Aliasing \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_PC:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_PC:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_PC:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_B:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_A:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_BT:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_BT:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_BT:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_PC:BUART:rx_bitclk_enable\[93] = \UART_PC:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART_PC:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART_PC:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:final_capture\[386] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:pwm_i\[420] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[599] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[609] = zero[27]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[619] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:final_capture\[727] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:pwm_i\[761] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[940] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[950] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[960] = zero[27]
Removing Rhs of wire \UART_BT:BUART:rx_bitclk_enable\[1090] = \UART_BT:BUART:rx_bitclk\[1138]
Removing Lhs of wire \UART_BT:BUART:rx_status_0\[1189] = zero[27]
Removing Lhs of wire \UART_BT:BUART:rx_status_6\[1198] = zero[27]
Removing Lhs of wire \Counter:CounterUDB:underflow_status\[1388] = zero[27]
Removing Lhs of wire \Counter:CounterUDB:underflow\[1405] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\[1694] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\[1704] = zero[27]
Removing Lhs of wire \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\[1714] = zero[27]
Removing Lhs of wire \UART_PC:BUART:tx_ctrl_mark_last\\D\[1745] = \UART_PC:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART_PC:BUART:rx_markspace_status\\D\[1757] = zero[27]
Removing Lhs of wire \UART_PC:BUART:rx_parity_error_status\\D\[1758] = zero[27]
Removing Lhs of wire \UART_PC:BUART:rx_addr_match_status\\D\[1760] = zero[27]
Removing Lhs of wire \UART_PC:BUART:rx_markspace_pre\\D\[1761] = \UART_PC:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART_PC:BUART:rx_parity_bit\\D\[1766] = \UART_PC:BUART:rx_parity_bit\[211]
Removing Lhs of wire \PWM_B:PWMUDB:runmode_enable\\D\[1770] = \PWM_B:PWMUDB:control_7\[307]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill_reg\\D\[1779] = zero[27]
Removing Lhs of wire \PWM_A:PWMUDB:runmode_enable\\D\[1787] = \PWM_A:PWMUDB:control_7\[648]
Removing Lhs of wire \PWM_A:PWMUDB:final_kill_reg\\D\[1796] = zero[27]
Removing Lhs of wire \UART_BT:BUART:tx_ctrl_mark_last\\D\[1808] = \UART_BT:BUART:tx_ctrl_mark_last\[1081]
Removing Lhs of wire \UART_BT:BUART:rx_markspace_status\\D\[1820] = zero[27]
Removing Lhs of wire \UART_BT:BUART:rx_parity_error_status\\D\[1821] = zero[27]
Removing Lhs of wire \UART_BT:BUART:rx_addr_match_status\\D\[1823] = zero[27]
Removing Lhs of wire \UART_BT:BUART:rx_markspace_pre\\D\[1824] = \UART_BT:BUART:rx_markspace_pre\[1202]
Removing Lhs of wire \UART_BT:BUART:rx_parity_bit\\D\[1829] = \UART_BT:BUART:rx_parity_bit\[1208]

------------------------------------------------------
Aliased 0 equations, 37 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_PC:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_PC:BUART:rx_parity_bit\ and Net_5 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_PC:BUART:rx_parity_bit\)
	OR (not Net_5 and not MODIN1_1 and \UART_PC:BUART:rx_parity_bit\)
	OR (not \UART_PC:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_BT:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_BT:BUART:rx_parity_bit\ and Net_228 and \UART_BT:BUART:pollcount_0\)
	OR (not \UART_BT:BUART:pollcount_1\ and not \UART_BT:BUART:pollcount_0\ and \UART_BT:BUART:rx_parity_bit\)
	OR (not \UART_BT:BUART:pollcount_1\ and not Net_228 and \UART_BT:BUART:rx_parity_bit\)
	OR (not \UART_BT:BUART:rx_parity_bit\ and \UART_BT:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\Motor_Test.cyprj -dcpsoc3 Motor_Test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.387ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 05 May 2025 22:22:19
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Totos\Desktop\elektronik_ingenioer\PRJ3\Github\BattleBot\Motor_Test.cydsn\Motor_Test.cyprj -d CY8C5888LTI-LP097 Motor_Test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_A:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_PC:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_PC:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_PC:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_PC:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_PC:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_A:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_A:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_A:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_A:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_BT:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_BT:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_BT:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_BT:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_BT:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_24MHz'. Fanout=5, Signal=Net_272
    Digital Clock 1: Automatic-assigning  clock 'UART_PC_IntClock'. Fanout=1, Signal=\UART_PC:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_BT_IntClock'. Fanout=1, Signal=\UART_BT:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_PWM_B'. Fanout=1, Signal=Net_425
    Digital Clock 4: Automatic-assigning  clock 'Clock_PWM_A'. Fanout=1, Signal=Net_191
    Digital Clock 5: Automatic-assigning  clock 'Clock_5kHz'. Fanout=1, Signal=Net_682
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_PC:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_PC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_PC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_B:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_B was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_B, EnableOut: Constant 1
    UDB Clk/Enable \PWM_A:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_A was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_A, EnableOut: Constant 1
    UDB Clk/Enable \UART_BT:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_BT_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_BT_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_24MHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_24MHz, EnableOut: Constant 1
    UDB Clk/Enable \Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_24MHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_24MHz, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_BT:BUART:rx_parity_bit\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_BT:BUART:rx_address_detected\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_BT:BUART:rx_parity_error_pre\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_BT:BUART:rx_markspace_pre\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_BT:BUART:rx_state_1\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:rx_state_1\ (fanout=8)

    Removing \UART_BT:BUART:tx_parity_bit\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_BT:BUART:tx_mark\, Duplicate of \UART_BT:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_BT:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:tx_mark\ (fanout=0)

    Removing \UART_PC:BUART:rx_parity_bit\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_PC:BUART:rx_address_detected\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_PC:BUART:rx_parity_error_pre\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_PC:BUART:rx_markspace_pre\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_PC:BUART:rx_state_1\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:rx_state_1\ (fanout=8)

    Removing \UART_PC:BUART:tx_parity_bit\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_PC:BUART:tx_mark\, Duplicate of \UART_PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PC:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_PC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_PC(0)__PA ,
            fb => Net_5 ,
            pad => Rx_PC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_PC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_PC(0)__PA ,
            pin_input => Net_8 ,
            pad => Tx_PC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN4(0)__PA ,
            pin_input => Net_423 ,
            pad => IN4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN3(0)__PA ,
            pin_input => Net_422 ,
            pad => IN3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DirPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DirPin(0)__PA ,
            pad => DirPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = StepPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => StepPin(0)__PA ,
            pad => StepPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_BT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_BT(0)__PA ,
            fb => Net_228 ,
            pad => Rx_BT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_BT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_BT(0)__PA ,
            pin_input => Net_232 ,
            pad => Tx_BT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN2(0)__PA ,
            pin_input => Net_100 ,
            pad => IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN1(0)__PA ,
            pin_input => Net_72 ,
            pad => IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger(0)__PA ,
            pad => Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_268 ,
            annotation => Net_96 ,
            pad => Echo(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_8, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:txn\
        );
        Output = Net_8 (fanout=1)

    MacroCell: Name=\UART_PC:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\
            + !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_state_2\
        );
        Output = \UART_PC:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_fifo_empty\ * \UART_PC:BUART:tx_state_2\
        );
        Output = \UART_PC:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:tx_fifo_notfull\
        );
        Output = \UART_PC:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * !\UART_PC:BUART:rx_state_3\ * 
              !\UART_PC:BUART:rx_state_2\
        );
        Output = \UART_PC:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_PC:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PC:BUART:rx_load_fifo\ * \UART_PC:BUART:rx_fifofull\
        );
        Output = \UART_PC:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PC:BUART:rx_fifonotempty\ * 
              \UART_PC:BUART:rx_state_stop1_reg\
        );
        Output = \UART_PC:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * \PWM_B:PWMUDB:tc_i\
        );
        Output = \PWM_B:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_A:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:runmode_enable\ * \PWM_A:PWMUDB:tc_i\
        );
        Output = \PWM_A:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_232, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:txn\
        );
        Output = Net_232 (fanout=1)

    MacroCell: Name=\UART_BT:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\
            + !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\
        );
        Output = \UART_BT:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_fifo_empty\ * \UART_BT:BUART:tx_state_2\
        );
        Output = \UART_BT:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_fifo_notfull\
        );
        Output = \UART_BT:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * !\UART_BT:BUART:rx_state_3\ * 
              !\UART_BT:BUART:rx_state_2\
        );
        Output = \UART_BT:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_BT:BUART:pollcount_1\
            + Net_228 * \UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_BT:BUART:rx_load_fifo\ * \UART_BT:BUART:rx_fifofull\
        );
        Output = \UART_BT:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_BT:BUART:rx_fifonotempty\ * 
              \UART_BT:BUART:rx_state_stop1_reg\
        );
        Output = \UART_BT:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_268 * !\Counter:CounterUDB:prevCapture\
        );
        Output = \Counter:CounterUDB:hwCapture\ (fanout=3)

    MacroCell: Name=\Counter:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_506 * !\Counter:CounterUDB:per_equal\
        );
        Output = \Counter:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\ * 
              !\Counter:CounterUDB:prevCompare\
        );
        Output = \Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:per_equal\ * 
              !\Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Counter:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:control_7\ * 
              !\Counter:CounterUDB:disable_run_i\ * 
              !\Counter:CounterUDB:count_stored_i\ * Net_274
        );
        Output = \Counter:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\UART_PC:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_PC:BUART:txn\ * \UART_PC:BUART:tx_state_1\ * 
              !\UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:txn\ * \UART_PC:BUART:tx_state_2\
            + !\UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_shift_out\ * !\UART_PC:BUART:tx_state_2\
            + !\UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_state_2\ * !\UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_shift_out\ * !\UART_PC:BUART:tx_state_2\ * 
              !\UART_PC:BUART:tx_counter_dp\ * \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_PC:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_counter_dp\ * \UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:tx_state_0\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_PC:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              !\UART_PC:BUART:tx_fifo_empty\
            + !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_fifo_empty\ * !\UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_fifo_empty\ * \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_0\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_PC:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_state_2\ * \UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_counter_dp\ * \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_PC:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_state_2\
            + !\UART_PC:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_PC:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_PC:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_PC:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              !\UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !Net_5 * !MODIN1_1
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              !\UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_PC:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_PC:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_PC:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_PC:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_PC:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_PC:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_2\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * !\UART_PC:BUART:rx_state_3\ * 
              !\UART_PC:BUART:rx_state_2\ * !Net_5 * \UART_PC:BUART:rx_last\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_PC:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_PC:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              !\UART_PC:BUART:rx_count_0\
        );
        Output = \UART_PC:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_PC:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_state_3\ * 
              \UART_PC:BUART:rx_state_2\
        );
        Output = \UART_PC:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              !Net_5 * MODIN1_1
            + !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              Net_5 * !MODIN1_1 * MODIN1_0
            + !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              !Net_5 * MODIN1_0
            + !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              Net_5 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_PC:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !Net_5 * !MODIN1_1
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_PC:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_PC:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5
        );
        Output = \UART_PC:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:control_7\
        );
        Output = \PWM_B:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_B:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:cmp2_less\
        );
        Output = \PWM_B:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:prevCompare1\ * \PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:prevCompare2\ * \PWM_B:PWMUDB:cmp2_less\
        );
        Output = \PWM_B:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_422, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * \PWM_B:PWMUDB:cmp1_less\
        );
        Output = Net_422 (fanout=1)

    MacroCell: Name=Net_423, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * \PWM_B:PWMUDB:cmp2_less\
        );
        Output = Net_423 (fanout=1)

    MacroCell: Name=\PWM_A:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:control_7\
        );
        Output = \PWM_A:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_A:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_A:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_A:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:cmp2_less\
        );
        Output = \PWM_A:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_A:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_A:PWMUDB:prevCompare1\ * \PWM_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_A:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_A:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_A:PWMUDB:prevCompare2\ * \PWM_A:PWMUDB:cmp2_less\
        );
        Output = \PWM_A:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_72, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:runmode_enable\ * \PWM_A:PWMUDB:cmp1_less\
        );
        Output = Net_72 (fanout=1)

    MacroCell: Name=Net_100, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:runmode_enable\ * \PWM_A:PWMUDB:cmp2_less\
        );
        Output = Net_100 (fanout=1)

    MacroCell: Name=\UART_BT:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_BT:BUART:txn\ * \UART_BT:BUART:tx_state_1\ * 
              !\UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:txn\ * \UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_shift_out\ * !\UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\ * !\UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_shift_out\ * !\UART_BT:BUART:tx_state_2\ * 
              !\UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_BT:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_0\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_BT:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              !\UART_BT:BUART:tx_fifo_empty\
            + !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_fifo_empty\ * !\UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_fifo_empty\ * \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_0\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_BT:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\ * \UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_BT:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_BT:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_BT:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_BT:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              !\UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !Net_228
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              !\UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_BT:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_BT:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_BT:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * !\UART_BT:BUART:rx_state_3\ * 
              !\UART_BT:BUART:rx_state_2\ * !Net_228 * 
              \UART_BT:BUART:rx_last\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_BT:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              !\UART_BT:BUART:rx_count_0\
        );
        Output = \UART_BT:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_BT:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_state_3\ * 
              \UART_BT:BUART:rx_state_2\
        );
        Output = \UART_BT:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              !\UART_BT:BUART:pollcount_1\ * Net_228 * 
              \UART_BT:BUART:pollcount_0\
            + !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              \UART_BT:BUART:pollcount_1\ * !Net_228
            + !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              \UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_BT:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              !Net_228 * \UART_BT:BUART:pollcount_0\
            + !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              Net_228 * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_BT:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !Net_228
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_BT:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_228
        );
        Output = \UART_BT:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_268
        );
        Output = \Counter:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_506 * \Counter:CounterUDB:disable_run_i\
            + !Net_506 * \Counter:CounterUDB:per_equal\ * 
              !\Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Counter:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:per_equal\
        );
        Output = \Counter:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\
        );
        Output = \Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_274
        );
        Output = \Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_274, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_268 * !Net_506 * Net_274
            + Net_268 * !Net_506 * !\FreqDiv:not_last_reset\
            + Net_268 * !Net_506 * \FreqDiv:count_0\
        );
        Output = Net_274 (fanout=3)

    MacroCell: Name=\FreqDiv:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_268 * !Net_506
            + !Net_506 * \FreqDiv:not_last_reset\
        );
        Output = \FreqDiv:not_last_reset\ (fanout=3)

    MacroCell: Name=\FreqDiv:count_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_268 * !Net_506 * \FreqDiv:not_last_reset\
            + Net_506 * \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_0\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_PC:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            cs_addr_2 => \UART_PC:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_PC:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_PC:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_PC:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_PC:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_PC:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            cs_addr_0 => \UART_PC:BUART:counter_load_not\ ,
            ce0_reg => \UART_PC:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_PC:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_PC:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            cs_addr_2 => \UART_PC:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_PC:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_PC:BUART:rx_bitclk_enable\ ,
            route_si => \UART_PC:BUART:rx_postpoll\ ,
            f0_load => \UART_PC:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_PC:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_PC:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_B:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_425 ,
            cs_addr_2 => \PWM_B:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_B:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_B:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_B:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_B:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_B:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_A:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_191 ,
            cs_addr_2 => \PWM_A:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_A:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_A:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_A:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_A:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_A:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_BT:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            cs_addr_2 => \UART_BT:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_BT:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_BT:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_BT:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_BT:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_BT:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            cs_addr_0 => \UART_BT:BUART:counter_load_not\ ,
            ce0_reg => \UART_BT:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_BT:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_BT:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            cs_addr_2 => \UART_BT:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_BT:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_BT:BUART:rx_bitclk_enable\ ,
            route_si => \UART_BT:BUART:rx_postpoll\ ,
            f0_load => \UART_BT:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_BT:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_BT:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Counter:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_272 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter:CounterUDB:reload\ ,
            f0_load => \Counter:CounterUDB:hwCapture\ ,
            chain_out => \Counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_272 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter:CounterUDB:reload\ ,
            f0_load => \Counter:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter:CounterUDB:per_equal\ ,
            z0_comb => \Counter:CounterUDB:status_1\ ,
            ce1_comb => \Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter:CounterUDB:status_5\ ,
            chain_in => \Counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_PC:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            status_3 => \UART_PC:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_PC:BUART:tx_status_2\ ,
            status_1 => \UART_PC:BUART:tx_fifo_empty\ ,
            status_0 => \UART_PC:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_PC:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            status_5 => \UART_PC:BUART:rx_status_5\ ,
            status_4 => \UART_PC:BUART:rx_status_4\ ,
            status_3 => \UART_PC:BUART:rx_status_3\ ,
            interrupt => Net_14 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_B:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_425 ,
            status_3 => \PWM_B:PWMUDB:status_3\ ,
            status_2 => \PWM_B:PWMUDB:status_2\ ,
            status_1 => \PWM_B:PWMUDB:status_1\ ,
            status_0 => \PWM_B:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_A:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_191 ,
            status_3 => \PWM_A:PWMUDB:status_3\ ,
            status_2 => \PWM_A:PWMUDB:status_2\ ,
            status_1 => \PWM_A:PWMUDB:status_1\ ,
            status_0 => \PWM_A:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_BT:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            status_3 => \UART_BT:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_BT:BUART:tx_status_2\ ,
            status_1 => \UART_BT:BUART:tx_fifo_empty\ ,
            status_0 => \UART_BT:BUART:tx_status_0\ ,
            interrupt => Net_236 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_BT:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            status_5 => \UART_BT:BUART:rx_status_5\ ,
            status_4 => \UART_BT:BUART:rx_status_4\ ,
            status_3 => \UART_BT:BUART:rx_status_3\ ,
            interrupt => Net_231 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_506 ,
            clock => Net_272 ,
            status_6 => \Counter:CounterUDB:status_6\ ,
            status_5 => \Counter:CounterUDB:status_5\ ,
            status_4 => \Counter:CounterUDB:hwCapture\ ,
            status_2 => \Counter:CounterUDB:overflow_status\ ,
            status_1 => \Counter:CounterUDB:status_1\ ,
            status_0 => \Counter:CounterUDB:status_0\ ,
            interrupt => Net_117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_B:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_425 ,
            control_7 => \PWM_B:PWMUDB:control_7\ ,
            control_6 => \PWM_B:PWMUDB:control_6\ ,
            control_5 => \PWM_B:PWMUDB:control_5\ ,
            control_4 => \PWM_B:PWMUDB:control_4\ ,
            control_3 => \PWM_B:PWMUDB:control_3\ ,
            control_2 => \PWM_B:PWMUDB:control_2\ ,
            control_1 => \PWM_B:PWMUDB:control_1\ ,
            control_0 => \PWM_B:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_A:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_191 ,
            control_7 => \PWM_A:PWMUDB:control_7\ ,
            control_6 => \PWM_A:PWMUDB:control_6\ ,
            control_5 => \PWM_A:PWMUDB:control_5\ ,
            control_4 => \PWM_A:PWMUDB:control_4\ ,
            control_3 => \PWM_A:PWMUDB:control_3\ ,
            control_2 => \PWM_A:PWMUDB:control_2\ ,
            control_1 => \PWM_A:PWMUDB:control_1\ ,
            control_0 => \PWM_A:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_272 ,
            control_7 => \Counter:CounterUDB:control_7\ ,
            control_6 => \Counter:CounterUDB:control_6\ ,
            control_5 => \Counter:CounterUDB:control_5\ ,
            control_4 => \Counter:CounterUDB:control_4\ ,
            control_3 => \Counter:CounterUDB:control_3\ ,
            control_2 => \Counter:CounterUDB:control_2\ ,
            control_1 => \Counter:CounterUDB:control_1\ ,
            control_0 => \Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_Reset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Counter_Reset:control_7\ ,
            control_6 => \Counter_Reset:control_6\ ,
            control_5 => \Counter_Reset:control_5\ ,
            control_4 => \Counter_Reset:control_4\ ,
            control_3 => \Counter_Reset:control_3\ ,
            control_2 => \Counter_Reset:control_2\ ,
            control_1 => \Counter_Reset:control_1\ ,
            control_0 => Net_506 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_PC:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_PC:Net_9\ ,
            load => \UART_PC:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_PC:BUART:rx_count_2\ ,
            count_1 => \UART_PC:BUART:rx_count_1\ ,
            count_0 => \UART_PC:BUART:rx_count_0\ ,
            tc => \UART_PC:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_BT:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_BT:Net_9\ ,
            load => \UART_BT:BUART:rx_counter_load\ ,
            count_6 => \UART_BT:BUART:rx_count_6\ ,
            count_5 => \UART_BT:BUART:rx_count_5\ ,
            count_4 => \UART_BT:BUART:rx_count_4\ ,
            count_3 => \UART_BT:BUART:rx_count_3\ ,
            count_2 => \UART_BT:BUART:rx_count_2\ ,
            count_1 => \UART_BT:BUART:rx_count_1\ ,
            count_0 => \UART_BT:BUART:rx_count_0\ ,
            tc => \UART_BT:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_uart_rx_PC
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_BT:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_236 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_BT:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_231 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_uart_rx_BT
        PORT MAP (
            interrupt => Net_231 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_echo_int
        PORT MAP (
            interrupt => Net_117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_timer_DS
        PORT MAP (
            interrupt => Net_697 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   78 :  114 :  192 : 40.63 %
  Unique P-terms              :  122 :  262 :  384 : 31.77 %
  Total P-terms               :  140 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.339ms
Tech Mapping phase: Elapsed time ==> 0s.457ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : DirPin(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Echo(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : IN1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : IN2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : IN3(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : IN4(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Rx_BT(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_PC(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : StepPin(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Trigger(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Tx_BT(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_PC(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.623ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   28 :   20 :   48 :  58.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.86
                   Pterms :            4.71
               Macrocells :            2.79
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       9.53 :       5.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_B:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_423, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * \PWM_B:PWMUDB:cmp2_less\
        );
        Output = Net_423 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_B:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:prevCompare1\ * \PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_B:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:control_7\
        );
        Output = \PWM_B:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_268 * !\Counter:CounterUDB:prevCapture\
        );
        Output = \Counter:CounterUDB:hwCapture\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_268
        );
        Output = \Counter:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_B:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * \PWM_B:PWMUDB:tc_i\
        );
        Output = \PWM_B:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_B:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_425 ,
        cs_addr_2 => \PWM_B:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_B:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_B:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_B:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_B:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_B:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_B:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_425 ,
        status_3 => \PWM_B:PWMUDB:status_3\ ,
        status_2 => \PWM_B:PWMUDB:status_2\ ,
        status_1 => \PWM_B:PWMUDB:status_1\ ,
        status_0 => \PWM_B:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_B:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_425 ,
        control_7 => \PWM_B:PWMUDB:control_7\ ,
        control_6 => \PWM_B:PWMUDB:control_6\ ,
        control_5 => \PWM_B:PWMUDB:control_5\ ,
        control_4 => \PWM_B:PWMUDB:control_4\ ,
        control_3 => \PWM_B:PWMUDB:control_3\ ,
        control_2 => \PWM_B:PWMUDB:control_2\ ,
        control_1 => \PWM_B:PWMUDB:control_1\ ,
        control_0 => \PWM_B:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_506 * !\Counter:CounterUDB:per_equal\
        );
        Output = \Counter:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_506 * \Counter:CounterUDB:disable_run_i\
            + !Net_506 * \Counter:CounterUDB:per_equal\ * 
              !\Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Counter:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:control_7\ * 
              !\Counter:CounterUDB:disable_run_i\ * 
              !\Counter:CounterUDB:count_stored_i\ * Net_274
        );
        Output = \Counter:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_274
        );
        Output = \Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_274, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_268 * !Net_506 * Net_274
            + Net_268 * !Net_506 * !\FreqDiv:not_last_reset\
            + Net_268 * !Net_506 * \FreqDiv:count_0\
        );
        Output = Net_274 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv:count_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_268 * !Net_506 * \FreqDiv:not_last_reset\
            + Net_506 * \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv:not_last_reset\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_268 * !Net_506
            + !Net_506 * \FreqDiv:not_last_reset\
        );
        Output = \FreqDiv:not_last_reset\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:per_equal\ * 
              !\Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Counter:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_272 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter:CounterUDB:reload\ ,
        f0_load => \Counter:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter:CounterUDB:per_equal\ ,
        z0_comb => \Counter:CounterUDB:status_1\ ,
        ce1_comb => \Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter:CounterUDB:status_5\ ,
        chain_in => \Counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_506 ,
        clock => Net_272 ,
        status_6 => \Counter:CounterUDB:status_6\ ,
        status_5 => \Counter:CounterUDB:status_5\ ,
        status_4 => \Counter:CounterUDB:hwCapture\ ,
        status_2 => \Counter:CounterUDB:overflow_status\ ,
        status_1 => \Counter:CounterUDB:status_1\ ,
        status_0 => \Counter:CounterUDB:status_0\ ,
        interrupt => Net_117 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_272 ,
        control_7 => \Counter:CounterUDB:control_7\ ,
        control_6 => \Counter:CounterUDB:control_6\ ,
        control_5 => \Counter:CounterUDB:control_5\ ,
        control_4 => \Counter:CounterUDB:control_4\ ,
        control_3 => \Counter:CounterUDB:control_3\ ,
        control_2 => \Counter:CounterUDB:control_2\ ,
        control_1 => \Counter:CounterUDB:control_1\ ,
        control_0 => \Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_PC:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              !\UART_PC:BUART:tx_fifo_empty\
            + !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_fifo_empty\ * !\UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_fifo_empty\ * \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_0\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PC:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\
            + !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_state_2\
        );
        Output = \UART_PC:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_422, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * \PWM_B:PWMUDB:cmp1_less\
        );
        Output = Net_422 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_B:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:cmp2_less\
        );
        Output = \PWM_B:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_B:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_425) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:prevCompare2\ * \PWM_B:PWMUDB:cmp2_less\
        );
        Output = \PWM_B:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PC:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:tx_fifo_notfull\
        );
        Output = \UART_PC:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_PC:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_PC:Net_9\ ,
        status_3 => \UART_PC:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_PC:BUART:tx_status_2\ ,
        status_1 => \UART_PC:BUART:tx_fifo_empty\ ,
        status_0 => \UART_PC:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_Reset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Counter_Reset:control_7\ ,
        control_6 => \Counter_Reset:control_6\ ,
        control_5 => \Counter_Reset:control_5\ ,
        control_4 => \Counter_Reset:control_4\ ,
        control_3 => \Counter_Reset:control_3\ ,
        control_2 => \Counter_Reset:control_2\ ,
        control_1 => \Counter_Reset:control_1\ ,
        control_0 => Net_506 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\ * 
              !\Counter:CounterUDB:prevCompare\
        );
        Output = \Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:per_equal\
        );
        Output = \Counter:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_272) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\
        );
        Output = \Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_272 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter:CounterUDB:reload\ ,
        f0_load => \Counter:CounterUDB:hwCapture\ ,
        chain_out => \Counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_A:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_A:PWMUDB:prevCompare2\ * \PWM_A:PWMUDB:cmp2_less\
        );
        Output = \PWM_A:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_A:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_A:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_A:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:cmp2_less\
        );
        Output = \PWM_A:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_A:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:control_7\
        );
        Output = \PWM_A:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_A:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:runmode_enable\ * \PWM_A:PWMUDB:tc_i\
        );
        Output = \PWM_A:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_72, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:runmode_enable\ * \PWM_A:PWMUDB:cmp1_less\
        );
        Output = Net_72 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_A:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_A:PWMUDB:prevCompare1\ * \PWM_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_A:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_A:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_191 ,
        cs_addr_2 => \PWM_A:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_A:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_A:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_A:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_A:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_A:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_A:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_191 ,
        status_3 => \PWM_A:PWMUDB:status_3\ ,
        status_2 => \PWM_A:PWMUDB:status_2\ ,
        status_1 => \PWM_A:PWMUDB:status_1\ ,
        status_0 => \PWM_A:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_A:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_191 ,
        control_7 => \PWM_A:PWMUDB:control_7\ ,
        control_6 => \PWM_A:PWMUDB:control_6\ ,
        control_5 => \PWM_A:PWMUDB:control_5\ ,
        control_4 => \PWM_A:PWMUDB:control_4\ ,
        control_3 => \PWM_A:PWMUDB:control_3\ ,
        control_2 => \PWM_A:PWMUDB:control_2\ ,
        control_1 => \PWM_A:PWMUDB:control_1\ ,
        control_0 => \PWM_A:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_BT:BUART:rx_fifonotempty\ * 
              \UART_BT:BUART:rx_state_stop1_reg\
        );
        Output = \UART_BT:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_100, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_191) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:runmode_enable\ * \PWM_A:PWMUDB:cmp2_less\
        );
        Output = Net_100 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_8, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:txn\
        );
        Output = Net_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_PC:Net_9\ ,
        cs_addr_0 => \UART_PC:BUART:counter_load_not\ ,
        ce0_reg => \UART_PC:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_PC:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              !\UART_BT:BUART:pollcount_1\ * Net_228 * 
              \UART_BT:BUART:pollcount_0\
            + !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              \UART_BT:BUART:pollcount_1\ * !Net_228
            + !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              \UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_BT:BUART:pollcount_1\
            + Net_228 * \UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              !Net_228 * \UART_BT:BUART:pollcount_0\
            + !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              Net_228 * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_BT:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:rx_count_2\ * !\UART_BT:BUART:rx_count_1\ * 
              !\UART_BT:BUART:rx_count_0\
        );
        Output = \UART_BT:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_state_3\ * 
              \UART_BT:BUART:rx_state_2\
        );
        Output = \UART_BT:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_BT:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_BT:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_BT:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        cs_addr_2 => \UART_BT:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_BT:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_BT:BUART:rx_bitclk_enable\ ,
        route_si => \UART_BT:BUART:rx_postpoll\ ,
        f0_load => \UART_BT:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_BT:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_BT:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              !\UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !Net_228
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              !\UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * !\UART_BT:BUART:rx_state_3\ * 
              !\UART_BT:BUART:rx_state_2\
        );
        Output = \UART_BT:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_BT:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !Net_228
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:pollcount_1\ * !\UART_BT:BUART:pollcount_0\
        );
        Output = \UART_BT:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_BT:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        load => \UART_BT:BUART:rx_counter_load\ ,
        count_6 => \UART_BT:BUART:rx_count_6\ ,
        count_5 => \UART_BT:BUART:rx_count_5\ ,
        count_4 => \UART_BT:BUART:rx_count_4\ ,
        count_3 => \UART_BT:BUART:rx_count_3\ ,
        count_2 => \UART_BT:BUART:rx_count_2\ ,
        count_1 => \UART_BT:BUART:rx_count_1\ ,
        count_0 => \UART_BT:BUART:rx_count_0\ ,
        tc => \UART_BT:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_232, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:txn\
        );
        Output = Net_232 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_228
        );
        Output = \UART_BT:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * !\UART_BT:BUART:rx_state_3\ * 
              !\UART_BT:BUART:rx_state_2\ * !Net_228 * 
              \UART_BT:BUART:rx_last\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_BT:BUART:tx_ctrl_mark_last\ * 
              !\UART_BT:BUART:rx_state_0\ * \UART_BT:BUART:rx_bitclk_enable\ * 
              \UART_BT:BUART:rx_state_3\ * \UART_BT:BUART:rx_state_2\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_5\
            + !\UART_BT:BUART:tx_ctrl_mark_last\ * \UART_BT:BUART:rx_state_0\ * 
              !\UART_BT:BUART:rx_state_3\ * !\UART_BT:BUART:rx_state_2\ * 
              !\UART_BT:BUART:rx_count_6\ * !\UART_BT:BUART:rx_count_4\
        );
        Output = \UART_BT:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_BT:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_BT:BUART:rx_load_fifo\ * \UART_BT:BUART:rx_fifofull\
        );
        Output = \UART_BT:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        cs_addr_0 => \UART_BT:BUART:counter_load_not\ ,
        ce0_reg => \UART_BT:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_BT:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_BT:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        status_5 => \UART_BT:BUART:rx_status_5\ ,
        status_4 => \UART_BT:BUART:rx_status_4\ ,
        status_3 => \UART_BT:BUART:rx_status_3\ ,
        interrupt => Net_231 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_PC:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_2\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * !\UART_PC:BUART:rx_state_3\ * 
              !\UART_PC:BUART:rx_state_2\ * !Net_5 * \UART_PC:BUART:rx_last\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_PC:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_PC:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !Net_5 * !MODIN1_1
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_PC:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PC:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5
        );
        Output = \UART_PC:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_PC:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_state_3\ * 
              \UART_PC:BUART:rx_state_2\
        );
        Output = \UART_PC:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PC:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PC:BUART:rx_fifonotempty\ * 
              \UART_PC:BUART:rx_state_stop1_reg\
        );
        Output = \UART_PC:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_PC:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              !\UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !Net_5 * !MODIN1_1
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              !\UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_PC:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PC:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * !\UART_PC:BUART:rx_state_3\ * 
              !\UART_PC:BUART:rx_state_2\
        );
        Output = \UART_PC:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PC:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * \UART_PC:BUART:rx_state_2\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_PC:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PC:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PC:BUART:tx_ctrl_mark_last\ * 
              !\UART_PC:BUART:rx_state_0\ * \UART_PC:BUART:rx_bitclk_enable\ * 
              \UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_PC:BUART:tx_ctrl_mark_last\ * \UART_PC:BUART:rx_state_0\ * 
              !\UART_PC:BUART:rx_state_3\ * !\UART_PC:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_PC:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_PC:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_PC:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PC:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PC:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PC:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              !\UART_PC:BUART:rx_count_0\
        );
        Output = \UART_PC:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_PC:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_PC:Net_9\ ,
        cs_addr_2 => \UART_PC:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_PC:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_PC:BUART:rx_bitclk_enable\ ,
        route_si => \UART_PC:BUART:rx_postpoll\ ,
        f0_load => \UART_PC:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_PC:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_PC:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_PC:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_PC:Net_9\ ,
        load => \UART_PC:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_PC:BUART:rx_count_2\ ,
        count_1 => \UART_PC:BUART:rx_count_1\ ,
        count_0 => \UART_PC:BUART:rx_count_0\ ,
        tc => \UART_PC:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_PC:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_PC:BUART:txn\ * \UART_PC:BUART:tx_state_1\ * 
              !\UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:txn\ * \UART_PC:BUART:tx_state_2\
            + !\UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_shift_out\ * !\UART_PC:BUART:tx_state_2\
            + !\UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_state_2\ * !\UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_shift_out\ * !\UART_PC:BUART:tx_state_2\ * 
              !\UART_PC:BUART:tx_counter_dp\ * \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PC:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_counter_dp\ * \UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:tx_state_0\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              !Net_5 * MODIN1_1
            + !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              Net_5 * !MODIN1_1 * MODIN1_0
            + !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PC:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PC:BUART:rx_load_fifo\ * \UART_PC:BUART:rx_fifofull\
        );
        Output = \UART_PC:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              !Net_5 * MODIN1_0
            + !\UART_PC:BUART:rx_count_2\ * !\UART_PC:BUART:rx_count_1\ * 
              Net_5 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_BT:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_fifo_notfull\
        );
        Output = \UART_BT:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_PC:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_PC:Net_9\ ,
        status_5 => \UART_PC:BUART:rx_status_5\ ,
        status_4 => \UART_PC:BUART:rx_status_4\ ,
        status_3 => \UART_PC:BUART:rx_status_3\ ,
        interrupt => Net_14 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              !\UART_BT:BUART:tx_fifo_empty\
            + !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_fifo_empty\ * !\UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_fifo_empty\ * \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_0\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_BT:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_fifo_empty\ * \UART_BT:BUART:tx_state_2\
        );
        Output = \UART_BT:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_PC:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_state_2\
            + \UART_PC:BUART:tx_state_1\ * \UART_PC:BUART:tx_state_0\ * 
              !\UART_PC:BUART:tx_state_2\ * \UART_PC:BUART:tx_bitclk\
            + \UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_2\ * 
              \UART_PC:BUART:tx_counter_dp\ * \UART_PC:BUART:tx_bitclk\
        );
        Output = \UART_PC:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PC:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_bitclk_enable_pre\ * 
              \UART_PC:BUART:tx_fifo_empty\ * \UART_PC:BUART:tx_state_2\
        );
        Output = \UART_PC:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PC:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_PC:BUART:tx_state_1\ * !\UART_PC:BUART:tx_state_0\ * 
              \UART_PC:BUART:tx_state_2\
            + !\UART_PC:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_PC:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_PC:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_PC:Net_9\ ,
        cs_addr_2 => \UART_PC:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_PC:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_PC:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_PC:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_PC:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_PC:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_BT:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        status_3 => \UART_BT:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_BT:BUART:tx_status_2\ ,
        status_1 => \UART_BT:BUART:tx_fifo_empty\ ,
        status_0 => \UART_BT:BUART:tx_status_0\ ,
        interrupt => Net_236 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:txn\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_BT:BUART:txn\ * \UART_BT:BUART:tx_state_1\ * 
              !\UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:txn\ * \UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_shift_out\ * !\UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\ * !\UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_shift_out\ * !\UART_BT:BUART:tx_state_2\ * 
              !\UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_0\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_BT:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\ * 
              \UART_BT:BUART:tx_state_2\
            + \UART_BT:BUART:tx_state_1\ * \UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\ * \UART_BT:BUART:tx_bitclk\
            + \UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_2\ * 
              \UART_BT:BUART:tx_counter_dp\ * \UART_BT:BUART:tx_bitclk\
        );
        Output = \UART_BT:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_BT:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_bitclk_enable_pre\
            + !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              !\UART_BT:BUART:tx_state_2\
        );
        Output = \UART_BT:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_BT:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_BT:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_BT:BUART:tx_state_1\ * !\UART_BT:BUART:tx_state_0\ * 
              \UART_BT:BUART:tx_state_2\
            + !\UART_BT:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_BT:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_BT:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_BT:Net_9\ ,
        cs_addr_2 => \UART_BT:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_BT:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_BT:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_BT:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_BT:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_BT:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART_BT:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_231 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_BT:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_236 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_echo_int
        PORT MAP (
            interrupt => Net_117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_uart_rx_BT
        PORT MAP (
            interrupt => Net_231 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_uart_rx_PC
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_timer_DS
        PORT MAP (
            interrupt => Net_697 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_BT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_BT(0)__PA ,
        fb => Net_228 ,
        pad => Rx_BT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_BT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_BT(0)__PA ,
        pin_input => Net_232 ,
        pad => Tx_BT(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = IN4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN4(0)__PA ,
        pin_input => Net_423 ,
        pad => IN4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IN3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN3(0)__PA ,
        pin_input => Net_422 ,
        pad => IN3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DirPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DirPin(0)__PA ,
        pad => DirPin(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = StepPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => StepPin(0)__PA ,
        pad => StepPin(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger(0)__PA ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_268 ,
        annotation => Net_96 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN2(0)__PA ,
        pin_input => Net_100 ,
        pad => IN2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN1(0)__PA ,
        pin_input => Net_72 ,
        pad => IN1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_PC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_PC(0)__PA ,
        fb => Net_5 ,
        pad => Rx_PC(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_PC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_PC(0)__PA ,
        pin_input => Net_8 ,
        pad => Tx_PC(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_272 ,
            dclk_0 => Net_272_local ,
            dclk_glb_1 => \UART_PC:Net_9\ ,
            dclk_1 => \UART_PC:Net_9_local\ ,
            dclk_glb_2 => \UART_BT:Net_9\ ,
            dclk_2 => \UART_BT:Net_9_local\ ,
            dclk_glb_3 => Net_425 ,
            dclk_3 => Net_425_local ,
            dclk_glb_4 => Net_191 ,
            dclk_4 => Net_191_local ,
            dclk_glb_5 => Net_682 ,
            dclk_5 => Net_682_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_DS:TimerHW\
        PORT MAP (
            clock => Net_682 ,
            enable => __ONE__ ,
            tc => \Timer_DS:Net_51\ ,
            cmp => \Timer_DS:Net_261\ ,
            irq => Net_697 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |   Rx_BT(0) | FB(Net_228)
     |   1 |     * |      NONE |         CMOS_OUT |   Tx_BT(0) | In(Net_232)
-----+-----+-------+-----------+------------------+------------+------------
   1 |   4 |     * |      NONE |         CMOS_OUT |     IN4(0) | In(Net_423)
     |   5 |     * |      NONE |         CMOS_OUT |     IN3(0) | In(Net_422)
     |   6 |     * |      NONE |         CMOS_OUT |  DirPin(0) | 
     |   7 |     * |      NONE |         CMOS_OUT | StepPin(0) | 
-----+-----+-------+-----------+------------------+------------+------------
   2 |   3 |     * |      NONE |         CMOS_OUT | Trigger(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    Echo(0) | FB(Net_268)
-----+-----+-------+-----------+------------------+------------+------------
   3 |   3 |     * |      NONE |         CMOS_OUT |     IN2(0) | In(Net_100)
     |   4 |     * |      NONE |         CMOS_OUT |     IN1(0) | In(Net_72)
-----+-----+-------+-----------+------------------+------------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |   Rx_PC(0) | FB(Net_5)
     |   7 |     * |      NONE |         CMOS_OUT |   Tx_PC(0) | In(Net_8)
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.123ms
Digital Placement phase: Elapsed time ==> 3s.608ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Motor_Test_r.vh2" --pcf-path "Motor_Test.pco" --des-name "Motor_Test" --dsf-path "Motor_Test.dsf" --sdc-path "Motor_Test.sdc" --lib-path "Motor_Test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.696ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.487ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Motor_Test_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.411ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.590ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.260ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.262ms
API generation phase: Elapsed time ==> 4s.961ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.000ms
