Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Nov 26 15:48:04 2019
| Host             : DESKTOP-3EC4Q02 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.248        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.148        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        5 |       --- |             --- |
| Slice Logic    |     0.003 |     1671 |       --- |             --- |
|   LUT as Logic |     0.002 |      660 |     63400 |            1.04 |
|   CARRY4       |    <0.001 |      100 |     15850 |            0.63 |
|   Register     |    <0.001 |      602 |    126800 |            0.47 |
|   F7/F8 Muxes  |    <0.001 |        6 |     63400 |           <0.01 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      159 |       --- |             --- |
| Signals        |     0.005 |     1320 |       --- |             --- |
| Block RAM      |     0.016 |       58 |       135 |           42.96 |
| MMCM           |     0.115 |        1 |         6 |           16.67 |
| DSPs           |     0.001 |        2 |       240 |            0.83 |
| I/O            |     0.002 |       16 |       210 |            7.62 |
| Static Power   |     0.100 |          |           |                 |
| Total          |     0.248 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.030 |      0.017 |
| Vccaux    |       1.800 |     0.082 |       0.064 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+------------------------------------+-----------------+
| Clock                     | Domain                             | Constraint (ns) |
+---------------------------+------------------------------------+-----------------+
| clk/inst/Clk100MHz        | CLK100MHZ_IBUF_BUFG                |            10.0 |
| clkfbout_ClockingWizard   | clk/inst/clkfbout_ClockingWizard   |            40.0 |
| pixelClock_ClockingWizard | clk/inst/pixelClock_ClockingWizard |            39.7 |
+---------------------------+------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| top                                                    |     0.148 |
|   VSync                                                |    <0.001 |
|     HS                                                 |    <0.001 |
|   VideoMem                                             |     0.007 |
|     U0                                                 |     0.007 |
|       inst_blk_mem_gen                                 |     0.007 |
|         gnbram.gnativebmg.native_blk_mem_gen           |     0.007 |
|           valid.cstr                                   |     0.007 |
|             bindec_a.bindec_inst_a                     |    <0.001 |
|             bindec_b.bindec_inst_b                     |    <0.001 |
|             has_mux_b.B                                |    <0.001 |
|             ramloop[0].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[10].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[11].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[12].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[13].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[14].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[15].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[16].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[1].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[2].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[3].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[4].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[5].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[6].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[7].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[8].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[9].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|   VideoMem2                                            |     0.010 |
|     U0                                                 |     0.010 |
|       inst_blk_mem_gen                                 |     0.010 |
|         gnbram.gnativebmg.native_blk_mem_gen           |     0.010 |
|           valid.cstr                                   |     0.010 |
|             bindec_a.bindec_inst_a                     |    <0.001 |
|             bindec_b.bindec_inst_b                     |    <0.001 |
|             has_mux_b.B                                |    <0.001 |
|             ramloop[0].ram.r                           |     0.002 |
|               prim_noinit.ram                          |     0.002 |
|             ramloop[10].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[11].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[12].ram.r                          |     0.002 |
|               prim_noinit.ram                          |     0.002 |
|             ramloop[13].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[14].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[15].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[16].ram.r                          |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[1].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[2].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[3].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[4].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[5].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[6].ram.r                           |     0.002 |
|               prim_noinit.ram                          |     0.002 |
|             ramloop[7].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[8].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|             ramloop[9].ram.r                           |    <0.001 |
|               prim_noinit.ram                          |    <0.001 |
|   clk                                                  |     0.115 |
|     inst                                               |     0.115 |
|   fifop                                                |     0.001 |
|     U0                                                 |     0.001 |
|       inst_fifo_gen                                    |     0.001 |
|         gconvfifo.rf                                   |     0.001 |
|           grf.rf                                       |     0.001 |
|             gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|               grss.rsts                                |    <0.001 |
|                 c1                                     |    <0.001 |
|                 c2                                     |    <0.001 |
|               rpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|               gwss.wsts                                |    <0.001 |
|                 c0                                     |    <0.001 |
|                 c1                                     |    <0.001 |
|               wpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.mem                      |     0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                 |     0.001 |
|                 inst_blk_mem_gen                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|                     valid.cstr                         |     0.001 |
|                       ramloop[0].ram.r                 |     0.001 |
|                         prim_noinit.ram                |     0.001 |
+--------------------------------------------------------+-----------+


