{"search-results": {"opensearch:totalResults": "42", "opensearch:startIndex": "0", "opensearch:itemsPerPage": "42", "opensearch:Query": {"@role": "request", "@searchTerms": "issn(10162364)", "@startPage": "0"}, "link": [{"@_fa": "true", "@ref": "self", "@href": "https://api.elsevier.com/content/search/scopus?start=0&count=200&query=issn%2810162364%29&date=1998&httpAccept=application/json&apiKey=ad4e12568b69167a2d25213b52923901&insttoken=0363e8707601cf3e7f27138d2b25f9e4", "@type": "application/json"}, {"@_fa": "true", "@ref": "first", "@href": "https://api.elsevier.com/content/search/scopus?start=0&count=200&query=issn%2810162364%29&date=1998&httpAccept=application/json&apiKey=ad4e12568b69167a2d25213b52923901&insttoken=0363e8707601cf3e7f27138d2b25f9e4", "@type": "application/json"}], "entry": [{"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032281192", "dc:identifier": "SCOPUS_ID:0032281192", "dc:title": "Multi-node broadcasting in hypercubes and star graphs", "dc:creator": "Tseng Y.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "4", "prism:pageRange": "809-820", "prism:coverDate": "1998-12-01", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": null}], "authkeywords": "Collective communication | Hypercube | Interconnection network | Many-to-all roadcasting | Parallel architecture | Routing | Star graph", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032274426", "dc:identifier": "SCOPUS_ID:0032274426", "dc:title": "Fault-tolerant routing algorithm for meshes eithout using virtual channels", "dc:creator": "Chen K.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "4", "prism:pageRange": "765-783", "prism:coverDate": "1998-12-01", "citedby-count": "52", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Deadlock-free | Fault tolerance | Routing | Virtual channel | Wormhole routing", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032270285", "dc:identifier": "SCOPUS_ID:0032270285", "dc:title": "Design and implementation of cohesion", "dc:creator": "Shieh C.K.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "4", "prism:pageRange": "725-741", "prism:coverDate": "1998-12-01", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Distributed shared memory | Multiple consistency protocols | Upcall mechanism", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032268957", "dc:identifier": "SCOPUS_ID:0032268957", "dc:title": "A new relaxed memory consistency model for shared-memory multiprocessors with parallel-multithreaded processing elements", "dc:creator": "Wu C.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "4", "prism:pageRange": "785-808", "prism:coverDate": "1998-12-01", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": null}], "authkeywords": "Barrier | Memory consistency model | Multiprocessor | Multithread | Performance evaluation | PSC model | Synchronization | Write cache", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032268711", "dc:identifier": "SCOPUS_ID:0032268711", "dc:title": "Forecasting and analysis of marketing data using neural networks", "dc:creator": "Yao J.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "4", "prism:pageRange": "843-862", "prism:coverDate": "1998-12-01", "citedby-count": "56", "affiliation": [{"@_fa": "true", "affiliation-country": "Singapore"}], "authkeywords": "Artificial neural networks | Marketing decision support systems | Marketing mix | Sales forecasting | Variable reduction", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032268583", "dc:identifier": "SCOPUS_ID:0032268583", "dc:title": "Finding space-optimal linear array for uniform dependence algorithms with arbitrary convex index sets", "dc:creator": "Ke J.Y.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "4", "prism:pageRange": "743-763", "prism:coverDate": "1998-12-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Allocation vector | Linear schedule | Norm | Space optimal | uniform dependence algorithms", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032266643", "dc:identifier": "SCOPUS_ID:0032266643", "dc:title": "Concurrent error detection, diagnosis, and fault tolerance for switched-capacitor filters", "dc:creator": "Lee K.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "4", "prism:pageRange": "863-890", "prism:coverDate": "1998-12-01", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Analog circuit testing | Concurrent testing | Error detection | Fault diagnosis | Fault tolerance | Switched-capacitor filters", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032260901", "dc:identifier": "SCOPUS_ID:0032260901", "dc:title": "A case study: Synthesis and exploration of instruction set design for application-specific symbolic computing", "dc:creator": "Huang I.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "4", "prism:pageRange": "821-842", "prism:coverDate": "1998-12-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Application specific instruction set processor | Architectural analysis | Design exploration | Instruction set architecture synthesis", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032259448", "dc:identifier": "SCOPUS_ID:0032259448", "dc:title": "Time-constrained distributed program reliability analysis", "dc:creator": "Chen D.J.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "4", "prism:pageRange": "891-911", "prism:coverDate": "1998-12-01", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Distribute system reliability | Distributed program reliability | File spanning forest | File spanning tree | Reliability", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032256107", "dc:identifier": "SCOPUS_ID:0032256107", "dc:title": "Compiling array references with affine functions for data-rarallel programs", "dc:creator": "Wei W.H.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "4", "prism:pageRange": "695-723", "prism:coverDate": "1998-12-01", "citedby-count": "5", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": null}, {"@_fa": "true", "affiliation-country": "China"}, {"@_fa": "true", "affiliation-country": "China"}], "authkeywords": "Communication set | Data-parallel language | Distributed memory multicomputers | HPF | Parallelizing compilers | SPMD", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/11744322248", "dc:identifier": "SCOPUS_ID:11744322248", "dc:title": "Entity overloading for mixed-signal abstraction in VHDL", "dc:creator": "Richard Shi C.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "3", "prism:pageRange": "633-644", "prism:coverDate": "1998-09-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}], "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032166004", "dc:identifier": "SCOPUS_ID:0032166004", "dc:title": "A general structure of feedback shift registers for built-in self test", "dc:creator": "Lee K.J.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "3", "prism:pageRange": "645-667", "prism:coverDate": "1998-09-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": null}], "authkeywords": "Linear feedback shift register | Mixed-type feedback shift register | Multiple input signature analyzer | Pseudorandom pattern generator", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032165316", "dc:identifier": "SCOPUS_ID:0032165316", "dc:title": "A unified approach to object-oriented VHDL", "dc:creator": "Radetzki M.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "3", "prism:pageRange": "523-545", "prism:coverDate": "1998-09-01", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affiliation-country": "Germany"}, {"@_fa": "true", "affiliation-country": "Germany"}, {"@_fa": "true", "affiliation-country": null}], "authkeywords": "Design | Hardware | Modeling | Object-oriented | Reuse | System level | VHDL", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032165081", "dc:identifier": "SCOPUS_ID:0032165081", "dc:title": "Control / data-flow analysis for VHDL semantic extraction", "dc:creator": "Hsieh Y.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "3", "prism:pageRange": "547-565", "prism:coverDate": "1998-09-01", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": null}, {"@_fa": "true", "affiliation-country": null}], "authkeywords": "Control/data-flow analysis | Memory semantics extraction | Model abstraction | Model partitioning | VHDL semantics extraction", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032165080", "dc:identifier": "SCOPUS_ID:0032165080", "dc:title": "Rapid prototyping of hardware/software codesign for embedded signal processing", "dc:creator": "Hwang Y.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "3", "prism:pageRange": "605-632", "prism:coverDate": "1998-09-01", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Communication interface | Embedded system | Field programmable gate array | Hardware description language | Hardware/software codesign | Hardware/software partitioning | Rapid prototyping | Target board", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032163043", "dc:identifier": "SCOPUS_ID:0032163043", "dc:title": "A logical fault model for library coherence checking", "dc:creator": "Tung S.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "3", "prism:pageRange": "567-586", "prism:coverDate": "1998-09-01", "citedby-count": "7", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Cell Library | Coherence Checking | Fault Model | Port Order Fault (POF) | Test Pattern Generation | Verification", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032162608", "dc:identifier": "SCOPUS_ID:0032162608", "dc:title": "A two-phase fault simulation scheme for sequential circuits", "dc:creator": "Wu W.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "3", "prism:pageRange": "669-686", "prism:coverDate": "1998-09-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Computer-aided-design | Digital testing | Fault simulation | Sequential circuits | Untestable faults", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032162447", "dc:identifier": "SCOPUS_ID:0032162447", "dc:title": "Embedded system design using soft-core processor and Valen-C", "dc:creator": "Yasuura H.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "3", "prism:pageRange": "587-603", "prism:coverDate": "1998-09-01", "citedby-count": "14", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Japan"}, {"@_fa": "true", "affiliation-country": "Japan"}, {"@_fa": "true", "affiliation-country": "Japan"}], "authkeywords": "Core Processors | Datapath Width | Embedded Systems | RAM | Retargetable Compiler | ROM | System Optimization", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032099958", "dc:identifier": "SCOPUS_ID:0032099958", "dc:title": "Application of a synthesis algorithm to flexible manufacturing system", "dc:creator": "Chao D.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "409-447", "prism:coverDate": "1998-06-01", "citedby-count": "5", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Algorithm | Automated manufacturing system | Boundedness | CAD tool | Concurrent system | Deadlock | Liveness | Local concurrent set | Local exclusive set | Petri net | Processes | Rules | Structural relationship | Synthesis | Temporal matrix | X-Window", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032098030", "dc:identifier": "SCOPUS_ID:0032098030", "dc:title": "One and two-parameter blending for parametric surfaces", "dc:creator": "Chuang J.H.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "461-477", "prism:coverDate": "1998-06-01", "citedby-count": "8", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Exact representations | Parametric surfaces | Surface blending", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032097871", "dc:identifier": "SCOPUS_ID:0032097871", "dc:title": "Vague reasoning and knowledge representation using extended fuzzy Petri nets", "dc:creator": "Chen S.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "391-408", "prism:coverDate": "1998-06-01", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Extended fuzzy Petri net | Fuzzy Petri net | Fuzzy production rule | Knowledge representation | Rule-based system | Vague set | Vague value", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032097290", "dc:identifier": "SCOPUS_ID:0032097290", "dc:title": "A new approach to verifying conceptual models", "dc:creator": "Lee J.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "347-367", "prism:coverDate": "1998-06-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Conceptual graphs | Conceptual model | Constraints network | Task-based specifications | Verification", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032096842", "dc:identifier": "SCOPUS_ID:0032096842", "dc:title": "Ring data for invariant recognition of handwritten chinese characters", "dc:creator": "Tseng D.C.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "479-497", "prism:coverDate": "1998-06-01", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Handwritten Chinese character recognition, invariant | Preclassification | Ring data", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032095692", "dc:identifier": "SCOPUS_ID:0032095692", "dc:title": "Optimal algorithms for interval graphs", "dc:creator": "Wang Y.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "449-459", "prism:coverDate": "1998-06-01", "citedby-count": "4", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Connected component | Eccentricity | EREW PRAM computational model | Graph theory | Interval graph | Parallel algorithm | Single source all destinations | Spanning tree", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032095691", "dc:identifier": "SCOPUS_ID:0032095691", "dc:title": "Automatically adjusting crossover ratios of multiple crossover operators", "dc:creator": "Hong T.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "369-390", "prism:coverDate": "1998-06-01", "citedby-count": "12", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": null}], "authkeywords": "Crossover ratio | Dynamic crossover | Fitness value | Generation | Genetic algorithm | Offspring", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032095557", "dc:identifier": "SCOPUS_ID:0032095557", "dc:title": "Performance of shared caches on multithreaded architectures", "dc:creator": "Chen Y.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "499-514", "prism:coverDate": "1998-06-01", "citedby-count": "2", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Cache system | Computer architecture | Multithreaded execution | Performance evaluation | Scheduling", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032095526", "dc:identifier": "SCOPUS_ID:0032095526", "dc:title": "A new hybrid learning algorithm for non-linear boundaries", "dc:creator": "Wang C.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "305-325", "prism:coverDate": "1998-06-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": null}], "authkeywords": "Back-propagation learning | Classification tree | Entropy-tree net | Information theory", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032094816", "dc:identifier": "SCOPUS_ID:0032094816", "dc:title": "Primal-dual version spaces for acquisition of disjunctive concepts", "dc:creator": "Hong T.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "2", "prism:pageRange": "327-345", "prism:coverDate": "1998-06-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "China"}], "authkeywords": "Disjunctive concepts | Dual version space | Incremental learning | Multiple version spaces | Primal version space | Version space", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032028908", "dc:identifier": "SCOPUS_ID:0032028908", "dc:title": "Replication and partitioning for data arrays in distributed memory systems", "dc:creator": "Wang S.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "281-298", "prism:coverDate": "1998-03-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Array alignment | Data partitioning | Data replication | Distributed memory systmes | Single program multiple data", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032028907", "dc:identifier": "SCOPUS_ID:0032028907", "dc:title": "Compiler techniques for minimizing link contention of linear-constant communication on k-ary n-cubes", "dc:creator": "Wang C.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "53-78", "prism:coverDate": "1998-03-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "k-ary n-cubes | Linear-constant communication | Link contention | Processor mapping | Wormhole routing", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032028841", "dc:identifier": "SCOPUS_ID:0032028841", "dc:title": "Determining the idle time of a tiling: New results", "dc:creator": "Desprez F.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "167-190", "prism:coverDate": "1998-03-01", "citedby-count": "21", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "France"}, {"@_fa": "true", "affiliation-country": "France"}, {"@_fa": "true", "affiliation-country": "France"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Block-cyclic distribution | Distributed arrays | HFP (High Performance Fortran) | MPI (Message Passing Interface) | Redistribution | Scheduling", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032026355", "dc:identifier": "SCOPUS_ID:0032026355", "dc:title": "Simulated evolution based parallel code generation for programmable DSP processors", "dc:creator": "Hwang Y.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "139-165", "prism:coverDate": "1998-03-01", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Code generation | Compiler | Digital signal processors | Instruction scheduling | Memory assignment | Register allocation | Simulated evolution", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032026122", "dc:identifier": "SCOPUS_ID:0032026122", "dc:title": "An interprocedural framework for determining efficient array data redistributions", "dc:creator": "Gupta S.K.S.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "27-51", "prism:coverDate": "1998-03-01", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affiliation-country": "India"}, {"@_fa": "true", "affiliation-country": "India"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Compiler optimization | Data redistribution | Distributed memory machine | Dynamic programming | Flow analysis | High Performance Fortran (HPF) | Intermediate representations | Interprocedural analysis", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032025421", "dc:identifier": "SCOPUS_ID:0032025421", "dc:title": "Algorithmic concept recognition support for automatic parallelization: A case study on loop optimization and parallelization", "dc:creator": "Di Martino B.D.I.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "191-203", "prism:coverDate": "1998-03-01", "citedby-count": "5", "affiliation": [{"@_fa": "true", "affiliation-country": "Italy"}, {"@_fa": "true", "affiliation-country": "Italy"}, {"@_fa": "true", "affiliation-country": "Austria"}, {"@_fa": "true", "affiliation-country": "Italy"}, {"@_fa": "true", "affiliation-country": "Italy"}], "authkeywords": "Algorithmic pattern recognition | Automated code replacement with optimized Libraries | Automated program understanding | Knowledge based program transformation and optimization | Program analysis", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032025292", "dc:identifier": "SCOPUS_ID:0032025292", "dc:title": "Locality optimization algorithms for compilation of out-of-core codes", "dc:creator": "Kandemir M.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "107-138", "prism:coverDate": "1998-03-01", "citedby-count": "7", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Compilation techniques | Global I/O optimization | Loop transformations | Out-of-core computations | Parallel I/O", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032023637", "dc:identifier": "SCOPUS_ID:0032023637", "dc:title": "KU-Loop scheme: An efficient loop unfolding scheme for multithreaded computation", "dc:creator": "Ha S.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "223-236", "prism:coverDate": "1998-03-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "South Korea"}], "authkeywords": "Communication | Loop unfolding | Loop unfolding degree | Multithreading | Synchronization", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032023532", "dc:identifier": "SCOPUS_ID:0032023532", "dc:title": "Supporting efficient tree structures for distributed scientific computation", "dc:creator": "Liu P.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "79-105", "prism:coverDate": "1998-03-01", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Class library | Data structures | Distributed scientific computation | n-body simulations | Parallel trees", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032023384", "dc:identifier": "SCOPUS_ID:0032023384", "dc:title": "Reducing register pressure in software pipelining", "dc:creator": "S\u00e1nchez F.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "265-279", "prism:coverDate": "1998-03-01", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Spain"}], "authkeywords": "Incremental scheduling | Register optimization | Register pressure | Retiming | Software pipeling | Span reduction", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032022963", "dc:identifier": "SCOPUS_ID:0032022963", "dc:title": "Efficient run-time parallelization for DO loops", "dc:creator": "Yang C.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "237-253", "prism:coverDate": "1998-03-01", "citedby-count": "1", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Executor | Inspector | Loop parallelization | Multiprocessor systems | Parallelizing compiler | Run-time", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032022962", "dc:identifier": "SCOPUS_ID:0032022962", "dc:title": "Integrating parallelizing compilation technology and processor architecture for cost-effective concurrent multithreading", "dc:creator": "Tsai J.Y.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "205-222", "prism:coverDate": "1998-03-01", "citedby-count": "7", "affiliation": [{"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "China"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Compiler-architecture integration | Instruction window | Instruction-level parallelism | Multithreading | Parallel compilation techniques | Processor architecture | Run-time dependence checking | Speculation | Thread-level parallelism", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032022106", "dc:identifier": "SCOPUS_ID:0032022106", "dc:title": "Efficient run-time scheduling for parallelizing partially parallel loops", "dc:creator": "Huang T.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "255-264", "prism:coverDate": "1998-03-01", "citedby-count": "3", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}], "authkeywords": "Inspector-executor | Partially parallel loop | Run-time parallelization | Shared-memory multiprocessors | Wavefront", "openaccess": "0", "openaccessFlag": false}, {"@_fa": "true", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/0032022105", "dc:identifier": "SCOPUS_ID:0032022105", "dc:title": "On the effectiveness of compiler-time scheduling approaches for distributed memory multiprocessor", "dc:creator": "Liou J.", "prism:publicationName": "Journal of Information Science and Engineering", "prism:issn": "10162364", "prism:volume": "14", "prism:issueIdentifier": "1", "prism:pageRange": "7-26", "prism:coverDate": "1998-03-01", "citedby-count": "0", "affiliation": [{"@_fa": "true", "affiliation-country": "Taiwan"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}, {"@_fa": "true", "affiliation-country": "United States"}], "authkeywords": "Clustering | Load balancing | Parallel compiler | Scheduling | Task graph", "openaccess": "0", "openaccessFlag": false}]}}