ARM GAS  /tmp/ccfiFRaw.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB220:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccfiFRaw.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 71 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccfiFRaw.s 			page 3


  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 71 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 71 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 72 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 72 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 72 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 72 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 72 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 79 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE220:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_ADC_MspInit:
  92              	.LVL0:
  93              	.LFB221:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccfiFRaw.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 88 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 88 1 is_stmt 0 view .LVU15
  99 0000 30B5     		push	{r4, r5, lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 12
 102              		.cfi_offset 4, -12
 103              		.cfi_offset 5, -8
 104              		.cfi_offset 14, -4
 105 0002 89B0     		sub	sp, sp, #36
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 48
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 89 3 is_stmt 1 view .LVU16
 109              		.loc 1 89 20 is_stmt 0 view .LVU17
 110 0004 0023     		movs	r3, #0
 111 0006 0393     		str	r3, [sp, #12]
 112 0008 0493     		str	r3, [sp, #16]
 113 000a 0593     		str	r3, [sp, #20]
 114 000c 0693     		str	r3, [sp, #24]
 115 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 116              		.loc 1 90 3 is_stmt 1 view .LVU18
 117              		.loc 1 90 10 is_stmt 0 view .LVU19
 118 0010 0268     		ldr	r2, [r0]
 119              		.loc 1 90 5 view .LVU20
 120 0012 03F18043 		add	r3, r3, #1073741824
 121 0016 03F59033 		add	r3, r3, #73728
 122 001a 9A42     		cmp	r2, r3
 123 001c 01D0     		beq	.L9
 124              	.LVL1:
 125              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 101:Core/Src/stm32f4xx_hal_msp.c ****     */
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 106:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccfiFRaw.s 			page 5


 107:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 119:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 120:Core/Src/stm32f4xx_hal_msp.c ****     {
 121:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 122:Core/Src/stm32f4xx_hal_msp.c ****     }
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt Init */
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 128:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 132:Core/Src/stm32f4xx_hal_msp.c ****   }
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c **** }
 126              		.loc 1 134 1 view .LVU21
 127 001e 09B0     		add	sp, sp, #36
 128              	.LCFI4:
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 12
 131              		@ sp needed
 132 0020 30BD     		pop	{r4, r5, pc}
 133              	.LVL2:
 134              	.L9:
 135              	.LCFI5:
 136              		.cfi_restore_state
 137              		.loc 1 134 1 view .LVU22
 138 0022 0446     		mov	r4, r0
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 96 5 is_stmt 1 view .LVU23
 140              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 96 5 view .LVU24
 142 0024 0025     		movs	r5, #0
 143 0026 0195     		str	r5, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 96 5 view .LVU25
 145 0028 03F58C33 		add	r3, r3, #71680
 146 002c 5A6C     		ldr	r2, [r3, #68]
 147 002e 42F48072 		orr	r2, r2, #256
 148 0032 5A64     		str	r2, [r3, #68]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 96 5 view .LVU26
 150 0034 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccfiFRaw.s 			page 6


 151 0036 02F48072 		and	r2, r2, #256
 152 003a 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 96 5 view .LVU27
 154 003c 019A     		ldr	r2, [sp, #4]
 155              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 96 5 view .LVU28
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 98 5 view .LVU29
 158              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 98 5 view .LVU30
 160 003e 0295     		str	r5, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 98 5 view .LVU31
 162 0040 1A6B     		ldr	r2, [r3, #48]
 163 0042 42F00202 		orr	r2, r2, #2
 164 0046 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 98 5 view .LVU32
 166 0048 1B6B     		ldr	r3, [r3, #48]
 167 004a 03F00203 		and	r3, r3, #2
 168 004e 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 98 5 view .LVU33
 170 0050 029B     		ldr	r3, [sp, #8]
 171              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 98 5 view .LVU34
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 173              		.loc 1 102 5 view .LVU35
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174              		.loc 1 102 25 is_stmt 0 view .LVU36
 175 0052 0123     		movs	r3, #1
 176 0054 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 103 5 is_stmt 1 view .LVU37
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 103 26 is_stmt 0 view .LVU38
 179 0056 0323     		movs	r3, #3
 180 0058 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 181              		.loc 1 104 5 is_stmt 1 view .LVU39
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 182              		.loc 1 105 5 view .LVU40
 183 005a 03A9     		add	r1, sp, #12
 184 005c 1448     		ldr	r0, .L11
 185              	.LVL3:
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 186              		.loc 1 105 5 is_stmt 0 view .LVU41
 187 005e FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL4:
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 189              		.loc 1 109 5 is_stmt 1 view .LVU42
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 190              		.loc 1 109 24 is_stmt 0 view .LVU43
ARM GAS  /tmp/ccfiFRaw.s 			page 7


 191 0062 1448     		ldr	r0, .L11+4
 192 0064 144B     		ldr	r3, .L11+8
 193 0066 0360     		str	r3, [r0]
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 194              		.loc 1 110 5 is_stmt 1 view .LVU44
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 195              		.loc 1 110 28 is_stmt 0 view .LVU45
 196 0068 4560     		str	r5, [r0, #4]
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 197              		.loc 1 111 5 is_stmt 1 view .LVU46
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 198              		.loc 1 111 30 is_stmt 0 view .LVU47
 199 006a 8560     		str	r5, [r0, #8]
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 200              		.loc 1 112 5 is_stmt 1 view .LVU48
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 201              		.loc 1 112 30 is_stmt 0 view .LVU49
 202 006c C560     		str	r5, [r0, #12]
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 203              		.loc 1 113 5 is_stmt 1 view .LVU50
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 204              		.loc 1 113 27 is_stmt 0 view .LVU51
 205 006e 4FF48063 		mov	r3, #1024
 206 0072 0361     		str	r3, [r0, #16]
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 207              		.loc 1 114 5 is_stmt 1 view .LVU52
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 208              		.loc 1 114 40 is_stmt 0 view .LVU53
 209 0074 4FF40063 		mov	r3, #2048
 210 0078 4361     		str	r3, [r0, #20]
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 211              		.loc 1 115 5 is_stmt 1 view .LVU54
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 212              		.loc 1 115 37 is_stmt 0 view .LVU55
 213 007a 4FF40053 		mov	r3, #8192
 214 007e 8361     		str	r3, [r0, #24]
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 215              		.loc 1 116 5 is_stmt 1 view .LVU56
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 216              		.loc 1 116 25 is_stmt 0 view .LVU57
 217 0080 4FF48073 		mov	r3, #256
 218 0084 C361     		str	r3, [r0, #28]
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 219              		.loc 1 117 5 is_stmt 1 view .LVU58
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 220              		.loc 1 117 29 is_stmt 0 view .LVU59
 221 0086 0562     		str	r5, [r0, #32]
 118:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 222              		.loc 1 118 5 is_stmt 1 view .LVU60
 118:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 223              		.loc 1 118 29 is_stmt 0 view .LVU61
 224 0088 4562     		str	r5, [r0, #36]
 119:Core/Src/stm32f4xx_hal_msp.c ****     {
 225              		.loc 1 119 5 is_stmt 1 view .LVU62
 119:Core/Src/stm32f4xx_hal_msp.c ****     {
 226              		.loc 1 119 9 is_stmt 0 view .LVU63
 227 008a FFF7FEFF 		bl	HAL_DMA_Init
ARM GAS  /tmp/ccfiFRaw.s 			page 8


 228              	.LVL5:
 119:Core/Src/stm32f4xx_hal_msp.c ****     {
 229              		.loc 1 119 8 view .LVU64
 230 008e 58B9     		cbnz	r0, .L10
 231              	.L7:
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 232              		.loc 1 124 5 is_stmt 1 view .LVU65
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 233              		.loc 1 124 5 view .LVU66
 234 0090 084B     		ldr	r3, .L11+4
 235 0092 A363     		str	r3, [r4, #56]
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 124 5 view .LVU67
 237 0094 9C63     		str	r4, [r3, #56]
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 238              		.loc 1 124 5 view .LVU68
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 239              		.loc 1 127 5 view .LVU69
 240 0096 0022     		movs	r2, #0
 241 0098 1146     		mov	r1, r2
 242 009a 1220     		movs	r0, #18
 243 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 244              	.LVL6:
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 245              		.loc 1 128 5 view .LVU70
 246 00a0 1220     		movs	r0, #18
 247 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 248              	.LVL7:
 249              		.loc 1 134 1 is_stmt 0 view .LVU71
 250 00a6 BAE7     		b	.L5
 251              	.L10:
 121:Core/Src/stm32f4xx_hal_msp.c ****     }
 252              		.loc 1 121 7 is_stmt 1 view .LVU72
 253 00a8 FFF7FEFF 		bl	Error_Handler
 254              	.LVL8:
 255 00ac F0E7     		b	.L7
 256              	.L12:
 257 00ae 00BF     		.align	2
 258              	.L11:
 259 00b0 00040240 		.word	1073873920
 260 00b4 00000000 		.word	hdma_adc1
 261 00b8 10640240 		.word	1073898512
 262              		.cfi_endproc
 263              	.LFE221:
 265              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_ADC_MspDeInit
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_ADC_MspDeInit:
 273              	.LVL9:
 274              	.LFB222:
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c **** /**
 137:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 138:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  /tmp/ccfiFRaw.s 			page 9


 139:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 140:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 141:Core/Src/stm32f4xx_hal_msp.c **** */
 142:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 143:Core/Src/stm32f4xx_hal_msp.c **** {
 275              		.loc 1 143 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 144:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 279              		.loc 1 144 3 view .LVU74
 280              		.loc 1 144 10 is_stmt 0 view .LVU75
 281 0000 0268     		ldr	r2, [r0]
 282              		.loc 1 144 5 view .LVU76
 283 0002 0B4B     		ldr	r3, .L20
 284 0004 9A42     		cmp	r2, r3
 285 0006 00D0     		beq	.L19
 286 0008 7047     		bx	lr
 287              	.L19:
 143:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 288              		.loc 1 143 1 view .LVU77
 289 000a 10B5     		push	{r4, lr}
 290              	.LCFI6:
 291              		.cfi_def_cfa_offset 8
 292              		.cfi_offset 4, -8
 293              		.cfi_offset 14, -4
 294 000c 0446     		mov	r4, r0
 145:Core/Src/stm32f4xx_hal_msp.c ****   {
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 149:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 150:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 295              		.loc 1 150 5 is_stmt 1 view .LVU78
 296 000e 094A     		ldr	r2, .L20+4
 297 0010 536C     		ldr	r3, [r2, #68]
 298 0012 23F48073 		bic	r3, r3, #256
 299 0016 5364     		str	r3, [r2, #68]
 151:Core/Src/stm32f4xx_hal_msp.c **** 
 152:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 154:Core/Src/stm32f4xx_hal_msp.c ****     */
 155:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0);
 300              		.loc 1 155 5 view .LVU79
 301 0018 0121     		movs	r1, #1
 302 001a 0748     		ldr	r0, .L20+8
 303              	.LVL10:
 304              		.loc 1 155 5 is_stmt 0 view .LVU80
 305 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 306              	.LVL11:
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 158:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 307              		.loc 1 158 5 is_stmt 1 view .LVU81
 308 0020 A06B     		ldr	r0, [r4, #56]
 309 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 310              	.LVL12:
ARM GAS  /tmp/ccfiFRaw.s 			page 10


 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 161:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 311              		.loc 1 161 5 view .LVU82
 312 0026 1220     		movs	r0, #18
 313 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 314              	.LVL13:
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 165:Core/Src/stm32f4xx_hal_msp.c ****   }
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c **** }
 315              		.loc 1 167 1 is_stmt 0 view .LVU83
 316 002c 10BD     		pop	{r4, pc}
 317              	.LVL14:
 318              	.L21:
 319              		.loc 1 167 1 view .LVU84
 320 002e 00BF     		.align	2
 321              	.L20:
 322 0030 00200140 		.word	1073815552
 323 0034 00380240 		.word	1073887232
 324 0038 00040240 		.word	1073873920
 325              		.cfi_endproc
 326              	.LFE222:
 328              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 329              		.align	1
 330              		.global	HAL_TIM_Base_MspInit
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 335              	HAL_TIM_Base_MspInit:
 336              	.LVL15:
 337              	.LFB223:
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c **** /**
 170:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 171:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 172:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 173:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 174:Core/Src/stm32f4xx_hal_msp.c **** */
 175:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 176:Core/Src/stm32f4xx_hal_msp.c **** {
 338              		.loc 1 176 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 8
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 177:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 342              		.loc 1 177 3 view .LVU86
 343              		.loc 1 177 15 is_stmt 0 view .LVU87
 344 0000 0368     		ldr	r3, [r0]
 345              		.loc 1 177 5 view .LVU88
 346 0002 B3F1804F 		cmp	r3, #1073741824
 347 0006 00D0     		beq	.L28
 348 0008 7047     		bx	lr
 349              	.L28:
 176:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
ARM GAS  /tmp/ccfiFRaw.s 			page 11


 350              		.loc 1 176 1 view .LVU89
 351 000a 00B5     		push	{lr}
 352              	.LCFI7:
 353              		.cfi_def_cfa_offset 4
 354              		.cfi_offset 14, -4
 355 000c 83B0     		sub	sp, sp, #12
 356              	.LCFI8:
 357              		.cfi_def_cfa_offset 16
 178:Core/Src/stm32f4xx_hal_msp.c ****   {
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 358              		.loc 1 183 5 is_stmt 1 view .LVU90
 359              	.LBB6:
 360              		.loc 1 183 5 view .LVU91
 361 000e 0021     		movs	r1, #0
 362 0010 0191     		str	r1, [sp, #4]
 363              		.loc 1 183 5 view .LVU92
 364 0012 03F50E33 		add	r3, r3, #145408
 365 0016 1A6C     		ldr	r2, [r3, #64]
 366 0018 42F00102 		orr	r2, r2, #1
 367 001c 1A64     		str	r2, [r3, #64]
 368              		.loc 1 183 5 view .LVU93
 369 001e 1B6C     		ldr	r3, [r3, #64]
 370 0020 03F00103 		and	r3, r3, #1
 371 0024 0193     		str	r3, [sp, #4]
 372              		.loc 1 183 5 view .LVU94
 373 0026 019B     		ldr	r3, [sp, #4]
 374              	.LBE6:
 375              		.loc 1 183 5 view .LVU95
 184:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 376              		.loc 1 185 5 view .LVU96
 377 0028 0A46     		mov	r2, r1
 378 002a 1C20     		movs	r0, #28
 379              	.LVL16:
 380              		.loc 1 185 5 is_stmt 0 view .LVU97
 381 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 382              	.LVL17:
 186:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 383              		.loc 1 186 5 is_stmt 1 view .LVU98
 384 0030 1C20     		movs	r0, #28
 385 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 386              	.LVL18:
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 190:Core/Src/stm32f4xx_hal_msp.c ****   }
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c **** }
 387              		.loc 1 192 1 is_stmt 0 view .LVU99
 388 0036 03B0     		add	sp, sp, #12
 389              	.LCFI9:
 390              		.cfi_def_cfa_offset 4
 391              		@ sp needed
ARM GAS  /tmp/ccfiFRaw.s 			page 12


 392 0038 5DF804FB 		ldr	pc, [sp], #4
 393              		.cfi_endproc
 394              	.LFE223:
 396              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 397              		.align	1
 398              		.global	HAL_TIM_Base_MspDeInit
 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
 403              	HAL_TIM_Base_MspDeInit:
 404              	.LVL19:
 405              	.LFB224:
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c **** /**
 195:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 196:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 197:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 198:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 199:Core/Src/stm32f4xx_hal_msp.c **** */
 200:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 201:Core/Src/stm32f4xx_hal_msp.c **** {
 406              		.loc 1 201 1 is_stmt 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410              		.loc 1 201 1 is_stmt 0 view .LVU101
 411 0000 08B5     		push	{r3, lr}
 412              	.LCFI10:
 413              		.cfi_def_cfa_offset 8
 414              		.cfi_offset 3, -8
 415              		.cfi_offset 14, -4
 202:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 416              		.loc 1 202 3 is_stmt 1 view .LVU102
 417              		.loc 1 202 15 is_stmt 0 view .LVU103
 418 0002 0368     		ldr	r3, [r0]
 419              		.loc 1 202 5 view .LVU104
 420 0004 B3F1804F 		cmp	r3, #1073741824
 421 0008 00D0     		beq	.L32
 422              	.LVL20:
 423              	.L29:
 203:Core/Src/stm32f4xx_hal_msp.c ****   {
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 207:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 210:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 211:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 215:Core/Src/stm32f4xx_hal_msp.c ****   }
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c **** }
 424              		.loc 1 217 1 view .LVU105
 425 000a 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccfiFRaw.s 			page 13


 426              	.LVL21:
 427              	.L32:
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 428              		.loc 1 208 5 is_stmt 1 view .LVU106
 429 000c 044A     		ldr	r2, .L33
 430 000e 136C     		ldr	r3, [r2, #64]
 431 0010 23F00103 		bic	r3, r3, #1
 432 0014 1364     		str	r3, [r2, #64]
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 433              		.loc 1 211 5 view .LVU107
 434 0016 1C20     		movs	r0, #28
 435              	.LVL22:
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 436              		.loc 1 211 5 is_stmt 0 view .LVU108
 437 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 438              	.LVL23:
 439              		.loc 1 217 1 view .LVU109
 440 001c F5E7     		b	.L29
 441              	.L34:
 442 001e 00BF     		.align	2
 443              	.L33:
 444 0020 00380240 		.word	1073887232
 445              		.cfi_endproc
 446              	.LFE224:
 448              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 449              		.align	1
 450              		.global	HAL_UART_MspInit
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 455              	HAL_UART_MspInit:
 456              	.LVL24:
 457              	.LFB225:
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c **** /**
 220:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 221:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 222:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 223:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 224:Core/Src/stm32f4xx_hal_msp.c **** */
 225:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 226:Core/Src/stm32f4xx_hal_msp.c **** {
 458              		.loc 1 226 1 is_stmt 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 32
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		.loc 1 226 1 is_stmt 0 view .LVU111
 463 0000 00B5     		push	{lr}
 464              	.LCFI11:
 465              		.cfi_def_cfa_offset 4
 466              		.cfi_offset 14, -4
 467 0002 89B0     		sub	sp, sp, #36
 468              	.LCFI12:
 469              		.cfi_def_cfa_offset 40
 227:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 470              		.loc 1 227 3 is_stmt 1 view .LVU112
 471              		.loc 1 227 20 is_stmt 0 view .LVU113
ARM GAS  /tmp/ccfiFRaw.s 			page 14


 472 0004 0023     		movs	r3, #0
 473 0006 0393     		str	r3, [sp, #12]
 474 0008 0493     		str	r3, [sp, #16]
 475 000a 0593     		str	r3, [sp, #20]
 476 000c 0693     		str	r3, [sp, #24]
 477 000e 0793     		str	r3, [sp, #28]
 228:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 478              		.loc 1 228 3 is_stmt 1 view .LVU114
 479              		.loc 1 228 11 is_stmt 0 view .LVU115
 480 0010 0268     		ldr	r2, [r0]
 481              		.loc 1 228 5 view .LVU116
 482 0012 03F18043 		add	r3, r3, #1073741824
 483 0016 03F58833 		add	r3, r3, #69632
 484 001a 9A42     		cmp	r2, r3
 485 001c 02D0     		beq	.L38
 486              	.LVL25:
 487              	.L35:
 229:Core/Src/stm32f4xx_hal_msp.c ****   {
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 233:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 234:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 237:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 238:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 239:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 240:Core/Src/stm32f4xx_hal_msp.c ****     */
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 246:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 251:Core/Src/stm32f4xx_hal_msp.c ****   }
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c **** }
 488              		.loc 1 253 1 view .LVU117
 489 001e 09B0     		add	sp, sp, #36
 490              	.LCFI13:
 491              		.cfi_remember_state
 492              		.cfi_def_cfa_offset 4
 493              		@ sp needed
 494 0020 5DF804FB 		ldr	pc, [sp], #4
 495              	.LVL26:
 496              	.L38:
 497              	.LCFI14:
 498              		.cfi_restore_state
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 499              		.loc 1 234 5 is_stmt 1 view .LVU118
 500              	.LBB7:
 234:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccfiFRaw.s 			page 15


 501              		.loc 1 234 5 view .LVU119
 502 0024 0021     		movs	r1, #0
 503 0026 0191     		str	r1, [sp, #4]
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 504              		.loc 1 234 5 view .LVU120
 505 0028 03F59433 		add	r3, r3, #75776
 506 002c 5A6C     		ldr	r2, [r3, #68]
 507 002e 42F01002 		orr	r2, r2, #16
 508 0032 5A64     		str	r2, [r3, #68]
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 509              		.loc 1 234 5 view .LVU121
 510 0034 5A6C     		ldr	r2, [r3, #68]
 511 0036 02F01002 		and	r2, r2, #16
 512 003a 0192     		str	r2, [sp, #4]
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 513              		.loc 1 234 5 view .LVU122
 514 003c 019A     		ldr	r2, [sp, #4]
 515              	.LBE7:
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 516              		.loc 1 234 5 view .LVU123
 236:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 517              		.loc 1 236 5 view .LVU124
 518              	.LBB8:
 236:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 519              		.loc 1 236 5 view .LVU125
 520 003e 0291     		str	r1, [sp, #8]
 236:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 521              		.loc 1 236 5 view .LVU126
 522 0040 1A6B     		ldr	r2, [r3, #48]
 523 0042 42F00102 		orr	r2, r2, #1
 524 0046 1A63     		str	r2, [r3, #48]
 236:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 525              		.loc 1 236 5 view .LVU127
 526 0048 1B6B     		ldr	r3, [r3, #48]
 527 004a 03F00103 		and	r3, r3, #1
 528 004e 0293     		str	r3, [sp, #8]
 236:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 529              		.loc 1 236 5 view .LVU128
 530 0050 029B     		ldr	r3, [sp, #8]
 531              	.LBE8:
 236:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 532              		.loc 1 236 5 view .LVU129
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 533              		.loc 1 241 5 view .LVU130
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 534              		.loc 1 241 25 is_stmt 0 view .LVU131
 535 0052 4FF4C063 		mov	r3, #1536
 536 0056 0393     		str	r3, [sp, #12]
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 537              		.loc 1 242 5 is_stmt 1 view .LVU132
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 538              		.loc 1 242 26 is_stmt 0 view .LVU133
 539 0058 0223     		movs	r3, #2
 540 005a 0493     		str	r3, [sp, #16]
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 541              		.loc 1 243 5 is_stmt 1 view .LVU134
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
ARM GAS  /tmp/ccfiFRaw.s 			page 16


 542              		.loc 1 244 5 view .LVU135
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 543              		.loc 1 244 27 is_stmt 0 view .LVU136
 544 005c 0323     		movs	r3, #3
 545 005e 0693     		str	r3, [sp, #24]
 245:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 546              		.loc 1 245 5 is_stmt 1 view .LVU137
 245:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 547              		.loc 1 245 31 is_stmt 0 view .LVU138
 548 0060 0723     		movs	r3, #7
 549 0062 0793     		str	r3, [sp, #28]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 550              		.loc 1 246 5 is_stmt 1 view .LVU139
 551 0064 03A9     		add	r1, sp, #12
 552 0066 0248     		ldr	r0, .L39
 553              	.LVL27:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 554              		.loc 1 246 5 is_stmt 0 view .LVU140
 555 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 556              	.LVL28:
 557              		.loc 1 253 1 view .LVU141
 558 006c D7E7     		b	.L35
 559              	.L40:
 560 006e 00BF     		.align	2
 561              	.L39:
 562 0070 00000240 		.word	1073872896
 563              		.cfi_endproc
 564              	.LFE225:
 566              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 567              		.align	1
 568              		.global	HAL_UART_MspDeInit
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 573              	HAL_UART_MspDeInit:
 574              	.LVL29:
 575              	.LFB226:
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c **** /**
 256:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 257:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 258:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 259:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 260:Core/Src/stm32f4xx_hal_msp.c **** */
 261:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 262:Core/Src/stm32f4xx_hal_msp.c **** {
 576              		.loc 1 262 1 is_stmt 1 view -0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		.loc 1 262 1 is_stmt 0 view .LVU143
 581 0000 08B5     		push	{r3, lr}
 582              	.LCFI15:
 583              		.cfi_def_cfa_offset 8
 584              		.cfi_offset 3, -8
 585              		.cfi_offset 14, -4
 263:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
ARM GAS  /tmp/ccfiFRaw.s 			page 17


 586              		.loc 1 263 3 is_stmt 1 view .LVU144
 587              		.loc 1 263 11 is_stmt 0 view .LVU145
 588 0002 0268     		ldr	r2, [r0]
 589              		.loc 1 263 5 view .LVU146
 590 0004 074B     		ldr	r3, .L45
 591 0006 9A42     		cmp	r2, r3
 592 0008 00D0     		beq	.L44
 593              	.LVL30:
 594              	.L41:
 264:Core/Src/stm32f4xx_hal_msp.c ****   {
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 268:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 269:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 272:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 273:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 274:Core/Src/stm32f4xx_hal_msp.c ****     */
 275:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 280:Core/Src/stm32f4xx_hal_msp.c ****   }
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c **** }
 595              		.loc 1 282 1 view .LVU147
 596 000a 08BD     		pop	{r3, pc}
 597              	.LVL31:
 598              	.L44:
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 599              		.loc 1 269 5 is_stmt 1 view .LVU148
 600 000c 064A     		ldr	r2, .L45+4
 601 000e 536C     		ldr	r3, [r2, #68]
 602 0010 23F01003 		bic	r3, r3, #16
 603 0014 5364     		str	r3, [r2, #68]
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 604              		.loc 1 275 5 view .LVU149
 605 0016 4FF4C061 		mov	r1, #1536
 606 001a 0448     		ldr	r0, .L45+8
 607              	.LVL32:
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 608              		.loc 1 275 5 is_stmt 0 view .LVU150
 609 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 610              	.LVL33:
 611              		.loc 1 282 1 view .LVU151
 612 0020 F3E7     		b	.L41
 613              	.L46:
 614 0022 00BF     		.align	2
 615              	.L45:
 616 0024 00100140 		.word	1073811456
 617 0028 00380240 		.word	1073887232
 618 002c 00000240 		.word	1073872896
 619              		.cfi_endproc
 620              	.LFE226:
ARM GAS  /tmp/ccfiFRaw.s 			page 18


 622              		.text
 623              	.Letext0:
 624              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 625              		.file 3 "/nix/store/i3m8xrhhnb7l83cpwdd9rlkcglpnxkw8-gcc-arm-embedded-12.3.rel1/arm-none-eabi/incl
 626              		.file 4 "/nix/store/i3m8xrhhnb7l83cpwdd9rlkcglpnxkw8-gcc-arm-embedded-12.3.rel1/arm-none-eabi/incl
 627              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 628              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 629              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 630              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 631              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 632              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 633              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 634              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 635              		.file 13 "Core/Inc/main.h"
ARM GAS  /tmp/ccfiFRaw.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/ccfiFRaw.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccfiFRaw.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccfiFRaw.s:80     .text.HAL_MspInit:00000034 $d
     /tmp/ccfiFRaw.s:85     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccfiFRaw.s:91     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccfiFRaw.s:259    .text.HAL_ADC_MspInit:000000b0 $d
     /tmp/ccfiFRaw.s:266    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccfiFRaw.s:272    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccfiFRaw.s:322    .text.HAL_ADC_MspDeInit:00000030 $d
     /tmp/ccfiFRaw.s:329    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccfiFRaw.s:335    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccfiFRaw.s:397    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccfiFRaw.s:403    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccfiFRaw.s:444    .text.HAL_TIM_Base_MspDeInit:00000020 $d
     /tmp/ccfiFRaw.s:449    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccfiFRaw.s:455    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccfiFRaw.s:562    .text.HAL_UART_MspInit:00000070 $d
     /tmp/ccfiFRaw.s:567    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccfiFRaw.s:573    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccfiFRaw.s:616    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
