timestamp 1677862335
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_62253992_X5_Y1_1677862246_1677862246 PMOS_S_62253992_X5_Y1_1677862246_1677862246_0 1 0 0 0 1 1512
use NMOS_S_4459928_X5_Y1_1677862245_1677862246 NMOS_S_4459928_X5_Y1_1677862245_1677862246_0 1 0 0 0 -1 1512
node "m1_226_1400#" 1 149.83 226 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_312_560#" 5 845.119 312 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_312_560#" "m1_226_1400#" 88.5206
cap "NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_230_399#" 34.0154
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/w_0_0#" 17.0458
cap "NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/w_0_0#" 65.078
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_230_399#" 122.783
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_200_252#" "NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_147_483#" 275.166
cap "NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/w_0_0#" 73.558
cap "NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_200_252#" 2.53646
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_230_399#" "NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_147_483#" 1.27586
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/w_0_0#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_200_252#" 345.436
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_230_399#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/w_0_0#" 29.8747
cap "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_230_399#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_200_252#" 127.956
merge "NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_147_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/VSUBS" "VSUBS"
merge "NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_200_252#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_200_252#" -891.126 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_200_252#" "m1_312_560#"
merge "NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_230_483#" "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_230_399#" -449.371 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/a_230_399#" "m1_226_1400#"
