

================================================================
== Vitis HLS Report for 'matmul_Pipeline_nopart1_nopart2'
================================================================
* Date:           Thu Jun 30 11:12:20 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.769 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2053|     2053|  20.530 us|  20.530 us|  2053|  2053|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nopart1_nopart2  |     2051|     2051|        12|          8|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 8, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 15 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_sum_V_0_1 = alloca i32 1"   --->   Operation 16 'alloca' 'temp_sum_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_sum_V_1_1 = alloca i32 1"   --->   Operation 17 'alloca' 'temp_sum_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%temp_sum_V_2_1 = alloca i32 1"   --->   Operation 18 'alloca' 'temp_sum_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_sum_V_3_1 = alloca i32 1"   --->   Operation 19 'alloca' 'temp_sum_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_sum_V_4_1 = alloca i32 1"   --->   Operation 20 'alloca' 'temp_sum_V_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_sum_V_5_1 = alloca i32 1"   --->   Operation 21 'alloca' 'temp_sum_V_5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_sum_V_6_1 = alloca i32 1"   --->   Operation 22 'alloca' 'temp_sum_V_6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp_sum_V_7_1 = alloca i32 1"   --->   Operation 23 'alloca' 'temp_sum_V_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_sum_V_8_1 = alloca i32 1"   --->   Operation 24 'alloca' 'temp_sum_V_8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_sum_V_9_1 = alloca i32 1"   --->   Operation 25 'alloca' 'temp_sum_V_9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_sum_V_10_1 = alloca i32 1"   --->   Operation 26 'alloca' 'temp_sum_V_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_sum_V_11_1 = alloca i32 1"   --->   Operation 27 'alloca' 'temp_sum_V_11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_sum_V_12_1 = alloca i32 1"   --->   Operation 28 'alloca' 'temp_sum_V_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_sum_V_13_1 = alloca i32 1"   --->   Operation 29 'alloca' 'temp_sum_V_13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_sum_V_14_1 = alloca i32 1"   --->   Operation 30 'alloca' 'temp_sum_V_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_sum_V_15_1 = alloca i32 1"   --->   Operation 31 'alloca' 'temp_sum_V_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 32 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %row"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 36 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %col"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.62ns)   --->   "%icmp_ln68 = icmp_eq  i9 %indvar_flatten_load, i9 256" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 40 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.36ns)   --->   "%add_ln68_1 = add i9 %indvar_flatten_load, i9 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 41 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.preheader, void %.exitStub" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 42 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%col_load = load i5 %col" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 43 'load' 'col_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%row_load = load i5 %row" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 44 'load' 'row_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.02ns)   --->   "%add_ln68 = add i5 %row_load, i5 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 45 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns)   --->   "%icmp_ln72 = icmp_eq  i5 %col_load, i5 16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 46 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns)   --->   "%select_ln68 = select i1 %icmp_ln72, i5 0, i5 %col_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 47 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%select_ln68_1 = select i1 %icmp_ln72, i5 %add_ln68, i5 %row_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 48 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_31 = trunc i5 %select_ln68_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 49 'trunc' 'empty_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%cmp59 = icmp_eq  i5 %select_ln68, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 50 'icmp' 'cmp59' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_32 = trunc i5 %select_ln68" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 51 'trunc' 'empty_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_31, i4 %empty_32" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 52 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i8 %tmp_18" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 53 'zext' 'tmp_21_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i16 %A_V, i32 0, i32 %tmp_21_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 54 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_32, i4 0"   --->   Operation 55 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %tmp_19"   --->   Operation 56 'zext' 'zext_ln232' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln232"   --->   Operation 57 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln232 = or i8 %tmp_19, i8 1"   --->   Operation 58 'or' 'or_ln232' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232"   --->   Operation 59 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i16 %B_V, i32 0, i32 %tmp_20"   --->   Operation 60 'getelementptr' 'B_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.97ns)   --->   "%cmp72 = icmp_eq  i5 %select_ln68, i5 15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 61 'icmp' 'cmp72' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [2/2] (2.77ns)   --->   "%A_V_load = load i8 %A_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 62 'load' 'A_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 63 [2/2] (2.77ns)   --->   "%B_V_load = load i8 %B_V_addr"   --->   Operation 63 'load' 'B_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.1, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 64 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.77ns)   --->   "%B_V_load_1 = load i8 %B_V_addr_1"   --->   Operation 65 'load' 'B_V_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.2, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 66 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.3, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 67 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.4, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 68 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.5, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 69 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.6, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 70 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.7, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 71 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.8, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 72 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.9, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 73 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.10, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 74 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.11, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 75 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.12, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 76 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.13, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 77 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.14, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 78 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.15, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 79 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %._crit_edge.15, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 80 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.02ns)   --->   "%add_ln72 = add i5 %select_ln68, i5 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 81 'add' 'add_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.29ns)   --->   "%store_ln68 = store i9 %add_ln68_1, i9 %indvar_flatten" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 82 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.29>
ST_1 : Operation 83 [1/1] (1.29ns)   --->   "%store_ln68 = store i5 %select_ln68_1, i5 %row" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 83 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.29>
ST_1 : Operation 84 [1/1] (1.29ns)   --->   "%store_ln72 = store i5 %add_ln72, i5 %col" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 84 'store' 'store_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln232_1 = or i8 %tmp_19, i8 2"   --->   Operation 85 'or' 'or_ln232_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_1"   --->   Operation 86 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%B_V_addr_2 = getelementptr i16 %B_V, i32 0, i32 %tmp_21"   --->   Operation 87 'getelementptr' 'B_V_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln232_2 = or i8 %tmp_19, i8 3"   --->   Operation 88 'or' 'or_ln232_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_2"   --->   Operation 89 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%B_V_addr_3 = getelementptr i16 %B_V, i32 0, i32 %tmp_22"   --->   Operation 90 'getelementptr' 'B_V_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 91 [1/2] (2.77ns)   --->   "%A_V_load = load i8 %A_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 91 'load' 'A_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 92 [1/2] (2.77ns)   --->   "%B_V_load = load i8 %B_V_addr"   --->   Operation 92 'load' 'B_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 93 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 93 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/2] (2.77ns)   --->   "%B_V_load_1 = load i8 %B_V_addr_1"   --->   Operation 94 'load' 'B_V_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 95 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 95 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [2/2] (2.77ns)   --->   "%B_V_load_2 = load i8 %B_V_addr_2"   --->   Operation 96 'load' 'B_V_load_2' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 97 [2/2] (2.77ns)   --->   "%B_V_load_3 = load i8 %B_V_addr_3"   --->   Operation 97 'load' 'B_V_load_3' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.75>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln232_3 = or i8 %tmp_19, i8 4"   --->   Operation 98 'or' 'or_ln232_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_3"   --->   Operation 99 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%B_V_addr_4 = getelementptr i16 %B_V, i32 0, i32 %tmp_23"   --->   Operation 100 'getelementptr' 'B_V_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln232_4 = or i8 %tmp_19, i8 5"   --->   Operation 101 'or' 'or_ln232_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_4"   --->   Operation 102 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%B_V_addr_5 = getelementptr i16 %B_V, i32 0, i32 %tmp_24"   --->   Operation 103 'getelementptr' 'B_V_addr_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 104 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 104 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 105 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/2] (2.77ns)   --->   "%B_V_load_2 = load i8 %B_V_addr_2"   --->   Operation 106 'load' 'B_V_load_2' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 107 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 107 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/2] (2.77ns)   --->   "%B_V_load_3 = load i8 %B_V_addr_3"   --->   Operation 108 'load' 'B_V_load_3' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 109 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 109 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [2/2] (2.77ns)   --->   "%B_V_load_4 = load i8 %B_V_addr_4"   --->   Operation 110 'load' 'B_V_load_4' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 111 [2/2] (2.77ns)   --->   "%B_V_load_5 = load i8 %B_V_addr_5"   --->   Operation 111 'load' 'B_V_load_5' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.75>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%temp_sum_V_0_1_load = load i16 %temp_sum_V_0_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 112 'load' 'temp_sum_V_0_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln232_5 = or i8 %tmp_19, i8 6"   --->   Operation 113 'or' 'or_ln232_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_5"   --->   Operation 114 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%B_V_addr_6 = getelementptr i16 %B_V, i32 0, i32 %tmp_25"   --->   Operation 115 'getelementptr' 'B_V_addr_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln232_6 = or i8 %tmp_19, i8 7"   --->   Operation 116 'or' 'or_ln232_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_6"   --->   Operation 117 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%B_V_addr_7 = getelementptr i16 %B_V, i32 0, i32 %tmp_26"   --->   Operation 118 'getelementptr' 'B_V_addr_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.62ns)   --->   "%select_ln79 = select i1 %cmp59, i16 0, i16 %temp_sum_V_0_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 119 'select' 'select_ln79' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 120 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79"   --->   Operation 121 'add' 'temp_sum_V_0' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%temp_sum_V_1_1_load = load i16 %temp_sum_V_1_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 122 'load' 'temp_sum_V_1_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.62ns)   --->   "%select_ln79_1 = select i1 %cmp59, i16 0, i16 %temp_sum_V_1_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 123 'select' 'select_ln79_1' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 124 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1"   --->   Operation 125 'add' 'temp_sum_V_1' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 126 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 127 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/2] (2.77ns)   --->   "%B_V_load_4 = load i8 %B_V_addr_4"   --->   Operation 128 'load' 'B_V_load_4' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 129 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 129 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/2] (2.77ns)   --->   "%B_V_load_5 = load i8 %B_V_addr_5"   --->   Operation 130 'load' 'B_V_load_5' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 131 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 131 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [2/2] (2.77ns)   --->   "%B_V_load_6 = load i8 %B_V_addr_6"   --->   Operation 132 'load' 'B_V_load_6' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 133 [2/2] (2.77ns)   --->   "%B_V_load_7 = load i8 %B_V_addr_7"   --->   Operation 133 'load' 'B_V_load_7' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 371 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_31, i4 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 134 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i8 %tmp_5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 135 'zext' 'tmp_5_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i16 %C_V, i32 0, i32 %tmp_5_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 136 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln82 = or i8 %tmp_5, i8 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 137 'or' 'or_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 138 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%C_V_addr_1 = getelementptr i16 %C_V, i32 0, i32 %tmp_6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 139 'getelementptr' 'C_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln232_7 = or i8 %tmp_19, i8 8"   --->   Operation 140 'or' 'or_ln232_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_7"   --->   Operation 141 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%B_V_addr_8 = getelementptr i16 %B_V, i32 0, i32 %tmp_27"   --->   Operation 142 'getelementptr' 'B_V_addr_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln232_8 = or i8 %tmp_19, i8 9"   --->   Operation 143 'or' 'or_ln232_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_8"   --->   Operation 144 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%B_V_addr_9 = getelementptr i16 %B_V, i32 0, i32 %tmp_28"   --->   Operation 145 'getelementptr' 'B_V_addr_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 146 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79"   --->   Operation 146 'add' 'temp_sum_V_0' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_0, i8 %C_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 147 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 148 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_5 : Operation 149 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1"   --->   Operation 149 'add' 'temp_sum_V_1' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_1, i8 %C_V_addr_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 150 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 151 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%temp_sum_V_2_1_load = load i16 %temp_sum_V_2_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 152 'load' 'temp_sum_V_2_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.62ns)   --->   "%select_ln79_2 = select i1 %cmp59, i16 0, i16 %temp_sum_V_2_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 153 'select' 'select_ln79_2' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 154 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2"   --->   Operation 155 'add' 'temp_sum_V_2' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%temp_sum_V_3_1_load = load i16 %temp_sum_V_3_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 156 'load' 'temp_sum_V_3_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.62ns)   --->   "%select_ln79_3 = select i1 %cmp59, i16 0, i16 %temp_sum_V_3_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 157 'select' 'select_ln79_3' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 158 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3"   --->   Operation 159 'add' 'temp_sum_V_3' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 160 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 161 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/2] (2.77ns)   --->   "%B_V_load_6 = load i8 %B_V_addr_6"   --->   Operation 162 'load' 'B_V_load_6' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 163 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 163 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/2] (2.77ns)   --->   "%B_V_load_7 = load i8 %B_V_addr_7"   --->   Operation 164 'load' 'B_V_load_7' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 165 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 165 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [2/2] (2.77ns)   --->   "%B_V_load_8 = load i8 %B_V_addr_8"   --->   Operation 166 'load' 'B_V_load_8' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 167 [2/2] (2.77ns)   --->   "%B_V_load_9 = load i8 %B_V_addr_9"   --->   Operation 167 'load' 'B_V_load_9' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_1, i16 %temp_sum_V_1_1"   --->   Operation 168 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_0, i16 %temp_sum_V_0_1"   --->   Operation 169 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.53>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln82_1 = or i8 %tmp_5, i8 2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 170 'or' 'or_ln82_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 171 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%C_V_addr_2 = getelementptr i16 %C_V, i32 0, i32 %tmp_7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 172 'getelementptr' 'C_V_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln82_2 = or i8 %tmp_5, i8 3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 173 'or' 'or_ln82_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 174 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%C_V_addr_3 = getelementptr i16 %C_V, i32 0, i32 %tmp_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 175 'getelementptr' 'C_V_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln232_9 = or i8 %tmp_19, i8 10"   --->   Operation 176 'or' 'or_ln232_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_9"   --->   Operation 177 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%B_V_addr_10 = getelementptr i16 %B_V, i32 0, i32 %tmp_29"   --->   Operation 178 'getelementptr' 'B_V_addr_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln232_10 = or i8 %tmp_19, i8 11"   --->   Operation 179 'or' 'or_ln232_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_10"   --->   Operation 180 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%B_V_addr_11 = getelementptr i16 %B_V, i32 0, i32 %tmp_30"   --->   Operation 181 'getelementptr' 'B_V_addr_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 182 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2"   --->   Operation 182 'add' 'temp_sum_V_2' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 183 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_2, i8 %C_V_addr_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 183 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 184 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_6 : Operation 185 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3"   --->   Operation 185 'add' 'temp_sum_V_3' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_3, i8 %C_V_addr_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 186 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 187 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%temp_sum_V_4_1_load = load i16 %temp_sum_V_4_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 188 'load' 'temp_sum_V_4_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.62ns)   --->   "%select_ln79_4 = select i1 %cmp59, i16 0, i16 %temp_sum_V_4_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 189 'select' 'select_ln79_4' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 190 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 191 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4"   --->   Operation 191 'add' 'temp_sum_V_4' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%temp_sum_V_5_1_load = load i16 %temp_sum_V_5_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 192 'load' 'temp_sum_V_5_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.62ns)   --->   "%select_ln79_5 = select i1 %cmp59, i16 0, i16 %temp_sum_V_5_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 193 'select' 'select_ln79_5' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 194 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5"   --->   Operation 195 'add' 'temp_sum_V_5' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 196 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 197 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/2] (2.77ns)   --->   "%B_V_load_8 = load i8 %B_V_addr_8"   --->   Operation 198 'load' 'B_V_load_8' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 199 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 199 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 200 [1/2] (2.77ns)   --->   "%B_V_load_9 = load i8 %B_V_addr_9"   --->   Operation 200 'load' 'B_V_load_9' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 201 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 201 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 202 [2/2] (2.77ns)   --->   "%B_V_load_10 = load i8 %B_V_addr_10"   --->   Operation 202 'load' 'B_V_load_10' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 203 [2/2] (2.77ns)   --->   "%B_V_load_11 = load i8 %B_V_addr_11"   --->   Operation 203 'load' 'B_V_load_11' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_3, i16 %temp_sum_V_3_1"   --->   Operation 204 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_2, i16 %temp_sum_V_2_1"   --->   Operation 205 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.53>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln82_3 = or i8 %tmp_5, i8 4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 206 'or' 'or_ln82_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 207 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%C_V_addr_4 = getelementptr i16 %C_V, i32 0, i32 %tmp_9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 208 'getelementptr' 'C_V_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln82_4 = or i8 %tmp_5, i8 5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 209 'or' 'or_ln82_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 210 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%C_V_addr_5 = getelementptr i16 %C_V, i32 0, i32 %tmp_s" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 211 'getelementptr' 'C_V_addr_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln232_11 = or i8 %tmp_19, i8 12"   --->   Operation 212 'or' 'or_ln232_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_11"   --->   Operation 213 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%B_V_addr_12 = getelementptr i16 %B_V, i32 0, i32 %tmp_31"   --->   Operation 214 'getelementptr' 'B_V_addr_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln232_12 = or i8 %tmp_19, i8 13"   --->   Operation 215 'or' 'or_ln232_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_12"   --->   Operation 216 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%B_V_addr_13 = getelementptr i16 %B_V, i32 0, i32 %tmp_32"   --->   Operation 217 'getelementptr' 'B_V_addr_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 218 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4"   --->   Operation 218 'add' 'temp_sum_V_4' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_4, i8 %C_V_addr_4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 219 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 220 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_7 : Operation 221 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5"   --->   Operation 221 'add' 'temp_sum_V_5' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_5, i8 %C_V_addr_5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 222 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 223 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%temp_sum_V_6_1_load = load i16 %temp_sum_V_6_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 224 'load' 'temp_sum_V_6_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.62ns)   --->   "%select_ln79_6 = select i1 %cmp59, i16 0, i16 %temp_sum_V_6_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 225 'select' 'select_ln79_6' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 226 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 226 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6"   --->   Operation 227 'add' 'temp_sum_V_6' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%temp_sum_V_7_1_load = load i16 %temp_sum_V_7_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 228 'load' 'temp_sum_V_7_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.62ns)   --->   "%select_ln79_7 = select i1 %cmp59, i16 0, i16 %temp_sum_V_7_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 229 'select' 'select_ln79_7' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 230 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 230 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7"   --->   Operation 231 'add' 'temp_sum_V_7' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 232 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 233 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/2] (2.77ns)   --->   "%B_V_load_10 = load i8 %B_V_addr_10"   --->   Operation 234 'load' 'B_V_load_10' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 235 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 235 'mul' 'mul_ln885_10' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/2] (2.77ns)   --->   "%B_V_load_11 = load i8 %B_V_addr_11"   --->   Operation 236 'load' 'B_V_load_11' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 237 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 237 'mul' 'mul_ln885_11' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [2/2] (2.77ns)   --->   "%B_V_load_12 = load i8 %B_V_addr_12"   --->   Operation 238 'load' 'B_V_load_12' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 239 [2/2] (2.77ns)   --->   "%B_V_load_13 = load i8 %B_V_addr_13"   --->   Operation 239 'load' 'B_V_load_13' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_5, i16 %temp_sum_V_5_1"   --->   Operation 240 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_4, i16 %temp_sum_V_4_1"   --->   Operation 241 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.53>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln82_5 = or i8 %tmp_5, i8 6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 242 'or' 'or_ln82_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 243 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%C_V_addr_6 = getelementptr i16 %C_V, i32 0, i32 %tmp_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 244 'getelementptr' 'C_V_addr_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln82_6 = or i8 %tmp_5, i8 7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 245 'or' 'or_ln82_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 246 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%C_V_addr_7 = getelementptr i16 %C_V, i32 0, i32 %tmp_4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 247 'getelementptr' 'C_V_addr_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln232_13 = or i8 %tmp_19, i8 14"   --->   Operation 248 'or' 'or_ln232_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_13"   --->   Operation 249 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%B_V_addr_14 = getelementptr i16 %B_V, i32 0, i32 %tmp_33"   --->   Operation 250 'getelementptr' 'B_V_addr_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln232_14 = or i8 %tmp_19, i8 15"   --->   Operation 251 'or' 'or_ln232_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_14"   --->   Operation 252 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%B_V_addr_15 = getelementptr i16 %B_V, i32 0, i32 %tmp_34"   --->   Operation 253 'getelementptr' 'B_V_addr_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 254 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6"   --->   Operation 254 'add' 'temp_sum_V_6' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 255 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_6, i8 %C_V_addr_6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 255 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 256 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_8 : Operation 257 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7"   --->   Operation 257 'add' 'temp_sum_V_7' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 258 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_7, i8 %C_V_addr_7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 258 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 259 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%temp_sum_V_8_1_load = load i16 %temp_sum_V_8_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 260 'load' 'temp_sum_V_8_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.62ns)   --->   "%select_ln79_8 = select i1 %cmp59, i16 0, i16 %temp_sum_V_8_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 261 'select' 'select_ln79_8' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 262 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 263 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8"   --->   Operation 263 'add' 'temp_sum_V_8' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%temp_sum_V_9_1_load = load i16 %temp_sum_V_9_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 264 'load' 'temp_sum_V_9_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.62ns)   --->   "%select_ln79_9 = select i1 %cmp59, i16 0, i16 %temp_sum_V_9_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 265 'select' 'select_ln79_9' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 266 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 267 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9"   --->   Operation 267 'add' 'temp_sum_V_9' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 268 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 268 'mul' 'mul_ln885_10' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 269 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 269 'mul' 'mul_ln885_11' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 270 [1/2] (2.77ns)   --->   "%B_V_load_12 = load i8 %B_V_addr_12"   --->   Operation 270 'load' 'B_V_load_12' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 271 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 271 'mul' 'mul_ln885_12' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 272 [1/2] (2.77ns)   --->   "%B_V_load_13 = load i8 %B_V_addr_13"   --->   Operation 272 'load' 'B_V_load_13' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 273 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 273 'mul' 'mul_ln885_13' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 274 [2/2] (2.77ns)   --->   "%B_V_load_14 = load i8 %B_V_addr_14"   --->   Operation 274 'load' 'B_V_load_14' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 275 [2/2] (2.77ns)   --->   "%B_V_load_15 = load i8 %B_V_addr_15"   --->   Operation 275 'load' 'B_V_load_15' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_7, i16 %temp_sum_V_7_1"   --->   Operation 276 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_6, i16 %temp_sum_V_6_1"   --->   Operation 277 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.53>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln82_7 = or i8 %tmp_5, i8 8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 278 'or' 'or_ln82_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 279 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%C_V_addr_8 = getelementptr i16 %C_V, i32 0, i32 %tmp_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 280 'getelementptr' 'C_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%or_ln82_8 = or i8 %tmp_5, i8 9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 281 'or' 'or_ln82_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 282 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%C_V_addr_9 = getelementptr i16 %C_V, i32 0, i32 %tmp_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 283 'getelementptr' 'C_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8"   --->   Operation 284 'add' 'temp_sum_V_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 285 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_8, i8 %C_V_addr_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 285 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 286 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_9 : Operation 287 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9"   --->   Operation 287 'add' 'temp_sum_V_9' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 288 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_9, i8 %C_V_addr_9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 288 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 289 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%temp_sum_V_10_1_load = load i16 %temp_sum_V_10_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 290 'load' 'temp_sum_V_10_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.62ns)   --->   "%select_ln79_10 = select i1 %cmp59, i16 0, i16 %temp_sum_V_10_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 291 'select' 'select_ln79_10' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 292 'mul' 'mul_ln885_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 293 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10"   --->   Operation 293 'add' 'temp_sum_V_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%temp_sum_V_11_1_load = load i16 %temp_sum_V_11_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 294 'load' 'temp_sum_V_11_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.62ns)   --->   "%select_ln79_11 = select i1 %cmp59, i16 0, i16 %temp_sum_V_11_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 295 'select' 'select_ln79_11' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 296 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 296 'mul' 'mul_ln885_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 297 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11"   --->   Operation 297 'add' 'temp_sum_V_11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 298 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 298 'mul' 'mul_ln885_12' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 299 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 299 'mul' 'mul_ln885_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 300 [1/2] (2.77ns)   --->   "%B_V_load_14 = load i8 %B_V_addr_14"   --->   Operation 300 'load' 'B_V_load_14' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 301 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 301 'mul' 'mul_ln885_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 302 [1/2] (2.77ns)   --->   "%B_V_load_15 = load i8 %B_V_addr_15"   --->   Operation 302 'load' 'B_V_load_15' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 303 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 303 'mul' 'mul_ln885_15' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_9, i16 %temp_sum_V_9_1"   --->   Operation 304 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_8, i16 %temp_sum_V_8_1"   --->   Operation 305 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.53>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln82_9 = or i8 %tmp_5, i8 10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 306 'or' 'or_ln82_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 307 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%C_V_addr_10 = getelementptr i16 %C_V, i32 0, i32 %tmp_12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 308 'getelementptr' 'C_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln82_10 = or i8 %tmp_5, i8 11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 309 'or' 'or_ln82_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 310 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%C_V_addr_11 = getelementptr i16 %C_V, i32 0, i32 %tmp_13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 311 'getelementptr' 'C_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10"   --->   Operation 312 'add' 'temp_sum_V_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 313 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_10, i8 %C_V_addr_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 313 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 314 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_10 : Operation 315 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11"   --->   Operation 315 'add' 'temp_sum_V_11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 316 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_11, i8 %C_V_addr_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 316 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 317 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%temp_sum_V_12_1_load = load i16 %temp_sum_V_12_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 318 'load' 'temp_sum_V_12_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.62ns)   --->   "%select_ln79_12 = select i1 %cmp59, i16 0, i16 %temp_sum_V_12_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 319 'select' 'select_ln79_12' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 320 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 320 'mul' 'mul_ln885_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 321 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12"   --->   Operation 321 'add' 'temp_sum_V_12' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%temp_sum_V_13_1_load = load i16 %temp_sum_V_13_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 322 'load' 'temp_sum_V_13_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.62ns)   --->   "%select_ln79_13 = select i1 %cmp59, i16 0, i16 %temp_sum_V_13_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 323 'select' 'select_ln79_13' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 324 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 324 'mul' 'mul_ln885_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 325 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13"   --->   Operation 325 'add' 'temp_sum_V_13' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 326 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 326 'mul' 'mul_ln885_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 327 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 327 'mul' 'mul_ln885_15' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_11, i16 %temp_sum_V_11_1"   --->   Operation 328 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_10, i16 %temp_sum_V_10_1"   --->   Operation 329 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.53>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln82_11 = or i8 %tmp_5, i8 12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 330 'or' 'or_ln82_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 331 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%C_V_addr_12 = getelementptr i16 %C_V, i32 0, i32 %tmp_14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 332 'getelementptr' 'C_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln82_12 = or i8 %tmp_5, i8 13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 333 'or' 'or_ln82_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 334 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%C_V_addr_13 = getelementptr i16 %C_V, i32 0, i32 %tmp_15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 335 'getelementptr' 'C_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12"   --->   Operation 336 'add' 'temp_sum_V_12' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 337 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_12, i8 %C_V_addr_12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 337 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 338 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_11 : Operation 339 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13"   --->   Operation 339 'add' 'temp_sum_V_13' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 340 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_13, i8 %C_V_addr_13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 340 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 341 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%temp_sum_V_14_1_load = load i16 %temp_sum_V_14_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 342 'load' 'temp_sum_V_14_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.62ns)   --->   "%select_ln79_14 = select i1 %cmp59, i16 0, i16 %temp_sum_V_14_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 343 'select' 'select_ln79_14' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 344 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 344 'mul' 'mul_ln885_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 345 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14"   --->   Operation 345 'add' 'temp_sum_V_14' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%temp_sum_V_15_1_load = load i16 %temp_sum_V_15_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 346 'load' 'temp_sum_V_15_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.62ns)   --->   "%select_ln79_15 = select i1 %cmp59, i16 0, i16 %temp_sum_V_15_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 347 'select' 'select_ln79_15' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 348 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 348 'mul' 'mul_ln885_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 349 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15"   --->   Operation 349 'add' 'temp_sum_V_15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_13, i16 %temp_sum_V_13_1"   --->   Operation 350 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_12, i16 %temp_sum_V_12_1"   --->   Operation 351 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.53>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nopart1_nopart2_str"   --->   Operation 352 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 353 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln82_13 = or i8 %tmp_5, i8 14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 354 'or' 'or_ln82_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 355 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%C_V_addr_14 = getelementptr i16 %C_V, i32 0, i32 %tmp_16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 356 'getelementptr' 'C_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln82_14 = or i8 %tmp_5, i8 15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 357 'or' 'or_ln82_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 358 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%C_V_addr_15 = getelementptr i16 %C_V, i32 0, i32 %tmp_17" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 359 'getelementptr' 'C_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 360 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 361 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14"   --->   Operation 362 'add' 'temp_sum_V_14' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 363 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_14, i8 %C_V_addr_14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 363 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 364 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_12 : Operation 365 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15"   --->   Operation 365 'add' 'temp_sum_V_15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 366 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_15, i8 %C_V_addr_15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 366 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln82 = br void %._crit_edge.15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 367 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_15, i16 %temp_sum_V_15_1"   --->   Operation 368 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_14, i16 %temp_sum_V_14_1"   --->   Operation 369 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 370 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.77ns
The critical path consists of the following:
	'alloca' operation ('row') [21]  (0 ns)
	'load' operation ('row_load', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) on local variable 'row' [36]  (0 ns)
	'add' operation ('add_ln68', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) [37]  (1.02 ns)
	'select' operation ('select_ln68_1', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) [42]  (0.976 ns)
	'getelementptr' operation ('A_V_addr', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) [98]  (0 ns)
	'load' operation ('A_V_load', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) on array 'A_V' [148]  (2.77 ns)

 <State 2>: 3.75ns
The critical path consists of the following:
	'load' operation ('A_V_load', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68) on array 'A_V' [148]  (2.77 ns)
	'mul' operation of DSP[162] ('mul_ln885_1') [161]  (0.98 ns)

 <State 3>: 3.75ns
The critical path consists of the following:
	'load' operation ('B_V_load_2') on array 'B_V' [170]  (2.77 ns)
	'mul' operation of DSP[172] ('mul_ln885_2') [171]  (0.98 ns)

 <State 4>: 3.75ns
The critical path consists of the following:
	'load' operation ('B_V_load_4') on array 'B_V' [190]  (2.77 ns)
	'mul' operation of DSP[192] ('mul_ln885_4') [191]  (0.98 ns)

 <State 5>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[162] ('temp_sum.V[1]') [162]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[1]' on array 'C_V' [165]  (2.77 ns)

 <State 6>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[172] ('temp_sum.V[2]') [172]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[2]' on array 'C_V' [175]  (2.77 ns)

 <State 7>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[192] ('temp_sum.V[4]') [192]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[4]' on array 'C_V' [195]  (2.77 ns)

 <State 8>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[212] ('temp_sum.V[6]') [212]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[6]' on array 'C_V' [215]  (2.77 ns)

 <State 9>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[232] ('temp_sum.V[8]') [232]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[8]' on array 'C_V' [235]  (2.77 ns)

 <State 10>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[252] ('temp_sum.V[10]') [252]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[10]' on array 'C_V' [255]  (2.77 ns)

 <State 11>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[272] ('temp_sum.V[12]') [272]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[12]' on array 'C_V' [275]  (2.77 ns)

 <State 12>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[292] ('temp_sum.V[14]') [292]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[14]' on array 'C_V' [295]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
