// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="filterbank_core_hwa,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.270000,HLS_SYN_LAT=289923,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=36,HLS_SYN_FF=5152,HLS_SYN_LUT=42362}" *)

module filterbank_core_hwa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_Addr_A,
        r_EN_A,
        r_WEN_A,
        r_Din_A,
        r_Dout_A,
        r_Clk_A,
        r_Rst_A,
        y_Addr_A,
        y_EN_A,
        y_WEN_A,
        y_Din_A,
        y_Dout_A,
        y_Clk_A,
        y_Rst_A,
        H_Addr_A,
        H_EN_A,
        H_WEN_A,
        H_Din_A,
        H_Dout_A,
        H_Clk_A,
        H_Rst_A,
        F_Addr_A,
        F_EN_A,
        F_WEN_A,
        F_Din_A,
        F_Dout_A,
        F_Clk_A,
        F_Rst_A
);

parameter    ap_ST_fsm_state1 = 42'b1;
parameter    ap_ST_fsm_state2 = 42'b10;
parameter    ap_ST_fsm_state3 = 42'b100;
parameter    ap_ST_fsm_state4 = 42'b1000;
parameter    ap_ST_fsm_state5 = 42'b10000;
parameter    ap_ST_fsm_state6 = 42'b100000;
parameter    ap_ST_fsm_state7 = 42'b1000000;
parameter    ap_ST_fsm_state8 = 42'b10000000;
parameter    ap_ST_fsm_pp1_stage0 = 42'b100000000;
parameter    ap_ST_fsm_pp1_stage1 = 42'b1000000000;
parameter    ap_ST_fsm_state18 = 42'b10000000000;
parameter    ap_ST_fsm_pp2_stage0 = 42'b100000000000;
parameter    ap_ST_fsm_pp2_stage1 = 42'b1000000000000;
parameter    ap_ST_fsm_state28 = 42'b10000000000000;
parameter    ap_ST_fsm_pp3_stage0 = 42'b100000000000000;
parameter    ap_ST_fsm_pp3_stage1 = 42'b1000000000000000;
parameter    ap_ST_fsm_state38 = 42'b10000000000000000;
parameter    ap_ST_fsm_pp4_stage0 = 42'b100000000000000000;
parameter    ap_ST_fsm_pp4_stage1 = 42'b1000000000000000000;
parameter    ap_ST_fsm_state48 = 42'b10000000000000000000;
parameter    ap_ST_fsm_pp5_stage0 = 42'b100000000000000000000;
parameter    ap_ST_fsm_pp5_stage1 = 42'b1000000000000000000000;
parameter    ap_ST_fsm_state58 = 42'b10000000000000000000000;
parameter    ap_ST_fsm_pp6_stage0 = 42'b100000000000000000000000;
parameter    ap_ST_fsm_pp6_stage1 = 42'b1000000000000000000000000;
parameter    ap_ST_fsm_state68 = 42'b10000000000000000000000000;
parameter    ap_ST_fsm_pp7_stage0 = 42'b100000000000000000000000000;
parameter    ap_ST_fsm_pp7_stage1 = 42'b1000000000000000000000000000;
parameter    ap_ST_fsm_state78 = 42'b10000000000000000000000000000;
parameter    ap_ST_fsm_pp8_stage0 = 42'b100000000000000000000000000000;
parameter    ap_ST_fsm_pp8_stage1 = 42'b1000000000000000000000000000000;
parameter    ap_ST_fsm_state88 = 42'b10000000000000000000000000000000;
parameter    ap_ST_fsm_pp9_stage0 = 42'b100000000000000000000000000000000;
parameter    ap_ST_fsm_state91 = 42'b1000000000000000000000000000000000;
parameter    ap_ST_fsm_pp10_stage0 = 42'b10000000000000000000000000000000000;
parameter    ap_ST_fsm_state94 = 42'b100000000000000000000000000000000000;
parameter    ap_ST_fsm_pp11_stage0 = 42'b1000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp11_stage1 = 42'b10000000000000000000000000000000000000;
parameter    ap_ST_fsm_state104 = 42'b100000000000000000000000000000000000000;
parameter    ap_ST_fsm_state105 = 42'b1000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state106 = 42'b10000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state107 = 42'b100000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv8_1F = 8'b11111;
parameter    ap_const_lv32_FF = 32'b11111111;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv256_lc_1 = 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv8_7 = 8'b111;
parameter    ap_const_lv9_8 = 9'b1000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv14_2000 = 14'b10000000000000;
parameter    ap_const_lv14_1 = 14'b1;
parameter    ap_const_lv256_lc_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] r_Addr_A;
output   r_EN_A;
output  [31:0] r_WEN_A;
output  [255:0] r_Din_A;
input  [255:0] r_Dout_A;
output   r_Clk_A;
output   r_Rst_A;
output  [31:0] y_Addr_A;
output   y_EN_A;
output  [3:0] y_WEN_A;
output  [31:0] y_Din_A;
input  [31:0] y_Dout_A;
output   y_Clk_A;
output   y_Rst_A;
output  [31:0] H_Addr_A;
output   H_EN_A;
output  [31:0] H_WEN_A;
output  [255:0] H_Din_A;
input  [255:0] H_Dout_A;
output   H_Clk_A;
output   H_Rst_A;
output  [31:0] F_Addr_A;
output   F_EN_A;
output  [3:0] F_WEN_A;
output  [31:0] F_Din_A;
input  [31:0] F_Dout_A;
output   F_Clk_A;
output   F_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg r_EN_A;
reg y_EN_A;
reg[3:0] y_WEN_A;
reg[31:0] y_Din_A;
reg H_EN_A;
reg F_EN_A;

(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [5:0] k_reg_547;
reg   [5:0] k_s_reg_558;
reg   [5:0] k_8_reg_569;
reg   [5:0] k_9_reg_580;
reg   [5:0] k_4_reg_591;
reg   [5:0] k_5_reg_602;
reg   [5:0] k_6_reg_613;
reg   [5:0] k_7_reg_624;
reg   [5:0] j_1_reg_635;
reg   [5:0] j_2_reg_647;
reg   [13:0] indvar_flatten_reg_658;
reg   [8:0] j_3_reg_669;
reg   [5:0] k_1_reg_680;
wire   [8:0] i_2_fu_708_p2;
wire   [0:0] ap_CS_fsm_state2;
wire   [3:0] i_3_fu_725_p2;
reg   [3:0] i_3_reg_3647;
wire   [0:0] ap_CS_fsm_state4;
wire   [7:0] indvarinc_fu_731_p2;
wire   [0:0] ap_CS_fsm_state5;
wire   [7:0] indvarinc1_fu_748_p2;
wire   [0:0] ap_CS_fsm_state6;
wire   [7:0] indvarinc2_fu_765_p2;
wire   [0:0] ap_CS_fsm_state7;
wire   [9:0] tmp_19_cast_fu_790_p1;
reg   [9:0] tmp_19_cast_reg_3676;
wire   [0:0] tmp_7_fu_776_p2;
wire   [0:0] exitcond6_fu_794_p2;
wire   [0:0] ap_CS_fsm_state8;
wire   [7:0] tmp_19_fu_800_p1;
reg   [7:0] tmp_19_reg_3685;
reg   [7:0] Vect_H_addr_1_reg_3696;
wire   [0:0] exitcond5_fu_809_p2;
reg   [0:0] exitcond5_reg_3701;
wire   [0:0] ap_CS_fsm_pp1_stage0;
wire   [5:0] k_2_fu_815_p2;
reg   [5:0] k_2_reg_3705;
reg    ap_enable_reg_pp1_iter0;
wire   [8:0] tmp_25_fu_825_p2;
reg   [8:0] tmp_25_reg_3710;
wire   [0:0] tmp_29_fu_831_p3;
reg   [0:0] tmp_29_reg_3716;
reg   [0:0] ap_pipeline_reg_pp1_iter1_tmp_29_reg_3716;
reg   [0:0] ap_pipeline_reg_pp1_iter2_tmp_29_reg_3716;
reg   [0:0] ap_pipeline_reg_pp1_iter3_tmp_29_reg_3716;
reg   [2:0] tmp_33_reg_3725;
wire   [8:0] tmp_93_fu_954_p2;
reg   [8:0] tmp_93_reg_3735;
wire   [0:0] ap_CS_fsm_pp1_stage1;
wire   [255:0] tmp_110_fu_964_p2;
reg   [255:0] tmp_110_reg_3740;
wire   [8:0] tmp_150_fu_1062_p2;
reg   [8:0] tmp_150_reg_3745;
wire   [255:0] tmp_153_fu_1072_p2;
reg   [255:0] tmp_153_reg_3750;
wire   [31:0] grp_fu_1114_p2;
reg   [31:0] tmp_42_reg_3765;
wire   [8:0] j_6_cast_fu_1131_p1;
reg   [8:0] j_6_cast_reg_3770;
wire   [0:0] ap_CS_fsm_state18;
reg   [7:0] Vect_H_addr_3_reg_3775;
wire   [0:0] exitcond5_1_fu_1140_p2;
reg   [0:0] exitcond5_1_reg_3780;
wire   [0:0] ap_CS_fsm_pp2_stage0;
wire   [5:0] k_2_1_fu_1146_p2;
reg   [5:0] k_2_1_reg_3784;
reg    ap_enable_reg_pp2_iter0;
wire   [8:0] tmp_11_1_fu_1156_p2;
reg   [8:0] tmp_11_1_reg_3789;
wire   [0:0] tmp_158_fu_1161_p3;
reg   [0:0] tmp_158_reg_3795;
reg   [0:0] ap_pipeline_reg_pp2_iter1_tmp_158_reg_3795;
reg   [0:0] ap_pipeline_reg_pp2_iter2_tmp_158_reg_3795;
reg   [0:0] ap_pipeline_reg_pp2_iter3_tmp_158_reg_3795;
reg   [2:0] tmp_61_reg_3804;
wire   [8:0] tmp_170_fu_1284_p2;
reg   [8:0] tmp_170_reg_3814;
wire   [0:0] ap_CS_fsm_pp2_stage1;
wire   [255:0] tmp_173_fu_1294_p2;
reg   [255:0] tmp_173_reg_3819;
wire   [8:0] tmp_189_fu_1392_p2;
reg   [8:0] tmp_189_reg_3824;
wire   [255:0] tmp_192_fu_1402_p2;
reg   [255:0] tmp_192_reg_3829;
wire   [31:0] grp_fu_1444_p2;
reg   [31:0] tmp_15_1_reg_3844;
wire   [8:0] j_6_1_cast_fu_1461_p1;
reg   [8:0] j_6_1_cast_reg_3849;
wire   [0:0] ap_CS_fsm_state28;
reg   [7:0] Vect_H_addr_4_reg_3854;
wire   [0:0] exitcond5_2_fu_1470_p2;
reg   [0:0] exitcond5_2_reg_3859;
wire   [0:0] ap_CS_fsm_pp3_stage0;
wire   [5:0] k_2_2_fu_1476_p2;
reg   [5:0] k_2_2_reg_3863;
reg    ap_enable_reg_pp3_iter0;
wire   [8:0] tmp_11_2_fu_1486_p2;
reg   [8:0] tmp_11_2_reg_3868;
wire   [0:0] tmp_197_fu_1491_p3;
reg   [0:0] tmp_197_reg_3874;
reg   [0:0] ap_pipeline_reg_pp3_iter1_tmp_197_reg_3874;
reg   [0:0] ap_pipeline_reg_pp3_iter2_tmp_197_reg_3874;
reg   [0:0] ap_pipeline_reg_pp3_iter3_tmp_197_reg_3874;
reg   [2:0] tmp_75_reg_3883;
wire   [8:0] tmp_209_fu_1614_p2;
reg   [8:0] tmp_209_reg_3893;
wire   [0:0] ap_CS_fsm_pp3_stage1;
wire   [255:0] tmp_212_fu_1624_p2;
reg   [255:0] tmp_212_reg_3898;
wire   [8:0] tmp_228_fu_1722_p2;
reg   [8:0] tmp_228_reg_3903;
wire   [255:0] tmp_231_fu_1732_p2;
reg   [255:0] tmp_231_reg_3908;
wire   [31:0] grp_fu_1774_p2;
reg   [31:0] tmp_15_2_reg_3923;
wire   [8:0] j_6_2_cast_fu_1791_p1;
reg   [8:0] j_6_2_cast_reg_3928;
wire   [0:0] ap_CS_fsm_state38;
reg   [7:0] Vect_H_addr_5_reg_3933;
wire   [0:0] exitcond5_3_fu_1800_p2;
reg   [0:0] exitcond5_3_reg_3938;
wire   [0:0] ap_CS_fsm_pp4_stage0;
wire   [5:0] k_2_3_fu_1806_p2;
reg   [5:0] k_2_3_reg_3942;
reg    ap_enable_reg_pp4_iter0;
wire   [8:0] tmp_11_3_fu_1816_p2;
reg   [8:0] tmp_11_3_reg_3947;
wire   [0:0] tmp_235_fu_1821_p3;
reg   [0:0] tmp_235_reg_3953;
reg   [0:0] ap_pipeline_reg_pp4_iter1_tmp_235_reg_3953;
reg   [0:0] ap_pipeline_reg_pp4_iter2_tmp_235_reg_3953;
reg   [0:0] ap_pipeline_reg_pp4_iter3_tmp_235_reg_3953;
reg   [2:0] tmp_88_reg_3962;
wire   [8:0] tmp_247_fu_1944_p2;
reg   [8:0] tmp_247_reg_3972;
wire   [0:0] ap_CS_fsm_pp4_stage1;
wire   [255:0] tmp_250_fu_1954_p2;
reg   [255:0] tmp_250_reg_3977;
wire   [8:0] tmp_266_fu_2052_p2;
reg   [8:0] tmp_266_reg_3982;
wire   [255:0] tmp_269_fu_2062_p2;
reg   [255:0] tmp_269_reg_3987;
wire   [31:0] grp_fu_2104_p2;
reg   [31:0] tmp_15_3_reg_4002;
wire   [8:0] j_6_3_cast_fu_2121_p1;
reg   [8:0] j_6_3_cast_reg_4007;
wire   [0:0] ap_CS_fsm_state48;
reg   [7:0] Vect_H_addr_6_reg_4012;
wire   [0:0] exitcond5_4_fu_2130_p2;
reg   [0:0] exitcond5_4_reg_4017;
wire   [0:0] ap_CS_fsm_pp5_stage0;
wire   [5:0] k_2_4_fu_2136_p2;
reg   [5:0] k_2_4_reg_4021;
reg    ap_enable_reg_pp5_iter0;
wire   [8:0] tmp_11_4_fu_2146_p2;
reg   [8:0] tmp_11_4_reg_4026;
wire   [0:0] tmp_273_fu_2151_p3;
reg   [0:0] tmp_273_reg_4032;
reg   [0:0] ap_pipeline_reg_pp5_iter1_tmp_273_reg_4032;
reg   [0:0] ap_pipeline_reg_pp5_iter2_tmp_273_reg_4032;
reg   [0:0] ap_pipeline_reg_pp5_iter3_tmp_273_reg_4032;
reg   [2:0] tmp_101_reg_4041;
wire   [8:0] tmp_285_fu_2274_p2;
reg   [8:0] tmp_285_reg_4051;
wire   [0:0] ap_CS_fsm_pp5_stage1;
wire   [255:0] tmp_288_fu_2284_p2;
reg   [255:0] tmp_288_reg_4056;
wire   [8:0] tmp_304_fu_2382_p2;
reg   [8:0] tmp_304_reg_4061;
wire   [255:0] tmp_307_fu_2392_p2;
reg   [255:0] tmp_307_reg_4066;
wire   [31:0] grp_fu_2434_p2;
reg   [31:0] tmp_15_4_reg_4081;
wire   [8:0] j_6_4_cast_fu_2451_p1;
reg   [8:0] j_6_4_cast_reg_4086;
wire   [0:0] ap_CS_fsm_state58;
reg   [7:0] Vect_H_addr_7_reg_4091;
wire   [0:0] exitcond5_5_fu_2460_p2;
reg   [0:0] exitcond5_5_reg_4096;
wire   [0:0] ap_CS_fsm_pp6_stage0;
wire   [5:0] k_2_5_fu_2466_p2;
reg   [5:0] k_2_5_reg_4100;
reg    ap_enable_reg_pp6_iter0;
wire   [8:0] tmp_11_5_fu_2476_p2;
reg   [8:0] tmp_11_5_reg_4105;
wire   [0:0] tmp_311_fu_2481_p3;
reg   [0:0] tmp_311_reg_4111;
reg   [0:0] ap_pipeline_reg_pp6_iter1_tmp_311_reg_4111;
reg   [0:0] ap_pipeline_reg_pp6_iter2_tmp_311_reg_4111;
reg   [0:0] ap_pipeline_reg_pp6_iter3_tmp_311_reg_4111;
reg   [2:0] tmp_114_reg_4120;
wire   [8:0] tmp_323_fu_2604_p2;
reg   [8:0] tmp_323_reg_4130;
wire   [0:0] ap_CS_fsm_pp6_stage1;
wire   [255:0] tmp_326_fu_2614_p2;
reg   [255:0] tmp_326_reg_4135;
wire   [8:0] tmp_342_fu_2712_p2;
reg   [8:0] tmp_342_reg_4140;
wire   [255:0] tmp_345_fu_2722_p2;
reg   [255:0] tmp_345_reg_4145;
wire   [31:0] grp_fu_2764_p2;
reg   [31:0] tmp_15_5_reg_4160;
wire   [8:0] j_6_5_cast_fu_2781_p1;
reg   [8:0] j_6_5_cast_reg_4165;
wire   [0:0] ap_CS_fsm_state68;
reg   [7:0] Vect_H_addr_8_reg_4170;
wire   [0:0] exitcond5_6_fu_2790_p2;
reg   [0:0] exitcond5_6_reg_4175;
wire   [0:0] ap_CS_fsm_pp7_stage0;
wire   [5:0] k_2_6_fu_2796_p2;
reg   [5:0] k_2_6_reg_4179;
reg    ap_enable_reg_pp7_iter0;
wire   [8:0] tmp_11_6_fu_2806_p2;
reg   [8:0] tmp_11_6_reg_4184;
wire   [0:0] tmp_349_fu_2811_p3;
reg   [0:0] tmp_349_reg_4190;
reg   [0:0] ap_pipeline_reg_pp7_iter1_tmp_349_reg_4190;
reg   [0:0] ap_pipeline_reg_pp7_iter2_tmp_349_reg_4190;
reg   [0:0] ap_pipeline_reg_pp7_iter3_tmp_349_reg_4190;
reg   [2:0] tmp_126_reg_4199;
wire   [8:0] tmp_361_fu_2934_p2;
reg   [8:0] tmp_361_reg_4209;
wire   [0:0] ap_CS_fsm_pp7_stage1;
wire   [255:0] tmp_364_fu_2944_p2;
reg   [255:0] tmp_364_reg_4214;
wire   [8:0] tmp_380_fu_3042_p2;
reg   [8:0] tmp_380_reg_4219;
wire   [255:0] tmp_383_fu_3052_p2;
reg   [255:0] tmp_383_reg_4224;
wire   [31:0] grp_fu_3094_p2;
reg   [31:0] tmp_15_6_reg_4239;
wire   [8:0] j_6_6_cast_fu_3111_p1;
reg   [8:0] j_6_6_cast_reg_4244;
wire   [0:0] ap_CS_fsm_state78;
reg   [7:0] Vect_H_addr_9_reg_4249;
wire   [0:0] exitcond5_7_fu_3120_p2;
reg   [0:0] exitcond5_7_reg_4254;
wire   [0:0] ap_CS_fsm_pp8_stage0;
wire   [5:0] k_2_7_fu_3126_p2;
reg   [5:0] k_2_7_reg_4258;
reg    ap_enable_reg_pp8_iter0;
wire   [8:0] tmp_11_7_fu_3136_p2;
reg   [8:0] tmp_11_7_reg_4263;
wire   [0:0] tmp_387_fu_3141_p3;
reg   [0:0] tmp_387_reg_4269;
reg   [0:0] ap_pipeline_reg_pp8_iter1_tmp_387_reg_4269;
reg   [0:0] ap_pipeline_reg_pp8_iter2_tmp_387_reg_4269;
reg   [0:0] ap_pipeline_reg_pp8_iter3_tmp_387_reg_4269;
reg   [2:0] tmp_137_reg_4278;
wire   [8:0] tmp_399_fu_3264_p2;
reg   [8:0] tmp_399_reg_4288;
wire   [0:0] ap_CS_fsm_pp8_stage1;
wire   [255:0] tmp_402_fu_3274_p2;
reg   [255:0] tmp_402_reg_4293;
wire   [8:0] tmp_418_fu_3372_p2;
reg   [8:0] tmp_418_reg_4298;
wire   [255:0] tmp_421_fu_3382_p2;
reg   [255:0] tmp_421_reg_4303;
wire   [31:0] grp_fu_3424_p2;
reg   [31:0] tmp_15_7_reg_4318;
wire   [8:0] j_6_7_fu_3436_p2;
wire   [0:0] ap_CS_fsm_state88;
wire   [0:0] exitcond4_fu_3442_p2;
reg   [0:0] exitcond4_reg_4328;
wire   [0:0] ap_CS_fsm_pp9_stage0;
wire   [5:0] j_5_fu_3448_p2;
reg   [5:0] j_5_reg_4332;
reg    ap_enable_reg_pp9_iter0;
wire   [0:0] exitcond3_fu_3476_p2;
reg   [0:0] exitcond3_reg_4342;
wire   [0:0] ap_CS_fsm_pp10_stage0;
wire   [5:0] j_6_fu_3482_p2;
reg    ap_enable_reg_pp10_iter0;
wire   [4:0] tmp_157_fu_3493_p1;
reg   [4:0] tmp_157_reg_4356;
wire   [0:0] exitcond_flatten_fu_3509_p2;
reg   [0:0] exitcond_flatten_reg_4361;
wire   [0:0] ap_CS_fsm_pp11_stage0;
wire   [13:0] indvar_flatten_next_fu_3515_p2;
reg   [13:0] indvar_flatten_next_reg_4365;
reg    ap_enable_reg_pp11_iter0;
wire   [8:0] tmp_19_mid2_v_fu_3541_p3;
reg   [8:0] tmp_19_mid2_v_reg_4370;
wire   [0:0] tmp_196_fu_3568_p3;
reg   [0:0] tmp_196_reg_4375;
reg   [0:0] ap_pipeline_reg_pp11_iter1_tmp_196_reg_4375;
reg   [0:0] ap_pipeline_reg_pp11_iter2_tmp_196_reg_4375;
reg   [0:0] ap_pipeline_reg_pp11_iter3_tmp_196_reg_4375;
reg   [7:0] Vect_F_addr_1_reg_4389;
reg   [7:0] ap_pipeline_reg_pp11_iter1_Vect_F_addr_1_reg_4389;
reg   [7:0] ap_pipeline_reg_pp11_iter2_Vect_F_addr_1_reg_4389;
reg   [7:0] ap_pipeline_reg_pp11_iter3_Vect_F_addr_1_reg_4389;
wire   [5:0] k_3_fu_3595_p2;
reg   [5:0] k_3_reg_4394;
reg  signed [31:0] F_load_reg_4399;
wire   [0:0] ap_CS_fsm_pp11_stage1;
wire   [31:0] Vect_Up_q0;
reg  signed [31:0] Vect_Up_load_reg_4404;
wire   [31:0] grp_fu_3601_p2;
reg   [31:0] tmp_27_reg_4409;
wire   [8:0] j_7_fu_3617_p2;
reg   [8:0] j_7_reg_4417;
wire   [0:0] ap_CS_fsm_state105;
wire   [0:0] exitcond_fu_3611_p2;
reg   [7:0] y_addr_1_reg_4427;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp4_iter1;
reg    ap_enable_reg_pp4_iter2;
reg    ap_enable_reg_pp4_iter3;
reg    ap_enable_reg_pp4_iter4;
reg    ap_enable_reg_pp5_iter1;
reg    ap_enable_reg_pp5_iter2;
reg    ap_enable_reg_pp5_iter3;
reg    ap_enable_reg_pp5_iter4;
reg    ap_enable_reg_pp6_iter1;
reg    ap_enable_reg_pp6_iter2;
reg    ap_enable_reg_pp6_iter3;
reg    ap_enable_reg_pp6_iter4;
reg    ap_enable_reg_pp7_iter1;
reg    ap_enable_reg_pp7_iter2;
reg    ap_enable_reg_pp7_iter3;
reg    ap_enable_reg_pp7_iter4;
reg    ap_enable_reg_pp8_iter1;
reg    ap_enable_reg_pp8_iter2;
reg    ap_enable_reg_pp8_iter3;
reg    ap_enable_reg_pp8_iter4;
reg    ap_enable_reg_pp9_iter1;
wire   [0:0] ap_CS_fsm_state91;
reg    ap_enable_reg_pp10_iter1;
wire   [0:0] ap_CS_fsm_state94;
reg    ap_enable_reg_pp11_iter1;
reg    ap_enable_reg_pp11_iter2;
reg    ap_enable_reg_pp11_iter3;
reg    ap_enable_reg_pp11_iter4;
reg   [7:0] Vect_H_address0;
reg    Vect_H_ce0;
reg    Vect_H_we0;
reg   [31:0] Vect_H_d0;
wire   [31:0] Vect_H_q0;
reg   [4:0] Vect_Dn_address0;
reg    Vect_Dn_ce0;
reg    Vect_Dn_we0;
wire   [31:0] Vect_Dn_q0;
reg   [7:0] Vect_Up_address0;
reg    Vect_Up_ce0;
reg    Vect_Up_we0;
reg   [31:0] Vect_Up_d0;
reg   [7:0] Vect_F_address0;
reg    Vect_F_ce0;
reg    Vect_F_we0;
reg   [31:0] Vect_F_d0;
wire   [31:0] Vect_F_q0;
reg   [8:0] i_reg_479;
wire   [0:0] exitcond8_fu_702_p2;
reg   [3:0] i_1_reg_490;
wire   [0:0] ap_CS_fsm_state107;
wire   [0:0] ap_CS_fsm_state3;
reg   [7:0] invdar_reg_502;
wire   [0:0] tmp_3_fu_742_p2;
wire   [0:0] exitcond7_fu_719_p2;
reg   [7:0] invdar1_reg_513;
wire   [0:0] tmp_5_fu_759_p2;
reg   [7:0] invdar2_reg_524;
reg   [8:0] j_reg_535;
reg   [5:0] k_phi_fu_551_p4;
reg   [5:0] k_s_phi_fu_562_p4;
reg   [5:0] k_8_phi_fu_573_p4;
reg   [5:0] k_9_phi_fu_584_p4;
reg   [5:0] k_4_phi_fu_595_p4;
reg   [5:0] k_5_phi_fu_606_p4;
reg   [5:0] k_6_phi_fu_617_p4;
reg   [5:0] k_7_phi_fu_628_p4;
reg   [5:0] j_1_phi_fu_639_p4;
reg   [13:0] indvar_flatten_phi_fu_662_p4;
reg   [8:0] j_3_phi_fu_673_p4;
reg   [5:0] k_1_phi_fu_684_p4;
reg   [8:0] j_4_reg_691;
wire   [0:0] ap_CS_fsm_state106;
wire   [0:0] ap_CS_fsm_state104;
wire   [63:0] tmp_fu_714_p1;
wire   [63:0] tmp_2_fu_737_p1;
wire   [63:0] tmp_4_fu_754_p1;
wire   [63:0] tmp_6_fu_771_p1;
wire   [63:0] tmp_20_fu_804_p1;
wire   [63:0] tmp_32_fu_851_p1;
wire   [63:0] tmp_39_fu_870_p1;
wire   [63:0] tmp_9_1_fu_1135_p1;
wire   [63:0] tmp_51_fu_1181_p1;
wire   [63:0] tmp_56_fu_1200_p1;
wire   [63:0] tmp_9_2_fu_1465_p1;
wire   [63:0] tmp_74_fu_1511_p1;
wire   [63:0] tmp_69_fu_1530_p1;
wire   [63:0] tmp_9_3_fu_1795_p1;
wire   [63:0] tmp_87_fu_1841_p1;
wire   [63:0] tmp_82_fu_1860_p1;
wire   [63:0] tmp_9_4_fu_2125_p1;
wire   [63:0] tmp_100_fu_2171_p1;
wire   [63:0] tmp_95_fu_2190_p1;
wire   [63:0] tmp_9_5_fu_2455_p1;
wire   [63:0] tmp_113_fu_2501_p1;
wire   [63:0] tmp_108_fu_2520_p1;
wire   [63:0] tmp_9_6_fu_2785_p1;
wire   [63:0] tmp_125_fu_2831_p1;
wire   [63:0] tmp_121_fu_2850_p1;
wire   [63:0] tmp_9_7_fu_3115_p1;
wire   [63:0] tmp_136_fu_3161_p1;
wire   [63:0] tmp_133_fu_3180_p1;
wire   [63:0] tmp_1_fu_3466_p1;
wire   [63:0] tmp_10_fu_3471_p1;
wire   [63:0] tmp_14_fu_3488_p1;
wire   [63:0] tmp_16_fu_3504_p1;
wire   [63:0] tmp_63_cast_fu_3585_p1;
wire   [63:0] tmp_26_fu_3590_p1;
wire   [63:0] tmp_19_mid2_fu_3549_p1;
wire   [63:0] tmp_21_fu_3623_p1;
reg   [31:0] y_Addr_A_orig;
wire   [31:0] tmp_22_fu_3629_p2;
wire   [31:0] tmp_47_fu_1120_p2;
wire   [31:0] tmp_16_1_fu_1450_p2;
wire   [31:0] tmp_16_2_fu_1780_p2;
wire   [31:0] tmp_16_3_fu_2110_p2;
wire   [31:0] tmp_16_4_fu_2440_p2;
wire   [31:0] tmp_16_5_fu_2770_p2;
wire   [31:0] tmp_16_6_fu_3100_p2;
wire   [31:0] tmp_16_7_fu_3430_p2;
wire   [31:0] tmp_28_fu_3605_p2;
reg   [31:0] H_Addr_A_orig;
reg   [31:0] r_Addr_A_orig;
wire   [31:0] F_Addr_A_orig;
wire   [8:0] tmp_8_fu_782_p3;
wire   [8:0] k_cast_fu_821_p1;
wire   [1:0] tmp_30_fu_839_p1;
wire   [5:0] tmp_31_fu_843_p3;
wire   [4:0] tmp_139_fu_866_p1;
wire   [7:0] tmp_34_fu_875_p3;
wire   [7:0] tmp_35_fu_882_p2;
wire   [8:0] tmp_37_fu_894_p1;
wire   [8:0] tmp_41_fu_898_p1;
wire   [0:0] tmp_36_fu_888_p2;
wire   [8:0] tmp_54_fu_912_p2;
wire   [8:0] tmp_67_fu_924_p2;
reg   [255:0] tmp_49_fu_902_p4;
wire   [8:0] tmp_58_fu_918_p2;
wire   [8:0] tmp_71_fu_930_p3;
wire   [8:0] tmp_84_fu_946_p3;
wire   [255:0] tmp_80_fu_938_p3;
wire   [255:0] tmp_97_fu_960_p1;
wire   [2:0] tmp_48_fu_973_p4;
wire   [7:0] tmp_135_fu_970_p1;
wire   [7:0] tmp_38_fu_982_p3;
wire   [7:0] tmp_40_fu_990_p2;
wire   [8:0] tmp_141_fu_1002_p1;
wire   [8:0] tmp_142_fu_1006_p1;
wire   [0:0] tmp_140_fu_996_p2;
wire   [8:0] tmp_144_fu_1020_p2;
wire   [8:0] tmp_146_fu_1032_p2;
reg   [255:0] tmp_143_fu_1010_p4;
wire   [8:0] tmp_145_fu_1026_p2;
wire   [8:0] tmp_147_fu_1038_p3;
wire   [8:0] tmp_149_fu_1054_p3;
wire   [255:0] tmp_148_fu_1046_p3;
wire   [255:0] tmp_151_fu_1068_p1;
wire   [255:0] tmp_106_fu_1078_p1;
wire   [255:0] tmp_119_fu_1081_p2;
wire   [255:0] tmp_123_fu_1087_p2;
wire   [255:0] tmp_152_fu_1096_p1;
wire   [255:0] tmp_154_fu_1099_p2;
wire   [255:0] tmp_155_fu_1105_p2;
wire  signed [31:0] grp_fu_1114_p0;
wire  signed [31:0] grp_fu_1114_p1;
wire   [7:0] j_6_s_fu_1126_p2;
wire   [8:0] k_cast_22_fu_1152_p1;
wire   [1:0] tmp_159_fu_1169_p1;
wire   [5:0] tmp_50_fu_1173_p3;
wire   [4:0] tmp_178_fu_1196_p1;
wire   [7:0] tmp_52_fu_1205_p3;
wire   [7:0] tmp_53_fu_1212_p2;
wire   [8:0] tmp_161_fu_1224_p1;
wire   [8:0] tmp_162_fu_1228_p1;
wire   [0:0] tmp_160_fu_1218_p2;
wire   [8:0] tmp_164_fu_1242_p2;
wire   [8:0] tmp_166_fu_1254_p2;
reg   [255:0] tmp_163_fu_1232_p4;
wire   [8:0] tmp_165_fu_1248_p2;
wire   [8:0] tmp_167_fu_1260_p3;
wire   [8:0] tmp_169_fu_1276_p3;
wire   [255:0] tmp_168_fu_1268_p3;
wire   [255:0] tmp_171_fu_1290_p1;
wire   [2:0] tmp_62_fu_1303_p4;
wire   [7:0] tmp_177_fu_1300_p1;
wire   [7:0] tmp_55_fu_1312_p3;
wire   [7:0] tmp_57_fu_1320_p2;
wire   [8:0] tmp_180_fu_1332_p1;
wire   [8:0] tmp_181_fu_1336_p1;
wire   [0:0] tmp_179_fu_1326_p2;
wire   [8:0] tmp_183_fu_1350_p2;
wire   [8:0] tmp_185_fu_1362_p2;
reg   [255:0] tmp_182_fu_1340_p4;
wire   [8:0] tmp_184_fu_1356_p2;
wire   [8:0] tmp_186_fu_1368_p3;
wire   [8:0] tmp_188_fu_1384_p3;
wire   [255:0] tmp_187_fu_1376_p3;
wire   [255:0] tmp_190_fu_1398_p1;
wire   [255:0] tmp_172_fu_1408_p1;
wire   [255:0] tmp_174_fu_1411_p2;
wire   [255:0] tmp_175_fu_1417_p2;
wire   [255:0] tmp_191_fu_1426_p1;
wire   [255:0] tmp_193_fu_1429_p2;
wire   [255:0] tmp_194_fu_1435_p2;
wire  signed [31:0] grp_fu_1444_p0;
wire  signed [31:0] grp_fu_1444_p1;
wire   [7:0] j_6_1_fu_1456_p2;
wire   [8:0] k_8_cast_fu_1482_p1;
wire   [1:0] tmp_198_fu_1499_p1;
wire   [5:0] tmp_64_fu_1503_p3;
wire   [4:0] tmp_217_fu_1526_p1;
wire   [7:0] tmp_65_fu_1535_p3;
wire   [7:0] tmp_66_fu_1542_p2;
wire   [8:0] tmp_200_fu_1554_p1;
wire   [8:0] tmp_201_fu_1558_p1;
wire   [0:0] tmp_199_fu_1548_p2;
wire   [8:0] tmp_203_fu_1572_p2;
wire   [8:0] tmp_205_fu_1584_p2;
reg   [255:0] tmp_202_fu_1562_p4;
wire   [8:0] tmp_204_fu_1578_p2;
wire   [8:0] tmp_206_fu_1590_p3;
wire   [8:0] tmp_208_fu_1606_p3;
wire   [255:0] tmp_207_fu_1598_p3;
wire   [255:0] tmp_210_fu_1620_p1;
wire   [2:0] tmp_76_fu_1633_p4;
wire   [7:0] tmp_216_fu_1630_p1;
wire   [7:0] tmp_68_fu_1642_p3;
wire   [7:0] tmp_70_fu_1650_p2;
wire   [8:0] tmp_219_fu_1662_p1;
wire   [8:0] tmp_220_fu_1666_p1;
wire   [0:0] tmp_218_fu_1656_p2;
wire   [8:0] tmp_222_fu_1680_p2;
wire   [8:0] tmp_224_fu_1692_p2;
reg   [255:0] tmp_221_fu_1670_p4;
wire   [8:0] tmp_223_fu_1686_p2;
wire   [8:0] tmp_225_fu_1698_p3;
wire   [8:0] tmp_227_fu_1714_p3;
wire   [255:0] tmp_226_fu_1706_p3;
wire   [255:0] tmp_229_fu_1728_p1;
wire   [255:0] tmp_211_fu_1738_p1;
wire   [255:0] tmp_213_fu_1741_p2;
wire   [255:0] tmp_214_fu_1747_p2;
wire   [255:0] tmp_230_fu_1756_p1;
wire   [255:0] tmp_232_fu_1759_p2;
wire   [255:0] tmp_233_fu_1765_p2;
wire  signed [31:0] grp_fu_1774_p0;
wire  signed [31:0] grp_fu_1774_p1;
wire   [7:0] j_6_2_fu_1786_p2;
wire   [8:0] k_9_cast_fu_1812_p1;
wire   [1:0] tmp_236_fu_1829_p1;
wire   [5:0] tmp_77_fu_1833_p3;
wire   [4:0] tmp_255_fu_1856_p1;
wire   [7:0] tmp_78_fu_1865_p3;
wire   [7:0] tmp_79_fu_1872_p2;
wire   [8:0] tmp_238_fu_1884_p1;
wire   [8:0] tmp_239_fu_1888_p1;
wire   [0:0] tmp_237_fu_1878_p2;
wire   [8:0] tmp_241_fu_1902_p2;
wire   [8:0] tmp_243_fu_1914_p2;
reg   [255:0] tmp_240_fu_1892_p4;
wire   [8:0] tmp_242_fu_1908_p2;
wire   [8:0] tmp_244_fu_1920_p3;
wire   [8:0] tmp_246_fu_1936_p3;
wire   [255:0] tmp_245_fu_1928_p3;
wire   [255:0] tmp_248_fu_1950_p1;
wire   [2:0] tmp_89_fu_1963_p4;
wire   [7:0] tmp_254_fu_1960_p1;
wire   [7:0] tmp_81_fu_1972_p3;
wire   [7:0] tmp_83_fu_1980_p2;
wire   [8:0] tmp_257_fu_1992_p1;
wire   [8:0] tmp_258_fu_1996_p1;
wire   [0:0] tmp_256_fu_1986_p2;
wire   [8:0] tmp_260_fu_2010_p2;
wire   [8:0] tmp_262_fu_2022_p2;
reg   [255:0] tmp_259_fu_2000_p4;
wire   [8:0] tmp_261_fu_2016_p2;
wire   [8:0] tmp_263_fu_2028_p3;
wire   [8:0] tmp_265_fu_2044_p3;
wire   [255:0] tmp_264_fu_2036_p3;
wire   [255:0] tmp_267_fu_2058_p1;
wire   [255:0] tmp_249_fu_2068_p1;
wire   [255:0] tmp_251_fu_2071_p2;
wire   [255:0] tmp_252_fu_2077_p2;
wire   [255:0] tmp_268_fu_2086_p1;
wire   [255:0] tmp_270_fu_2089_p2;
wire   [255:0] tmp_271_fu_2095_p2;
wire  signed [31:0] grp_fu_2104_p0;
wire  signed [31:0] grp_fu_2104_p1;
wire   [7:0] j_6_3_fu_2116_p2;
wire   [8:0] k_4_cast_fu_2142_p1;
wire   [1:0] tmp_274_fu_2159_p1;
wire   [5:0] tmp_90_fu_2163_p3;
wire   [4:0] tmp_293_fu_2186_p1;
wire   [7:0] tmp_91_fu_2195_p3;
wire   [7:0] tmp_92_fu_2202_p2;
wire   [8:0] tmp_276_fu_2214_p1;
wire   [8:0] tmp_277_fu_2218_p1;
wire   [0:0] tmp_275_fu_2208_p2;
wire   [8:0] tmp_279_fu_2232_p2;
wire   [8:0] tmp_281_fu_2244_p2;
reg   [255:0] tmp_278_fu_2222_p4;
wire   [8:0] tmp_280_fu_2238_p2;
wire   [8:0] tmp_282_fu_2250_p3;
wire   [8:0] tmp_284_fu_2266_p3;
wire   [255:0] tmp_283_fu_2258_p3;
wire   [255:0] tmp_286_fu_2280_p1;
wire   [2:0] tmp_102_fu_2293_p4;
wire   [7:0] tmp_292_fu_2290_p1;
wire   [7:0] tmp_94_fu_2302_p3;
wire   [7:0] tmp_96_fu_2310_p2;
wire   [8:0] tmp_295_fu_2322_p1;
wire   [8:0] tmp_296_fu_2326_p1;
wire   [0:0] tmp_294_fu_2316_p2;
wire   [8:0] tmp_298_fu_2340_p2;
wire   [8:0] tmp_300_fu_2352_p2;
reg   [255:0] tmp_297_fu_2330_p4;
wire   [8:0] tmp_299_fu_2346_p2;
wire   [8:0] tmp_301_fu_2358_p3;
wire   [8:0] tmp_303_fu_2374_p3;
wire   [255:0] tmp_302_fu_2366_p3;
wire   [255:0] tmp_305_fu_2388_p1;
wire   [255:0] tmp_287_fu_2398_p1;
wire   [255:0] tmp_289_fu_2401_p2;
wire   [255:0] tmp_290_fu_2407_p2;
wire   [255:0] tmp_306_fu_2416_p1;
wire   [255:0] tmp_308_fu_2419_p2;
wire   [255:0] tmp_309_fu_2425_p2;
wire  signed [31:0] grp_fu_2434_p0;
wire  signed [31:0] grp_fu_2434_p1;
wire   [7:0] j_6_4_fu_2446_p2;
wire   [8:0] k_5_cast_fu_2472_p1;
wire   [1:0] tmp_312_fu_2489_p1;
wire   [5:0] tmp_103_fu_2493_p3;
wire   [4:0] tmp_331_fu_2516_p1;
wire   [7:0] tmp_104_fu_2525_p3;
wire   [7:0] tmp_105_fu_2532_p2;
wire   [8:0] tmp_314_fu_2544_p1;
wire   [8:0] tmp_315_fu_2548_p1;
wire   [0:0] tmp_313_fu_2538_p2;
wire   [8:0] tmp_317_fu_2562_p2;
wire   [8:0] tmp_319_fu_2574_p2;
reg   [255:0] tmp_316_fu_2552_p4;
wire   [8:0] tmp_318_fu_2568_p2;
wire   [8:0] tmp_320_fu_2580_p3;
wire   [8:0] tmp_322_fu_2596_p3;
wire   [255:0] tmp_321_fu_2588_p3;
wire   [255:0] tmp_324_fu_2610_p1;
wire   [2:0] tmp_115_fu_2623_p4;
wire   [7:0] tmp_330_fu_2620_p1;
wire   [7:0] tmp_107_fu_2632_p3;
wire   [7:0] tmp_109_fu_2640_p2;
wire   [8:0] tmp_333_fu_2652_p1;
wire   [8:0] tmp_334_fu_2656_p1;
wire   [0:0] tmp_332_fu_2646_p2;
wire   [8:0] tmp_336_fu_2670_p2;
wire   [8:0] tmp_338_fu_2682_p2;
reg   [255:0] tmp_335_fu_2660_p4;
wire   [8:0] tmp_337_fu_2676_p2;
wire   [8:0] tmp_339_fu_2688_p3;
wire   [8:0] tmp_341_fu_2704_p3;
wire   [255:0] tmp_340_fu_2696_p3;
wire   [255:0] tmp_343_fu_2718_p1;
wire   [255:0] tmp_325_fu_2728_p1;
wire   [255:0] tmp_327_fu_2731_p2;
wire   [255:0] tmp_328_fu_2737_p2;
wire   [255:0] tmp_344_fu_2746_p1;
wire   [255:0] tmp_346_fu_2749_p2;
wire   [255:0] tmp_347_fu_2755_p2;
wire  signed [31:0] grp_fu_2764_p0;
wire  signed [31:0] grp_fu_2764_p1;
wire   [7:0] j_6_5_fu_2776_p2;
wire   [8:0] k_6_cast_fu_2802_p1;
wire   [1:0] tmp_350_fu_2819_p1;
wire   [5:0] tmp_116_fu_2823_p3;
wire   [4:0] tmp_369_fu_2846_p1;
wire   [7:0] tmp_117_fu_2855_p3;
wire   [7:0] tmp_118_fu_2862_p2;
wire   [8:0] tmp_352_fu_2874_p1;
wire   [8:0] tmp_353_fu_2878_p1;
wire   [0:0] tmp_351_fu_2868_p2;
wire   [8:0] tmp_355_fu_2892_p2;
wire   [8:0] tmp_357_fu_2904_p2;
reg   [255:0] tmp_354_fu_2882_p4;
wire   [8:0] tmp_356_fu_2898_p2;
wire   [8:0] tmp_358_fu_2910_p3;
wire   [8:0] tmp_360_fu_2926_p3;
wire   [255:0] tmp_359_fu_2918_p3;
wire   [255:0] tmp_362_fu_2940_p1;
wire   [2:0] tmp_127_fu_2953_p4;
wire   [7:0] tmp_368_fu_2950_p1;
wire   [7:0] tmp_120_fu_2962_p3;
wire   [7:0] tmp_122_fu_2970_p2;
wire   [8:0] tmp_371_fu_2982_p1;
wire   [8:0] tmp_372_fu_2986_p1;
wire   [0:0] tmp_370_fu_2976_p2;
wire   [8:0] tmp_374_fu_3000_p2;
wire   [8:0] tmp_376_fu_3012_p2;
reg   [255:0] tmp_373_fu_2990_p4;
wire   [8:0] tmp_375_fu_3006_p2;
wire   [8:0] tmp_377_fu_3018_p3;
wire   [8:0] tmp_379_fu_3034_p3;
wire   [255:0] tmp_378_fu_3026_p3;
wire   [255:0] tmp_381_fu_3048_p1;
wire   [255:0] tmp_363_fu_3058_p1;
wire   [255:0] tmp_365_fu_3061_p2;
wire   [255:0] tmp_366_fu_3067_p2;
wire   [255:0] tmp_382_fu_3076_p1;
wire   [255:0] tmp_384_fu_3079_p2;
wire   [255:0] tmp_385_fu_3085_p2;
wire  signed [31:0] grp_fu_3094_p0;
wire  signed [31:0] grp_fu_3094_p1;
wire   [7:0] j_6_6_fu_3106_p2;
wire   [8:0] k_7_cast_fu_3132_p1;
wire   [1:0] tmp_388_fu_3149_p1;
wire   [5:0] tmp_128_fu_3153_p3;
wire   [4:0] tmp_407_fu_3176_p1;
wire   [7:0] tmp_129_fu_3185_p3;
wire   [7:0] tmp_130_fu_3192_p2;
wire   [8:0] tmp_390_fu_3204_p1;
wire   [8:0] tmp_391_fu_3208_p1;
wire   [0:0] tmp_389_fu_3198_p2;
wire   [8:0] tmp_393_fu_3222_p2;
wire   [8:0] tmp_395_fu_3234_p2;
reg   [255:0] tmp_392_fu_3212_p4;
wire   [8:0] tmp_394_fu_3228_p2;
wire   [8:0] tmp_396_fu_3240_p3;
wire   [8:0] tmp_398_fu_3256_p3;
wire   [255:0] tmp_397_fu_3248_p3;
wire   [255:0] tmp_400_fu_3270_p1;
wire   [2:0] tmp_138_fu_3283_p4;
wire   [7:0] tmp_406_fu_3280_p1;
wire   [7:0] tmp_132_fu_3292_p3;
wire   [7:0] tmp_134_fu_3300_p2;
wire   [8:0] tmp_409_fu_3312_p1;
wire   [8:0] tmp_410_fu_3316_p1;
wire   [0:0] tmp_408_fu_3306_p2;
wire   [8:0] tmp_412_fu_3330_p2;
wire   [8:0] tmp_414_fu_3342_p2;
reg   [255:0] tmp_411_fu_3320_p4;
wire   [8:0] tmp_413_fu_3336_p2;
wire   [8:0] tmp_415_fu_3348_p3;
wire   [8:0] tmp_417_fu_3364_p3;
wire   [255:0] tmp_416_fu_3356_p3;
wire   [255:0] tmp_419_fu_3378_p1;
wire   [255:0] tmp_401_fu_3388_p1;
wire   [255:0] tmp_403_fu_3391_p2;
wire   [255:0] tmp_404_fu_3397_p2;
wire   [255:0] tmp_420_fu_3406_p1;
wire   [255:0] tmp_422_fu_3409_p2;
wire   [255:0] tmp_423_fu_3415_p2;
wire  signed [31:0] grp_fu_3424_p0;
wire  signed [31:0] grp_fu_3424_p1;
wire   [4:0] tmp_24_fu_3454_p1;
wire   [7:0] tmp_s_fu_3458_p3;
wire   [7:0] tmp_15_fu_3497_p3;
wire   [0:0] exitcond1_fu_3527_p2;
wire   [8:0] j_8_fu_3521_p2;
wire   [5:0] k_1_mid2_fu_3533_p3;
wire   [8:0] k_1_cast2_fu_3554_p1;
wire   [8:0] tmp_23_fu_3558_p2;
wire   [9:0] tmp_25_cast_fu_3576_p1;
wire   [9:0] tmp_63_fu_3580_p2;
wire  signed [31:0] tmp_23_cast_fu_3564_p1;
reg   [41:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'b1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp7_iter0 = 1'b0;
#0 ap_enable_reg_pp8_iter0 = 1'b0;
#0 ap_enable_reg_pp9_iter0 = 1'b0;
#0 ap_enable_reg_pp10_iter0 = 1'b0;
#0 ap_enable_reg_pp11_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter3 = 1'b0;
#0 ap_enable_reg_pp4_iter4 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter3 = 1'b0;
#0 ap_enable_reg_pp5_iter4 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_enable_reg_pp6_iter2 = 1'b0;
#0 ap_enable_reg_pp6_iter3 = 1'b0;
#0 ap_enable_reg_pp6_iter4 = 1'b0;
#0 ap_enable_reg_pp7_iter1 = 1'b0;
#0 ap_enable_reg_pp7_iter2 = 1'b0;
#0 ap_enable_reg_pp7_iter3 = 1'b0;
#0 ap_enable_reg_pp7_iter4 = 1'b0;
#0 ap_enable_reg_pp8_iter1 = 1'b0;
#0 ap_enable_reg_pp8_iter2 = 1'b0;
#0 ap_enable_reg_pp8_iter3 = 1'b0;
#0 ap_enable_reg_pp8_iter4 = 1'b0;
#0 ap_enable_reg_pp9_iter1 = 1'b0;
#0 ap_enable_reg_pp10_iter1 = 1'b0;
#0 ap_enable_reg_pp11_iter1 = 1'b0;
#0 ap_enable_reg_pp11_iter2 = 1'b0;
#0 ap_enable_reg_pp11_iter3 = 1'b0;
#0 ap_enable_reg_pp11_iter4 = 1'b0;
end

filterbank_core_hbkb #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
Vect_H_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vect_H_address0),
    .ce0(Vect_H_ce0),
    .we0(Vect_H_we0),
    .d0(Vect_H_d0),
    .q0(Vect_H_q0)
);

filterbank_core_hcud #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
Vect_Dn_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vect_Dn_address0),
    .ce0(Vect_Dn_ce0),
    .we0(Vect_Dn_we0),
    .d0(Vect_H_q0),
    .q0(Vect_Dn_q0)
);

filterbank_core_hbkb #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
Vect_Up_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vect_Up_address0),
    .ce0(Vect_Up_ce0),
    .we0(Vect_Up_we0),
    .d0(Vect_Up_d0),
    .q0(Vect_Up_q0)
);

filterbank_core_hbkb #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
Vect_F_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vect_F_address0),
    .ce0(Vect_F_ce0),
    .we0(Vect_F_we0),
    .d0(Vect_F_d0),
    .q0(Vect_F_q0)
);

filterbank_core_hfYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filterbank_core_hfYi_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1114_p0),
    .din1(grp_fu_1114_p1),
    .ce(1'b1),
    .dout(grp_fu_1114_p2)
);

filterbank_core_hfYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filterbank_core_hfYi_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1444_p0),
    .din1(grp_fu_1444_p1),
    .ce(1'b1),
    .dout(grp_fu_1444_p2)
);

filterbank_core_hfYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filterbank_core_hfYi_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1774_p0),
    .din1(grp_fu_1774_p1),
    .ce(1'b1),
    .dout(grp_fu_1774_p2)
);

filterbank_core_hfYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filterbank_core_hfYi_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2104_p0),
    .din1(grp_fu_2104_p1),
    .ce(1'b1),
    .dout(grp_fu_2104_p2)
);

filterbank_core_hfYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filterbank_core_hfYi_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2434_p0),
    .din1(grp_fu_2434_p1),
    .ce(1'b1),
    .dout(grp_fu_2434_p2)
);

filterbank_core_hfYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filterbank_core_hfYi_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2764_p0),
    .din1(grp_fu_2764_p1),
    .ce(1'b1),
    .dout(grp_fu_2764_p2)
);

filterbank_core_hfYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filterbank_core_hfYi_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3094_p0),
    .din1(grp_fu_3094_p1),
    .ce(1'b1),
    .dout(grp_fu_3094_p2)
);

filterbank_core_hfYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filterbank_core_hfYi_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3424_p0),
    .din1(grp_fu_3424_p1),
    .ce(1'b1),
    .dout(grp_fu_3424_p2)
);

filterbank_core_hfYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
filterbank_core_hfYi_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Vect_Up_load_reg_4404),
    .din1(F_load_reg_4399),
    .ce(1'b1),
    .dout(grp_fu_3601_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp10_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp10_stage0) & ~(1'b0 == exitcond3_fu_3476_p2))) begin
            ap_enable_reg_pp10_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state91)) begin
            ap_enable_reg_pp10_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp10_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == exitcond3_fu_3476_p2))) begin
            ap_enable_reg_pp10_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state91) | ((1'b1 == ap_CS_fsm_pp10_stage0) & ~(1'b0 == exitcond3_fu_3476_p2)))) begin
            ap_enable_reg_pp10_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp11_stage0) & ~(1'b0 == exitcond_flatten_fu_3509_p2))) begin
            ap_enable_reg_pp11_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state94)) begin
            ap_enable_reg_pp11_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp11_stage1) & (1'b0 == exitcond_flatten_reg_4361))) begin
            ap_enable_reg_pp11_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state94) | ((1'b1 == ap_CS_fsm_pp11_stage1) & ~(1'b0 == exitcond_flatten_reg_4361)))) begin
            ap_enable_reg_pp11_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp11_stage1)) begin
            ap_enable_reg_pp11_iter2 <= ap_enable_reg_pp11_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp11_stage1)) begin
            ap_enable_reg_pp11_iter3 <= ap_enable_reg_pp11_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp11_stage1)) begin
            ap_enable_reg_pp11_iter4 <= ap_enable_reg_pp11_iter3;
        end else if ((1'b1 == ap_CS_fsm_state94)) begin
            ap_enable_reg_pp11_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(1'b0 == exitcond5_fu_809_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond6_fu_794_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == exitcond5_reg_3701))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond6_fu_794_p2)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & ~(1'b0 == exitcond5_reg_3701)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp1_stage1)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp1_stage1)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp1_stage1)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond6_fu_794_p2))) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == exitcond5_1_fu_1140_p2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == exitcond5_1_reg_3780))) begin
            ap_enable_reg_pp2_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_pp2_stage1) & ~(1'b0 == exitcond5_1_reg_3780)))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp2_stage1)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp2_stage1)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp2_stage1)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp2_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(1'b0 == exitcond5_2_fu_1470_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == exitcond5_2_reg_3859))) begin
            ap_enable_reg_pp3_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_pp3_stage1) & ~(1'b0 == exitcond5_2_reg_3859)))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp3_stage1)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp3_stage1)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp3_stage1)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp3_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage0) & ~(1'b0 == exitcond5_3_fu_1800_p2))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == exitcond5_3_reg_3938))) begin
            ap_enable_reg_pp4_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state38) | ((1'b1 == ap_CS_fsm_pp4_stage1) & ~(1'b0 == exitcond5_3_reg_3938)))) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp4_stage1)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp4_stage1)) begin
            ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp4_stage1)) begin
            ap_enable_reg_pp4_iter4 <= ap_enable_reg_pp4_iter3;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            ap_enable_reg_pp4_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp5_stage0) & ~(1'b0 == exitcond5_4_fu_2130_p2))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state48)) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == exitcond5_4_reg_4017))) begin
            ap_enable_reg_pp5_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state48) | ((1'b1 == ap_CS_fsm_pp5_stage1) & ~(1'b0 == exitcond5_4_reg_4017)))) begin
            ap_enable_reg_pp5_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp5_stage1)) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp5_stage1)) begin
            ap_enable_reg_pp5_iter3 <= ap_enable_reg_pp5_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp5_stage1)) begin
            ap_enable_reg_pp5_iter4 <= ap_enable_reg_pp5_iter3;
        end else if ((1'b1 == ap_CS_fsm_state48)) begin
            ap_enable_reg_pp5_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp6_stage0) & ~(1'b0 == exitcond5_5_fu_2460_p2))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state58)) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp6_stage1) & (1'b0 == exitcond5_5_reg_4096))) begin
            ap_enable_reg_pp6_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state58) | ((1'b1 == ap_CS_fsm_pp6_stage1) & ~(1'b0 == exitcond5_5_reg_4096)))) begin
            ap_enable_reg_pp6_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp6_stage1)) begin
            ap_enable_reg_pp6_iter2 <= ap_enable_reg_pp6_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp6_stage1)) begin
            ap_enable_reg_pp6_iter3 <= ap_enable_reg_pp6_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp6_stage1)) begin
            ap_enable_reg_pp6_iter4 <= ap_enable_reg_pp6_iter3;
        end else if ((1'b1 == ap_CS_fsm_state58)) begin
            ap_enable_reg_pp6_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp7_stage0) & ~(1'b0 == exitcond5_6_fu_2790_p2))) begin
            ap_enable_reg_pp7_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state68)) begin
            ap_enable_reg_pp7_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp7_stage1) & (1'b0 == exitcond5_6_reg_4175))) begin
            ap_enable_reg_pp7_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state68) | ((1'b1 == ap_CS_fsm_pp7_stage1) & ~(1'b0 == exitcond5_6_reg_4175)))) begin
            ap_enable_reg_pp7_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp7_stage1)) begin
            ap_enable_reg_pp7_iter2 <= ap_enable_reg_pp7_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp7_stage1)) begin
            ap_enable_reg_pp7_iter3 <= ap_enable_reg_pp7_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp7_stage1)) begin
            ap_enable_reg_pp7_iter4 <= ap_enable_reg_pp7_iter3;
        end else if ((1'b1 == ap_CS_fsm_state68)) begin
            ap_enable_reg_pp7_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp8_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp8_stage0) & ~(1'b0 == exitcond5_7_fu_3120_p2))) begin
            ap_enable_reg_pp8_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state78)) begin
            ap_enable_reg_pp8_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp8_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp8_stage1) & (1'b0 == exitcond5_7_reg_4254))) begin
            ap_enable_reg_pp8_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state78) | ((1'b1 == ap_CS_fsm_pp8_stage1) & ~(1'b0 == exitcond5_7_reg_4254)))) begin
            ap_enable_reg_pp8_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp8_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp8_stage1)) begin
            ap_enable_reg_pp8_iter2 <= ap_enable_reg_pp8_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp8_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp8_stage1)) begin
            ap_enable_reg_pp8_iter3 <= ap_enable_reg_pp8_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp8_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp8_stage1)) begin
            ap_enable_reg_pp8_iter4 <= ap_enable_reg_pp8_iter3;
        end else if ((1'b1 == ap_CS_fsm_state78)) begin
            ap_enable_reg_pp8_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp9_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp9_stage0) & ~(1'b0 == exitcond4_fu_3442_p2))) begin
            ap_enable_reg_pp9_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state8) & ~(1'b0 == exitcond6_fu_794_p2))) begin
            ap_enable_reg_pp9_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp9_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == exitcond4_fu_3442_p2))) begin
            ap_enable_reg_pp9_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state8) & ~(1'b0 == exitcond6_fu_794_p2)) | ((1'b1 == ap_CS_fsm_pp9_stage0) & ~(1'b0 == exitcond4_fu_3442_p2)))) begin
            ap_enable_reg_pp9_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_1_reg_490 <= ap_const_lv4_0;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        i_1_reg_490 <= i_3_reg_3647;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond8_fu_702_p2))) begin
        i_reg_479 <= i_2_fu_708_p2;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_479 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        indvar_flatten_reg_658 <= ap_const_lv14_0;
    end else if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == exitcond_flatten_reg_4361) & (1'b1 == ap_enable_reg_pp11_iter1))) begin
        indvar_flatten_reg_658 <= indvar_flatten_next_reg_4365;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == tmp_3_fu_742_p2))) begin
        invdar1_reg_513 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == tmp_5_fu_759_p2))) begin
        invdar1_reg_513 <= indvarinc1_fu_748_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & ~(1'b0 == tmp_5_fu_759_p2))) begin
        invdar2_reg_524 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_7_fu_776_p2 == 1'b0))) begin
        invdar2_reg_524 <= indvarinc2_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == exitcond7_fu_719_p2))) begin
        invdar_reg_502 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == tmp_3_fu_742_p2))) begin
        invdar_reg_502 <= indvarinc_fu_731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & ~(1'b0 == exitcond6_fu_794_p2))) begin
        j_1_reg_635 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter1) & (1'b0 == exitcond4_reg_4328))) begin
        j_1_reg_635 <= j_5_reg_4332;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        j_2_reg_647 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0) & (1'b0 == exitcond3_fu_3476_p2))) begin
        j_2_reg_647 <= j_6_fu_3482_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        j_3_reg_669 <= ap_const_lv9_0;
    end else if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == exitcond_flatten_reg_4361) & (1'b1 == ap_enable_reg_pp11_iter1))) begin
        j_3_reg_669 <= tmp_19_mid2_v_reg_4370;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        j_4_reg_691 <= ap_const_lv9_0;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        j_4_reg_691 <= j_7_reg_4417;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        j_reg_535 <= j_6_7_fu_3436_p2;
    end else if (((1'b1 == ap_CS_fsm_state7) & ~(tmp_7_fu_776_p2 == 1'b0))) begin
        j_reg_535 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        k_1_reg_680 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == exitcond_flatten_reg_4361) & (1'b1 == ap_enable_reg_pp11_iter1))) begin
        k_1_reg_680 <= k_3_reg_4394;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == exitcond5_4_reg_4017) & (1'b1 == ap_enable_reg_pp5_iter1))) begin
        k_4_reg_591 <= k_2_4_reg_4021;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        k_4_reg_591 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == exitcond5_5_reg_4096) & (1'b1 == ap_enable_reg_pp6_iter1))) begin
        k_5_reg_602 <= k_2_5_reg_4100;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        k_5_reg_602 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == exitcond5_6_reg_4175) & (1'b1 == ap_enable_reg_pp7_iter1))) begin
        k_6_reg_613 <= k_2_6_reg_4179;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        k_6_reg_613 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == exitcond5_7_reg_4254) & (1'b1 == ap_enable_reg_pp8_iter1))) begin
        k_7_reg_624 <= k_2_7_reg_4258;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        k_7_reg_624 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond5_2_reg_3859) & (1'b1 == ap_enable_reg_pp3_iter1))) begin
        k_8_reg_569 <= k_2_2_reg_3863;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        k_8_reg_569 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == exitcond5_3_reg_3938) & (1'b1 == ap_enable_reg_pp4_iter1))) begin
        k_9_reg_580 <= k_2_3_reg_3942;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        k_9_reg_580 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond5_reg_3701) & (1'b1 == ap_enable_reg_pp1_iter1))) begin
        k_reg_547 <= k_2_reg_3705;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond6_fu_794_p2))) begin
        k_reg_547 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == exitcond5_1_reg_3780) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        k_s_reg_558 <= k_2_1_reg_3784;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        k_s_reg_558 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage1) & (1'b0 == exitcond_flatten_reg_4361) & (1'b0 == tmp_196_reg_4375))) begin
        F_load_reg_4399 <= F_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == exitcond_flatten_fu_3509_p2) & (1'b0 == tmp_196_fu_3568_p3))) begin
        Vect_F_addr_1_reg_4389 <= tmp_19_mid2_fu_3549_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond6_fu_794_p2))) begin
        Vect_H_addr_1_reg_3696 <= tmp_20_fu_804_p1;
        tmp_19_reg_3685 <= tmp_19_fu_800_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        Vect_H_addr_3_reg_3775[7 : 1] <= tmp_9_1_fu_1135_p1[7 : 1];
        j_6_cast_reg_3770[7 : 1] <= j_6_cast_fu_1131_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        Vect_H_addr_4_reg_3854[0] <= tmp_9_2_fu_1465_p1[0];
Vect_H_addr_4_reg_3854[7 : 2] <= tmp_9_2_fu_1465_p1[7 : 2];
        j_6_1_cast_reg_3849[0] <= j_6_1_cast_fu_1461_p1[0];
j_6_1_cast_reg_3849[7 : 2] <= j_6_1_cast_fu_1461_p1[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        Vect_H_addr_5_reg_3933[7 : 2] <= tmp_9_3_fu_1795_p1[7 : 2];
        j_6_2_cast_reg_3928[7 : 2] <= j_6_2_cast_fu_1791_p1[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        Vect_H_addr_6_reg_4012[1 : 0] <= tmp_9_4_fu_2125_p1[1 : 0];
Vect_H_addr_6_reg_4012[7 : 3] <= tmp_9_4_fu_2125_p1[7 : 3];
        j_6_3_cast_reg_4007[1 : 0] <= j_6_3_cast_fu_2121_p1[1 : 0];
j_6_3_cast_reg_4007[7 : 3] <= j_6_3_cast_fu_2121_p1[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        Vect_H_addr_7_reg_4091[1] <= tmp_9_5_fu_2455_p1[1];
Vect_H_addr_7_reg_4091[7 : 3] <= tmp_9_5_fu_2455_p1[7 : 3];
        j_6_4_cast_reg_4086[1] <= j_6_4_cast_fu_2451_p1[1];
j_6_4_cast_reg_4086[7 : 3] <= j_6_4_cast_fu_2451_p1[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        Vect_H_addr_8_reg_4170[0] <= tmp_9_6_fu_2785_p1[0];
Vect_H_addr_8_reg_4170[7 : 3] <= tmp_9_6_fu_2785_p1[7 : 3];
        j_6_5_cast_reg_4165[0] <= j_6_5_cast_fu_2781_p1[0];
j_6_5_cast_reg_4165[7 : 3] <= j_6_5_cast_fu_2781_p1[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        Vect_H_addr_9_reg_4249[7 : 3] <= tmp_9_7_fu_3115_p1[7 : 3];
        j_6_6_cast_reg_4244[7 : 3] <= j_6_6_cast_fu_3111_p1[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp11_iter0) & (1'b1 == ap_CS_fsm_pp11_stage1) & (1'b0 == exitcond_flatten_reg_4361) & (1'b0 == tmp_196_reg_4375))) begin
        Vect_Up_load_reg_4404 <= Vect_Up_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp11_stage0)) begin
        ap_pipeline_reg_pp11_iter1_Vect_F_addr_1_reg_4389 <= Vect_F_addr_1_reg_4389;
        ap_pipeline_reg_pp11_iter1_tmp_196_reg_4375 <= tmp_196_reg_4375;
        ap_pipeline_reg_pp11_iter2_Vect_F_addr_1_reg_4389 <= ap_pipeline_reg_pp11_iter1_Vect_F_addr_1_reg_4389;
        ap_pipeline_reg_pp11_iter2_tmp_196_reg_4375 <= ap_pipeline_reg_pp11_iter1_tmp_196_reg_4375;
        ap_pipeline_reg_pp11_iter3_Vect_F_addr_1_reg_4389 <= ap_pipeline_reg_pp11_iter2_Vect_F_addr_1_reg_4389;
        ap_pipeline_reg_pp11_iter3_tmp_196_reg_4375 <= ap_pipeline_reg_pp11_iter2_tmp_196_reg_4375;
        exitcond_flatten_reg_4361 <= exitcond_flatten_fu_3509_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp1_stage0)) begin
        ap_pipeline_reg_pp1_iter1_tmp_29_reg_3716 <= tmp_29_reg_3716;
        ap_pipeline_reg_pp1_iter2_tmp_29_reg_3716 <= ap_pipeline_reg_pp1_iter1_tmp_29_reg_3716;
        ap_pipeline_reg_pp1_iter3_tmp_29_reg_3716 <= ap_pipeline_reg_pp1_iter2_tmp_29_reg_3716;
        exitcond5_reg_3701 <= exitcond5_fu_809_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp2_stage0)) begin
        ap_pipeline_reg_pp2_iter1_tmp_158_reg_3795 <= tmp_158_reg_3795;
        ap_pipeline_reg_pp2_iter2_tmp_158_reg_3795 <= ap_pipeline_reg_pp2_iter1_tmp_158_reg_3795;
        ap_pipeline_reg_pp2_iter3_tmp_158_reg_3795 <= ap_pipeline_reg_pp2_iter2_tmp_158_reg_3795;
        exitcond5_1_reg_3780 <= exitcond5_1_fu_1140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp3_stage0)) begin
        ap_pipeline_reg_pp3_iter1_tmp_197_reg_3874 <= tmp_197_reg_3874;
        ap_pipeline_reg_pp3_iter2_tmp_197_reg_3874 <= ap_pipeline_reg_pp3_iter1_tmp_197_reg_3874;
        ap_pipeline_reg_pp3_iter3_tmp_197_reg_3874 <= ap_pipeline_reg_pp3_iter2_tmp_197_reg_3874;
        exitcond5_2_reg_3859 <= exitcond5_2_fu_1470_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp4_stage0)) begin
        ap_pipeline_reg_pp4_iter1_tmp_235_reg_3953 <= tmp_235_reg_3953;
        ap_pipeline_reg_pp4_iter2_tmp_235_reg_3953 <= ap_pipeline_reg_pp4_iter1_tmp_235_reg_3953;
        ap_pipeline_reg_pp4_iter3_tmp_235_reg_3953 <= ap_pipeline_reg_pp4_iter2_tmp_235_reg_3953;
        exitcond5_3_reg_3938 <= exitcond5_3_fu_1800_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp5_stage0)) begin
        ap_pipeline_reg_pp5_iter1_tmp_273_reg_4032 <= tmp_273_reg_4032;
        ap_pipeline_reg_pp5_iter2_tmp_273_reg_4032 <= ap_pipeline_reg_pp5_iter1_tmp_273_reg_4032;
        ap_pipeline_reg_pp5_iter3_tmp_273_reg_4032 <= ap_pipeline_reg_pp5_iter2_tmp_273_reg_4032;
        exitcond5_4_reg_4017 <= exitcond5_4_fu_2130_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp6_stage0)) begin
        ap_pipeline_reg_pp6_iter1_tmp_311_reg_4111 <= tmp_311_reg_4111;
        ap_pipeline_reg_pp6_iter2_tmp_311_reg_4111 <= ap_pipeline_reg_pp6_iter1_tmp_311_reg_4111;
        ap_pipeline_reg_pp6_iter3_tmp_311_reg_4111 <= ap_pipeline_reg_pp6_iter2_tmp_311_reg_4111;
        exitcond5_5_reg_4096 <= exitcond5_5_fu_2460_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp7_stage0)) begin
        ap_pipeline_reg_pp7_iter1_tmp_349_reg_4190 <= tmp_349_reg_4190;
        ap_pipeline_reg_pp7_iter2_tmp_349_reg_4190 <= ap_pipeline_reg_pp7_iter1_tmp_349_reg_4190;
        ap_pipeline_reg_pp7_iter3_tmp_349_reg_4190 <= ap_pipeline_reg_pp7_iter2_tmp_349_reg_4190;
        exitcond5_6_reg_4175 <= exitcond5_6_fu_2790_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp8_stage0)) begin
        ap_pipeline_reg_pp8_iter1_tmp_387_reg_4269 <= tmp_387_reg_4269;
        ap_pipeline_reg_pp8_iter2_tmp_387_reg_4269 <= ap_pipeline_reg_pp8_iter1_tmp_387_reg_4269;
        ap_pipeline_reg_pp8_iter3_tmp_387_reg_4269 <= ap_pipeline_reg_pp8_iter2_tmp_387_reg_4269;
        exitcond5_7_reg_4254 <= exitcond5_7_fu_3120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp10_stage0)) begin
        exitcond3_reg_4342 <= exitcond3_fu_3476_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp9_stage0)) begin
        exitcond4_reg_4328 <= exitcond4_fu_3442_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_3_reg_3647 <= i_3_fu_725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0))) begin
        indvar_flatten_next_reg_4365 <= indvar_flatten_next_fu_3515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0))) begin
        j_5_reg_4332 <= j_5_fu_3448_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state105)) begin
        j_7_reg_4417 <= j_7_fu_3617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        k_2_1_reg_3784 <= k_2_1_fu_1146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        k_2_2_reg_3863 <= k_2_2_fu_1476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0))) begin
        k_2_3_reg_3942 <= k_2_3_fu_1806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        k_2_4_reg_4021 <= k_2_4_fu_2136_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0))) begin
        k_2_5_reg_4100 <= k_2_5_fu_2466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0))) begin
        k_2_6_reg_4179 <= k_2_6_fu_2796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0))) begin
        k_2_7_reg_4258 <= k_2_7_fu_3126_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        k_2_reg_3705 <= k_2_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0) & (1'b0 == exitcond_flatten_fu_3509_p2))) begin
        k_3_reg_4394 <= k_3_fu_3595_p2;
        tmp_19_mid2_v_reg_4370 <= tmp_19_mid2_v_fu_3541_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == exitcond5_4_fu_2130_p2) & (1'b0 == tmp_273_fu_2151_p3))) begin
        tmp_101_reg_4041 <= {{k_4_phi_fu_595_p4[ap_const_lv32_4 : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == exitcond5_reg_3701) & (1'b0 == tmp_29_reg_3716))) begin
        tmp_110_reg_3740 <= tmp_110_fu_964_p2;
        tmp_150_reg_3745[8 : 1] <= tmp_150_fu_1062_p2[8 : 1];
        tmp_153_reg_3750 <= tmp_153_fu_1072_p2;
        tmp_93_reg_3735[8 : 1] <= tmp_93_fu_954_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == exitcond5_5_fu_2460_p2) & (1'b0 == tmp_311_fu_2481_p3))) begin
        tmp_114_reg_4120 <= {{k_5_phi_fu_606_p4[ap_const_lv32_4 : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == exitcond5_1_fu_1140_p2))) begin
        tmp_11_1_reg_3789 <= tmp_11_1_fu_1156_p2;
        tmp_158_reg_3795 <= tmp_11_1_fu_1156_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond5_2_fu_1470_p2))) begin
        tmp_11_2_reg_3868 <= tmp_11_2_fu_1486_p2;
        tmp_197_reg_3874 <= tmp_11_2_fu_1486_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == exitcond5_3_fu_1800_p2))) begin
        tmp_11_3_reg_3947 <= tmp_11_3_fu_1816_p2;
        tmp_235_reg_3953 <= tmp_11_3_fu_1816_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == exitcond5_4_fu_2130_p2))) begin
        tmp_11_4_reg_4026 <= tmp_11_4_fu_2146_p2;
        tmp_273_reg_4032 <= tmp_11_4_fu_2146_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == exitcond5_5_fu_2460_p2))) begin
        tmp_11_5_reg_4105 <= tmp_11_5_fu_2476_p2;
        tmp_311_reg_4111 <= tmp_11_5_fu_2476_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == exitcond5_6_fu_2790_p2))) begin
        tmp_11_6_reg_4184 <= tmp_11_6_fu_2806_p2;
        tmp_349_reg_4190 <= tmp_11_6_fu_2806_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == exitcond5_7_fu_3120_p2))) begin
        tmp_11_7_reg_4263 <= tmp_11_7_fu_3136_p2;
        tmp_387_reg_4269 <= tmp_11_7_fu_3136_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == exitcond5_6_fu_2790_p2) & (1'b0 == tmp_349_fu_2811_p3))) begin
        tmp_126_reg_4199 <= {{k_6_phi_fu_617_p4[ap_const_lv32_4 : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == exitcond5_7_fu_3120_p2) & (1'b0 == tmp_387_fu_3141_p3))) begin
        tmp_137_reg_4278 <= {{k_7_phi_fu_628_p4[ap_const_lv32_4 : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == exitcond3_fu_3476_p2))) begin
        tmp_157_reg_4356 <= tmp_157_fu_3493_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_pipeline_reg_pp2_iter3_tmp_158_reg_3795))) begin
        tmp_15_1_reg_3844 <= grp_fu_1444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_pipeline_reg_pp3_iter3_tmp_197_reg_3874))) begin
        tmp_15_2_reg_3923 <= grp_fu_1774_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_pipeline_reg_pp4_iter3_tmp_235_reg_3953))) begin
        tmp_15_3_reg_4002 <= grp_fu_2104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_pipeline_reg_pp5_iter3_tmp_273_reg_4032))) begin
        tmp_15_4_reg_4081 <= grp_fu_2434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage1) & (1'b0 == ap_pipeline_reg_pp6_iter3_tmp_311_reg_4111))) begin
        tmp_15_5_reg_4160 <= grp_fu_2764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage1) & (1'b0 == ap_pipeline_reg_pp7_iter3_tmp_349_reg_4190))) begin
        tmp_15_6_reg_4239 <= grp_fu_3094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage1) & (1'b0 == ap_pipeline_reg_pp8_iter3_tmp_387_reg_4269))) begin
        tmp_15_7_reg_4318 <= grp_fu_3424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == exitcond5_1_reg_3780) & (1'b0 == tmp_158_reg_3795))) begin
        tmp_170_reg_3814[8 : 1] <= tmp_170_fu_1284_p2[8 : 1];
        tmp_173_reg_3819 <= tmp_173_fu_1294_p2;
        tmp_189_reg_3824[8 : 1] <= tmp_189_fu_1392_p2[8 : 1];
        tmp_192_reg_3829 <= tmp_192_fu_1402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == exitcond_flatten_fu_3509_p2))) begin
        tmp_196_reg_4375 <= tmp_23_fu_3558_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & ~(tmp_7_fu_776_p2 == 1'b0))) begin
        tmp_19_cast_reg_3676[8 : 5] <= tmp_19_cast_fu_790_p1[8 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == exitcond5_2_reg_3859) & (1'b0 == tmp_197_reg_3874))) begin
        tmp_209_reg_3893[8 : 1] <= tmp_209_fu_1614_p2[8 : 1];
        tmp_212_reg_3898 <= tmp_212_fu_1624_p2;
        tmp_228_reg_3903[8 : 1] <= tmp_228_fu_1722_p2[8 : 1];
        tmp_231_reg_3908 <= tmp_231_fu_1732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == exitcond5_3_reg_3938) & (1'b0 == tmp_235_reg_3953))) begin
        tmp_247_reg_3972[8 : 1] <= tmp_247_fu_1944_p2[8 : 1];
        tmp_250_reg_3977 <= tmp_250_fu_1954_p2;
        tmp_266_reg_3982[8 : 1] <= tmp_266_fu_2052_p2[8 : 1];
        tmp_269_reg_3987 <= tmp_269_fu_2062_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond5_fu_809_p2))) begin
        tmp_25_reg_3710 <= tmp_25_fu_825_p2;
        tmp_29_reg_3716 <= tmp_25_fu_825_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage1) & (1'b0 == ap_pipeline_reg_pp11_iter3_tmp_196_reg_4375))) begin
        tmp_27_reg_4409 <= grp_fu_3601_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == exitcond5_4_reg_4017) & (1'b0 == tmp_273_reg_4032))) begin
        tmp_285_reg_4051[8 : 1] <= tmp_285_fu_2274_p2[8 : 1];
        tmp_288_reg_4056 <= tmp_288_fu_2284_p2;
        tmp_304_reg_4061[8 : 1] <= tmp_304_fu_2382_p2[8 : 1];
        tmp_307_reg_4066 <= tmp_307_fu_2392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage1) & (1'b0 == exitcond5_5_reg_4096) & (1'b0 == tmp_311_reg_4111))) begin
        tmp_323_reg_4130[8 : 1] <= tmp_323_fu_2604_p2[8 : 1];
        tmp_326_reg_4135 <= tmp_326_fu_2614_p2;
        tmp_342_reg_4140[8 : 1] <= tmp_342_fu_2712_p2[8 : 1];
        tmp_345_reg_4145 <= tmp_345_fu_2722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond5_fu_809_p2) & (1'b0 == tmp_29_fu_831_p3))) begin
        tmp_33_reg_3725 <= {{k_phi_fu_551_p4[ap_const_lv32_4 : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage1) & (1'b0 == exitcond5_6_reg_4175) & (1'b0 == tmp_349_reg_4190))) begin
        tmp_361_reg_4209[8 : 1] <= tmp_361_fu_2934_p2[8 : 1];
        tmp_364_reg_4214 <= tmp_364_fu_2944_p2;
        tmp_380_reg_4219[8 : 1] <= tmp_380_fu_3042_p2[8 : 1];
        tmp_383_reg_4224 <= tmp_383_fu_3052_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage1) & (1'b0 == exitcond5_7_reg_4254) & (1'b0 == tmp_387_reg_4269))) begin
        tmp_399_reg_4288[8 : 1] <= tmp_399_fu_3264_p2[8 : 1];
        tmp_402_reg_4293 <= tmp_402_fu_3274_p2;
        tmp_418_reg_4298[8 : 1] <= tmp_418_fu_3372_p2[8 : 1];
        tmp_421_reg_4303 <= tmp_421_fu_3382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_pipeline_reg_pp1_iter3_tmp_29_reg_3716))) begin
        tmp_42_reg_3765 <= grp_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == exitcond5_1_fu_1140_p2) & (1'b0 == tmp_158_fu_1161_p3))) begin
        tmp_61_reg_3804 <= {{k_s_phi_fu_562_p4[ap_const_lv32_4 : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond5_2_fu_1470_p2) & (1'b0 == tmp_197_fu_1491_p3))) begin
        tmp_75_reg_3883 <= {{k_8_phi_fu_573_p4[ap_const_lv32_4 : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == exitcond5_3_fu_1800_p2) & (1'b0 == tmp_235_fu_1821_p3))) begin
        tmp_88_reg_3962 <= {{k_9_phi_fu_584_p4[ap_const_lv32_4 : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state105) & (1'b0 == exitcond_fu_3611_p2))) begin
        y_addr_1_reg_4427 <= tmp_21_fu_3623_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0))) begin
        F_EN_A = 1'b1;
    end else begin
        F_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0))) begin
        H_Addr_A_orig = tmp_136_fu_3161_p1;
    end else if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0))) begin
        H_Addr_A_orig = tmp_125_fu_2831_p1;
    end else if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0))) begin
        H_Addr_A_orig = tmp_113_fu_2501_p1;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        H_Addr_A_orig = tmp_100_fu_2171_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0))) begin
        H_Addr_A_orig = tmp_87_fu_1841_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        H_Addr_A_orig = tmp_74_fu_1511_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        H_Addr_A_orig = tmp_51_fu_1181_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        H_Addr_A_orig = tmp_32_fu_851_p1;
    end else begin
        H_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0)))) begin
        H_EN_A = 1'b1;
    end else begin
        H_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0))) begin
        Vect_Dn_address0 = tmp_14_fu_3488_p1;
    end else if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter1))) begin
        Vect_Dn_address0 = tmp_10_fu_3471_p1;
    end else begin
        Vect_Dn_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter0)) | ((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter1)))) begin
        Vect_Dn_ce0 = 1'b1;
    end else begin
        Vect_Dn_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter1) & (1'b0 == exitcond4_reg_4328))) begin
        Vect_Dn_we0 = 1'b1;
    end else begin
        Vect_Dn_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state105)) begin
        Vect_F_address0 = tmp_21_fu_3623_p1;
    end else if ((((1'b1 == ap_CS_fsm_pp11_stage1) & (1'b1 == ap_enable_reg_pp11_iter3)) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter4)))) begin
        Vect_F_address0 = ap_pipeline_reg_pp11_iter3_Vect_F_addr_1_reg_4389;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        Vect_F_address0 = tmp_6_fu_771_p1;
    end else begin
        Vect_F_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state105) | ((1'b1 == ap_CS_fsm_pp11_stage1) & (1'b1 == ap_enable_reg_pp11_iter3)) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter4)))) begin
        Vect_F_ce0 = 1'b1;
    end else begin
        Vect_F_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter4))) begin
        Vect_F_d0 = tmp_28_fu_3605_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        Vect_F_d0 = ap_const_lv32_0;
    end else begin
        Vect_F_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_pipeline_reg_pp11_iter3_tmp_196_reg_4375) & (1'b1 == ap_enable_reg_pp11_iter4)))) begin
        Vect_F_we0 = 1'b1;
    end else begin
        Vect_F_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0))) begin
        Vect_H_address0 = tmp_1_fu_3466_p1;
    end else if ((((1'b1 == ap_CS_fsm_pp8_stage1) & (1'b1 == ap_enable_reg_pp8_iter3)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter4)))) begin
        Vect_H_address0 = Vect_H_addr_9_reg_4249;
    end else if ((((1'b1 == ap_CS_fsm_pp7_stage1) & (1'b1 == ap_enable_reg_pp7_iter3)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter4)))) begin
        Vect_H_address0 = Vect_H_addr_8_reg_4170;
    end else if ((((1'b1 == ap_CS_fsm_pp6_stage1) & (1'b1 == ap_enable_reg_pp6_iter3)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter4)))) begin
        Vect_H_address0 = Vect_H_addr_7_reg_4091;
    end else if ((((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b1 == ap_enable_reg_pp5_iter3)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter4)))) begin
        Vect_H_address0 = Vect_H_addr_6_reg_4012;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter3)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter4)))) begin
        Vect_H_address0 = Vect_H_addr_5_reg_3933;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter3)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter4)))) begin
        Vect_H_address0 = Vect_H_addr_4_reg_3854;
    end else if ((((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == ap_enable_reg_pp2_iter3)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter4)))) begin
        Vect_H_address0 = Vect_H_addr_3_reg_3775;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b1 == ap_enable_reg_pp1_iter3)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter4)))) begin
        Vect_H_address0 = Vect_H_addr_1_reg_3696;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Vect_H_address0 = tmp_2_fu_737_p1;
    end else begin
        Vect_H_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter0)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b1 == ap_enable_reg_pp1_iter3)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter4)) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == ap_enable_reg_pp2_iter3)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter4)) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b1 == ap_enable_reg_pp3_iter3)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter4)) | ((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b1 == ap_enable_reg_pp4_iter3)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter4)) | ((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b1 == ap_enable_reg_pp5_iter3)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter4)) | ((1'b1 == ap_CS_fsm_pp6_stage1) & (1'b1 == ap_enable_reg_pp6_iter3)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter4)) | ((1'b1 == ap_CS_fsm_pp7_stage1) & (1'b1 == ap_enable_reg_pp7_iter3)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter4)) | ((1'b1 == ap_CS_fsm_pp8_stage1) & (1'b1 == ap_enable_reg_pp8_iter3)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter4)))) begin
        Vect_H_ce0 = 1'b1;
    end else begin
        Vect_H_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter4))) begin
        Vect_H_d0 = tmp_16_7_fu_3430_p2;
    end else if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter4))) begin
        Vect_H_d0 = tmp_16_6_fu_3100_p2;
    end else if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter4))) begin
        Vect_H_d0 = tmp_16_5_fu_2770_p2;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter4))) begin
        Vect_H_d0 = tmp_16_4_fu_2440_p2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter4))) begin
        Vect_H_d0 = tmp_16_3_fu_2110_p2;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter4))) begin
        Vect_H_d0 = tmp_16_2_fu_1780_p2;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter4))) begin
        Vect_H_d0 = tmp_16_1_fu_1450_p2;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter4))) begin
        Vect_H_d0 = tmp_47_fu_1120_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Vect_H_d0 = ap_const_lv32_0;
    end else begin
        Vect_H_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_pipeline_reg_pp1_iter3_tmp_29_reg_3716) & (1'b1 == ap_enable_reg_pp1_iter4)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_pipeline_reg_pp2_iter3_tmp_158_reg_3795) & (1'b1 == ap_enable_reg_pp2_iter4)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_pipeline_reg_pp3_iter3_tmp_197_reg_3874) & (1'b1 == ap_enable_reg_pp3_iter4)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_pipeline_reg_pp4_iter3_tmp_235_reg_3953) & (1'b1 == ap_enable_reg_pp4_iter4)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_pipeline_reg_pp5_iter3_tmp_273_reg_4032) & (1'b1 == ap_enable_reg_pp5_iter4)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_pipeline_reg_pp6_iter3_tmp_311_reg_4111) & (1'b1 == ap_enable_reg_pp6_iter4)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_pipeline_reg_pp7_iter3_tmp_349_reg_4190) & (1'b1 == ap_enable_reg_pp7_iter4)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_pipeline_reg_pp8_iter3_tmp_387_reg_4269) & (1'b1 == ap_enable_reg_pp8_iter4)))) begin
        Vect_H_we0 = 1'b1;
    end else begin
        Vect_H_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0))) begin
        Vect_Up_address0 = tmp_26_fu_3590_p1;
    end else if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter1))) begin
        Vect_Up_address0 = tmp_16_fu_3504_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Vect_Up_address0 = tmp_4_fu_754_p1;
    end else begin
        Vect_Up_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter0)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter1)))) begin
        Vect_Up_ce0 = 1'b1;
    end else begin
        Vect_Up_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter1))) begin
        Vect_Up_d0 = Vect_Dn_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Vect_Up_d0 = ap_const_lv32_0;
    end else begin
        Vect_Up_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b1 == ap_enable_reg_pp10_iter1) & (1'b0 == exitcond3_reg_4342)))) begin
        Vect_Up_we0 = 1'b1;
    end else begin
        Vect_Up_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ~(1'b0 == exitcond7_fu_719_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ~(1'b0 == exitcond7_fu_719_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == exitcond_flatten_reg_4361) & (1'b1 == ap_enable_reg_pp11_iter1))) begin
        indvar_flatten_phi_fu_662_p4 = indvar_flatten_next_reg_4365;
    end else begin
        indvar_flatten_phi_fu_662_p4 = indvar_flatten_reg_658;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b1 == ap_enable_reg_pp9_iter1) & (1'b0 == exitcond4_reg_4328))) begin
        j_1_phi_fu_639_p4 = j_5_reg_4332;
    end else begin
        j_1_phi_fu_639_p4 = j_1_reg_635;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == exitcond_flatten_reg_4361) & (1'b1 == ap_enable_reg_pp11_iter1))) begin
        j_3_phi_fu_673_p4 = tmp_19_mid2_v_reg_4370;
    end else begin
        j_3_phi_fu_673_p4 = j_3_reg_669;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == exitcond_flatten_reg_4361) & (1'b1 == ap_enable_reg_pp11_iter1))) begin
        k_1_phi_fu_684_p4 = k_3_reg_4394;
    end else begin
        k_1_phi_fu_684_p4 = k_1_reg_680;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == exitcond5_4_reg_4017) & (1'b1 == ap_enable_reg_pp5_iter1))) begin
        k_4_phi_fu_595_p4 = k_2_4_reg_4021;
    end else begin
        k_4_phi_fu_595_p4 = k_4_reg_591;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == exitcond5_5_reg_4096) & (1'b1 == ap_enable_reg_pp6_iter1))) begin
        k_5_phi_fu_606_p4 = k_2_5_reg_4100;
    end else begin
        k_5_phi_fu_606_p4 = k_5_reg_602;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == exitcond5_6_reg_4175) & (1'b1 == ap_enable_reg_pp7_iter1))) begin
        k_6_phi_fu_617_p4 = k_2_6_reg_4179;
    end else begin
        k_6_phi_fu_617_p4 = k_6_reg_613;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == exitcond5_7_reg_4254) & (1'b1 == ap_enable_reg_pp8_iter1))) begin
        k_7_phi_fu_628_p4 = k_2_7_reg_4258;
    end else begin
        k_7_phi_fu_628_p4 = k_7_reg_624;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond5_2_reg_3859) & (1'b1 == ap_enable_reg_pp3_iter1))) begin
        k_8_phi_fu_573_p4 = k_2_2_reg_3863;
    end else begin
        k_8_phi_fu_573_p4 = k_8_reg_569;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == exitcond5_3_reg_3938) & (1'b1 == ap_enable_reg_pp4_iter1))) begin
        k_9_phi_fu_584_p4 = k_2_3_reg_3942;
    end else begin
        k_9_phi_fu_584_p4 = k_9_reg_580;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond5_reg_3701) & (1'b1 == ap_enable_reg_pp1_iter1))) begin
        k_phi_fu_551_p4 = k_2_reg_3705;
    end else begin
        k_phi_fu_551_p4 = k_reg_547;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == exitcond5_1_reg_3780) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        k_s_phi_fu_562_p4 = k_2_1_reg_3784;
    end else begin
        k_s_phi_fu_562_p4 = k_s_reg_558;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0))) begin
        r_Addr_A_orig = tmp_133_fu_3180_p1;
    end else if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0))) begin
        r_Addr_A_orig = tmp_121_fu_2850_p1;
    end else if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0))) begin
        r_Addr_A_orig = tmp_108_fu_2520_p1;
    end else if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0))) begin
        r_Addr_A_orig = tmp_95_fu_2190_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0))) begin
        r_Addr_A_orig = tmp_82_fu_1860_p1;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        r_Addr_A_orig = tmp_69_fu_1530_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        r_Addr_A_orig = tmp_56_fu_1200_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        r_Addr_A_orig = tmp_39_fu_870_p1;
    end else begin
        r_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter0)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter0)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter0)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter0)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter0)))) begin
        r_EN_A = 1'b1;
    end else begin
        r_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state106)) begin
        y_Addr_A_orig = y_addr_1_reg_4427;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        y_Addr_A_orig = tmp_21_fu_3623_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_Addr_A_orig = tmp_fu_714_p1;
    end else begin
        y_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state106)) begin
        y_Din_A = tmp_22_fu_3629_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_Din_A = ap_const_lv32_0;
    end else begin
        y_Din_A = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state106))) begin
        y_EN_A = 1'b1;
    end else begin
        y_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond8_fu_702_p2)) | (1'b1 == ap_CS_fsm_state106))) begin
        y_WEN_A = ap_const_lv4_F;
    end else begin
        y_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((1'b0 == exitcond8_fu_702_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (~(1'b0 == exitcond7_fu_719_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (~(1'b0 == tmp_3_fu_742_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (~(1'b0 == tmp_5_fu_759_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (~(tmp_7_fu_776_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (~(1'b0 == exitcond6_fu_794_p2)) begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter4) & ~(1'b1 == ap_enable_reg_pp1_iter3)) & ~((1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond5_fu_809_p2) & ~(1'b1 == ap_enable_reg_pp1_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond5_fu_809_p2) & ~(1'b1 == ap_enable_reg_pp1_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter4) & ~(1'b1 == ap_enable_reg_pp2_iter3)) & ~((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == exitcond5_1_fu_1140_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == exitcond5_1_fu_1140_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter4) & ~(1'b1 == ap_enable_reg_pp3_iter3)) & ~((1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b0 == exitcond5_2_fu_1470_p2) & ~(1'b1 == ap_enable_reg_pp3_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b0 == exitcond5_2_fu_1470_p2) & ~(1'b1 == ap_enable_reg_pp3_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_enable_reg_pp4_iter4) & ~(1'b1 == ap_enable_reg_pp4_iter3)) & ~((1'b1 == ap_enable_reg_pp4_iter0) & ~(1'b0 == exitcond5_3_fu_1800_p2) & ~(1'b1 == ap_enable_reg_pp4_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end else if (((1'b1 == ap_enable_reg_pp4_iter0) & ~(1'b0 == exitcond5_3_fu_1800_p2) & ~(1'b1 == ap_enable_reg_pp4_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_pp4_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_enable_reg_pp5_iter4) & ~(1'b1 == ap_enable_reg_pp5_iter3)) & ~((1'b1 == ap_enable_reg_pp5_iter0) & ~(1'b0 == exitcond5_4_fu_2130_p2) & ~(1'b1 == ap_enable_reg_pp5_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage1;
            end else if (((1'b1 == ap_enable_reg_pp5_iter0) & ~(1'b0 == exitcond5_4_fu_2130_p2) & ~(1'b1 == ap_enable_reg_pp5_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_pp5_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_pp6_stage0;
        end
        ap_ST_fsm_pp6_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_enable_reg_pp6_iter4) & ~(1'b1 == ap_enable_reg_pp6_iter3)) & ~((1'b1 == ap_enable_reg_pp6_iter0) & ~(1'b0 == exitcond5_5_fu_2460_p2) & ~(1'b1 == ap_enable_reg_pp6_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage1;
            end else if (((1'b1 == ap_enable_reg_pp6_iter0) & ~(1'b0 == exitcond5_5_fu_2460_p2) & ~(1'b1 == ap_enable_reg_pp6_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_pp6_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp6_stage0;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_pp7_stage0;
        end
        ap_ST_fsm_pp7_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b1 == ap_enable_reg_pp7_iter4) & ~(1'b1 == ap_enable_reg_pp7_iter3)) & ~((1'b1 == ap_enable_reg_pp7_iter0) & ~(1'b0 == exitcond5_6_fu_2790_p2) & ~(1'b1 == ap_enable_reg_pp7_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage1;
            end else if (((1'b1 == ap_enable_reg_pp7_iter0) & ~(1'b0 == exitcond5_6_fu_2790_p2) & ~(1'b1 == ap_enable_reg_pp7_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_pp7_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp7_stage0;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_pp8_stage0;
        end
        ap_ST_fsm_pp8_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_enable_reg_pp8_iter4) & ~(1'b1 == ap_enable_reg_pp8_iter3)) & ~((1'b1 == ap_enable_reg_pp8_iter0) & ~(1'b0 == exitcond5_7_fu_3120_p2) & ~(1'b1 == ap_enable_reg_pp8_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage1;
            end else if (((1'b1 == ap_enable_reg_pp8_iter0) & ~(1'b0 == exitcond5_7_fu_3120_p2) & ~(1'b1 == ap_enable_reg_pp8_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_pp8_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp8_stage0;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_pp9_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp9_iter0) & ~(1'b0 == exitcond4_fu_3442_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_pp10_stage0;
        end
        ap_ST_fsm_pp10_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp10_iter0) & ~(1'b0 == exitcond3_fu_3476_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_pp11_stage0;
        end
        ap_ST_fsm_pp11_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b1 == ap_enable_reg_pp11_iter4) & ~(1'b1 == ap_enable_reg_pp11_iter3)) & ~((1'b1 == ap_enable_reg_pp11_iter0) & ~(1'b0 == exitcond_flatten_fu_3509_p2) & ~(1'b1 == ap_enable_reg_pp11_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage1;
            end else if (((1'b1 == ap_enable_reg_pp11_iter0) & ~(1'b0 == exitcond_flatten_fu_3509_p2) & ~(1'b1 == ap_enable_reg_pp11_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_pp11_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp11_stage0;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            if ((1'b0 == exitcond_fu_3611_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state107;
            end
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F_Addr_A = F_Addr_A_orig << ap_const_lv32_2;

assign F_Addr_A_orig = tmp_63_cast_fu_3585_p1;

assign F_Clk_A = ap_clk;

assign F_Din_A = ap_const_lv32_0;

assign F_Rst_A = ap_rst;

assign F_WEN_A = ap_const_lv4_0;

assign H_Addr_A = H_Addr_A_orig << ap_const_lv32_5;

assign H_Clk_A = ap_clk;

assign H_Din_A = ap_const_lv256_lc_2;

assign H_Rst_A = ap_rst;

assign H_WEN_A = ap_const_lv32_0;

assign ap_CS_fsm_pp10_stage0 = ap_CS_fsm[ap_const_lv32_22];

assign ap_CS_fsm_pp11_stage0 = ap_CS_fsm[ap_const_lv32_24];

assign ap_CS_fsm_pp11_stage1 = ap_CS_fsm[ap_const_lv32_25];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_pp4_stage1 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_pp5_stage1 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_pp6_stage1 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_pp7_stage0 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_pp7_stage1 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_pp8_stage0 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_pp8_stage1 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_pp9_stage0 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state104 = ap_CS_fsm[ap_const_lv32_26];

assign ap_CS_fsm_state105 = ap_CS_fsm[ap_const_lv32_27];

assign ap_CS_fsm_state106 = ap_CS_fsm[ap_const_lv32_28];

assign ap_CS_fsm_state107 = ap_CS_fsm[ap_const_lv32_29];

assign ap_CS_fsm_state18 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state28 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state38 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state48 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state58 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_state6 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state68 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state78 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state88 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_state91 = ap_CS_fsm[ap_const_lv32_21];

assign ap_CS_fsm_state94 = ap_CS_fsm[ap_const_lv32_23];

assign exitcond1_fu_3527_p2 = ((k_1_phi_fu_684_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond3_fu_3476_p2 = ((j_2_reg_647 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond4_fu_3442_p2 = ((j_1_phi_fu_639_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond5_1_fu_1140_p2 = ((k_s_phi_fu_562_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond5_2_fu_1470_p2 = ((k_8_phi_fu_573_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond5_3_fu_1800_p2 = ((k_9_phi_fu_584_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond5_4_fu_2130_p2 = ((k_4_phi_fu_595_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond5_5_fu_2460_p2 = ((k_5_phi_fu_606_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond5_6_fu_2790_p2 = ((k_6_phi_fu_617_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond5_7_fu_3120_p2 = ((k_7_phi_fu_628_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond5_fu_809_p2 = ((k_phi_fu_551_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond6_fu_794_p2 = ((j_reg_535 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond7_fu_719_p2 = ((i_1_reg_490 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond8_fu_702_p2 = ((i_reg_479 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_3509_p2 = ((indvar_flatten_phi_fu_662_p4 == ap_const_lv14_2000) ? 1'b1 : 1'b0);

assign exitcond_fu_3611_p2 = ((j_4_reg_691 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign grp_fu_1114_p0 = tmp_155_fu_1105_p2[31:0];

assign grp_fu_1114_p1 = tmp_123_fu_1087_p2[31:0];

assign grp_fu_1444_p0 = tmp_194_fu_1435_p2[31:0];

assign grp_fu_1444_p1 = tmp_175_fu_1417_p2[31:0];

assign grp_fu_1774_p0 = tmp_233_fu_1765_p2[31:0];

assign grp_fu_1774_p1 = tmp_214_fu_1747_p2[31:0];

assign grp_fu_2104_p0 = tmp_271_fu_2095_p2[31:0];

assign grp_fu_2104_p1 = tmp_252_fu_2077_p2[31:0];

assign grp_fu_2434_p0 = tmp_309_fu_2425_p2[31:0];

assign grp_fu_2434_p1 = tmp_290_fu_2407_p2[31:0];

assign grp_fu_2764_p0 = tmp_347_fu_2755_p2[31:0];

assign grp_fu_2764_p1 = tmp_328_fu_2737_p2[31:0];

assign grp_fu_3094_p0 = tmp_385_fu_3085_p2[31:0];

assign grp_fu_3094_p1 = tmp_366_fu_3067_p2[31:0];

assign grp_fu_3424_p0 = tmp_423_fu_3415_p2[31:0];

assign grp_fu_3424_p1 = tmp_404_fu_3397_p2[31:0];

assign i_2_fu_708_p2 = (i_reg_479 + ap_const_lv9_1);

assign i_3_fu_725_p2 = (i_1_reg_490 + ap_const_lv4_1);

assign indvar_flatten_next_fu_3515_p2 = (indvar_flatten_phi_fu_662_p4 + ap_const_lv14_1);

assign indvarinc1_fu_748_p2 = (invdar1_reg_513 + ap_const_lv8_1);

assign indvarinc2_fu_765_p2 = (invdar2_reg_524 + ap_const_lv8_1);

assign indvarinc_fu_731_p2 = (invdar_reg_502 + ap_const_lv8_1);

assign j_5_fu_3448_p2 = (j_1_phi_fu_639_p4 + ap_const_lv6_1);

assign j_6_1_cast_fu_1461_p1 = j_6_1_fu_1456_p2;

assign j_6_1_fu_1456_p2 = (tmp_19_reg_3685 | ap_const_lv8_2);

assign j_6_2_cast_fu_1791_p1 = j_6_2_fu_1786_p2;

assign j_6_2_fu_1786_p2 = (tmp_19_reg_3685 | ap_const_lv8_3);

assign j_6_3_cast_fu_2121_p1 = j_6_3_fu_2116_p2;

assign j_6_3_fu_2116_p2 = (tmp_19_reg_3685 | ap_const_lv8_4);

assign j_6_4_cast_fu_2451_p1 = j_6_4_fu_2446_p2;

assign j_6_4_fu_2446_p2 = (tmp_19_reg_3685 | ap_const_lv8_5);

assign j_6_5_cast_fu_2781_p1 = j_6_5_fu_2776_p2;

assign j_6_5_fu_2776_p2 = (tmp_19_reg_3685 | ap_const_lv8_6);

assign j_6_6_cast_fu_3111_p1 = j_6_6_fu_3106_p2;

assign j_6_6_fu_3106_p2 = (tmp_19_reg_3685 | ap_const_lv8_7);

assign j_6_7_fu_3436_p2 = (j_reg_535 + ap_const_lv9_8);

assign j_6_cast_fu_1131_p1 = j_6_s_fu_1126_p2;

assign j_6_fu_3482_p2 = (j_2_reg_647 + ap_const_lv6_1);

assign j_6_s_fu_1126_p2 = (tmp_19_reg_3685 | ap_const_lv8_1);

assign j_7_fu_3617_p2 = (j_4_reg_691 + ap_const_lv9_1);

assign j_8_fu_3521_p2 = (j_3_phi_fu_673_p4 + ap_const_lv9_1);

assign k_1_cast2_fu_3554_p1 = k_1_mid2_fu_3533_p3;

assign k_1_mid2_fu_3533_p3 = ((exitcond1_fu_3527_p2[0:0] === 1'b1) ? ap_const_lv6_0 : k_1_phi_fu_684_p4);

assign k_2_1_fu_1146_p2 = (k_s_phi_fu_562_p4 + ap_const_lv6_1);

assign k_2_2_fu_1476_p2 = (k_8_phi_fu_573_p4 + ap_const_lv6_1);

assign k_2_3_fu_1806_p2 = (k_9_phi_fu_584_p4 + ap_const_lv6_1);

assign k_2_4_fu_2136_p2 = (k_4_phi_fu_595_p4 + ap_const_lv6_1);

assign k_2_5_fu_2466_p2 = (k_5_phi_fu_606_p4 + ap_const_lv6_1);

assign k_2_6_fu_2796_p2 = (k_6_phi_fu_617_p4 + ap_const_lv6_1);

assign k_2_7_fu_3126_p2 = (k_7_phi_fu_628_p4 + ap_const_lv6_1);

assign k_2_fu_815_p2 = (k_phi_fu_551_p4 + ap_const_lv6_1);

assign k_3_fu_3595_p2 = (k_1_mid2_fu_3533_p3 + ap_const_lv6_1);

assign k_4_cast_fu_2142_p1 = k_4_phi_fu_595_p4;

assign k_5_cast_fu_2472_p1 = k_5_phi_fu_606_p4;

assign k_6_cast_fu_2802_p1 = k_6_phi_fu_617_p4;

assign k_7_cast_fu_3132_p1 = k_7_phi_fu_628_p4;

assign k_8_cast_fu_1482_p1 = k_8_phi_fu_573_p4;

assign k_9_cast_fu_1812_p1 = k_9_phi_fu_584_p4;

assign k_cast_22_fu_1152_p1 = k_s_phi_fu_562_p4;

assign k_cast_fu_821_p1 = k_phi_fu_551_p4;

assign r_Addr_A = r_Addr_A_orig << ap_const_lv32_5;

assign r_Clk_A = ap_clk;

assign r_Din_A = ap_const_lv256_lc_2;

assign r_Rst_A = ap_rst;

assign r_WEN_A = ap_const_lv32_0;

assign tmp_100_fu_2171_p1 = tmp_90_fu_2163_p3;

assign tmp_102_fu_2293_p4 = {{tmp_11_4_reg_4026[ap_const_lv32_7 : ap_const_lv32_5]}};

assign tmp_103_fu_2493_p3 = {{i_1_reg_490}, {tmp_312_fu_2489_p1}};

assign tmp_104_fu_2525_p3 = {{tmp_114_reg_4120}, {ap_const_lv5_0}};

assign tmp_105_fu_2532_p2 = (tmp_104_fu_2525_p3 | ap_const_lv8_1F);

assign tmp_106_fu_1078_p1 = tmp_93_reg_3735;

assign tmp_107_fu_2632_p3 = {{tmp_115_fu_2623_p4}, {ap_const_lv5_0}};

assign tmp_108_fu_2520_p1 = tmp_331_fu_2516_p1;

assign tmp_109_fu_2640_p2 = (tmp_330_fu_2620_p1 | ap_const_lv8_1F);

assign tmp_10_fu_3471_p1 = j_1_reg_635;

assign tmp_110_fu_964_p2 = tmp_80_fu_938_p3 >> tmp_97_fu_960_p1;

assign tmp_113_fu_2501_p1 = tmp_103_fu_2493_p3;

assign tmp_115_fu_2623_p4 = {{tmp_11_5_reg_4105[ap_const_lv32_7 : ap_const_lv32_5]}};

assign tmp_116_fu_2823_p3 = {{i_1_reg_490}, {tmp_350_fu_2819_p1}};

assign tmp_117_fu_2855_p3 = {{tmp_126_reg_4199}, {ap_const_lv5_0}};

assign tmp_118_fu_2862_p2 = (tmp_117_fu_2855_p3 | ap_const_lv8_1F);

assign tmp_119_fu_1081_p2 = ap_const_lv256_lc_1 >> tmp_106_fu_1078_p1;

assign tmp_11_1_fu_1156_p2 = (j_6_cast_reg_3770 - k_cast_22_fu_1152_p1);

assign tmp_11_2_fu_1486_p2 = (j_6_1_cast_reg_3849 - k_8_cast_fu_1482_p1);

assign tmp_11_3_fu_1816_p2 = (j_6_2_cast_reg_3928 - k_9_cast_fu_1812_p1);

assign tmp_11_4_fu_2146_p2 = (j_6_3_cast_reg_4007 - k_4_cast_fu_2142_p1);

assign tmp_11_5_fu_2476_p2 = (j_6_4_cast_reg_4086 - k_5_cast_fu_2472_p1);

assign tmp_11_6_fu_2806_p2 = (j_6_5_cast_reg_4165 - k_6_cast_fu_2802_p1);

assign tmp_11_7_fu_3136_p2 = (j_6_6_cast_reg_4244 - k_7_cast_fu_3132_p1);

assign tmp_120_fu_2962_p3 = {{tmp_127_fu_2953_p4}, {ap_const_lv5_0}};

assign tmp_121_fu_2850_p1 = tmp_369_fu_2846_p1;

assign tmp_122_fu_2970_p2 = (tmp_368_fu_2950_p1 | ap_const_lv8_1F);

assign tmp_123_fu_1087_p2 = (tmp_110_reg_3740 & tmp_119_fu_1081_p2);

assign tmp_125_fu_2831_p1 = tmp_116_fu_2823_p3;

assign tmp_127_fu_2953_p4 = {{tmp_11_6_reg_4184[ap_const_lv32_7 : ap_const_lv32_5]}};

assign tmp_128_fu_3153_p3 = {{i_1_reg_490}, {tmp_388_fu_3149_p1}};

assign tmp_129_fu_3185_p3 = {{tmp_137_reg_4278}, {ap_const_lv5_0}};

assign tmp_130_fu_3192_p2 = (tmp_129_fu_3185_p3 | ap_const_lv8_1F);

assign tmp_132_fu_3292_p3 = {{tmp_138_fu_3283_p4}, {ap_const_lv5_0}};

assign tmp_133_fu_3180_p1 = tmp_407_fu_3176_p1;

assign tmp_134_fu_3300_p2 = (tmp_406_fu_3280_p1 | ap_const_lv8_1F);

assign tmp_135_fu_970_p1 = tmp_25_reg_3710[7:0];

assign tmp_136_fu_3161_p1 = tmp_128_fu_3153_p3;

assign tmp_138_fu_3283_p4 = {{tmp_11_7_reg_4263[ap_const_lv32_7 : ap_const_lv32_5]}};

assign tmp_139_fu_866_p1 = tmp_25_fu_825_p2[4:0];

assign tmp_140_fu_996_p2 = ((tmp_38_fu_982_p3 > tmp_40_fu_990_p2) ? 1'b1 : 1'b0);

assign tmp_141_fu_1002_p1 = tmp_38_fu_982_p3;

assign tmp_142_fu_1006_p1 = tmp_40_fu_990_p2;

integer ap_tvar_int_0;

always @ (r_Dout_A) begin
    for (ap_tvar_int_0 = 256 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_143_fu_1010_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_143_fu_1010_p4[ap_tvar_int_0] = r_Dout_A[ap_const_lv32_FF - ap_tvar_int_0];
        end
    end
end

assign tmp_144_fu_1020_p2 = (tmp_141_fu_1002_p1 - tmp_142_fu_1006_p1);

assign tmp_145_fu_1026_p2 = (tmp_141_fu_1002_p1 ^ ap_const_lv9_FF);

assign tmp_146_fu_1032_p2 = (tmp_142_fu_1006_p1 - tmp_141_fu_1002_p1);

assign tmp_147_fu_1038_p3 = ((tmp_140_fu_996_p2[0:0] === 1'b1) ? tmp_144_fu_1020_p2 : tmp_146_fu_1032_p2);

assign tmp_148_fu_1046_p3 = ((tmp_140_fu_996_p2[0:0] === 1'b1) ? tmp_143_fu_1010_p4 : r_Dout_A);

assign tmp_149_fu_1054_p3 = ((tmp_140_fu_996_p2[0:0] === 1'b1) ? tmp_145_fu_1026_p2 : tmp_141_fu_1002_p1);

assign tmp_14_fu_3488_p1 = j_2_reg_647;

assign tmp_150_fu_1062_p2 = (ap_const_lv9_FF - tmp_147_fu_1038_p3);

assign tmp_151_fu_1068_p1 = tmp_149_fu_1054_p3;

assign tmp_152_fu_1096_p1 = tmp_150_reg_3745;

assign tmp_153_fu_1072_p2 = tmp_148_fu_1046_p3 >> tmp_151_fu_1068_p1;

assign tmp_154_fu_1099_p2 = ap_const_lv256_lc_1 >> tmp_152_fu_1096_p1;

assign tmp_155_fu_1105_p2 = (tmp_153_reg_3750 & tmp_154_fu_1099_p2);

assign tmp_157_fu_3493_p1 = j_2_reg_647[4:0];

assign tmp_158_fu_1161_p3 = tmp_11_1_fu_1156_p2[ap_const_lv32_8];

assign tmp_159_fu_1169_p1 = k_s_phi_fu_562_p4[1:0];

assign tmp_15_fu_3497_p3 = {{tmp_157_reg_4356}, {ap_const_lv3_0}};

assign tmp_160_fu_1218_p2 = ((tmp_52_fu_1205_p3 > tmp_53_fu_1212_p2) ? 1'b1 : 1'b0);

assign tmp_161_fu_1224_p1 = tmp_52_fu_1205_p3;

assign tmp_162_fu_1228_p1 = tmp_53_fu_1212_p2;

integer ap_tvar_int_1;

always @ (H_Dout_A) begin
    for (ap_tvar_int_1 = 256 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_163_fu_1232_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_163_fu_1232_p4[ap_tvar_int_1] = H_Dout_A[ap_const_lv32_FF - ap_tvar_int_1];
        end
    end
end

assign tmp_164_fu_1242_p2 = (tmp_161_fu_1224_p1 - tmp_162_fu_1228_p1);

assign tmp_165_fu_1248_p2 = (tmp_161_fu_1224_p1 ^ ap_const_lv9_FF);

assign tmp_166_fu_1254_p2 = (tmp_162_fu_1228_p1 - tmp_161_fu_1224_p1);

assign tmp_167_fu_1260_p3 = ((tmp_160_fu_1218_p2[0:0] === 1'b1) ? tmp_164_fu_1242_p2 : tmp_166_fu_1254_p2);

assign tmp_168_fu_1268_p3 = ((tmp_160_fu_1218_p2[0:0] === 1'b1) ? tmp_163_fu_1232_p4 : H_Dout_A);

assign tmp_169_fu_1276_p3 = ((tmp_160_fu_1218_p2[0:0] === 1'b1) ? tmp_165_fu_1248_p2 : tmp_161_fu_1224_p1);

assign tmp_16_1_fu_1450_p2 = (Vect_H_q0 + tmp_15_1_reg_3844);

assign tmp_16_2_fu_1780_p2 = (Vect_H_q0 + tmp_15_2_reg_3923);

assign tmp_16_3_fu_2110_p2 = (Vect_H_q0 + tmp_15_3_reg_4002);

assign tmp_16_4_fu_2440_p2 = (Vect_H_q0 + tmp_15_4_reg_4081);

assign tmp_16_5_fu_2770_p2 = (Vect_H_q0 + tmp_15_5_reg_4160);

assign tmp_16_6_fu_3100_p2 = (Vect_H_q0 + tmp_15_6_reg_4239);

assign tmp_16_7_fu_3430_p2 = (Vect_H_q0 + tmp_15_7_reg_4318);

assign tmp_16_fu_3504_p1 = tmp_15_fu_3497_p3;

assign tmp_170_fu_1284_p2 = (ap_const_lv9_FF - tmp_167_fu_1260_p3);

assign tmp_171_fu_1290_p1 = tmp_169_fu_1276_p3;

assign tmp_172_fu_1408_p1 = tmp_170_reg_3814;

assign tmp_173_fu_1294_p2 = tmp_168_fu_1268_p3 >> tmp_171_fu_1290_p1;

assign tmp_174_fu_1411_p2 = ap_const_lv256_lc_1 >> tmp_172_fu_1408_p1;

assign tmp_175_fu_1417_p2 = (tmp_173_reg_3819 & tmp_174_fu_1411_p2);

assign tmp_177_fu_1300_p1 = tmp_11_1_reg_3789[7:0];

assign tmp_178_fu_1196_p1 = tmp_11_1_fu_1156_p2[4:0];

assign tmp_179_fu_1326_p2 = ((tmp_55_fu_1312_p3 > tmp_57_fu_1320_p2) ? 1'b1 : 1'b0);

assign tmp_180_fu_1332_p1 = tmp_55_fu_1312_p3;

assign tmp_181_fu_1336_p1 = tmp_57_fu_1320_p2;

integer ap_tvar_int_2;

always @ (r_Dout_A) begin
    for (ap_tvar_int_2 = 256 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_182_fu_1340_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_182_fu_1340_p4[ap_tvar_int_2] = r_Dout_A[ap_const_lv32_FF - ap_tvar_int_2];
        end
    end
end

assign tmp_183_fu_1350_p2 = (tmp_180_fu_1332_p1 - tmp_181_fu_1336_p1);

assign tmp_184_fu_1356_p2 = (tmp_180_fu_1332_p1 ^ ap_const_lv9_FF);

assign tmp_185_fu_1362_p2 = (tmp_181_fu_1336_p1 - tmp_180_fu_1332_p1);

assign tmp_186_fu_1368_p3 = ((tmp_179_fu_1326_p2[0:0] === 1'b1) ? tmp_183_fu_1350_p2 : tmp_185_fu_1362_p2);

assign tmp_187_fu_1376_p3 = ((tmp_179_fu_1326_p2[0:0] === 1'b1) ? tmp_182_fu_1340_p4 : r_Dout_A);

assign tmp_188_fu_1384_p3 = ((tmp_179_fu_1326_p2[0:0] === 1'b1) ? tmp_184_fu_1356_p2 : tmp_180_fu_1332_p1);

assign tmp_189_fu_1392_p2 = (ap_const_lv9_FF - tmp_186_fu_1368_p3);

assign tmp_190_fu_1398_p1 = tmp_188_fu_1384_p3;

assign tmp_191_fu_1426_p1 = tmp_189_reg_3824;

assign tmp_192_fu_1402_p2 = tmp_187_fu_1376_p3 >> tmp_190_fu_1398_p1;

assign tmp_193_fu_1429_p2 = ap_const_lv256_lc_1 >> tmp_191_fu_1426_p1;

assign tmp_194_fu_1435_p2 = (tmp_192_reg_3829 & tmp_193_fu_1429_p2);

assign tmp_196_fu_3568_p3 = tmp_23_fu_3558_p2[ap_const_lv32_8];

assign tmp_197_fu_1491_p3 = tmp_11_2_fu_1486_p2[ap_const_lv32_8];

assign tmp_198_fu_1499_p1 = k_8_phi_fu_573_p4[1:0];

assign tmp_199_fu_1548_p2 = ((tmp_65_fu_1535_p3 > tmp_66_fu_1542_p2) ? 1'b1 : 1'b0);

assign tmp_19_cast_fu_790_p1 = tmp_8_fu_782_p3;

assign tmp_19_fu_800_p1 = j_reg_535[7:0];

assign tmp_19_mid2_fu_3549_p1 = tmp_19_mid2_v_fu_3541_p3;

assign tmp_19_mid2_v_fu_3541_p3 = ((exitcond1_fu_3527_p2[0:0] === 1'b1) ? j_8_fu_3521_p2 : j_3_phi_fu_673_p4);

assign tmp_1_fu_3466_p1 = tmp_s_fu_3458_p3;

assign tmp_200_fu_1554_p1 = tmp_65_fu_1535_p3;

assign tmp_201_fu_1558_p1 = tmp_66_fu_1542_p2;

integer ap_tvar_int_3;

always @ (H_Dout_A) begin
    for (ap_tvar_int_3 = 256 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_202_fu_1562_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_202_fu_1562_p4[ap_tvar_int_3] = H_Dout_A[ap_const_lv32_FF - ap_tvar_int_3];
        end
    end
end

assign tmp_203_fu_1572_p2 = (tmp_200_fu_1554_p1 - tmp_201_fu_1558_p1);

assign tmp_204_fu_1578_p2 = (tmp_200_fu_1554_p1 ^ ap_const_lv9_FF);

assign tmp_205_fu_1584_p2 = (tmp_201_fu_1558_p1 - tmp_200_fu_1554_p1);

assign tmp_206_fu_1590_p3 = ((tmp_199_fu_1548_p2[0:0] === 1'b1) ? tmp_203_fu_1572_p2 : tmp_205_fu_1584_p2);

assign tmp_207_fu_1598_p3 = ((tmp_199_fu_1548_p2[0:0] === 1'b1) ? tmp_202_fu_1562_p4 : H_Dout_A);

assign tmp_208_fu_1606_p3 = ((tmp_199_fu_1548_p2[0:0] === 1'b1) ? tmp_204_fu_1578_p2 : tmp_200_fu_1554_p1);

assign tmp_209_fu_1614_p2 = (ap_const_lv9_FF - tmp_206_fu_1590_p3);

assign tmp_20_fu_804_p1 = j_reg_535;

assign tmp_210_fu_1620_p1 = tmp_208_fu_1606_p3;

assign tmp_211_fu_1738_p1 = tmp_209_reg_3893;

assign tmp_212_fu_1624_p2 = tmp_207_fu_1598_p3 >> tmp_210_fu_1620_p1;

assign tmp_213_fu_1741_p2 = ap_const_lv256_lc_1 >> tmp_211_fu_1738_p1;

assign tmp_214_fu_1747_p2 = (tmp_212_reg_3898 & tmp_213_fu_1741_p2);

assign tmp_216_fu_1630_p1 = tmp_11_2_reg_3868[7:0];

assign tmp_217_fu_1526_p1 = tmp_11_2_fu_1486_p2[4:0];

assign tmp_218_fu_1656_p2 = ((tmp_68_fu_1642_p3 > tmp_70_fu_1650_p2) ? 1'b1 : 1'b0);

assign tmp_219_fu_1662_p1 = tmp_68_fu_1642_p3;

assign tmp_21_fu_3623_p1 = j_4_reg_691;

assign tmp_220_fu_1666_p1 = tmp_70_fu_1650_p2;

integer ap_tvar_int_4;

always @ (r_Dout_A) begin
    for (ap_tvar_int_4 = 256 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_221_fu_1670_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_221_fu_1670_p4[ap_tvar_int_4] = r_Dout_A[ap_const_lv32_FF - ap_tvar_int_4];
        end
    end
end

assign tmp_222_fu_1680_p2 = (tmp_219_fu_1662_p1 - tmp_220_fu_1666_p1);

assign tmp_223_fu_1686_p2 = (tmp_219_fu_1662_p1 ^ ap_const_lv9_FF);

assign tmp_224_fu_1692_p2 = (tmp_220_fu_1666_p1 - tmp_219_fu_1662_p1);

assign tmp_225_fu_1698_p3 = ((tmp_218_fu_1656_p2[0:0] === 1'b1) ? tmp_222_fu_1680_p2 : tmp_224_fu_1692_p2);

assign tmp_226_fu_1706_p3 = ((tmp_218_fu_1656_p2[0:0] === 1'b1) ? tmp_221_fu_1670_p4 : r_Dout_A);

assign tmp_227_fu_1714_p3 = ((tmp_218_fu_1656_p2[0:0] === 1'b1) ? tmp_223_fu_1686_p2 : tmp_219_fu_1662_p1);

assign tmp_228_fu_1722_p2 = (ap_const_lv9_FF - tmp_225_fu_1698_p3);

assign tmp_229_fu_1728_p1 = tmp_227_fu_1714_p3;

assign tmp_22_fu_3629_p2 = (Vect_F_q0 + y_Dout_A);

assign tmp_230_fu_1756_p1 = tmp_228_reg_3903;

assign tmp_231_fu_1732_p2 = tmp_226_fu_1706_p3 >> tmp_229_fu_1728_p1;

assign tmp_232_fu_1759_p2 = ap_const_lv256_lc_1 >> tmp_230_fu_1756_p1;

assign tmp_233_fu_1765_p2 = (tmp_231_reg_3908 & tmp_232_fu_1759_p2);

assign tmp_235_fu_1821_p3 = tmp_11_3_fu_1816_p2[ap_const_lv32_8];

assign tmp_236_fu_1829_p1 = k_9_phi_fu_584_p4[1:0];

assign tmp_237_fu_1878_p2 = ((tmp_78_fu_1865_p3 > tmp_79_fu_1872_p2) ? 1'b1 : 1'b0);

assign tmp_238_fu_1884_p1 = tmp_78_fu_1865_p3;

assign tmp_239_fu_1888_p1 = tmp_79_fu_1872_p2;

assign tmp_23_cast_fu_3564_p1 = $signed(tmp_23_fu_3558_p2);

assign tmp_23_fu_3558_p2 = (tmp_19_mid2_v_fu_3541_p3 - k_1_cast2_fu_3554_p1);

integer ap_tvar_int_5;

always @ (H_Dout_A) begin
    for (ap_tvar_int_5 = 256 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_240_fu_1892_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            tmp_240_fu_1892_p4[ap_tvar_int_5] = H_Dout_A[ap_const_lv32_FF - ap_tvar_int_5];
        end
    end
end

assign tmp_241_fu_1902_p2 = (tmp_238_fu_1884_p1 - tmp_239_fu_1888_p1);

assign tmp_242_fu_1908_p2 = (tmp_238_fu_1884_p1 ^ ap_const_lv9_FF);

assign tmp_243_fu_1914_p2 = (tmp_239_fu_1888_p1 - tmp_238_fu_1884_p1);

assign tmp_244_fu_1920_p3 = ((tmp_237_fu_1878_p2[0:0] === 1'b1) ? tmp_241_fu_1902_p2 : tmp_243_fu_1914_p2);

assign tmp_245_fu_1928_p3 = ((tmp_237_fu_1878_p2[0:0] === 1'b1) ? tmp_240_fu_1892_p4 : H_Dout_A);

assign tmp_246_fu_1936_p3 = ((tmp_237_fu_1878_p2[0:0] === 1'b1) ? tmp_242_fu_1908_p2 : tmp_238_fu_1884_p1);

assign tmp_247_fu_1944_p2 = (ap_const_lv9_FF - tmp_244_fu_1920_p3);

assign tmp_248_fu_1950_p1 = tmp_246_fu_1936_p3;

assign tmp_249_fu_2068_p1 = tmp_247_reg_3972;

assign tmp_24_fu_3454_p1 = j_1_phi_fu_639_p4[4:0];

assign tmp_250_fu_1954_p2 = tmp_245_fu_1928_p3 >> tmp_248_fu_1950_p1;

assign tmp_251_fu_2071_p2 = ap_const_lv256_lc_1 >> tmp_249_fu_2068_p1;

assign tmp_252_fu_2077_p2 = (tmp_250_reg_3977 & tmp_251_fu_2071_p2);

assign tmp_254_fu_1960_p1 = tmp_11_3_reg_3947[7:0];

assign tmp_255_fu_1856_p1 = tmp_11_3_fu_1816_p2[4:0];

assign tmp_256_fu_1986_p2 = ((tmp_81_fu_1972_p3 > tmp_83_fu_1980_p2) ? 1'b1 : 1'b0);

assign tmp_257_fu_1992_p1 = tmp_81_fu_1972_p3;

assign tmp_258_fu_1996_p1 = tmp_83_fu_1980_p2;

integer ap_tvar_int_6;

always @ (r_Dout_A) begin
    for (ap_tvar_int_6 = 256 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_259_fu_2000_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            tmp_259_fu_2000_p4[ap_tvar_int_6] = r_Dout_A[ap_const_lv32_FF - ap_tvar_int_6];
        end
    end
end

assign tmp_25_cast_fu_3576_p1 = k_1_mid2_fu_3533_p3;

assign tmp_25_fu_825_p2 = (j_reg_535 - k_cast_fu_821_p1);

assign tmp_260_fu_2010_p2 = (tmp_257_fu_1992_p1 - tmp_258_fu_1996_p1);

assign tmp_261_fu_2016_p2 = (tmp_257_fu_1992_p1 ^ ap_const_lv9_FF);

assign tmp_262_fu_2022_p2 = (tmp_258_fu_1996_p1 - tmp_257_fu_1992_p1);

assign tmp_263_fu_2028_p3 = ((tmp_256_fu_1986_p2[0:0] === 1'b1) ? tmp_260_fu_2010_p2 : tmp_262_fu_2022_p2);

assign tmp_264_fu_2036_p3 = ((tmp_256_fu_1986_p2[0:0] === 1'b1) ? tmp_259_fu_2000_p4 : r_Dout_A);

assign tmp_265_fu_2044_p3 = ((tmp_256_fu_1986_p2[0:0] === 1'b1) ? tmp_261_fu_2016_p2 : tmp_257_fu_1992_p1);

assign tmp_266_fu_2052_p2 = (ap_const_lv9_FF - tmp_263_fu_2028_p3);

assign tmp_267_fu_2058_p1 = tmp_265_fu_2044_p3;

assign tmp_268_fu_2086_p1 = tmp_266_reg_3982;

assign tmp_269_fu_2062_p2 = tmp_264_fu_2036_p3 >> tmp_267_fu_2058_p1;

assign tmp_26_fu_3590_p1 = $unsigned(tmp_23_cast_fu_3564_p1);

assign tmp_270_fu_2089_p2 = ap_const_lv256_lc_1 >> tmp_268_fu_2086_p1;

assign tmp_271_fu_2095_p2 = (tmp_269_reg_3987 & tmp_270_fu_2089_p2);

assign tmp_273_fu_2151_p3 = tmp_11_4_fu_2146_p2[ap_const_lv32_8];

assign tmp_274_fu_2159_p1 = k_4_phi_fu_595_p4[1:0];

assign tmp_275_fu_2208_p2 = ((tmp_91_fu_2195_p3 > tmp_92_fu_2202_p2) ? 1'b1 : 1'b0);

assign tmp_276_fu_2214_p1 = tmp_91_fu_2195_p3;

assign tmp_277_fu_2218_p1 = tmp_92_fu_2202_p2;

integer ap_tvar_int_7;

always @ (H_Dout_A) begin
    for (ap_tvar_int_7 = 256 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_278_fu_2222_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            tmp_278_fu_2222_p4[ap_tvar_int_7] = H_Dout_A[ap_const_lv32_FF - ap_tvar_int_7];
        end
    end
end

assign tmp_279_fu_2232_p2 = (tmp_276_fu_2214_p1 - tmp_277_fu_2218_p1);

assign tmp_280_fu_2238_p2 = (tmp_276_fu_2214_p1 ^ ap_const_lv9_FF);

assign tmp_281_fu_2244_p2 = (tmp_277_fu_2218_p1 - tmp_276_fu_2214_p1);

assign tmp_282_fu_2250_p3 = ((tmp_275_fu_2208_p2[0:0] === 1'b1) ? tmp_279_fu_2232_p2 : tmp_281_fu_2244_p2);

assign tmp_283_fu_2258_p3 = ((tmp_275_fu_2208_p2[0:0] === 1'b1) ? tmp_278_fu_2222_p4 : H_Dout_A);

assign tmp_284_fu_2266_p3 = ((tmp_275_fu_2208_p2[0:0] === 1'b1) ? tmp_280_fu_2238_p2 : tmp_276_fu_2214_p1);

assign tmp_285_fu_2274_p2 = (ap_const_lv9_FF - tmp_282_fu_2250_p3);

assign tmp_286_fu_2280_p1 = tmp_284_fu_2266_p3;

assign tmp_287_fu_2398_p1 = tmp_285_reg_4051;

assign tmp_288_fu_2284_p2 = tmp_283_fu_2258_p3 >> tmp_286_fu_2280_p1;

assign tmp_289_fu_2401_p2 = ap_const_lv256_lc_1 >> tmp_287_fu_2398_p1;

assign tmp_28_fu_3605_p2 = (tmp_27_reg_4409 + Vect_F_q0);

assign tmp_290_fu_2407_p2 = (tmp_288_reg_4056 & tmp_289_fu_2401_p2);

assign tmp_292_fu_2290_p1 = tmp_11_4_reg_4026[7:0];

assign tmp_293_fu_2186_p1 = tmp_11_4_fu_2146_p2[4:0];

assign tmp_294_fu_2316_p2 = ((tmp_94_fu_2302_p3 > tmp_96_fu_2310_p2) ? 1'b1 : 1'b0);

assign tmp_295_fu_2322_p1 = tmp_94_fu_2302_p3;

assign tmp_296_fu_2326_p1 = tmp_96_fu_2310_p2;

integer ap_tvar_int_8;

always @ (r_Dout_A) begin
    for (ap_tvar_int_8 = 256 - 1; ap_tvar_int_8 >= 0; ap_tvar_int_8 = ap_tvar_int_8 - 1) begin
        if (ap_tvar_int_8 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_297_fu_2330_p4[ap_tvar_int_8] = 1'b0;
        end else begin
            tmp_297_fu_2330_p4[ap_tvar_int_8] = r_Dout_A[ap_const_lv32_FF - ap_tvar_int_8];
        end
    end
end

assign tmp_298_fu_2340_p2 = (tmp_295_fu_2322_p1 - tmp_296_fu_2326_p1);

assign tmp_299_fu_2346_p2 = (tmp_295_fu_2322_p1 ^ ap_const_lv9_FF);

assign tmp_29_fu_831_p3 = tmp_25_fu_825_p2[ap_const_lv32_8];

assign tmp_2_fu_737_p1 = invdar_reg_502;

assign tmp_300_fu_2352_p2 = (tmp_296_fu_2326_p1 - tmp_295_fu_2322_p1);

assign tmp_301_fu_2358_p3 = ((tmp_294_fu_2316_p2[0:0] === 1'b1) ? tmp_298_fu_2340_p2 : tmp_300_fu_2352_p2);

assign tmp_302_fu_2366_p3 = ((tmp_294_fu_2316_p2[0:0] === 1'b1) ? tmp_297_fu_2330_p4 : r_Dout_A);

assign tmp_303_fu_2374_p3 = ((tmp_294_fu_2316_p2[0:0] === 1'b1) ? tmp_299_fu_2346_p2 : tmp_295_fu_2322_p1);

assign tmp_304_fu_2382_p2 = (ap_const_lv9_FF - tmp_301_fu_2358_p3);

assign tmp_305_fu_2388_p1 = tmp_303_fu_2374_p3;

assign tmp_306_fu_2416_p1 = tmp_304_reg_4061;

assign tmp_307_fu_2392_p2 = tmp_302_fu_2366_p3 >> tmp_305_fu_2388_p1;

assign tmp_308_fu_2419_p2 = ap_const_lv256_lc_1 >> tmp_306_fu_2416_p1;

assign tmp_309_fu_2425_p2 = (tmp_307_reg_4066 & tmp_308_fu_2419_p2);

assign tmp_30_fu_839_p1 = k_phi_fu_551_p4[1:0];

assign tmp_311_fu_2481_p3 = tmp_11_5_fu_2476_p2[ap_const_lv32_8];

assign tmp_312_fu_2489_p1 = k_5_phi_fu_606_p4[1:0];

assign tmp_313_fu_2538_p2 = ((tmp_104_fu_2525_p3 > tmp_105_fu_2532_p2) ? 1'b1 : 1'b0);

assign tmp_314_fu_2544_p1 = tmp_104_fu_2525_p3;

assign tmp_315_fu_2548_p1 = tmp_105_fu_2532_p2;

integer ap_tvar_int_9;

always @ (H_Dout_A) begin
    for (ap_tvar_int_9 = 256 - 1; ap_tvar_int_9 >= 0; ap_tvar_int_9 = ap_tvar_int_9 - 1) begin
        if (ap_tvar_int_9 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_316_fu_2552_p4[ap_tvar_int_9] = 1'b0;
        end else begin
            tmp_316_fu_2552_p4[ap_tvar_int_9] = H_Dout_A[ap_const_lv32_FF - ap_tvar_int_9];
        end
    end
end

assign tmp_317_fu_2562_p2 = (tmp_314_fu_2544_p1 - tmp_315_fu_2548_p1);

assign tmp_318_fu_2568_p2 = (tmp_314_fu_2544_p1 ^ ap_const_lv9_FF);

assign tmp_319_fu_2574_p2 = (tmp_315_fu_2548_p1 - tmp_314_fu_2544_p1);

assign tmp_31_fu_843_p3 = {{i_1_reg_490}, {tmp_30_fu_839_p1}};

assign tmp_320_fu_2580_p3 = ((tmp_313_fu_2538_p2[0:0] === 1'b1) ? tmp_317_fu_2562_p2 : tmp_319_fu_2574_p2);

assign tmp_321_fu_2588_p3 = ((tmp_313_fu_2538_p2[0:0] === 1'b1) ? tmp_316_fu_2552_p4 : H_Dout_A);

assign tmp_322_fu_2596_p3 = ((tmp_313_fu_2538_p2[0:0] === 1'b1) ? tmp_318_fu_2568_p2 : tmp_314_fu_2544_p1);

assign tmp_323_fu_2604_p2 = (ap_const_lv9_FF - tmp_320_fu_2580_p3);

assign tmp_324_fu_2610_p1 = tmp_322_fu_2596_p3;

assign tmp_325_fu_2728_p1 = tmp_323_reg_4130;

assign tmp_326_fu_2614_p2 = tmp_321_fu_2588_p3 >> tmp_324_fu_2610_p1;

assign tmp_327_fu_2731_p2 = ap_const_lv256_lc_1 >> tmp_325_fu_2728_p1;

assign tmp_328_fu_2737_p2 = (tmp_326_reg_4135 & tmp_327_fu_2731_p2);

assign tmp_32_fu_851_p1 = tmp_31_fu_843_p3;

assign tmp_330_fu_2620_p1 = tmp_11_5_reg_4105[7:0];

assign tmp_331_fu_2516_p1 = tmp_11_5_fu_2476_p2[4:0];

assign tmp_332_fu_2646_p2 = ((tmp_107_fu_2632_p3 > tmp_109_fu_2640_p2) ? 1'b1 : 1'b0);

assign tmp_333_fu_2652_p1 = tmp_107_fu_2632_p3;

assign tmp_334_fu_2656_p1 = tmp_109_fu_2640_p2;

integer ap_tvar_int_10;

always @ (r_Dout_A) begin
    for (ap_tvar_int_10 = 256 - 1; ap_tvar_int_10 >= 0; ap_tvar_int_10 = ap_tvar_int_10 - 1) begin
        if (ap_tvar_int_10 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_335_fu_2660_p4[ap_tvar_int_10] = 1'b0;
        end else begin
            tmp_335_fu_2660_p4[ap_tvar_int_10] = r_Dout_A[ap_const_lv32_FF - ap_tvar_int_10];
        end
    end
end

assign tmp_336_fu_2670_p2 = (tmp_333_fu_2652_p1 - tmp_334_fu_2656_p1);

assign tmp_337_fu_2676_p2 = (tmp_333_fu_2652_p1 ^ ap_const_lv9_FF);

assign tmp_338_fu_2682_p2 = (tmp_334_fu_2656_p1 - tmp_333_fu_2652_p1);

assign tmp_339_fu_2688_p3 = ((tmp_332_fu_2646_p2[0:0] === 1'b1) ? tmp_336_fu_2670_p2 : tmp_338_fu_2682_p2);

assign tmp_340_fu_2696_p3 = ((tmp_332_fu_2646_p2[0:0] === 1'b1) ? tmp_335_fu_2660_p4 : r_Dout_A);

assign tmp_341_fu_2704_p3 = ((tmp_332_fu_2646_p2[0:0] === 1'b1) ? tmp_337_fu_2676_p2 : tmp_333_fu_2652_p1);

assign tmp_342_fu_2712_p2 = (ap_const_lv9_FF - tmp_339_fu_2688_p3);

assign tmp_343_fu_2718_p1 = tmp_341_fu_2704_p3;

assign tmp_344_fu_2746_p1 = tmp_342_reg_4140;

assign tmp_345_fu_2722_p2 = tmp_340_fu_2696_p3 >> tmp_343_fu_2718_p1;

assign tmp_346_fu_2749_p2 = ap_const_lv256_lc_1 >> tmp_344_fu_2746_p1;

assign tmp_347_fu_2755_p2 = (tmp_345_reg_4145 & tmp_346_fu_2749_p2);

assign tmp_349_fu_2811_p3 = tmp_11_6_fu_2806_p2[ap_const_lv32_8];

assign tmp_34_fu_875_p3 = {{tmp_33_reg_3725}, {ap_const_lv5_0}};

assign tmp_350_fu_2819_p1 = k_6_phi_fu_617_p4[1:0];

assign tmp_351_fu_2868_p2 = ((tmp_117_fu_2855_p3 > tmp_118_fu_2862_p2) ? 1'b1 : 1'b0);

assign tmp_352_fu_2874_p1 = tmp_117_fu_2855_p3;

assign tmp_353_fu_2878_p1 = tmp_118_fu_2862_p2;

integer ap_tvar_int_11;

always @ (H_Dout_A) begin
    for (ap_tvar_int_11 = 256 - 1; ap_tvar_int_11 >= 0; ap_tvar_int_11 = ap_tvar_int_11 - 1) begin
        if (ap_tvar_int_11 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_354_fu_2882_p4[ap_tvar_int_11] = 1'b0;
        end else begin
            tmp_354_fu_2882_p4[ap_tvar_int_11] = H_Dout_A[ap_const_lv32_FF - ap_tvar_int_11];
        end
    end
end

assign tmp_355_fu_2892_p2 = (tmp_352_fu_2874_p1 - tmp_353_fu_2878_p1);

assign tmp_356_fu_2898_p2 = (tmp_352_fu_2874_p1 ^ ap_const_lv9_FF);

assign tmp_357_fu_2904_p2 = (tmp_353_fu_2878_p1 - tmp_352_fu_2874_p1);

assign tmp_358_fu_2910_p3 = ((tmp_351_fu_2868_p2[0:0] === 1'b1) ? tmp_355_fu_2892_p2 : tmp_357_fu_2904_p2);

assign tmp_359_fu_2918_p3 = ((tmp_351_fu_2868_p2[0:0] === 1'b1) ? tmp_354_fu_2882_p4 : H_Dout_A);

assign tmp_35_fu_882_p2 = (tmp_34_fu_875_p3 | ap_const_lv8_1F);

assign tmp_360_fu_2926_p3 = ((tmp_351_fu_2868_p2[0:0] === 1'b1) ? tmp_356_fu_2898_p2 : tmp_352_fu_2874_p1);

assign tmp_361_fu_2934_p2 = (ap_const_lv9_FF - tmp_358_fu_2910_p3);

assign tmp_362_fu_2940_p1 = tmp_360_fu_2926_p3;

assign tmp_363_fu_3058_p1 = tmp_361_reg_4209;

assign tmp_364_fu_2944_p2 = tmp_359_fu_2918_p3 >> tmp_362_fu_2940_p1;

assign tmp_365_fu_3061_p2 = ap_const_lv256_lc_1 >> tmp_363_fu_3058_p1;

assign tmp_366_fu_3067_p2 = (tmp_364_reg_4214 & tmp_365_fu_3061_p2);

assign tmp_368_fu_2950_p1 = tmp_11_6_reg_4184[7:0];

assign tmp_369_fu_2846_p1 = tmp_11_6_fu_2806_p2[4:0];

assign tmp_36_fu_888_p2 = ((tmp_34_fu_875_p3 > tmp_35_fu_882_p2) ? 1'b1 : 1'b0);

assign tmp_370_fu_2976_p2 = ((tmp_120_fu_2962_p3 > tmp_122_fu_2970_p2) ? 1'b1 : 1'b0);

assign tmp_371_fu_2982_p1 = tmp_120_fu_2962_p3;

assign tmp_372_fu_2986_p1 = tmp_122_fu_2970_p2;

integer ap_tvar_int_12;

always @ (r_Dout_A) begin
    for (ap_tvar_int_12 = 256 - 1; ap_tvar_int_12 >= 0; ap_tvar_int_12 = ap_tvar_int_12 - 1) begin
        if (ap_tvar_int_12 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_373_fu_2990_p4[ap_tvar_int_12] = 1'b0;
        end else begin
            tmp_373_fu_2990_p4[ap_tvar_int_12] = r_Dout_A[ap_const_lv32_FF - ap_tvar_int_12];
        end
    end
end

assign tmp_374_fu_3000_p2 = (tmp_371_fu_2982_p1 - tmp_372_fu_2986_p1);

assign tmp_375_fu_3006_p2 = (tmp_371_fu_2982_p1 ^ ap_const_lv9_FF);

assign tmp_376_fu_3012_p2 = (tmp_372_fu_2986_p1 - tmp_371_fu_2982_p1);

assign tmp_377_fu_3018_p3 = ((tmp_370_fu_2976_p2[0:0] === 1'b1) ? tmp_374_fu_3000_p2 : tmp_376_fu_3012_p2);

assign tmp_378_fu_3026_p3 = ((tmp_370_fu_2976_p2[0:0] === 1'b1) ? tmp_373_fu_2990_p4 : r_Dout_A);

assign tmp_379_fu_3034_p3 = ((tmp_370_fu_2976_p2[0:0] === 1'b1) ? tmp_375_fu_3006_p2 : tmp_371_fu_2982_p1);

assign tmp_37_fu_894_p1 = tmp_34_fu_875_p3;

assign tmp_380_fu_3042_p2 = (ap_const_lv9_FF - tmp_377_fu_3018_p3);

assign tmp_381_fu_3048_p1 = tmp_379_fu_3034_p3;

assign tmp_382_fu_3076_p1 = tmp_380_reg_4219;

assign tmp_383_fu_3052_p2 = tmp_378_fu_3026_p3 >> tmp_381_fu_3048_p1;

assign tmp_384_fu_3079_p2 = ap_const_lv256_lc_1 >> tmp_382_fu_3076_p1;

assign tmp_385_fu_3085_p2 = (tmp_383_reg_4224 & tmp_384_fu_3079_p2);

assign tmp_387_fu_3141_p3 = tmp_11_7_fu_3136_p2[ap_const_lv32_8];

assign tmp_388_fu_3149_p1 = k_7_phi_fu_628_p4[1:0];

assign tmp_389_fu_3198_p2 = ((tmp_129_fu_3185_p3 > tmp_130_fu_3192_p2) ? 1'b1 : 1'b0);

assign tmp_38_fu_982_p3 = {{tmp_48_fu_973_p4}, {ap_const_lv5_0}};

assign tmp_390_fu_3204_p1 = tmp_129_fu_3185_p3;

assign tmp_391_fu_3208_p1 = tmp_130_fu_3192_p2;

integer ap_tvar_int_13;

always @ (H_Dout_A) begin
    for (ap_tvar_int_13 = 256 - 1; ap_tvar_int_13 >= 0; ap_tvar_int_13 = ap_tvar_int_13 - 1) begin
        if (ap_tvar_int_13 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_392_fu_3212_p4[ap_tvar_int_13] = 1'b0;
        end else begin
            tmp_392_fu_3212_p4[ap_tvar_int_13] = H_Dout_A[ap_const_lv32_FF - ap_tvar_int_13];
        end
    end
end

assign tmp_393_fu_3222_p2 = (tmp_390_fu_3204_p1 - tmp_391_fu_3208_p1);

assign tmp_394_fu_3228_p2 = (tmp_390_fu_3204_p1 ^ ap_const_lv9_FF);

assign tmp_395_fu_3234_p2 = (tmp_391_fu_3208_p1 - tmp_390_fu_3204_p1);

assign tmp_396_fu_3240_p3 = ((tmp_389_fu_3198_p2[0:0] === 1'b1) ? tmp_393_fu_3222_p2 : tmp_395_fu_3234_p2);

assign tmp_397_fu_3248_p3 = ((tmp_389_fu_3198_p2[0:0] === 1'b1) ? tmp_392_fu_3212_p4 : H_Dout_A);

assign tmp_398_fu_3256_p3 = ((tmp_389_fu_3198_p2[0:0] === 1'b1) ? tmp_394_fu_3228_p2 : tmp_390_fu_3204_p1);

assign tmp_399_fu_3264_p2 = (ap_const_lv9_FF - tmp_396_fu_3240_p3);

assign tmp_39_fu_870_p1 = tmp_139_fu_866_p1;

assign tmp_3_fu_742_p2 = ((invdar_reg_502 == ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign tmp_400_fu_3270_p1 = tmp_398_fu_3256_p3;

assign tmp_401_fu_3388_p1 = tmp_399_reg_4288;

assign tmp_402_fu_3274_p2 = tmp_397_fu_3248_p3 >> tmp_400_fu_3270_p1;

assign tmp_403_fu_3391_p2 = ap_const_lv256_lc_1 >> tmp_401_fu_3388_p1;

assign tmp_404_fu_3397_p2 = (tmp_402_reg_4293 & tmp_403_fu_3391_p2);

assign tmp_406_fu_3280_p1 = tmp_11_7_reg_4263[7:0];

assign tmp_407_fu_3176_p1 = tmp_11_7_fu_3136_p2[4:0];

assign tmp_408_fu_3306_p2 = ((tmp_132_fu_3292_p3 > tmp_134_fu_3300_p2) ? 1'b1 : 1'b0);

assign tmp_409_fu_3312_p1 = tmp_132_fu_3292_p3;

assign tmp_40_fu_990_p2 = (tmp_135_fu_970_p1 | ap_const_lv8_1F);

assign tmp_410_fu_3316_p1 = tmp_134_fu_3300_p2;

integer ap_tvar_int_14;

always @ (r_Dout_A) begin
    for (ap_tvar_int_14 = 256 - 1; ap_tvar_int_14 >= 0; ap_tvar_int_14 = ap_tvar_int_14 - 1) begin
        if (ap_tvar_int_14 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_411_fu_3320_p4[ap_tvar_int_14] = 1'b0;
        end else begin
            tmp_411_fu_3320_p4[ap_tvar_int_14] = r_Dout_A[ap_const_lv32_FF - ap_tvar_int_14];
        end
    end
end

assign tmp_412_fu_3330_p2 = (tmp_409_fu_3312_p1 - tmp_410_fu_3316_p1);

assign tmp_413_fu_3336_p2 = (tmp_409_fu_3312_p1 ^ ap_const_lv9_FF);

assign tmp_414_fu_3342_p2 = (tmp_410_fu_3316_p1 - tmp_409_fu_3312_p1);

assign tmp_415_fu_3348_p3 = ((tmp_408_fu_3306_p2[0:0] === 1'b1) ? tmp_412_fu_3330_p2 : tmp_414_fu_3342_p2);

assign tmp_416_fu_3356_p3 = ((tmp_408_fu_3306_p2[0:0] === 1'b1) ? tmp_411_fu_3320_p4 : r_Dout_A);

assign tmp_417_fu_3364_p3 = ((tmp_408_fu_3306_p2[0:0] === 1'b1) ? tmp_413_fu_3336_p2 : tmp_409_fu_3312_p1);

assign tmp_418_fu_3372_p2 = (ap_const_lv9_FF - tmp_415_fu_3348_p3);

assign tmp_419_fu_3378_p1 = tmp_417_fu_3364_p3;

assign tmp_41_fu_898_p1 = tmp_35_fu_882_p2;

assign tmp_420_fu_3406_p1 = tmp_418_reg_4298;

assign tmp_421_fu_3382_p2 = tmp_416_fu_3356_p3 >> tmp_419_fu_3378_p1;

assign tmp_422_fu_3409_p2 = ap_const_lv256_lc_1 >> tmp_420_fu_3406_p1;

assign tmp_423_fu_3415_p2 = (tmp_421_reg_4303 & tmp_422_fu_3409_p2);

assign tmp_47_fu_1120_p2 = (Vect_H_q0 + tmp_42_reg_3765);

assign tmp_48_fu_973_p4 = {{tmp_25_reg_3710[ap_const_lv32_7 : ap_const_lv32_5]}};

integer ap_tvar_int_15;

always @ (H_Dout_A) begin
    for (ap_tvar_int_15 = 256 - 1; ap_tvar_int_15 >= 0; ap_tvar_int_15 = ap_tvar_int_15 - 1) begin
        if (ap_tvar_int_15 > ap_const_lv32_FF - ap_const_lv32_0) begin
            tmp_49_fu_902_p4[ap_tvar_int_15] = 1'b0;
        end else begin
            tmp_49_fu_902_p4[ap_tvar_int_15] = H_Dout_A[ap_const_lv32_FF - ap_tvar_int_15];
        end
    end
end

assign tmp_4_fu_754_p1 = invdar1_reg_513;

assign tmp_50_fu_1173_p3 = {{i_1_reg_490}, {tmp_159_fu_1169_p1}};

assign tmp_51_fu_1181_p1 = tmp_50_fu_1173_p3;

assign tmp_52_fu_1205_p3 = {{tmp_61_reg_3804}, {ap_const_lv5_0}};

assign tmp_53_fu_1212_p2 = (tmp_52_fu_1205_p3 | ap_const_lv8_1F);

assign tmp_54_fu_912_p2 = (tmp_37_fu_894_p1 - tmp_41_fu_898_p1);

assign tmp_55_fu_1312_p3 = {{tmp_62_fu_1303_p4}, {ap_const_lv5_0}};

assign tmp_56_fu_1200_p1 = tmp_178_fu_1196_p1;

assign tmp_57_fu_1320_p2 = (tmp_177_fu_1300_p1 | ap_const_lv8_1F);

assign tmp_58_fu_918_p2 = (tmp_37_fu_894_p1 ^ ap_const_lv9_FF);

assign tmp_5_fu_759_p2 = ((invdar1_reg_513 == ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign tmp_62_fu_1303_p4 = {{tmp_11_1_reg_3789[ap_const_lv32_7 : ap_const_lv32_5]}};

assign tmp_63_cast_fu_3585_p1 = tmp_63_fu_3580_p2;

assign tmp_63_fu_3580_p2 = (tmp_19_cast_reg_3676 + tmp_25_cast_fu_3576_p1);

assign tmp_64_fu_1503_p3 = {{i_1_reg_490}, {tmp_198_fu_1499_p1}};

assign tmp_65_fu_1535_p3 = {{tmp_75_reg_3883}, {ap_const_lv5_0}};

assign tmp_66_fu_1542_p2 = (tmp_65_fu_1535_p3 | ap_const_lv8_1F);

assign tmp_67_fu_924_p2 = (tmp_41_fu_898_p1 - tmp_37_fu_894_p1);

assign tmp_68_fu_1642_p3 = {{tmp_76_fu_1633_p4}, {ap_const_lv5_0}};

assign tmp_69_fu_1530_p1 = tmp_217_fu_1526_p1;

assign tmp_6_fu_771_p1 = invdar2_reg_524;

assign tmp_70_fu_1650_p2 = (tmp_216_fu_1630_p1 | ap_const_lv8_1F);

assign tmp_71_fu_930_p3 = ((tmp_36_fu_888_p2[0:0] === 1'b1) ? tmp_54_fu_912_p2 : tmp_67_fu_924_p2);

assign tmp_74_fu_1511_p1 = tmp_64_fu_1503_p3;

assign tmp_76_fu_1633_p4 = {{tmp_11_2_reg_3868[ap_const_lv32_7 : ap_const_lv32_5]}};

assign tmp_77_fu_1833_p3 = {{i_1_reg_490}, {tmp_236_fu_1829_p1}};

assign tmp_78_fu_1865_p3 = {{tmp_88_reg_3962}, {ap_const_lv5_0}};

assign tmp_79_fu_1872_p2 = (tmp_78_fu_1865_p3 | ap_const_lv8_1F);

assign tmp_7_fu_776_p2 = ((invdar2_reg_524 == ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign tmp_80_fu_938_p3 = ((tmp_36_fu_888_p2[0:0] === 1'b1) ? tmp_49_fu_902_p4 : H_Dout_A);

assign tmp_81_fu_1972_p3 = {{tmp_89_fu_1963_p4}, {ap_const_lv5_0}};

assign tmp_82_fu_1860_p1 = tmp_255_fu_1856_p1;

assign tmp_83_fu_1980_p2 = (tmp_254_fu_1960_p1 | ap_const_lv8_1F);

assign tmp_84_fu_946_p3 = ((tmp_36_fu_888_p2[0:0] === 1'b1) ? tmp_58_fu_918_p2 : tmp_37_fu_894_p1);

assign tmp_87_fu_1841_p1 = tmp_77_fu_1833_p3;

assign tmp_89_fu_1963_p4 = {{tmp_11_3_reg_3947[ap_const_lv32_7 : ap_const_lv32_5]}};

assign tmp_8_fu_782_p3 = {{i_1_reg_490}, {ap_const_lv5_0}};

assign tmp_90_fu_2163_p3 = {{i_1_reg_490}, {tmp_274_fu_2159_p1}};

assign tmp_91_fu_2195_p3 = {{tmp_101_reg_4041}, {ap_const_lv5_0}};

assign tmp_92_fu_2202_p2 = (tmp_91_fu_2195_p3 | ap_const_lv8_1F);

assign tmp_93_fu_954_p2 = (ap_const_lv9_FF - tmp_71_fu_930_p3);

assign tmp_94_fu_2302_p3 = {{tmp_102_fu_2293_p4}, {ap_const_lv5_0}};

assign tmp_95_fu_2190_p1 = tmp_293_fu_2186_p1;

assign tmp_96_fu_2310_p2 = (tmp_292_fu_2290_p1 | ap_const_lv8_1F);

assign tmp_97_fu_960_p1 = tmp_84_fu_946_p3;

assign tmp_9_1_fu_1135_p1 = j_6_s_fu_1126_p2;

assign tmp_9_2_fu_1465_p1 = j_6_1_fu_1456_p2;

assign tmp_9_3_fu_1795_p1 = j_6_2_fu_1786_p2;

assign tmp_9_4_fu_2125_p1 = j_6_3_fu_2116_p2;

assign tmp_9_5_fu_2455_p1 = j_6_4_fu_2446_p2;

assign tmp_9_6_fu_2785_p1 = j_6_5_fu_2776_p2;

assign tmp_9_7_fu_3115_p1 = j_6_6_fu_3106_p2;

assign tmp_fu_714_p1 = i_reg_479;

assign tmp_s_fu_3458_p3 = {{tmp_24_fu_3454_p1}, {ap_const_lv3_0}};

assign y_Addr_A = y_Addr_A_orig << ap_const_lv32_2;

assign y_Clk_A = ap_clk;

assign y_Rst_A = ap_rst;

always @ (posedge ap_clk) begin
    tmp_19_cast_reg_3676[4:0] <= 5'b00000;
    tmp_19_cast_reg_3676[9] <= 1'b0;
    tmp_93_reg_3735[0] <= 1'b0;
    tmp_150_reg_3745[0] <= 1'b0;
    j_6_cast_reg_3770[0] <= 1'b1;
    j_6_cast_reg_3770[8] <= 1'b0;
    Vect_H_addr_3_reg_3775[0] <= 1'b1;
    tmp_170_reg_3814[0] <= 1'b0;
    tmp_189_reg_3824[0] <= 1'b0;
    j_6_1_cast_reg_3849[1] <= 1'b1;
    j_6_1_cast_reg_3849[8] <= 1'b0;
    Vect_H_addr_4_reg_3854[1] <= 1'b1;
    tmp_209_reg_3893[0] <= 1'b0;
    tmp_228_reg_3903[0] <= 1'b0;
    j_6_2_cast_reg_3928[1:0] <= 2'b11;
    j_6_2_cast_reg_3928[8] <= 1'b0;
    Vect_H_addr_5_reg_3933[1:0] <= 2'b11;
    tmp_247_reg_3972[0] <= 1'b0;
    tmp_266_reg_3982[0] <= 1'b0;
    j_6_3_cast_reg_4007[2] <= 1'b1;
    j_6_3_cast_reg_4007[8] <= 1'b0;
    Vect_H_addr_6_reg_4012[2] <= 1'b1;
    tmp_285_reg_4051[0] <= 1'b0;
    tmp_304_reg_4061[0] <= 1'b0;
    j_6_4_cast_reg_4086[0] <= 1'b1;
    j_6_4_cast_reg_4086[2:2] <= 1'b1;
    j_6_4_cast_reg_4086[8] <= 1'b0;
    Vect_H_addr_7_reg_4091[0] <= 1'b1;
    Vect_H_addr_7_reg_4091[2] <= 1'b1;
    tmp_323_reg_4130[0] <= 1'b0;
    tmp_342_reg_4140[0] <= 1'b0;
    j_6_5_cast_reg_4165[2:1] <= 2'b11;
    j_6_5_cast_reg_4165[8] <= 1'b0;
    Vect_H_addr_8_reg_4170[2:1] <= 2'b11;
    tmp_361_reg_4209[0] <= 1'b0;
    tmp_380_reg_4219[0] <= 1'b0;
    j_6_6_cast_reg_4244[2:0] <= 3'b111;
    j_6_6_cast_reg_4244[8] <= 1'b0;
    Vect_H_addr_9_reg_4249[2:0] <= 3'b111;
    tmp_399_reg_4288[0] <= 1'b0;
    tmp_418_reg_4298[0] <= 1'b0;
end

endmodule //filterbank_core_hwa
