
---------- Begin Simulation Statistics ----------
final_tick                               1477040245000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257018                       # Simulator instruction rate (inst/s)
host_mem_usage                                4546340                       # Number of bytes of host memory used
host_op_rate                                   435573                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5446.46                       # Real time elapsed on the host
host_tick_rate                               61206140                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837585                       # Number of instructions simulated
sim_ops                                    2372328795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.333357                       # Number of seconds simulated
sim_ticks                                333356807750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1560080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3120000                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           46                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11009134                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    117534662                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     38400086                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     65299229                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     26899143                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     125012432                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2640695                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6154585                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       361691083                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      314241949                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11009714                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57167651                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     34382453                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    424379609                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    349837583                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    591390416                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    603827960                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.979402                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.094477                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    425893062     70.53%     70.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     69470098     11.50%     82.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     22666848      3.75%     85.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     26437587      4.38%     90.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13481118      2.23%     92.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4475346      0.74%     93.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3237101      0.54%     93.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3784347      0.63%     94.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     34382453      5.69%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    603827960                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1587937                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       590654157                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           104027389                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       735700      0.12%      0.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    451836507     76.40%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    104027355     17.59%     94.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     34633036      5.86%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    591390416                       # Class of committed instruction
system.switch_cpus_1.commit.refs            138817505                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         349837583                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           591390416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.905780                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.905780                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    422887121                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1178660339                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       67060651                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       135055120                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11042683                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     30626048                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         147568389                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1982060                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          44992610                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              516993                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         125012432                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        83248124                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           565277874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2528644                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            771180907                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          593                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         8785                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22085366                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.187505                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     90341625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     41040781                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.156690                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    666671634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.923742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.175109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      461483736     69.22%     69.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11941784      1.79%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       15172385      2.28%     73.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11625807      1.74%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10092413      1.51%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       18187691      2.73%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10809629      1.62%     80.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9691421      1.45%     82.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      117666768     17.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    666671634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          279607                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78364                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 41981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     13230185                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       73920014                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.269030                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          195731791                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         44986276                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     162144528                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    182009229                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           77                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       953851                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     65206092                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1015655544                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    150745515                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     27042495                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    846079251                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1178435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     44494117                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11042683                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     46650553                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1019756                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     14030747                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        71238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        41705                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53838                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     77981840                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     30415976                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        41705                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11909157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1321028                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       955788599                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           825902215                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.664392                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       635018195                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.238766                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            831692397                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1294301522                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     709299444                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.524719                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.524719                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3053564      0.35%      0.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    664299561     76.08%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          362      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          158      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           11      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6866      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           38      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       105146      0.01%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        39790      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    158194739     18.12%     94.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47264140      5.41%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           69      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157236      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    873121746                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        309316                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       622300                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       242064                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       971670                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           9452962                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010827                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7432640     78.63%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            2      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            3      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1942319     20.55%     99.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        77945      0.82%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            4      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           48      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    879211828                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2424062135                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    825660151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1438988111                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1015655339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       873121746                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          205                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    424265127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2316347                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          199                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    614649266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    666671634                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.309673                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.052647                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    404528443     60.68%     60.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     61094075      9.16%     69.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51749684      7.76%     77.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     37859102      5.68%     83.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     36026962      5.40%     88.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     29685709      4.45%     93.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24780821      3.72%     96.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13845026      2.08%     98.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7101812      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    666671634                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.309590                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          83248891                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 831                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     30716361                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     17902481                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    182009229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     65206092                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     361752980                       # number of misc regfile reads
system.switch_cpus_1.numCycles              666713615                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     275242443                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    743940138                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     46646516                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       83191867                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     23446593                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4463192                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2850779358                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1121294523                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1362508669                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       146920064                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     73188540                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11042683                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    150274175                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      618568531                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2416373                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1820359053                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          392                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            9                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       142680351                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            9                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1585212958                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2095221629                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5768527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11337762                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18895                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5002667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       187851                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      9918667                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         187851                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1056242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       607225                       # Transaction distribution
system.membus.trans_dist::CleanEvict           952837                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            503678                       # Transaction distribution
system.membus.trans_dist::ReadExResp           503678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1056242                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      4679920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      4679920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4679920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    138697280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    138697280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               138697280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1559938                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1559938    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1559938                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6017185500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8492012750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1477040245000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1477040245000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4633330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1916828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          644                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4622095                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          199287                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         199287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           935907                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          935907                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4633331                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17104353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17106286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        82432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    429015168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              429097600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          970330                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50051776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6738855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002804                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052882                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6719957     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18898      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6738855                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6804294000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8452533000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            966000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           57                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       653177                       # number of demand (read+write) hits
system.l2.demand_hits::total                   653234                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           57                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       653177                       # number of overall hits
system.l2.overall_hits::total                  653234                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          588                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4915416                       # number of demand (read+write) misses
system.l2.demand_misses::total                4916004                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          588                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4915416                       # number of overall misses
system.l2.overall_misses::total               4916004                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     58631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 259375487500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     259434119000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     58631500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 259375487500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    259434119000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          645                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5568593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5569238                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          645                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5568593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5569238                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.911628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.882703                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882707                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.911628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.882703                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882707                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99713.435374                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 52767.759128                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52773.374269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99713.435374                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 52767.759128                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52773.374269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              782050                       # number of writebacks
system.l2.writebacks::total                    782050                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4915416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4916004                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4915416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4916004                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     52761500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 210221327500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 210274089000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     52761500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 210221327500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 210274089000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.911628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.882703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882707                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.911628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.882703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.882707                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89730.442177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 42767.759128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42773.376303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89730.442177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 42767.759128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42773.376303                       # average overall mshr miss latency
system.l2.replacements                         782481                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1134769                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1134769                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1134769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1134769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          644                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              644                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          644                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          644                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4133567                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4133567                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       112670                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               112670                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        86617                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              86617                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       199287                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           199287                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.434634                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.434634                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        86617                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         86617                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   1431051000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1431051000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.434634                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.434634                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16521.595068                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16521.595068                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       240203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                240203                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       695704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              695704                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  57570259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57570259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       935907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            935907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.743347                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743347                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82751.082357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82751.082357                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       695704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         695704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  50613219000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  50613219000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.743347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72751.082357                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72751.082357                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       412974                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             413031                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      4219712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4220300                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     58631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 201805228500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 201863860000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          645                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      4632686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4633331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.911628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.910856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99713.435374                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 47824.408040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 47831.637561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      4219712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4220300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     52761500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 159608108500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 159660870000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.911628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.910856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89730.442177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 37824.408040                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 37831.639931                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4069.249393                       # Cycle average of tags in use
system.l2.tags.total_refs                     2206694                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1139504                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.936539                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4069.249393                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.993469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993469                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999268                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  91837509                       # Number of tag accesses
system.l2.tags.data_accesses                 91837509                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      3356083                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3356083                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      3356083                       # number of overall hits
system.l3.overall_hits::total                 3356083                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          587                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1559333                       # number of demand (read+write) misses
system.l3.demand_misses::total                1559920                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          587                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1559333                       # number of overall misses
system.l3.overall_misses::total               1559920                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     49212000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 138470548500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     138519760500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     49212000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 138470548500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    138519760500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          587                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4915416                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4916003                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          587                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4915416                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4916003                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.317233                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.317315                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.317233                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.317315                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83836.456559                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 88801.140295                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 88799.272078                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83836.456559                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 88801.140295                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 88799.272078                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              607225                       # number of writebacks
system.l3.writebacks::total                    607225                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          587                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1559333                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1559920                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          587                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1559333                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1559920                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     43342000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 122877218500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 122920560500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     43342000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 122877218500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 122920560500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.317233                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.317315                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.317233                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.317315                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73836.456559                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78801.140295                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 78799.272078                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73836.456559                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78801.140295                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 78799.272078                       # average overall mshr miss latency
system.l3.replacements                        1737235                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       782049                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           782049                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       782049                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       782049                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        10669                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         10669                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        86599                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                86599                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           18                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 18                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        86617                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            86617                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000208                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000208                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           18                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            18                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       345000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       345000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000208                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000208                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19166.666667                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19166.666667                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       192026                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                192026                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       503678                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              503678                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  44035355500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   44035355500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       695704                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            695704                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.723983                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.723983                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87427.593621                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 87427.593621                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       503678                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         503678                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  38998575500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  38998575500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.723983                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.723983                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77427.593621                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 77427.593621                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3164057                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3164057                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          587                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      1055655                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          1056242                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     49212000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  94435193000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  94484405000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          587                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      4219712                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        4220299                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.250172                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.250277                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 83836.456559                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 89456.491941                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 89453.368641                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          587                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1055655                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      1056242                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     43342000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  83878643000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  83921985000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.250172                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.250277                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73836.456559                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 79456.491941                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 79453.368641                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                     9993375                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1753619                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.698715                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1056.416144                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         0.004841                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    73.846427                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     4.972217                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15248.760372                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.064479                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.004507                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000303                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.930710                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          839                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3694                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        11649                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 160435907                       # Number of tag accesses
system.l3.tags.data_accesses                160435907                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           4220299                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1389274                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         5264008                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           86617                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          86617                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           695704                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          695704                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       4220299                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     14921287                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    364675328                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1737235                       # Total snoops (count)
system.tol3bus.snoopTraffic                  38862400                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          6739855                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.027872                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.164605                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                6552004     97.21%     97.21% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 187851      2.79%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            6739855                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5741382500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7417313000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        37568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     99797312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           99834880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        37568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     38862400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38862400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1559333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1559920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       607225                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             607225                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       112696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    299370853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             299483549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       112696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           112696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116578990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116578990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116578990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       112696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    299370853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            416062540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    607225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1558447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034190602500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        36272                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        36272                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3726796                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             571728                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1559920                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     607225                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1559920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   607225                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    886                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             96570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            101654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             97886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            100705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             98737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             97239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             95241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            96557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            97515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            96555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            97835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            99853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37735                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  29301060000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7795170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             58532947500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18794.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37544.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   696490                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  205326                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1559920                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               607225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1341688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  155731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   47138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1264408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    109.646380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.715129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   139.705488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       968668     76.61%     76.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       205547     16.26%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34582      2.74%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16360      1.29%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11190      0.88%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6611      0.52%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4670      0.37%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3849      0.30%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12931      1.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1264408                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.979764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    178.509370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        36257     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           12      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36272                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.740130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.708812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.042195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23395     64.50%     64.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              830      2.29%     66.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10388     28.64%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1440      3.97%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              184      0.51%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36272                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               99778176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   56704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38860672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                99834880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38862400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       299.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    299.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  333371023500                       # Total gap between requests
system.mem_ctrls.avgGap                     153829.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        37568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     99740608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38860672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 112696.063576940709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 299200753.310549438000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116573806.493681848049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1559333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       607225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     19159000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  58513788500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8026656816750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32638.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     37524.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13218587.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4459558320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2370303870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5560332120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1579462380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26314582320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     112059996450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33642701280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       185986936740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.921520                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  86402963750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11131380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 235822464000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4568371920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2428124490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5571170640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1590111180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26314582320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113397837750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32516098080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       186386296380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.119514                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  83461767750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11131380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 238763660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     83246962                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1508857578                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     83246962                       # number of overall hits
system.cpu.icache.overall_hits::total      1508857578                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1162                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3216                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1162                       # number of overall misses
system.cpu.icache.overall_misses::total          3216                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     93125499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93125499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     93125499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93125499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     83248124                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1508860794                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     83248124                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1508860794                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 80142.425990                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28956.933769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 80142.425990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28956.933769                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          365                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2186                       # number of writebacks
system.cpu.icache.writebacks::total              2186                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          517                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          517                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          517                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          517                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          645                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          645                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          645                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          645                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     60213000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60213000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     60213000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60213000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93353.488372                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93353.488372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93353.488372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93353.488372                       # average overall mshr miss latency
system.cpu.icache.replacements                   2186                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     83246962                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1508857578                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1162                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3216                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     93125499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93125499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     83248124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1508860794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 80142.425990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28956.933769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          517                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          517                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     60213000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60213000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93353.488372                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93353.488372                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.350862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1508860276                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2698                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          559251.399555                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.660350                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    26.690512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.946602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.052130                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6035445874                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6035445874                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    159677206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        599262470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    159677206                       # number of overall hits
system.cpu.dcache.overall_hits::total       599262470                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8536520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24226789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8536520                       # number of overall misses
system.cpu.dcache.overall_misses::total      24226789                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  29161403000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 434013804424                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 463175207424                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  29161403000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 434013804424                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 463175207424                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    168213726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    623489259                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    168213726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    623489259                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.050748                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038857                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.050748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038857                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49043.072074                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 50842.006394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19118.307731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49043.072074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 50842.006394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19118.307731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     27552324                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1322                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1144972                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.063754                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.428571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5763078                       # number of writebacks
system.cpu.dcache.writebacks::total           5763078                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2768658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2768658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2768658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2768658                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5767862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6362470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5767862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6362470                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  28566795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 278216728924                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 306783523924                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  28566795000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 278216728924                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 306783523924                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.034289                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010205                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.034289                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010205                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 48043.072074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 48235.677089                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48217.677085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 48043.072074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 48235.677089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48217.677085                       # average overall mshr miss latency
system.cpu.dcache.replacements               19762875                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    126016038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       454877726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7401326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18463263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  20808348000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 367838106500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 388646454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    133417364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    473340989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.055475                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46086.741203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 49698.946716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21049.716645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2768637                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2768637                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4632689                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5084193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  20356844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 213176262500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 233533106500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010741                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 45086.741203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 46015.664445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45933.171007                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     33661168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      144384744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1135194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5763526                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8353055000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  66175697924                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  74528752924                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     34796362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.032624                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 58370.520740                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 58294.615655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12931.103794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1135173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1278277                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8209951000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  65040466424                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  73250417424                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.032623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 57370.520740                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 57295.642536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57304.025203                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996020                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           620896417                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19763387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.416498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   355.779364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    40.668702                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   115.547954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.694882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.079431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.225680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2513720423                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2513720423                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1477040245000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 450929456500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
