{"top":"global.mobilenet",
"namespaces":{
  "global":{
    "modules":{
      "cu_op_hcompute_dw_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2132_i2133_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2132_i2133_i131.CLK"],
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_write.0","inner_compute$i2132_i2133_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2137_i2138_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2137_i2138_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2137_i2138_i131.CLK"],
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_1_write.0","inner_compute$i2137_i2138_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2142_i2143_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2142_i2143_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2142_i2143_i131.CLK"],
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_2_write.0","inner_compute$i2142_i2143_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2147_i2148_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2147_i2148_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2147_i2148_i131.CLK"],
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_3_write.0","inner_compute$i2147_i2148_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_768_784_785_tree$_join_i2190_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_768_784_785_tree$opN_0$_join_i2182_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_768_784_785_tree$opN_1$_join_i2189_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_768_784_785_tree$_join_i2190_i1808.CLK"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write.0","inner_compute$add_768_784_785_tree$_join_i2190_i1808.O0"],
          ["inner_compute$add_768_784_785_tree$opN_0$_join_i2182_i364.O0","inner_compute$add_768_784_785_tree$_join_i2190_i1808.data1"],
          ["inner_compute$add_768_784_785_tree$opN_1$_join_i2189_i2127.O0","inner_compute$add_768_784_785_tree$_join_i2190_i1808.data2"],
          ["inner_compute$c0.out","inner_compute$add_768_784_785_tree$_join_i2190_i1808.inst"],
          ["self.clk","inner_compute$add_768_784_785_tree$opN_0$_join_i2182_i364.CLK"],
          ["inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.O0","inner_compute$add_768_784_785_tree$opN_0$_join_i2182_i364.data0"],
          ["inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.O0","inner_compute$add_768_784_785_tree$opN_0$_join_i2182_i364.data1"],
          ["inner_compute$add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808.O0","inner_compute$add_768_784_785_tree$opN_0$_join_i2182_i364.data2"],
          ["inner_compute$c1.out","inner_compute$add_768_784_785_tree$opN_0$_join_i2182_i364.inst"],
          ["self.clk","inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.0","inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.0","inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.data1"],
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_4_read.0","inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.inst"],
          ["self.clk","inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.2","inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.2","inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461.O0","inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.inst"],
          ["self.clk","inner_compute$add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808.CLK"],
          ["inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.O0","inner_compute$add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808.data1"],
          ["inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.O0","inner_compute$add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808.data2"],
          ["inner_compute$c5.out","inner_compute$add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808.inst"],
          ["self.clk","inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.4","inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.4","inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461.O0","inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data2"],
          ["inner_compute$c6.out","inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.inst"],
          ["self.clk","inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.6","inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.6","inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461.O0","inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.data2"],
          ["inner_compute$c8.out","inner_compute$add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.inst"],
          ["self.clk","inner_compute$add_768_784_785_tree$opN_1$_join_i2189_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.8","inner_compute$add_768_784_785_tree$opN_1$_join_i2189_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.8","inner_compute$add_768_784_785_tree$opN_1$_join_i2189_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461.O0","inner_compute$add_768_784_785_tree$opN_1$_join_i2189_i2127.data2"],
          ["inner_compute$c10.out","inner_compute$add_768_784_785_tree$opN_1$_join_i2189_i2127.inst"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461.inst","inner_compute$c11.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461.inst","inner_compute$c4.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461.inst","inner_compute$c7.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_845_861_862_tree$_join_i2242_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_845_861_862_tree$opN_0$_join_i2234_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_845_861_862_tree$opN_1$_join_i2241_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_845_861_862_tree$_join_i2242_i1808.CLK"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write.0","inner_compute$add_845_861_862_tree$_join_i2242_i1808.O0"],
          ["inner_compute$add_845_861_862_tree$opN_0$_join_i2234_i364.O0","inner_compute$add_845_861_862_tree$_join_i2242_i1808.data1"],
          ["inner_compute$add_845_861_862_tree$opN_1$_join_i2241_i2127.O0","inner_compute$add_845_861_862_tree$_join_i2242_i1808.data2"],
          ["inner_compute$c0.out","inner_compute$add_845_861_862_tree$_join_i2242_i1808.inst"],
          ["self.clk","inner_compute$add_845_861_862_tree$opN_0$_join_i2234_i364.CLK"],
          ["inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.O0","inner_compute$add_845_861_862_tree$opN_0$_join_i2234_i364.data0"],
          ["inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.O0","inner_compute$add_845_861_862_tree$opN_0$_join_i2234_i364.data1"],
          ["inner_compute$add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808.O0","inner_compute$add_845_861_862_tree$opN_0$_join_i2234_i364.data2"],
          ["inner_compute$c1.out","inner_compute$add_845_861_862_tree$opN_0$_join_i2234_i364.inst"],
          ["self.clk","inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.0","inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.0","inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.data1"],
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_5_read.0","inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.inst"],
          ["self.clk","inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.2","inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.2","inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461.O0","inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.inst"],
          ["self.clk","inner_compute$add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808.CLK"],
          ["inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.O0","inner_compute$add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808.data1"],
          ["inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.O0","inner_compute$add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808.data2"],
          ["inner_compute$c5.out","inner_compute$add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808.inst"],
          ["self.clk","inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.4","inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.4","inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461.O0","inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.data2"],
          ["inner_compute$c6.out","inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.inst"],
          ["self.clk","inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.6","inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.6","inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461.O0","inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.data2"],
          ["inner_compute$c8.out","inner_compute$add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.inst"],
          ["self.clk","inner_compute$add_845_861_862_tree$opN_1$_join_i2241_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.8","inner_compute$add_845_861_862_tree$opN_1$_join_i2241_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.8","inner_compute$add_845_861_862_tree$opN_1$_join_i2241_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461.O0","inner_compute$add_845_861_862_tree$opN_1$_join_i2241_i2127.data2"],
          ["inner_compute$c10.out","inner_compute$add_845_861_862_tree$opN_1$_join_i2241_i2127.inst"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461.inst","inner_compute$c11.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461.inst","inner_compute$c4.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461.inst","inner_compute$c7.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_922_938_939_tree$_join_i2294_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_922_938_939_tree$opN_0$_join_i2286_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_922_938_939_tree$opN_1$_join_i2293_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_922_938_939_tree$_join_i2294_i1808.CLK"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write.0","inner_compute$add_922_938_939_tree$_join_i2294_i1808.O0"],
          ["inner_compute$add_922_938_939_tree$opN_0$_join_i2286_i364.O0","inner_compute$add_922_938_939_tree$_join_i2294_i1808.data1"],
          ["inner_compute$add_922_938_939_tree$opN_1$_join_i2293_i2127.O0","inner_compute$add_922_938_939_tree$_join_i2294_i1808.data2"],
          ["inner_compute$c0.out","inner_compute$add_922_938_939_tree$_join_i2294_i1808.inst"],
          ["self.clk","inner_compute$add_922_938_939_tree$opN_0$_join_i2286_i364.CLK"],
          ["inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.O0","inner_compute$add_922_938_939_tree$opN_0$_join_i2286_i364.data0"],
          ["inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.O0","inner_compute$add_922_938_939_tree$opN_0$_join_i2286_i364.data1"],
          ["inner_compute$add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808.O0","inner_compute$add_922_938_939_tree$opN_0$_join_i2286_i364.data2"],
          ["inner_compute$c1.out","inner_compute$add_922_938_939_tree$opN_0$_join_i2286_i364.inst"],
          ["self.clk","inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.0","inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.0","inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.data1"],
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_6_read.0","inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.inst"],
          ["self.clk","inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.2","inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.2","inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461.O0","inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.inst"],
          ["self.clk","inner_compute$add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808.CLK"],
          ["inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.O0","inner_compute$add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808.data1"],
          ["inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.O0","inner_compute$add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808.data2"],
          ["inner_compute$c5.out","inner_compute$add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808.inst"],
          ["self.clk","inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.4","inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.4","inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461.O0","inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.data2"],
          ["inner_compute$c6.out","inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.inst"],
          ["self.clk","inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.6","inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.6","inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461.O0","inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.data2"],
          ["inner_compute$c8.out","inner_compute$add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.inst"],
          ["self.clk","inner_compute$add_922_938_939_tree$opN_1$_join_i2293_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.8","inner_compute$add_922_938_939_tree$opN_1$_join_i2293_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.8","inner_compute$add_922_938_939_tree$opN_1$_join_i2293_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461.O0","inner_compute$add_922_938_939_tree$opN_1$_join_i2293_i2127.data2"],
          ["inner_compute$c10.out","inner_compute$add_922_938_939_tree$opN_1$_join_i2293_i2127.inst"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461.inst","inner_compute$c11.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461.inst","inner_compute$c4.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461.inst","inner_compute$c7.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_999_1015_1016_tree$_join_i2346_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_999_1015_1016_tree$opN_0$_join_i2338_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_999_1015_1016_tree$opN_1$_join_i2345_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_999_1015_1016_tree$_join_i2346_i1808.CLK"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write.0","inner_compute$add_999_1015_1016_tree$_join_i2346_i1808.O0"],
          ["inner_compute$add_999_1015_1016_tree$opN_0$_join_i2338_i364.O0","inner_compute$add_999_1015_1016_tree$_join_i2346_i1808.data1"],
          ["inner_compute$add_999_1015_1016_tree$opN_1$_join_i2345_i2127.O0","inner_compute$add_999_1015_1016_tree$_join_i2346_i1808.data2"],
          ["inner_compute$c0.out","inner_compute$add_999_1015_1016_tree$_join_i2346_i1808.inst"],
          ["self.clk","inner_compute$add_999_1015_1016_tree$opN_0$_join_i2338_i364.CLK"],
          ["inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.O0","inner_compute$add_999_1015_1016_tree$opN_0$_join_i2338_i364.data0"],
          ["inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.O0","inner_compute$add_999_1015_1016_tree$opN_0$_join_i2338_i364.data1"],
          ["inner_compute$add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808.O0","inner_compute$add_999_1015_1016_tree$opN_0$_join_i2338_i364.data2"],
          ["inner_compute$c1.out","inner_compute$add_999_1015_1016_tree$opN_0$_join_i2338_i364.inst"],
          ["self.clk","inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.0","inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.0","inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.data1"],
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_7_read.0","inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.inst"],
          ["self.clk","inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.2","inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.2","inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461.O0","inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.inst"],
          ["self.clk","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808.CLK"],
          ["inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.O0","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808.data1"],
          ["inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.O0","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808.data2"],
          ["inner_compute$c5.out","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808.inst"],
          ["self.clk","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.4","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.4","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461.O0","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.data2"],
          ["inner_compute$c6.out","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.inst"],
          ["self.clk","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.6","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.6","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461.O0","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.data2"],
          ["inner_compute$c8.out","inner_compute$add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.inst"],
          ["self.clk","inner_compute$add_999_1015_1016_tree$opN_1$_join_i2345_i2127.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.8","inner_compute$add_999_1015_1016_tree$opN_1$_join_i2345_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.8","inner_compute$add_999_1015_1016_tree$opN_1$_join_i2345_i2127.data1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461.O0","inner_compute$add_999_1015_1016_tree$opN_1$_join_i2345_i2127.data2"],
          ["inner_compute$c10.out","inner_compute$add_999_1015_1016_tree$opN_1$_join_i2345_i2127.inst"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461.inst","inner_compute$c11.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461.inst","inner_compute$c4.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461.inst","inner_compute$c7.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461.CLK"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read.0","self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read.0","self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read.0","self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read.0","self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read.0","self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read.0","self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2384_i2385_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2384_i2385_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2384_i2385_i131.CLK"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_write.0","inner_compute$i2384_i2385_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2389_i2390_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2389_i2390_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2389_i2390_i131.CLK"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_1_write.0","inner_compute$i2389_i2390_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2394_i2395_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2394_i2395_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2394_i2395_i131.CLK"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_2_write.0","inner_compute$i2394_i2395_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1076_1082_1083_tree$_join_i2417_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_1076_1082_1083_tree$opN_0$_join_i2413_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_1076_1082_1083_tree$_join_i2417_i2127.CLK"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write.0","inner_compute$add_1076_1082_1083_tree$_join_i2417_i2127.O0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.3","inner_compute$add_1076_1082_1083_tree$_join_i2417_i2127.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.3","inner_compute$add_1076_1082_1083_tree$_join_i2417_i2127.data1"],
          ["inner_compute$add_1076_1082_1083_tree$opN_0$_join_i2413_i1808.O0","inner_compute$add_1076_1082_1083_tree$_join_i2417_i2127.data2"],
          ["inner_compute$c0.out","inner_compute$add_1076_1082_1083_tree$_join_i2417_i2127.inst"],
          ["self.clk","inner_compute$add_1076_1082_1083_tree$opN_0$_join_i2413_i1808.CLK"],
          ["inner_compute$add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.O0","inner_compute$add_1076_1082_1083_tree$opN_0$_join_i2413_i1808.data1"],
          ["inner_compute$add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.O0","inner_compute$add_1076_1082_1083_tree$opN_0$_join_i2413_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_1076_1082_1083_tree$opN_0$_join_i2413_i1808.inst"],
          ["self.clk","inner_compute$add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.CLK"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute$add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute$add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.data1"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute$add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.inst"],
          ["self.clk","inner_compute$add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.CLK"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.2","inner_compute$add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.2","inner_compute$add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.data1"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461.O0","inner_compute$add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.inst"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461.CLK"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.1","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.1","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1109_1115_1116_tree$_join_i2442_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_1109_1115_1116_tree$opN_0$_join_i2438_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_1109_1115_1116_tree$_join_i2442_i2127.CLK"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write.0","inner_compute$add_1109_1115_1116_tree$_join_i2442_i2127.O0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.3","inner_compute$add_1109_1115_1116_tree$_join_i2442_i2127.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.2","inner_compute$add_1109_1115_1116_tree$_join_i2442_i2127.data1"],
          ["inner_compute$add_1109_1115_1116_tree$opN_0$_join_i2438_i1808.O0","inner_compute$add_1109_1115_1116_tree$_join_i2442_i2127.data2"],
          ["inner_compute$c0.out","inner_compute$add_1109_1115_1116_tree$_join_i2442_i2127.inst"],
          ["self.clk","inner_compute$add_1109_1115_1116_tree$opN_0$_join_i2438_i1808.CLK"],
          ["inner_compute$add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.O0","inner_compute$add_1109_1115_1116_tree$opN_0$_join_i2438_i1808.data1"],
          ["inner_compute$add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.O0","inner_compute$add_1109_1115_1116_tree$opN_0$_join_i2438_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_1109_1115_1116_tree$opN_0$_join_i2438_i1808.inst"],
          ["self.clk","inner_compute$add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.CLK"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute$add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.3","inner_compute$add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.data1"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute$add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.inst"],
          ["self.clk","inner_compute$add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.CLK"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.2","inner_compute$add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.1","inner_compute$add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.data1"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461.O0","inner_compute$add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.inst"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461.CLK"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.1","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1142_1148_1149_tree$_join_i2467_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_1142_1148_1149_tree$opN_0$_join_i2463_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_1142_1148_1149_tree$_join_i2467_i2127.CLK"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write.0","inner_compute$add_1142_1148_1149_tree$_join_i2467_i2127.O0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.2","inner_compute$add_1142_1148_1149_tree$_join_i2467_i2127.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.3","inner_compute$add_1142_1148_1149_tree$_join_i2467_i2127.data1"],
          ["inner_compute$add_1142_1148_1149_tree$opN_0$_join_i2463_i1808.O0","inner_compute$add_1142_1148_1149_tree$_join_i2467_i2127.data2"],
          ["inner_compute$c0.out","inner_compute$add_1142_1148_1149_tree$_join_i2467_i2127.inst"],
          ["self.clk","inner_compute$add_1142_1148_1149_tree$opN_0$_join_i2463_i1808.CLK"],
          ["inner_compute$add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.O0","inner_compute$add_1142_1148_1149_tree$opN_0$_join_i2463_i1808.data1"],
          ["inner_compute$add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.O0","inner_compute$add_1142_1148_1149_tree$opN_0$_join_i2463_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_1142_1148_1149_tree$opN_0$_join_i2463_i1808.inst"],
          ["self.clk","inner_compute$add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.CLK"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.3","inner_compute$add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute$add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.data1"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute$add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.inst"],
          ["self.clk","inner_compute$add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.CLK"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.1","inner_compute$add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.2","inner_compute$add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.data1"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461.O0","inner_compute$add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.inst"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461.CLK"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461.data0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.1","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "dw_conv_stencil_clkwrk_dsa11_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U0":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U28":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U0.clk"],
          ["self.op_hcompute_dw_conv_stencil_write.0","d_reg__U0.in"],
          ["d_reg__U1.in","d_reg__U0.out"],
          ["self.clk","d_reg__U1.clk"],
          ["d_reg__U2.in","d_reg__U1.out"],
          ["self.clk","d_reg__U10.clk"],
          ["d_reg__U9.out","d_reg__U10.in"],
          ["d_reg__U11.in","d_reg__U10.out"],
          ["self.clk","d_reg__U11.clk"],
          ["d_reg__U12.in","d_reg__U11.out"],
          ["self.clk","d_reg__U12.clk"],
          ["d_reg__U13.in","d_reg__U12.out"],
          ["self.clk","d_reg__U13.clk"],
          ["d_reg__U14.in","d_reg__U13.out"],
          ["self.clk","d_reg__U14.clk"],
          ["d_reg__U15.in","d_reg__U14.out"],
          ["self.clk","d_reg__U15.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.0","d_reg__U15.out"],
          ["self.clk","d_reg__U16.clk"],
          ["self.op_hcompute_dw_conv_stencil_2_write.0","d_reg__U16.in"],
          ["d_reg__U17.in","d_reg__U16.out"],
          ["self.clk","d_reg__U17.clk"],
          ["d_reg__U18.in","d_reg__U17.out"],
          ["self.clk","d_reg__U18.clk"],
          ["d_reg__U19.in","d_reg__U18.out"],
          ["self.clk","d_reg__U19.clk"],
          ["d_reg__U20.in","d_reg__U19.out"],
          ["self.clk","d_reg__U2.clk"],
          ["d_reg__U3.in","d_reg__U2.out"],
          ["self.clk","d_reg__U20.clk"],
          ["d_reg__U21.in","d_reg__U20.out"],
          ["self.clk","d_reg__U21.clk"],
          ["d_reg__U22.in","d_reg__U21.out"],
          ["self.clk","d_reg__U22.clk"],
          ["d_reg__U23.in","d_reg__U22.out"],
          ["self.clk","d_reg__U23.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.0","d_reg__U23.out"],
          ["self.clk","d_reg__U24.clk"],
          ["self.op_hcompute_dw_conv_stencil_3_write.0","d_reg__U24.in"],
          ["d_reg__U25.in","d_reg__U24.out"],
          ["self.clk","d_reg__U25.clk"],
          ["d_reg__U26.in","d_reg__U25.out"],
          ["self.clk","d_reg__U26.clk"],
          ["d_reg__U27.in","d_reg__U26.out"],
          ["self.clk","d_reg__U27.clk"],
          ["d_reg__U28.in","d_reg__U27.out"],
          ["self.clk","d_reg__U28.clk"],
          ["d_reg__U29.in","d_reg__U28.out"],
          ["self.clk","d_reg__U29.clk"],
          ["d_reg__U30.in","d_reg__U29.out"],
          ["self.clk","d_reg__U3.clk"],
          ["d_reg__U4.in","d_reg__U3.out"],
          ["self.clk","d_reg__U30.clk"],
          ["d_reg__U31.in","d_reg__U30.out"],
          ["self.clk","d_reg__U31.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.0","d_reg__U31.out"],
          ["self.clk","d_reg__U4.clk"],
          ["d_reg__U5.in","d_reg__U4.out"],
          ["self.clk","d_reg__U5.clk"],
          ["d_reg__U6.in","d_reg__U5.out"],
          ["self.clk","d_reg__U6.clk"],
          ["d_reg__U7.in","d_reg__U6.out"],
          ["self.clk","d_reg__U7.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.0","d_reg__U7.out"],
          ["self.clk","d_reg__U8.clk"],
          ["self.op_hcompute_dw_conv_stencil_1_write.0","d_reg__U8.in"],
          ["d_reg__U9.in","d_reg__U8.out"],
          ["self.clk","d_reg__U9.clk"]
        ]
      },
      "dw_conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.0","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.3","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.0","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.1","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.0","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.1","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.3","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.2","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.3","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.2","self.op_hcompute_dw_conv_stencil_7_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.1","self.op_hcompute_dw_conv_stencil_7_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.2","self.op_hcompute_dw_conv_stencil_7_write.0"]
        ]
      },
      "hcompute_dw_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2132_i2133_i131.inst","c0.out"],
          ["self.clk","i2132_i2133_i131.CLK"],
          ["self.out_dw_conv_stencil","i2132_i2133_i131.O0"]
        ]
      },
      "hcompute_dw_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2137_i2138_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2137_i2138_i131.inst","c0.out"],
          ["self.clk","i2137_i2138_i131.CLK"],
          ["self.out_dw_conv_stencil","i2137_i2138_i131.O0"]
        ]
      },
      "hcompute_dw_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2142_i2143_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2142_i2143_i131.inst","c0.out"],
          ["self.clk","i2142_i2143_i131.CLK"],
          ["self.out_dw_conv_stencil","i2142_i2143_i131.O0"]
        ]
      },
      "hcompute_dw_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2147_i2148_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2147_i2148_i131.inst","c0.out"],
          ["self.clk","i2147_i2148_i131.CLK"],
          ["self.out_dw_conv_stencil","i2147_i2148_i131.O0"]
        ]
      },
      "hcompute_dw_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_768_784_785_tree$_join_i2190_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_768_784_785_tree$opN_0$_join_i2182_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_768_784_785_tree$opN_1$_join_i2189_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_768_784_785_tree$_join_i2190_i1808.CLK"],
          ["self.out_dw_conv_stencil","add_768_784_785_tree$_join_i2190_i1808.O0"],
          ["add_768_784_785_tree$opN_0$_join_i2182_i364.O0","add_768_784_785_tree$_join_i2190_i1808.data1"],
          ["add_768_784_785_tree$opN_1$_join_i2189_i2127.O0","add_768_784_785_tree$_join_i2190_i1808.data2"],
          ["c0.out","add_768_784_785_tree$_join_i2190_i1808.inst"],
          ["self.clk","add_768_784_785_tree$opN_0$_join_i2182_i364.CLK"],
          ["add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.O0","add_768_784_785_tree$opN_0$_join_i2182_i364.data0"],
          ["add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.O0","add_768_784_785_tree$opN_0$_join_i2182_i364.data1"],
          ["add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808.O0","add_768_784_785_tree$opN_0$_join_i2182_i364.data2"],
          ["c1.out","add_768_784_785_tree$opN_0$_join_i2182_i364.inst"],
          ["self.clk","add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.data1"],
          ["self.in0_dw_conv_stencil.0","add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.data2"],
          ["c2.out","add_768_784_785_tree$opN_0$opN_0$opN_0$_join_i2158_i1110.inst"],
          ["self.clk","add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461.O0","add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.data2"],
          ["c3.out","add_768_784_785_tree$opN_0$opN_0$opN_1$_join_i2165_i2127.inst"],
          ["self.clk","add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808.CLK"],
          ["add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.O0","add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808.data1"],
          ["add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.O0","add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808.data2"],
          ["c5.out","add_768_784_785_tree$opN_0$opN_1$_join_i2181_i1808.inst"],
          ["self.clk","add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461.O0","add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data2"],
          ["c6.out","add_768_784_785_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.inst"],
          ["self.clk","add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461.O0","add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.data2"],
          ["c8.out","add_768_784_785_tree$opN_0$opN_1$opN_1$_join_i2180_i2127.inst"],
          ["self.clk","add_768_784_785_tree$opN_1$_join_i2189_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","add_768_784_785_tree$opN_1$_join_i2189_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","add_768_784_785_tree$opN_1$_join_i2189_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461.O0","add_768_784_785_tree$opN_1$_join_i2189_i2127.data2"],
          ["c10.out","add_768_784_785_tree$opN_1$_join_i2189_i2127.inst"],
          ["mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461.inst","c11.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461.inst","c4.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461.inst","c7.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461.inst","c9.out"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769_i2161_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771_i2169_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773_i2176_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775_i2185_i1461.data1"]
        ]
      },
      "hcompute_dw_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_845_861_862_tree$_join_i2242_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_845_861_862_tree$opN_0$_join_i2234_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_845_861_862_tree$opN_1$_join_i2241_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_845_861_862_tree$_join_i2242_i1808.CLK"],
          ["self.out_dw_conv_stencil","add_845_861_862_tree$_join_i2242_i1808.O0"],
          ["add_845_861_862_tree$opN_0$_join_i2234_i364.O0","add_845_861_862_tree$_join_i2242_i1808.data1"],
          ["add_845_861_862_tree$opN_1$_join_i2241_i2127.O0","add_845_861_862_tree$_join_i2242_i1808.data2"],
          ["c0.out","add_845_861_862_tree$_join_i2242_i1808.inst"],
          ["self.clk","add_845_861_862_tree$opN_0$_join_i2234_i364.CLK"],
          ["add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.O0","add_845_861_862_tree$opN_0$_join_i2234_i364.data0"],
          ["add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.O0","add_845_861_862_tree$opN_0$_join_i2234_i364.data1"],
          ["add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808.O0","add_845_861_862_tree$opN_0$_join_i2234_i364.data2"],
          ["c1.out","add_845_861_862_tree$opN_0$_join_i2234_i364.inst"],
          ["self.clk","add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.data1"],
          ["self.in0_dw_conv_stencil.0","add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.data2"],
          ["c2.out","add_845_861_862_tree$opN_0$opN_0$opN_0$_join_i2210_i1110.inst"],
          ["self.clk","add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461.O0","add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.data2"],
          ["c3.out","add_845_861_862_tree$opN_0$opN_0$opN_1$_join_i2217_i2127.inst"],
          ["self.clk","add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808.CLK"],
          ["add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.O0","add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808.data1"],
          ["add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.O0","add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808.data2"],
          ["c5.out","add_845_861_862_tree$opN_0$opN_1$_join_i2233_i1808.inst"],
          ["self.clk","add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461.O0","add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.data2"],
          ["c6.out","add_845_861_862_tree$opN_0$opN_1$opN_0$_join_i2225_i2127.inst"],
          ["self.clk","add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461.O0","add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.data2"],
          ["c8.out","add_845_861_862_tree$opN_0$opN_1$opN_1$_join_i2232_i2127.inst"],
          ["self.clk","add_845_861_862_tree$opN_1$_join_i2241_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","add_845_861_862_tree$opN_1$_join_i2241_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","add_845_861_862_tree$opN_1$_join_i2241_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461.O0","add_845_861_862_tree$opN_1$_join_i2241_i2127.data2"],
          ["c10.out","add_845_861_862_tree$opN_1$_join_i2241_i2127.inst"],
          ["mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461.inst","c11.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461.inst","c4.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461.inst","c7.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461.inst","c9.out"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846_i2213_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848_i2221_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850_i2228_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852_i2237_i1461.data1"]
        ]
      },
      "hcompute_dw_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_922_938_939_tree$_join_i2294_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_922_938_939_tree$opN_0$_join_i2286_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_922_938_939_tree$opN_1$_join_i2293_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_922_938_939_tree$_join_i2294_i1808.CLK"],
          ["self.out_dw_conv_stencil","add_922_938_939_tree$_join_i2294_i1808.O0"],
          ["add_922_938_939_tree$opN_0$_join_i2286_i364.O0","add_922_938_939_tree$_join_i2294_i1808.data1"],
          ["add_922_938_939_tree$opN_1$_join_i2293_i2127.O0","add_922_938_939_tree$_join_i2294_i1808.data2"],
          ["c0.out","add_922_938_939_tree$_join_i2294_i1808.inst"],
          ["self.clk","add_922_938_939_tree$opN_0$_join_i2286_i364.CLK"],
          ["add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.O0","add_922_938_939_tree$opN_0$_join_i2286_i364.data0"],
          ["add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.O0","add_922_938_939_tree$opN_0$_join_i2286_i364.data1"],
          ["add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808.O0","add_922_938_939_tree$opN_0$_join_i2286_i364.data2"],
          ["c1.out","add_922_938_939_tree$opN_0$_join_i2286_i364.inst"],
          ["self.clk","add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.data1"],
          ["self.in0_dw_conv_stencil.0","add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.data2"],
          ["c2.out","add_922_938_939_tree$opN_0$opN_0$opN_0$_join_i2262_i1110.inst"],
          ["self.clk","add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461.O0","add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.data2"],
          ["c3.out","add_922_938_939_tree$opN_0$opN_0$opN_1$_join_i2269_i2127.inst"],
          ["self.clk","add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808.CLK"],
          ["add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.O0","add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808.data1"],
          ["add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.O0","add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808.data2"],
          ["c5.out","add_922_938_939_tree$opN_0$opN_1$_join_i2285_i1808.inst"],
          ["self.clk","add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461.O0","add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.data2"],
          ["c6.out","add_922_938_939_tree$opN_0$opN_1$opN_0$_join_i2277_i2127.inst"],
          ["self.clk","add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461.O0","add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.data2"],
          ["c8.out","add_922_938_939_tree$opN_0$opN_1$opN_1$_join_i2284_i2127.inst"],
          ["self.clk","add_922_938_939_tree$opN_1$_join_i2293_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","add_922_938_939_tree$opN_1$_join_i2293_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","add_922_938_939_tree$opN_1$_join_i2293_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461.O0","add_922_938_939_tree$opN_1$_join_i2293_i2127.data2"],
          ["c10.out","add_922_938_939_tree$opN_1$_join_i2293_i2127.inst"],
          ["mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461.inst","c11.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461.inst","c4.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461.inst","c7.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461.inst","c9.out"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923_i2265_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925_i2273_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927_i2280_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929_i2289_i1461.data1"]
        ]
      },
      "hcompute_dw_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_999_1015_1016_tree$_join_i2346_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_999_1015_1016_tree$opN_0$_join_i2338_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_999_1015_1016_tree$opN_1$_join_i2345_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_999_1015_1016_tree$_join_i2346_i1808.CLK"],
          ["self.out_dw_conv_stencil","add_999_1015_1016_tree$_join_i2346_i1808.O0"],
          ["add_999_1015_1016_tree$opN_0$_join_i2338_i364.O0","add_999_1015_1016_tree$_join_i2346_i1808.data1"],
          ["add_999_1015_1016_tree$opN_1$_join_i2345_i2127.O0","add_999_1015_1016_tree$_join_i2346_i1808.data2"],
          ["c0.out","add_999_1015_1016_tree$_join_i2346_i1808.inst"],
          ["self.clk","add_999_1015_1016_tree$opN_0$_join_i2338_i364.CLK"],
          ["add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.O0","add_999_1015_1016_tree$opN_0$_join_i2338_i364.data0"],
          ["add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.O0","add_999_1015_1016_tree$opN_0$_join_i2338_i364.data1"],
          ["add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808.O0","add_999_1015_1016_tree$opN_0$_join_i2338_i364.data2"],
          ["c1.out","add_999_1015_1016_tree$opN_0$_join_i2338_i364.inst"],
          ["self.clk","add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.data1"],
          ["self.in0_dw_conv_stencil.0","add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.data2"],
          ["c2.out","add_999_1015_1016_tree$opN_0$opN_0$opN_0$_join_i2314_i1110.inst"],
          ["self.clk","add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461.O0","add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.data2"],
          ["c3.out","add_999_1015_1016_tree$opN_0$opN_0$opN_1$_join_i2321_i2127.inst"],
          ["self.clk","add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808.CLK"],
          ["add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.O0","add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808.data1"],
          ["add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.O0","add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808.data2"],
          ["c5.out","add_999_1015_1016_tree$opN_0$opN_1$_join_i2337_i1808.inst"],
          ["self.clk","add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461.O0","add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.data2"],
          ["c6.out","add_999_1015_1016_tree$opN_0$opN_1$opN_0$_join_i2329_i2127.inst"],
          ["self.clk","add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461.O0","add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.data2"],
          ["c8.out","add_999_1015_1016_tree$opN_0$opN_1$opN_1$_join_i2336_i2127.inst"],
          ["self.clk","add_999_1015_1016_tree$opN_1$_join_i2345_i2127.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","add_999_1015_1016_tree$opN_1$_join_i2345_i2127.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","add_999_1015_1016_tree$opN_1$_join_i2345_i2127.data1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461.O0","add_999_1015_1016_tree$opN_1$_join_i2345_i2127.data2"],
          ["c10.out","add_999_1015_1016_tree$opN_1$_join_i2345_i2127.inst"],
          ["mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461.inst","c11.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461.inst","c4.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461.inst","c7.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461.inst","c9.out"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000_i2317_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002_i2325_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004_i2332_i1461.data1"],
          ["self.clk","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461.CLK"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461.data0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006_i2341_i1461.data1"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2384_i2385_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2384_i2385_i131.inst","c0.out"],
          ["self.clk","i2384_i2385_i131.CLK"],
          ["self.out_pw_conv_reduction_stencil","i2384_i2385_i131.O0"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2389_i2390_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2389_i2390_i131.inst","c0.out"],
          ["self.clk","i2389_i2390_i131.CLK"],
          ["self.out_pw_conv_reduction_stencil","i2389_i2390_i131.O0"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2394_i2395_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2394_i2395_i131.inst","c0.out"],
          ["self.clk","i2394_i2395_i131.CLK"],
          ["self.out_pw_conv_reduction_stencil","i2394_i2395_i131.O0"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_1076_1082_1083_tree$_join_i2417_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_1076_1082_1083_tree$opN_0$_join_i2413_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_1076_1082_1083_tree$_join_i2417_i2127.CLK"],
          ["self.out_pw_conv_reduction_stencil","add_1076_1082_1083_tree$_join_i2417_i2127.O0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","add_1076_1082_1083_tree$_join_i2417_i2127.data0"],
          ["self.in0_dw_conv_stencil.3","add_1076_1082_1083_tree$_join_i2417_i2127.data1"],
          ["add_1076_1082_1083_tree$opN_0$_join_i2413_i1808.O0","add_1076_1082_1083_tree$_join_i2417_i2127.data2"],
          ["c0.out","add_1076_1082_1083_tree$_join_i2417_i2127.inst"],
          ["self.clk","add_1076_1082_1083_tree$opN_0$_join_i2413_i1808.CLK"],
          ["add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.O0","add_1076_1082_1083_tree$opN_0$_join_i2413_i1808.data1"],
          ["add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.O0","add_1076_1082_1083_tree$opN_0$_join_i2413_i1808.data2"],
          ["c1.out","add_1076_1082_1083_tree$opN_0$_join_i2413_i1808.inst"],
          ["self.clk","add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.CLK"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.data0"],
          ["self.in0_dw_conv_stencil.0","add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.data1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.data2"],
          ["c2.out","add_1076_1082_1083_tree$opN_0$opN_0$_join_i2405_i1110.inst"],
          ["self.clk","add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.CLK"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.data0"],
          ["self.in0_dw_conv_stencil.2","add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.data1"],
          ["mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461.O0","add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.data2"],
          ["c3.out","add_1076_1082_1083_tree$opN_0$opN_1$_join_i2412_i2127.inst"],
          ["mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461.inst","c4.out"],
          ["self.clk","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461.CLK"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461.data0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077_i2408_i1461.data1"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_1109_1115_1116_tree$_join_i2442_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_1109_1115_1116_tree$opN_0$_join_i2438_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_1109_1115_1116_tree$_join_i2442_i2127.CLK"],
          ["self.out_pw_conv_reduction_stencil","add_1109_1115_1116_tree$_join_i2442_i2127.O0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","add_1109_1115_1116_tree$_join_i2442_i2127.data0"],
          ["self.in0_dw_conv_stencil.2","add_1109_1115_1116_tree$_join_i2442_i2127.data1"],
          ["add_1109_1115_1116_tree$opN_0$_join_i2438_i1808.O0","add_1109_1115_1116_tree$_join_i2442_i2127.data2"],
          ["c0.out","add_1109_1115_1116_tree$_join_i2442_i2127.inst"],
          ["self.clk","add_1109_1115_1116_tree$opN_0$_join_i2438_i1808.CLK"],
          ["add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.O0","add_1109_1115_1116_tree$opN_0$_join_i2438_i1808.data1"],
          ["add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.O0","add_1109_1115_1116_tree$opN_0$_join_i2438_i1808.data2"],
          ["c1.out","add_1109_1115_1116_tree$opN_0$_join_i2438_i1808.inst"],
          ["self.clk","add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.CLK"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.data0"],
          ["self.in0_dw_conv_stencil.3","add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.data1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.data2"],
          ["c2.out","add_1109_1115_1116_tree$opN_0$opN_0$_join_i2430_i1110.inst"],
          ["self.clk","add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.CLK"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.data0"],
          ["self.in0_dw_conv_stencil.1","add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.data1"],
          ["mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461.O0","add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.data2"],
          ["c3.out","add_1109_1115_1116_tree$opN_0$opN_1$_join_i2437_i2127.inst"],
          ["mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461.inst","c4.out"],
          ["self.clk","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461.CLK"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461.data0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110_i2433_i1461.data1"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_1142_1148_1149_tree$_join_i2467_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_1142_1148_1149_tree$opN_0$_join_i2463_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_1142_1148_1149_tree$_join_i2467_i2127.CLK"],
          ["self.out_pw_conv_reduction_stencil","add_1142_1148_1149_tree$_join_i2467_i2127.O0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","add_1142_1148_1149_tree$_join_i2467_i2127.data0"],
          ["self.in0_dw_conv_stencil.3","add_1142_1148_1149_tree$_join_i2467_i2127.data1"],
          ["add_1142_1148_1149_tree$opN_0$_join_i2463_i1808.O0","add_1142_1148_1149_tree$_join_i2467_i2127.data2"],
          ["c0.out","add_1142_1148_1149_tree$_join_i2467_i2127.inst"],
          ["self.clk","add_1142_1148_1149_tree$opN_0$_join_i2463_i1808.CLK"],
          ["add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.O0","add_1142_1148_1149_tree$opN_0$_join_i2463_i1808.data1"],
          ["add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.O0","add_1142_1148_1149_tree$opN_0$_join_i2463_i1808.data2"],
          ["c1.out","add_1142_1148_1149_tree$opN_0$_join_i2463_i1808.inst"],
          ["self.clk","add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.CLK"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.data0"],
          ["self.in0_dw_conv_stencil.0","add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.data1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.data2"],
          ["c2.out","add_1142_1148_1149_tree$opN_0$opN_0$_join_i2455_i1110.inst"],
          ["self.clk","add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.CLK"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.data0"],
          ["self.in0_dw_conv_stencil.2","add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.data1"],
          ["mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461.O0","add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.data2"],
          ["c3.out","add_1142_1148_1149_tree$opN_0$opN_1$_join_i2462_i2127.inst"],
          ["mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461.inst","c4.out"],
          ["self.clk","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461.CLK"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461.data0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143_i2458_i1461.data1"]
        ]
      },
      "hw_filter_dw_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U32"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U33"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U42"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U43"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U44"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U45"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U46"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U47"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U48"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U49"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U50"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U51"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U34"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U52"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U53"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U54"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U55"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U56"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U57"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U58"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U59"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U60"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U61"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U35"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U62"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U63"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U64"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U65"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U66"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U67"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U36"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U37"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U38"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U39"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U40"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U41"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_10.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_10.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_11.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_11.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_12.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_12.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_13.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_13.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_14.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_14.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_15.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_15.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_16.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_16.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_17.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_17.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_18.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_18.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_19.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_19.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_20.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_20.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_21.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_21.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_22.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_22.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_23.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_23.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_24.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_24.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_25.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_25.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_26.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_26.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_27.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_27.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_28.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_28.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_29.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_29.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_30.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_30.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_31.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_31.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_32.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_32.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_33.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_33.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_34.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_34.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_35.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_35.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_7.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_8.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_8.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_9.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_9.rst_n"]
        ]
      },
      "hw_filter_pw_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U68"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U69"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U78"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U79"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[15],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[18],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U70"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U71"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[16],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U72"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U73"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U74"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U75"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[17],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U76"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U77"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_10.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_10.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_11.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_11.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_7.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_8.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_8.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_9.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_9.rst_n"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U101":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U102":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U103":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U106":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U112":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U113":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U115":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U116":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U117":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U121":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U127":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U130":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U131":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U133":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U134":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U136":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U137":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U87":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U88":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U89":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U90":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U91":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U92":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U93":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U96":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U80"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[34],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[65],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[68],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U81"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[34],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[95],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U82"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[34],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[65],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[68],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U83"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[34],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[95],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U84"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[34],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[65],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[68],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U85"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[34],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[95],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U86"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[34],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[95],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[-777],"cycle_stride":[4,30],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[68],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U100.clk"],
          ["d_reg__U99.out","d_reg__U100.in"],
          ["d_reg__U101.in","d_reg__U100.out"],
          ["self.clk","d_reg__U101.clk"],
          ["d_reg__U102.in","d_reg__U101.out"],
          ["self.clk","d_reg__U102.clk"],
          ["d_reg__U119.in","d_reg__U102.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.7","d_reg__U102.out"],
          ["self.clk","d_reg__U103.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","d_reg__U103.in"],
          ["d_reg__U104.in","d_reg__U103.out"],
          ["self.clk","d_reg__U104.clk"],
          ["d_reg__U105.in","d_reg__U104.out"],
          ["self.clk","d_reg__U105.clk"],
          ["d_reg__U106.in","d_reg__U105.out"],
          ["self.clk","d_reg__U106.clk"],
          ["d_reg__U107.in","d_reg__U106.out"],
          ["self.clk","d_reg__U107.clk"],
          ["d_reg__U108.in","d_reg__U107.out"],
          ["self.clk","d_reg__U108.clk"],
          ["d_reg__U109.in","d_reg__U108.out"],
          ["self.clk","d_reg__U109.clk"],
          ["d_reg__U110.in","d_reg__U109.out"],
          ["self.clk","d_reg__U110.clk"],
          ["d_reg__U125.in","d_reg__U110.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.7","d_reg__U110.out"],
          ["self.clk","d_reg__U111.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","d_reg__U111.in"],
          ["d_reg__U112.in","d_reg__U111.out"],
          ["self.clk","d_reg__U112.clk"],
          ["d_reg__U113.in","d_reg__U112.out"],
          ["self.clk","d_reg__U113.clk"],
          ["d_reg__U114.in","d_reg__U113.out"],
          ["self.clk","d_reg__U114.clk"],
          ["d_reg__U115.in","d_reg__U114.out"],
          ["self.clk","d_reg__U115.clk"],
          ["d_reg__U116.in","d_reg__U115.out"],
          ["self.clk","d_reg__U116.clk"],
          ["d_reg__U117.in","d_reg__U116.out"],
          ["self.clk","d_reg__U117.clk"],
          ["d_reg__U118.in","d_reg__U117.out"],
          ["self.clk","d_reg__U118.clk"],
          ["d_reg__U131.in","d_reg__U118.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.7","d_reg__U118.out"],
          ["self.clk","d_reg__U119.clk"],
          ["d_reg__U120.in","d_reg__U119.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.8","d_reg__U119.out"],
          ["self.clk","d_reg__U120.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.6","d_reg__U120.out"],
          ["self.clk","d_reg__U121.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_1","d_reg__U121.in"],
          ["d_reg__U122.in","d_reg__U121.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.4","d_reg__U121.out"],
          ["self.clk","d_reg__U122.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.3","d_reg__U122.out"],
          ["self.clk","d_reg__U123.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_0","d_reg__U123.in"],
          ["d_reg__U124.in","d_reg__U123.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.1","d_reg__U123.out"],
          ["self.clk","d_reg__U124.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.0","d_reg__U124.out"],
          ["self.clk","d_reg__U125.clk"],
          ["d_reg__U126.in","d_reg__U125.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.8","d_reg__U125.out"],
          ["self.clk","d_reg__U126.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.6","d_reg__U126.out"],
          ["self.clk","d_reg__U127.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","d_reg__U127.in"],
          ["d_reg__U128.in","d_reg__U127.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.4","d_reg__U127.out"],
          ["self.clk","d_reg__U128.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.3","d_reg__U128.out"],
          ["self.clk","d_reg__U129.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","d_reg__U129.in"],
          ["d_reg__U130.in","d_reg__U129.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.1","d_reg__U129.out"],
          ["self.clk","d_reg__U130.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.0","d_reg__U130.out"],
          ["self.clk","d_reg__U131.clk"],
          ["d_reg__U132.in","d_reg__U131.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.8","d_reg__U131.out"],
          ["self.clk","d_reg__U132.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.6","d_reg__U132.out"],
          ["self.clk","d_reg__U133.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","d_reg__U133.in"],
          ["d_reg__U134.in","d_reg__U133.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.4","d_reg__U133.out"],
          ["self.clk","d_reg__U134.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.3","d_reg__U134.out"],
          ["self.clk","d_reg__U135.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","d_reg__U135.in"],
          ["d_reg__U136.in","d_reg__U135.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.1","d_reg__U135.out"],
          ["self.clk","d_reg__U136.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.0","d_reg__U136.out"],
          ["self.clk","d_reg__U137.clk"],
          ["d_reg__U94.out","d_reg__U137.in"],
          ["d_reg__U138.in","d_reg__U137.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.8","d_reg__U137.out"],
          ["self.clk","d_reg__U138.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.6","d_reg__U138.out"],
          ["self.clk","d_reg__U139.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_out_0","d_reg__U139.in"],
          ["d_reg__U140.in","d_reg__U139.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.4","d_reg__U139.out"],
          ["self.clk","d_reg__U140.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.3","d_reg__U140.out"],
          ["self.clk","d_reg__U141.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_out_0","d_reg__U141.in"],
          ["d_reg__U142.in","d_reg__U141.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.1","d_reg__U141.out"],
          ["self.clk","d_reg__U142.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.0","d_reg__U142.out"],
          ["self.clk","d_reg__U87.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","d_reg__U87.in"],
          ["d_reg__U88.in","d_reg__U87.out"],
          ["self.clk","d_reg__U88.clk"],
          ["d_reg__U89.in","d_reg__U88.out"],
          ["self.clk","d_reg__U89.clk"],
          ["d_reg__U90.in","d_reg__U89.out"],
          ["self.clk","d_reg__U90.clk"],
          ["d_reg__U91.in","d_reg__U90.out"],
          ["self.clk","d_reg__U91.clk"],
          ["d_reg__U92.in","d_reg__U91.out"],
          ["self.clk","d_reg__U92.clk"],
          ["d_reg__U93.in","d_reg__U92.out"],
          ["self.clk","d_reg__U93.clk"],
          ["d_reg__U94.in","d_reg__U93.out"],
          ["self.clk","d_reg__U94.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.7","d_reg__U94.out"],
          ["self.clk","d_reg__U95.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","d_reg__U95.in"],
          ["d_reg__U96.in","d_reg__U95.out"],
          ["self.clk","d_reg__U96.clk"],
          ["d_reg__U97.in","d_reg__U96.out"],
          ["self.clk","d_reg__U97.clk"],
          ["d_reg__U98.in","d_reg__U97.out"],
          ["self.clk","d_reg__U98.clk"],
          ["d_reg__U99.in","d_reg__U98.out"],
          ["self.clk","d_reg__U99.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_1","self.op_hcompute_dw_conv_stencil_5_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_6.rst_n"]
        ]
      },
      "mobilenet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_en","Bit"],
          ["hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U193":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U203":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U208":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "dw_conv_stencil":{
            "modref":"global.dw_conv_stencil_ub"
          },
          "dw_conv_stencil_clkwrk_dsa11":{
            "modref":"global.dw_conv_stencil_clkwrk_dsa11_ub"
          },
          "hw_filter_dw_global_wrapper_stencil":{
            "modref":"global.hw_filter_dw_global_wrapper_stencil_ub"
          },
          "hw_filter_pw_global_wrapper_stencil":{
            "modref":"global.hw_filter_pw_global_wrapper_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_dw_conv_stencil":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil"
          },
          "op_hcompute_dw_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_1"
          },
          "op_hcompute_dw_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_2"
          },
          "op_hcompute_dw_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_3"
          },
          "op_hcompute_dw_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_4"
          },
          "op_hcompute_dw_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_5"
          },
          "op_hcompute_dw_conv_stencil_6":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_6"
          },
          "op_hcompute_dw_conv_stencil_7":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_7"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start_pt__U216"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U214"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start_pt__U215"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start_pt__U217"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start_pt__U211"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U209"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start_pt__U210"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start_pt__U212"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start_pt__U206"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U204"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start_pt__U205"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start_pt__U207"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start_pt__U221"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U219"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start_pt__U220"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start_pt__U222"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start_pt__U181"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,4]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start_pt__U180"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start_pt__U182"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U196"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U194"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U195"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U197"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U191"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U190"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U192"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U186"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U184"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U185"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U187"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U201"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U199"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[30],"cycle_stride":[1,30],"dimensionality":2,"extent":[30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U200"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U202"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U173"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U172"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U174"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U169"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U168"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U170"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U177"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[100],"cycle_stride":[1,30],"dimensionality":2,"extent":[28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U176"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U178"
          },
          "op_hcompute_pw_conv_reduction_stencil":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil"
          },
          "op_hcompute_pw_conv_reduction_stencil_1":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_1"
          },
          "op_hcompute_pw_conv_reduction_stencil_2":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_2"
          },
          "op_hcompute_pw_conv_reduction_stencil_3":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_3"
          },
          "op_hcompute_pw_conv_reduction_stencil_4":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_4"
          },
          "op_hcompute_pw_conv_reduction_stencil_5":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_5"
          },
          "pw_conv_reduction_stencil":{
            "modref":"global.pw_conv_reduction_stencil_ub"
          },
          "pw_conv_reduction_stencil_clkwrk_dsa12":{
            "modref":"global.pw_conv_reduction_stencil_clkwrk_dsa12_ub"
          }
        },
        "connections":[
          ["self.clk","_U183.clk"],
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read.0","_U183.in"],
          ["self.clk","_U188.clk"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","_U188.in"],
          ["self.clk","_U193.clk"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","_U193.in"],
          ["self.clk","_U198.clk"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","_U198.in"],
          ["self.clk","_U203.clk"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U203.in"],
          ["self.clk","_U208.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read.0","_U208.in"],
          ["self.clk","_U213.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read.0","_U213.in"],
          ["self.clk","_U218.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read.0","_U218.in"],
          ["self.clk","_U223.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read.0","_U223.in"],
          ["self.clk","dw_conv_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_4_write"],
          ["op_hcompute_dw_conv_stencil_5.dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_5_write"],
          ["op_hcompute_dw_conv_stencil_6.dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_6_write"],
          ["op_hcompute_dw_conv_stencil_7.dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_7_write"],
          ["op_hcompute_pw_conv_reduction_stencil_3.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["op_hcompute_pw_conv_reduction_stencil_4.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["op_hcompute_pw_conv_reduction_stencil_5.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["self.reset","dw_conv_stencil.reset"],
          ["self.clk","dw_conv_stencil_clkwrk_dsa11.clk"],
          ["op_hcompute_dw_conv_stencil_1.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_1_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_1_write"],
          ["op_hcompute_dw_conv_stencil_2.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_2_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_2_write"],
          ["op_hcompute_dw_conv_stencil_3.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_3_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_3_write"],
          ["op_hcompute_dw_conv_stencil_4.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_4_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_5_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_6_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_7_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_dw_conv_stencil.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_write"],
          ["self.reset","dw_conv_stencil_clkwrk_dsa11.reset"],
          ["self.clk","hw_filter_dw_global_wrapper_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_write"],
          ["self.reset","hw_filter_dw_global_wrapper_stencil.reset"],
          ["self.clk","hw_filter_pw_global_wrapper_stencil.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_write"],
          ["op_hcompute_pw_conv_reduction_stencil_3.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["op_hcompute_pw_conv_reduction_stencil_4.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["op_hcompute_pw_conv_reduction_stencil_5.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["self.reset","hw_filter_pw_global_wrapper_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_dw_conv_stencil.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_1.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_2.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_6.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_7.clk"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read","op_hcompute_hw_filter_dw_global_wrapper_stencil.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_1.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_1.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_2.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_2.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_3.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_3.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start.out"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil.clk"],
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read","op_hcompute_hw_filter_pw_global_wrapper_stencil.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1.clk"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2.clk"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_3.clk"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","op_hcompute_hw_input_global_wrapper_stencil_3_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_1_read","op_hcompute_hw_output_stencil_1.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_2_read","op_hcompute_hw_output_stencil_2.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_write","op_hcompute_pw_conv_reduction_stencil.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_1.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_1_write","op_hcompute_pw_conv_reduction_stencil_1.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_1_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_2.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_2_write","op_hcompute_pw_conv_reduction_stencil_2.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_2_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_3.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_3_read","op_hcompute_pw_conv_reduction_stencil_3.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_3_write","op_hcompute_pw_conv_reduction_stencil_3.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_4.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_4_read","op_hcompute_pw_conv_reduction_stencil_4.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_4_write","op_hcompute_pw_conv_reduction_stencil_4.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_5.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_5_read","op_hcompute_pw_conv_reduction_stencil_5.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_5_write","op_hcompute_pw_conv_reduction_stencil_5.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write"],
          ["self.clk","pw_conv_reduction_stencil.clk"],
          ["self.reset","pw_conv_reduction_stencil.reset"],
          ["self.clk","pw_conv_reduction_stencil_clkwrk_dsa12.clk"],
          ["self.reset","pw_conv_reduction_stencil_clkwrk_dsa12.reset"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start_pt__U216":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start_pt__U215":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start_pt__U217":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start_pt__U211":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start_pt__U210":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start_pt__U212":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start_pt__U206":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start_pt__U205":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start_pt__U207":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start_pt__U221":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start_pt__U220":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start_pt__U222":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start_pt__U181":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start_pt__U180":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start_pt__U182":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U196":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U195":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U197":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U191":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U190":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U192":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U186":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U185":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U187":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U201":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U200":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U202":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U173":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U172":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U174":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U169":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U168":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U170":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U177":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U176":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U178":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "pw_conv_reduction_stencil_clkwrk_dsa12_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U146":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U150":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U152":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U153":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U155":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U156":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U158":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U161":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U162":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U164":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U166":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U143.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_write.0","d_reg__U143.in"],
          ["d_reg__U144.in","d_reg__U143.out"],
          ["self.clk","d_reg__U144.clk"],
          ["d_reg__U145.in","d_reg__U144.out"],
          ["self.clk","d_reg__U145.clk"],
          ["d_reg__U146.in","d_reg__U145.out"],
          ["self.clk","d_reg__U146.clk"],
          ["d_reg__U147.in","d_reg__U146.out"],
          ["self.clk","d_reg__U147.clk"],
          ["d_reg__U148.in","d_reg__U147.out"],
          ["self.clk","d_reg__U148.clk"],
          ["d_reg__U149.in","d_reg__U148.out"],
          ["self.clk","d_reg__U149.clk"],
          ["d_reg__U150.in","d_reg__U149.out"],
          ["self.clk","d_reg__U150.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.0","d_reg__U150.out"],
          ["self.clk","d_reg__U151.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_1_write.0","d_reg__U151.in"],
          ["d_reg__U152.in","d_reg__U151.out"],
          ["self.clk","d_reg__U152.clk"],
          ["d_reg__U153.in","d_reg__U152.out"],
          ["self.clk","d_reg__U153.clk"],
          ["d_reg__U154.in","d_reg__U153.out"],
          ["self.clk","d_reg__U154.clk"],
          ["d_reg__U155.in","d_reg__U154.out"],
          ["self.clk","d_reg__U155.clk"],
          ["d_reg__U156.in","d_reg__U155.out"],
          ["self.clk","d_reg__U156.clk"],
          ["d_reg__U157.in","d_reg__U156.out"],
          ["self.clk","d_reg__U157.clk"],
          ["d_reg__U158.in","d_reg__U157.out"],
          ["self.clk","d_reg__U158.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.0","d_reg__U158.out"],
          ["self.clk","d_reg__U159.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_2_write.0","d_reg__U159.in"],
          ["d_reg__U160.in","d_reg__U159.out"],
          ["self.clk","d_reg__U160.clk"],
          ["d_reg__U161.in","d_reg__U160.out"],
          ["self.clk","d_reg__U161.clk"],
          ["d_reg__U162.in","d_reg__U161.out"],
          ["self.clk","d_reg__U162.clk"],
          ["d_reg__U163.in","d_reg__U162.out"],
          ["self.clk","d_reg__U163.clk"],
          ["d_reg__U164.in","d_reg__U163.out"],
          ["self.clk","d_reg__U164.clk"],
          ["d_reg__U165.in","d_reg__U164.out"],
          ["self.clk","d_reg__U165.clk"],
          ["d_reg__U166.in","d_reg__U165.out"],
          ["self.clk","d_reg__U166.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.0","d_reg__U166.out"]
        ]
      },
      "pw_conv_reduction_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_4_write.0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_write.0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_write.0","self.op_hcompute_hw_output_stencil_read.0"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
