
ubuntu-preinstalled/dumpimage:     file format elf32-littlearm


Disassembly of section .init:

00003380 <.init>:
    3380:	push	{r3, lr}
    3384:	bl	3f04 <fputs@plt+0x4a8>
    3388:	pop	{r3, pc}

Disassembly of section .plt:

0000338c <BN_div@plt-0x14>:
    338c:	push	{lr}		; (str lr, [sp, #-4]!)
    3390:	ldr	lr, [pc, #4]	; 339c <BN_div@plt-0x4>
    3394:	add	lr, pc, lr
    3398:	ldr	pc, [lr, #8]!
    339c:	andeq	r7, r3, r0, ror #19

000033a0 <BN_div@plt>:
    33a0:	add	ip, pc, #0, 12
    33a4:	add	ip, ip, #225280	; 0x37000
    33a8:	ldr	pc, [ip, #2528]!	; 0x9e0

000033ac <ENGINE_get_id@plt>:
    33ac:	add	ip, pc, #0, 12
    33b0:	add	ip, ip, #225280	; 0x37000
    33b4:	ldr	pc, [ip, #2520]!	; 0x9d8

000033b8 <strerror@plt>:
    33b8:	add	ip, pc, #0, 12
    33bc:	add	ip, ip, #225280	; 0x37000
    33c0:	ldr	pc, [ip, #2512]!	; 0x9d0

000033c4 <fileno@plt>:
    33c4:	add	ip, pc, #0, 12
    33c8:	add	ip, ip, #225280	; 0x37000
    33cc:	ldr	pc, [ip, #2504]!	; 0x9c8

000033d0 <abort@plt>:
    33d0:	add	ip, pc, #0, 12
    33d4:	add	ip, ip, #225280	; 0x37000
    33d8:	ldr	pc, [ip, #2496]!	; 0x9c0

000033dc <EVP_CipherInit@plt>:
    33dc:	add	ip, pc, #0, 12
    33e0:	add	ip, ip, #225280	; 0x37000
    33e4:	ldr	pc, [ip, #2488]!	; 0x9b8

000033e8 <ERR_get_error@plt>:
    33e8:	add	ip, pc, #0, 12
    33ec:	add	ip, ip, #225280	; 0x37000
    33f0:	ldr	pc, [ip, #2480]!	; 0x9b0

000033f4 <RSA_pkey_ctx_ctrl@plt>:
    33f4:	add	ip, pc, #0, 12
    33f8:	add	ip, ip, #225280	; 0x37000
    33fc:	ldr	pc, [ip, #2472]!	; 0x9a8

00003400 <memcmp@plt>:
    3400:	add	ip, pc, #0, 12
    3404:	add	ip, ip, #225280	; 0x37000
    3408:	ldr	pc, [ip, #2464]!	; 0x9a0

0000340c <__libc_start_main@plt>:
    340c:	add	ip, pc, #0, 12
    3410:	add	ip, ip, #225280	; 0x37000
    3414:	ldr	pc, [ip, #2456]!	; 0x998

00003418 <__isoc99_fscanf@plt>:
    3418:	add	ip, pc, #0, 12
    341c:	add	ip, ip, #225280	; 0x37000
    3420:	ldr	pc, [ip, #2448]!	; 0x990

00003424 <BN_mod_inverse@plt>:
    3424:	add	ip, pc, #0, 12
    3428:	add	ip, ip, #225280	; 0x37000
    342c:	ldr	pc, [ip, #2440]!	; 0x988

00003430 <BN_mul@plt>:
    3430:	add	ip, pc, #0, 12
    3434:	add	ip, ip, #225280	; 0x37000
    3438:	ldr	pc, [ip, #2432]!	; 0x980

0000343c <__gmon_start__@plt>:
    343c:	add	ip, pc, #0, 12
    3440:	add	ip, ip, #225280	; 0x37000
    3444:	ldr	pc, [ip, #2424]!	; 0x978

00003448 <rewind@plt>:
    3448:	add	ip, pc, #0, 12
    344c:	add	ip, ip, #225280	; 0x37000
    3450:	ldr	pc, [ip, #2416]!	; 0x970

00003454 <__isoc99_sscanf@plt>:
    3454:	add	ip, pc, #0, 12
    3458:	add	ip, ip, #225280	; 0x37000
    345c:	ldr	pc, [ip, #2408]!	; 0x968

00003460 <EVP_MD_CTX_reset@plt>:
    3460:	add	ip, pc, #0, 12
    3464:	add	ip, ip, #225280	; 0x37000
    3468:	ldr	pc, [ip, #2400]!	; 0x960

0000346c <EVP_PKEY_CTX_new@plt>:
    346c:	add	ip, pc, #0, 12
    3470:	add	ip, ip, #225280	; 0x37000
    3474:	ldr	pc, [ip, #2392]!	; 0x958

00003478 <rename@plt>:
    3478:	add	ip, pc, #0, 12
    347c:	add	ip, ip, #225280	; 0x37000
    3480:	ldr	pc, [ip, #2384]!	; 0x950

00003484 <strncpy@plt>:
    3484:			; <UNDEFINED> instruction: 0xe7fd4778
    3488:	add	ip, pc, #0, 12
    348c:	add	ip, ip, #225280	; 0x37000
    3490:	ldr	pc, [ip, #2372]!	; 0x944

00003494 <fclose@plt>:
    3494:	add	ip, pc, #0, 12
    3498:	add	ip, ip, #225280	; 0x37000
    349c:	ldr	pc, [ip, #2364]!	; 0x93c

000034a0 <fgets@plt>:
    34a0:	add	ip, pc, #0, 12
    34a4:	add	ip, ip, #225280	; 0x37000
    34a8:	ldr	pc, [ip, #2356]!	; 0x934

000034ac <getenv@plt>:
    34ac:	add	ip, pc, #0, 12
    34b0:	add	ip, ip, #225280	; 0x37000
    34b4:	ldr	pc, [ip, #2348]!	; 0x92c

000034b8 <EVP_PKEY_new@plt>:
    34b8:	add	ip, pc, #0, 12
    34bc:	add	ip, ip, #225280	; 0x37000
    34c0:	ldr	pc, [ip, #2340]!	; 0x924

000034c4 <__printf_chk@plt>:
    34c4:			; <UNDEFINED> instruction: 0xe7fd4778
    34c8:	add	ip, pc, #0, 12
    34cc:	add	ip, ip, #225280	; 0x37000
    34d0:	ldr	pc, [ip, #2328]!	; 0x918

000034d4 <X509_get_pubkey@plt>:
    34d4:	add	ip, pc, #0, 12
    34d8:	add	ip, ip, #225280	; 0x37000
    34dc:	ldr	pc, [ip, #2320]!	; 0x910

000034e0 <system@plt>:
    34e0:	add	ip, pc, #0, 12
    34e4:	add	ip, ip, #225280	; 0x37000
    34e8:	ldr	pc, [ip, #2312]!	; 0x908

000034ec <strchr@plt>:
    34ec:	add	ip, pc, #0, 12
    34f0:	add	ip, ip, #225280	; 0x37000
    34f4:	ldr	pc, [ip, #2304]!	; 0x900

000034f8 <putchar@plt>:
    34f8:	add	ip, pc, #0, 12
    34fc:	add	ip, ip, #225280	; 0x37000
    3500:	ldr	pc, [ip, #2296]!	; 0x8f8

00003504 <strcasecmp@plt>:
    3504:	add	ip, pc, #0, 12
    3508:	add	ip, ip, #225280	; 0x37000
    350c:	ldr	pc, [ip, #2288]!	; 0x8f0

00003510 <pclose@plt>:
    3510:	add	ip, pc, #0, 12
    3514:	add	ip, ip, #225280	; 0x37000
    3518:	ldr	pc, [ip, #2280]!	; 0x8e8

0000351c <calloc@plt>:
    351c:	add	ip, pc, #0, 12
    3520:	add	ip, ip, #225280	; 0x37000
    3524:	ldr	pc, [ip, #2272]!	; 0x8e0

00003528 <BN_set_word@plt>:
    3528:	add	ip, pc, #0, 12
    352c:	add	ip, ip, #225280	; 0x37000
    3530:	ldr	pc, [ip, #2264]!	; 0x8d8

00003534 <EVP_DigestSignInit@plt>:
    3534:	add	ip, pc, #0, 12
    3538:	add	ip, ip, #225280	; 0x37000
    353c:	ldr	pc, [ip, #2256]!	; 0x8d0

00003540 <mktime@plt>:
    3540:	add	ip, pc, #0, 12
    3544:	add	ip, ip, #225280	; 0x37000
    3548:	ldr	pc, [ip, #2248]!	; 0x8c8

0000354c <memset@plt>:
    354c:			; <UNDEFINED> instruction: 0xe7fd4778
    3550:	add	ip, pc, #0, 12
    3554:	add	ip, ip, #225280	; 0x37000
    3558:	ldr	pc, [ip, #2236]!	; 0x8bc

0000355c <strrchr@plt>:
    355c:	add	ip, pc, #0, 12
    3560:	add	ip, ip, #225280	; 0x37000
    3564:	ldr	pc, [ip, #2228]!	; 0x8b4

00003568 <BN_copy@plt>:
    3568:	add	ip, pc, #0, 12
    356c:	add	ip, ip, #225280	; 0x37000
    3570:	ldr	pc, [ip, #2220]!	; 0x8ac

00003574 <perror@plt>:
    3574:	add	ip, pc, #0, 12
    3578:	add	ip, ip, #225280	; 0x37000
    357c:	ldr	pc, [ip, #2212]!	; 0x8a4

00003580 <BN_num_bits@plt>:
    3580:	add	ip, pc, #0, 12
    3584:	add	ip, ip, #225280	; 0x37000
    3588:	ldr	pc, [ip, #2204]!	; 0x89c

0000358c <strtoll@plt>:
    358c:	add	ip, pc, #0, 12
    3590:	add	ip, ip, #225280	; 0x37000
    3594:	ldr	pc, [ip, #2196]!	; 0x894

00003598 <BN_get_word@plt>:
    3598:	add	ip, pc, #0, 12
    359c:	add	ip, ip, #225280	; 0x37000
    35a0:	ldr	pc, [ip, #2188]!	; 0x88c

000035a4 <__fxstat64@plt>:
    35a4:	add	ip, pc, #0, 12
    35a8:	add	ip, ip, #225280	; 0x37000
    35ac:	ldr	pc, [ip, #2180]!	; 0x884

000035b0 <EVP_DigestUpdate@plt>:
    35b0:			; <UNDEFINED> instruction: 0xe7fd4778
    35b4:	add	ip, pc, #0, 12
    35b8:	add	ip, ip, #225280	; 0x37000
    35bc:	ldr	pc, [ip, #2168]!	; 0x878

000035c0 <__strncat_chk@plt>:
    35c0:	add	ip, pc, #0, 12
    35c4:	add	ip, ip, #225280	; 0x37000
    35c8:	ldr	pc, [ip, #2160]!	; 0x870

000035cc <BN_sub@plt>:
    35cc:	add	ip, pc, #0, 12
    35d0:	add	ip, ip, #225280	; 0x37000
    35d4:	ldr	pc, [ip, #2152]!	; 0x868

000035d8 <ENGINE_load_private_key@plt>:
    35d8:	add	ip, pc, #0, 12
    35dc:	add	ip, ip, #225280	; 0x37000
    35e0:	ldr	pc, [ip, #2144]!	; 0x860

000035e4 <free@plt>:
    35e4:			; <UNDEFINED> instruction: 0xe7fd4778
    35e8:	add	ip, pc, #0, 12
    35ec:	add	ip, ip, #225280	; 0x37000
    35f0:	ldr	pc, [ip, #2132]!	; 0x854

000035f4 <read@plt>:
    35f4:	add	ip, pc, #0, 12
    35f8:	add	ip, ip, #225280	; 0x37000
    35fc:	ldr	pc, [ip, #2124]!	; 0x84c

00003600 <write@plt>:
    3600:	add	ip, pc, #0, 12
    3604:	add	ip, ip, #225280	; 0x37000
    3608:	ldr	pc, [ip, #2116]!	; 0x844

0000360c <EVP_PKEY_set1_RSA@plt>:
    360c:	add	ip, pc, #0, 12
    3610:	add	ip, ip, #225280	; 0x37000
    3614:	ldr	pc, [ip, #2108]!	; 0x83c

00003618 <fseek@plt>:
    3618:	add	ip, pc, #0, 12
    361c:	add	ip, ip, #225280	; 0x37000
    3620:	ldr	pc, [ip, #2100]!	; 0x834

00003624 <BN_dup@plt>:
    3624:	add	ip, pc, #0, 12
    3628:	add	ip, ip, #225280	; 0x37000
    362c:	ldr	pc, [ip, #2092]!	; 0x82c

00003630 <EVP_DigestFinal@plt>:
    3630:	add	ip, pc, #0, 12
    3634:	add	ip, ip, #225280	; 0x37000
    3638:	ldr	pc, [ip, #2084]!	; 0x824

0000363c <strlen@plt>:
    363c:	add	ip, pc, #0, 12
    3640:	add	ip, ip, #225280	; 0x37000
    3644:	ldr	pc, [ip, #2076]!	; 0x81c

00003648 <EVP_DigestSignFinal@plt>:
    3648:	add	ip, pc, #0, 12
    364c:	add	ip, ip, #225280	; 0x37000
    3650:	ldr	pc, [ip, #2068]!	; 0x814

00003654 <unlink@plt>:
    3654:	add	ip, pc, #0, 12
    3658:	add	ip, ip, #225280	; 0x37000
    365c:	ldr	pc, [ip, #2060]!	; 0x80c

00003660 <getopt@plt>:
    3660:	add	ip, pc, #0, 12
    3664:	add	ip, ip, #225280	; 0x37000
    3668:	ldr	pc, [ip, #2052]!	; 0x804

0000366c <strtoul@plt>:
    366c:	add	ip, pc, #0, 12
    3670:	add	ip, ip, #225280	; 0x37000
    3674:	ldr	pc, [ip, #2044]!	; 0x7fc

00003678 <memcpy@plt>:
    3678:			; <UNDEFINED> instruction: 0xe7fd4778
    367c:	add	ip, pc, #0, 12
    3680:	add	ip, ip, #225280	; 0x37000
    3684:	ldr	pc, [ip, #2032]!	; 0x7f0

00003688 <PEM_read_X509@plt>:
    3688:	add	ip, pc, #0, 12
    368c:	add	ip, ip, #225280	; 0x37000
    3690:	ldr	pc, [ip, #2024]!	; 0x7e8

00003694 <fopen64@plt>:
    3694:	add	ip, pc, #0, 12
    3698:	add	ip, ip, #225280	; 0x37000
    369c:	ldr	pc, [ip, #2016]!	; 0x7e0

000036a0 <ENGINE_set_default_RSA@plt>:
    36a0:	add	ip, pc, #0, 12
    36a4:	add	ip, ip, #225280	; 0x37000
    36a8:	ldr	pc, [ip, #2008]!	; 0x7d8

000036ac <EVP_MD_CTX_new@plt>:
    36ac:	add	ip, pc, #0, 12
    36b0:	add	ip, ip, #225280	; 0x37000
    36b4:	ldr	pc, [ip, #2000]!	; 0x7d0

000036b8 <feof@plt>:
    36b8:	add	ip, pc, #0, 12
    36bc:	add	ip, ip, #225280	; 0x37000
    36c0:	ldr	pc, [ip, #1992]!	; 0x7c8

000036c4 <ftell@plt>:
    36c4:	add	ip, pc, #0, 12
    36c8:	add	ip, ip, #225280	; 0x37000
    36cc:	ldr	pc, [ip, #1984]!	; 0x7c0

000036d0 <fgetc@plt>:
    36d0:	add	ip, pc, #0, 12
    36d4:	add	ip, ip, #225280	; 0x37000
    36d8:	ldr	pc, [ip, #1976]!	; 0x7b8

000036dc <ENGINE_load_builtin_engines@plt>:
    36dc:	add	ip, pc, #0, 12
    36e0:	add	ip, ip, #225280	; 0x37000
    36e4:	ldr	pc, [ip, #1968]!	; 0x7b0

000036e8 <strtol@plt>:
    36e8:	add	ip, pc, #0, 12
    36ec:	add	ip, ip, #225280	; 0x37000
    36f0:	ldr	pc, [ip, #1960]!	; 0x7a8

000036f4 <strcpy@plt>:
    36f4:	add	ip, pc, #0, 12
    36f8:	add	ip, ip, #225280	; 0x37000
    36fc:	ldr	pc, [ip, #1952]!	; 0x7a0

00003700 <__vsnprintf_chk@plt>:
    3700:	add	ip, pc, #0, 12
    3704:	add	ip, ip, #225280	; 0x37000
    3708:	ldr	pc, [ip, #1944]!	; 0x798

0000370c <BN_new@plt>:
    370c:	add	ip, pc, #0, 12
    3710:	add	ip, ip, #225280	; 0x37000
    3714:	ldr	pc, [ip, #1936]!	; 0x790

00003718 <ctime@plt>:
    3718:	add	ip, pc, #0, 12
    371c:	add	ip, ip, #225280	; 0x37000
    3720:	ldr	pc, [ip, #1928]!	; 0x788

00003724 <open64@plt>:
    3724:	add	ip, pc, #0, 12
    3728:	add	ip, ip, #225280	; 0x37000
    372c:	ldr	pc, [ip, #1920]!	; 0x780

00003730 <__vfprintf_chk@plt>:
    3730:	add	ip, pc, #0, 12
    3734:	add	ip, ip, #225280	; 0x37000
    3738:	ldr	pc, [ip, #1912]!	; 0x778

0000373c <raise@plt>:
    373c:	add	ip, pc, #0, 12
    3740:	add	ip, ip, #225280	; 0x37000
    3744:	ldr	pc, [ip, #1904]!	; 0x770

00003748 <EVP_sha1@plt>:
    3748:	add	ip, pc, #0, 12
    374c:	add	ip, ip, #225280	; 0x37000
    3750:	ldr	pc, [ip, #1896]!	; 0x768

00003754 <EVP_PKEY_size@plt>:
    3754:	add	ip, pc, #0, 12
    3758:	add	ip, ip, #225280	; 0x37000
    375c:	ldr	pc, [ip, #1888]!	; 0x760

00003760 <ERR_error_string@plt>:
    3760:	add	ip, pc, #0, 12
    3764:	add	ip, ip, #225280	; 0x37000
    3768:	ldr	pc, [ip, #1880]!	; 0x758

0000376c <__snprintf_chk@plt>:
    376c:	add	ip, pc, #0, 12
    3770:	add	ip, ip, #225280	; 0x37000
    3774:	ldr	pc, [ip, #1872]!	; 0x750

00003778 <EVP_CIPHER_CTX_new@plt>:
    3778:	add	ip, pc, #0, 12
    377c:	add	ip, ip, #225280	; 0x37000
    3780:	ldr	pc, [ip, #1864]!	; 0x748

00003784 <BN_CTX_new@plt>:
    3784:	add	ip, pc, #0, 12
    3788:	add	ip, ip, #225280	; 0x37000
    378c:	ldr	pc, [ip, #1856]!	; 0x740

00003790 <strstr@plt>:
    3790:	add	ip, pc, #0, 12
    3794:	add	ip, ip, #225280	; 0x37000
    3798:	ldr	pc, [ip, #1848]!	; 0x738

0000379c <close@plt>:
    379c:			; <UNDEFINED> instruction: 0xe7fd4778
    37a0:	add	ip, pc, #0, 12
    37a4:	add	ip, ip, #225280	; 0x37000
    37a8:	ldr	pc, [ip, #1836]!	; 0x72c

000037ac <fwrite@plt>:
    37ac:			; <UNDEFINED> instruction: 0xe7fd4778
    37b0:	add	ip, pc, #0, 12
    37b4:	add	ip, ip, #225280	; 0x37000
    37b8:	ldr	pc, [ip, #1824]!	; 0x720

000037bc <ENGINE_finish@plt>:
    37bc:	add	ip, pc, #0, 12
    37c0:	add	ip, ip, #225280	; 0x37000
    37c4:	ldr	pc, [ip, #1816]!	; 0x718

000037c8 <ENGINE_free@plt>:
    37c8:	add	ip, pc, #0, 12
    37cc:	add	ip, ip, #225280	; 0x37000
    37d0:	ldr	pc, [ip, #1808]!	; 0x710

000037d4 <__open64_2@plt>:
    37d4:	add	ip, pc, #0, 12
    37d8:	add	ip, ip, #225280	; 0x37000
    37dc:	ldr	pc, [ip, #1800]!	; 0x708

000037e0 <time@plt>:
    37e0:	add	ip, pc, #0, 12
    37e4:	add	ip, ip, #225280	; 0x37000
    37e8:	ldr	pc, [ip, #1792]!	; 0x700

000037ec <__xstat64@plt>:
    37ec:	add	ip, pc, #0, 12
    37f0:	add	ip, ip, #225280	; 0x37000
    37f4:	ldr	pc, [ip, #1784]!	; 0x6f8

000037f8 <BN_rshift@plt>:
    37f8:	add	ip, pc, #0, 12
    37fc:	add	ip, ip, #225280	; 0x37000
    3800:	ldr	pc, [ip, #1776]!	; 0x6f0

00003804 <strdup@plt>:
    3804:	add	ip, pc, #0, 12
    3808:	add	ip, ip, #225280	; 0x37000
    380c:	ldr	pc, [ip, #1768]!	; 0x6e8

00003810 <lseek64@plt>:
    3810:	add	ip, pc, #0, 12
    3814:	add	ip, ip, #225280	; 0x37000
    3818:	ldr	pc, [ip, #1760]!	; 0x6e0

0000381c <malloc@plt>:
    381c:	add	ip, pc, #0, 12
    3820:	add	ip, ip, #225280	; 0x37000
    3824:	ldr	pc, [ip, #1752]!	; 0x6d8

00003828 <mmap64@plt>:
    3828:	add	ip, pc, #0, 12
    382c:	add	ip, ip, #225280	; 0x37000
    3830:	ldr	pc, [ip, #1744]!	; 0x6d0

00003834 <EVP_aes_128_cbc@plt>:
    3834:	add	ip, pc, #0, 12
    3838:	add	ip, ip, #225280	; 0x37000
    383c:	ldr	pc, [ip, #1736]!	; 0x6c8

00003840 <EVP_CIPHER_CTX_reset@plt>:
    3840:	add	ip, pc, #0, 12
    3844:	add	ip, ip, #225280	; 0x37000
    3848:	ldr	pc, [ip, #1728]!	; 0x6c0

0000384c <__stack_chk_fail@plt>:
    384c:	add	ip, pc, #0, 12
    3850:	add	ip, ip, #225280	; 0x37000
    3854:	ldr	pc, [ip, #1720]!	; 0x6b8

00003858 <gmtime_r@plt>:
    3858:	add	ip, pc, #0, 12
    385c:	add	ip, ip, #225280	; 0x37000
    3860:	ldr	pc, [ip, #1712]!	; 0x6b0

00003864 <PEM_read_RSAPrivateKey@plt>:
    3864:	add	ip, pc, #0, 12
    3868:	add	ip, ip, #225280	; 0x37000
    386c:	ldr	pc, [ip, #1704]!	; 0x6a8

00003870 <__fprintf_chk@plt>:
    3870:			; <UNDEFINED> instruction: 0xe7fd4778
    3874:	add	ip, pc, #0, 12
    3878:	add	ip, ip, #225280	; 0x37000
    387c:	ldr	pc, [ip, #1692]!	; 0x69c

00003880 <__getdelim@plt>:
    3880:	add	ip, pc, #0, 12
    3884:	add	ip, ip, #225280	; 0x37000
    3888:	ldr	pc, [ip, #1684]!	; 0x694

0000388c <strnlen@plt>:
    388c:	add	ip, pc, #0, 12
    3890:	add	ip, ip, #225280	; 0x37000
    3894:	ldr	pc, [ip, #1676]!	; 0x68c

00003898 <fputc@plt>:
    3898:	add	ip, pc, #0, 12
    389c:	add	ip, ip, #225280	; 0x37000
    38a0:	ldr	pc, [ip, #1668]!	; 0x684

000038a4 <ENGINE_load_public_key@plt>:
    38a4:	add	ip, pc, #0, 12
    38a8:	add	ip, ip, #225280	; 0x37000
    38ac:	ldr	pc, [ip, #1660]!	; 0x67c

000038b0 <strtok@plt>:
    38b0:	add	ip, pc, #0, 12
    38b4:	add	ip, ip, #225280	; 0x37000
    38b8:	ldr	pc, [ip, #1652]!	; 0x674

000038bc <OPENSSL_init_ssl@plt>:
    38bc:	add	ip, pc, #0, 12
    38c0:	add	ip, ip, #225280	; 0x37000
    38c4:	ldr	pc, [ip, #1644]!	; 0x66c

000038c8 <ENGINE_init@plt>:
    38c8:	add	ip, pc, #0, 12
    38cc:	add	ip, ip, #225280	; 0x37000
    38d0:	ldr	pc, [ip, #1636]!	; 0x664

000038d4 <getcwd@plt>:
    38d4:	add	ip, pc, #0, 12
    38d8:	add	ip, ip, #225280	; 0x37000
    38dc:	ldr	pc, [ip, #1628]!	; 0x65c

000038e0 <strtok_r@plt>:
    38e0:	add	ip, pc, #0, 12
    38e4:	add	ip, ip, #225280	; 0x37000
    38e8:	ldr	pc, [ip, #1620]!	; 0x654

000038ec <memmove@plt>:
    38ec:			; <UNDEFINED> instruction: 0xe7fd4778
    38f0:	add	ip, pc, #0, 12
    38f4:	add	ip, ip, #225280	; 0x37000
    38f8:	ldr	pc, [ip, #1608]!	; 0x648

000038fc <popen@plt>:
    38fc:	add	ip, pc, #0, 12
    3900:	add	ip, ip, #225280	; 0x37000
    3904:	ldr	pc, [ip, #1600]!	; 0x640

00003908 <puts@plt>:
    3908:			; <UNDEFINED> instruction: 0xe7fd4778
    390c:	add	ip, pc, #0, 12
    3910:	add	ip, ip, #225280	; 0x37000
    3914:	ldr	pc, [ip, #1588]!	; 0x634

00003918 <EVP_MD_CTX_free@plt>:
    3918:	add	ip, pc, #0, 12
    391c:	add	ip, ip, #225280	; 0x37000
    3920:	ldr	pc, [ip, #1580]!	; 0x62c

00003924 <ENGINE_by_id@plt>:
    3924:	add	ip, pc, #0, 12
    3928:	add	ip, ip, #225280	; 0x37000
    392c:	ldr	pc, [ip, #1572]!	; 0x624

00003930 <BN_mask_bits@plt>:
    3930:	add	ip, pc, #0, 12
    3934:	add	ip, ip, #225280	; 0x37000
    3938:	ldr	pc, [ip, #1564]!	; 0x61c

0000393c <EVP_PKEY_free@plt>:
    393c:	add	ip, pc, #0, 12
    3940:	add	ip, ip, #225280	; 0x37000
    3944:	ldr	pc, [ip, #1556]!	; 0x614

00003948 <EVP_CIPHER_CTX_set_padding@plt>:
    3948:	add	ip, pc, #0, 12
    394c:	add	ip, ip, #225280	; 0x37000
    3950:	ldr	pc, [ip, #1548]!	; 0x60c

00003954 <munmap@plt>:
    3954:	add	ip, pc, #0, 12
    3958:	add	ip, ip, #225280	; 0x37000
    395c:	ldr	pc, [ip, #1540]!	; 0x604

00003960 <RSA_free@plt>:
    3960:	add	ip, pc, #0, 12
    3964:	add	ip, ip, #225280	; 0x37000
    3968:	ldr	pc, [ip, #1532]!	; 0x5fc

0000396c <EVP_CipherUpdate@plt>:
    396c:	add	ip, pc, #0, 12
    3970:	add	ip, ip, #225280	; 0x37000
    3974:	ldr	pc, [ip, #1524]!	; 0x5f4

00003978 <snprintf@plt>:
    3978:	add	ip, pc, #0, 12
    397c:	add	ip, ip, #225280	; 0x37000
    3980:	ldr	pc, [ip, #1516]!	; 0x5ec

00003984 <EVP_DigestInit@plt>:
    3984:	add	ip, pc, #0, 12
    3988:	add	ip, ip, #225280	; 0x37000
    398c:	ldr	pc, [ip, #1508]!	; 0x5e4

00003990 <__sprintf_chk@plt>:
    3990:	add	ip, pc, #0, 12
    3994:	add	ip, ip, #225280	; 0x37000
    3998:	ldr	pc, [ip, #1500]!	; 0x5dc

0000399c <fread@plt>:
    399c:	add	ip, pc, #0, 12
    39a0:	add	ip, ip, #225280	; 0x37000
    39a4:	ldr	pc, [ip, #1492]!	; 0x5d4

000039a8 <EVP_PKEY_get1_RSA@plt>:
    39a8:	add	ip, pc, #0, 12
    39ac:	add	ip, ip, #225280	; 0x37000
    39b0:	ldr	pc, [ip, #1484]!	; 0x5cc

000039b4 <strncmp@plt>:
    39b4:	add	ip, pc, #0, 12
    39b8:	add	ip, ip, #225280	; 0x37000
    39bc:	ldr	pc, [ip, #1476]!	; 0x5c4

000039c0 <gmtime@plt>:
    39c0:	add	ip, pc, #0, 12
    39c4:	add	ip, ip, #225280	; 0x37000
    39c8:	ldr	pc, [ip, #1468]!	; 0x5bc

000039cc <realloc@plt>:
    39cc:	add	ip, pc, #0, 12
    39d0:	add	ip, ip, #225280	; 0x37000
    39d4:	ldr	pc, [ip, #1460]!	; 0x5b4

000039d8 <ftruncate64@plt>:
    39d8:	add	ip, pc, #0, 12
    39dc:	add	ip, ip, #225280	; 0x37000
    39e0:	ldr	pc, [ip, #1452]!	; 0x5ac

000039e4 <BN_exp@plt>:
    39e4:	add	ip, pc, #0, 12
    39e8:	add	ip, ip, #225280	; 0x37000
    39ec:	ldr	pc, [ip, #1444]!	; 0x5a4

000039f0 <X509_free@plt>:
    39f0:	add	ip, pc, #0, 12
    39f4:	add	ip, ip, #225280	; 0x37000
    39f8:	ldr	pc, [ip, #1436]!	; 0x59c

000039fc <memchr@plt>:
    39fc:	add	ip, pc, #0, 12
    3a00:	add	ip, ip, #225280	; 0x37000
    3a04:	ldr	pc, [ip, #1428]!	; 0x594

00003a08 <strcmp@plt>:
    3a08:	add	ip, pc, #0, 12
    3a0c:	add	ip, ip, #225280	; 0x37000
    3a10:	ldr	pc, [ip, #1420]!	; 0x58c

00003a14 <exit@plt>:
    3a14:	add	ip, pc, #0, 12
    3a18:	add	ip, ip, #225280	; 0x37000
    3a1c:	ldr	pc, [ip, #1412]!	; 0x584

00003a20 <__errno_location@plt>:
    3a20:	add	ip, pc, #0, 12
    3a24:	add	ip, ip, #225280	; 0x37000
    3a28:	ldr	pc, [ip, #1404]!	; 0x57c

00003a2c <RSA_get0_key@plt>:
    3a2c:	add	ip, pc, #0, 12
    3a30:	add	ip, ip, #225280	; 0x37000
    3a34:	ldr	pc, [ip, #1396]!	; 0x574

00003a38 <__memset_chk@plt>:
    3a38:	add	ip, pc, #0, 12
    3a3c:	add	ip, ip, #225280	; 0x37000
    3a40:	ldr	pc, [ip, #1388]!	; 0x56c

00003a44 <__cxa_finalize@plt>:
    3a44:	add	ip, pc, #0, 12
    3a48:	add	ip, ip, #225280	; 0x37000
    3a4c:	ldr	pc, [ip, #1380]!	; 0x564

00003a50 <BN_free@plt>:
    3a50:	add	ip, pc, #0, 12
    3a54:	add	ip, ip, #225280	; 0x37000
    3a58:	ldr	pc, [ip, #1372]!	; 0x55c

00003a5c <fputs@plt>:
    3a5c:	add	ip, pc, #0, 12
    3a60:	add	ip, ip, #225280	; 0x37000
    3a64:	ldr	pc, [ip, #1364]!	; 0x554

Disassembly of section .text:

00003a68 <.text>:
    3a68:	svcmi	0x00f0e92d
    3a6c:	ldmmi	r1!, {r1, r2, r9, sl, lr}^
    3a70:	stmdavs	sl, {r0, r2, r3, r9, sl, lr}
    3a74:	ldmibmi	r0!, {r0, r2, r5, r7, ip, sp, pc}^
    3a78:	blmi	ffc14c60 <fputs@plt+0xffc11204>
    3a7c:			; <UNDEFINED> instruction: 0xf8df4ff0
    3a80:	ldrbtmi	r9, [fp], #-964	; 0xfffffc3c
    3a84:	bicge	pc, r0, #14614528	; 0xdf0000
    3a88:	stmdapl	r1, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    3a8c:			; <UNDEFINED> instruction: 0xf8df44f9
    3a90:	ldrbtmi	r8, [sl], #956	; 0x3bc
    3a94:			; <UNDEFINED> instruction: 0x91236809
    3a98:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3a9c:	ldrbtmi	r6, [r8], #1306	; 0x51a
    3aa0:			; <UNDEFINED> instruction: 0x4629463a
    3aa4:			; <UNDEFINED> instruction: 0xf7ff4630
    3aa8:	mcrrne	13, 13, lr, r2, cr12
    3aac:	rsbsle	r4, r1, r4, lsl #12
    3ab0:	ldccs	12, cr3, [ip], {84}	; 0x54
    3ab4:	mrshi	pc, (UNDEF: 39)	; <UNPREDICTABLE>
    3ab8:			; <UNDEFINED> instruction: 0xf014e8df
    3abc:	qaddeq	r0, r4, r5
    3ac0:	tsteq	r5, sl, asr #32
    3ac4:	tsteq	r5, r5, lsl #2
    3ac8:	tsteq	r5, r5, lsl #2
    3acc:	tsteq	r5, r5, lsl #2
    3ad0:	tsteq	r5, r5, lsl #2
    3ad4:	tsteq	r5, r5, lsl #2
    3ad8:	tsteq	r5, r5, lsl #2
    3adc:	tsteq	r5, r5, lsl #2
    3ae0:	tsteq	r5, r5, lsl #2
    3ae4:	tsteq	r5, r5, lsl #2
    3ae8:	tsteq	r5, r5, lsl #2
    3aec:	tsteq	r5, r5, asr #32
    3af0:	eorseq	r0, fp, r5, lsl #2
    3af4:	blmi	ff583b70 <fputs@plt+0xff580114>
    3af8:	andcs	sl, sl, #114688	; 0x1c000
    3afc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3b00:			; <UNDEFINED> instruction: 0xf7ff6818
    3b04:	blls	1ff1dc <fputs@plt+0x1fb780>
    3b08:	andseq	pc, r4, r9, asr #17
    3b0c:	blcs	21b80 <fputs@plt+0x1e124>
    3b10:	blmi	ff437e30 <fputs@plt+0xff4343d4>
    3b14:	stmdavs	ip!, {r0, r8, sp}
    3b18:			; <UNDEFINED> instruction: 0xf8584acf
    3b1c:	ldrbtmi	r0, [sl], #-3
    3b20:			; <UNDEFINED> instruction: 0xf8d99400
    3b24:	stmdavs	r0, {r4, r6, ip, sp}
    3b28:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3b2c:			; <UNDEFINED> instruction: 0xf7ff2001
    3b30:	blmi	ff1ff900 <fputs@plt+0xff1fbea4>
    3b34:	bmi	ff24bf40 <fputs@plt+0xff2484e4>
    3b38:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3b3c:	sbcsvs	r4, r1, sl, ror r4
    3b40:	ldrbvs	r6, [r3, #-2075]	; 0xfffff7e5
    3b44:	blmi	ff1bd9fc <fputs@plt+0xff1b9fa0>
    3b48:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3b4c:			; <UNDEFINED> instruction: 0xe7a7611a
    3b50:	andcs	r4, r1, r4, asr #21
    3b54:	ldrbtmi	r4, [sl], #-2500	; 0xfffff63c
    3b58:			; <UNDEFINED> instruction: 0xf7ff4479
    3b5c:			; <UNDEFINED> instruction: 0x2000ecb6
    3b60:	svc	0x0058f7ff
    3b64:			; <UNDEFINED> instruction: 0xf8584bba
    3b68:	ldmdavs	r8, {r0, r1, ip, sp}
    3b6c:	blx	fef3fb92 <fputs@plt+0xfef3c136>
    3b70:			; <UNDEFINED> instruction: 0xf8ca2800
    3b74:	ble	fe4c3c2c <fputs@plt+0xfe4c01d0>
    3b78:			; <UNDEFINED> instruction: 0x21014abc
    3b7c:			; <UNDEFINED> instruction: 0xf8da48b5
    3b80:	ldrbtmi	r3, [sl], #-80	; 0xffffffb0
    3b84:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    3b88:			; <UNDEFINED> instruction: 0xf7ff6800
    3b8c:	andcs	lr, r1, r4, ror lr
    3b90:	svc	0x0040f7ff
    3b94:	vcge.f32	d18, d0, d1
    3b98:	blmi	fed63df8 <fputs@plt+0xfed6039c>
    3b9c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3ba0:	adcsmi	r6, r3, #1769472	; 0x1b0000
    3ba4:	adcshi	pc, r8, r0, lsl #5
    3ba8:			; <UNDEFINED> instruction: 0xf8554eb2
    3bac:	ldrbtmi	r3, [lr], #-35	; 0xffffffdd
    3bb0:	ldrbtvs	r6, [r3], #2800	; 0xaf0
    3bb4:	blx	fed3fbda <fputs@plt+0xfed3c17e>
    3bb8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3bbc:	addshi	pc, r7, r0
    3bc0:	smlawtlt	r3, r3, r8, r6
    3bc4:			; <UNDEFINED> instruction: 0x47984630
    3bc8:			; <UNDEFINED> instruction: 0xf0402800
    3bcc:	blmi	feaa4088 <fputs@plt+0xfeaa062c>
    3bd0:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3bd4:	vldrvs.16	s23, [sl, #-52]	; 0xffffffcc	; <UNPREDICTABLE>
    3bd8:			; <UNDEFINED> instruction: 0xf0002a00
    3bdc:			; <UNDEFINED> instruction: 0xf8df811f
    3be0:			; <UNDEFINED> instruction: 0x2100929c
    3be4:			; <UNDEFINED> instruction: 0xf8d944f9
    3be8:			; <UNDEFINED> instruction: 0xf7ff004c
    3bec:	mcrne	13, 0, lr, cr6, cr12, {4}
    3bf0:	rscshi	pc, r9, r0, asr #5
    3bf4:	beq	840030 <fputs@plt+0x83c5d4>
    3bf8:	andcs	r4, r3, r1, lsr r6
    3bfc:			; <UNDEFINED> instruction: 0xf7ff4652
    3c00:	stmdacs	r0, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    3c04:	sbcshi	pc, r3, r0, asr #5
    3c08:	stmdavs	fp!, {r2, r4, r8, fp, ip, pc}^
    3c0c:			; <UNDEFINED> instruction: 0xf0c04299
    3c10:	movwcs	r8, #4287	; 0x10bf
    3c14:	stceq	0, cr15, [r0], {79}	; 0x4f
    3c18:			; <UNDEFINED> instruction: 0xf04f461a
    3c1c:	andcs	r0, r0, r0, lsl #22
    3c20:	stmib	sp, {r9, sl, ip, pc}^
    3c24:			; <UNDEFINED> instruction: 0xf7ffbc02
    3c28:	mcrrne	14, 0, lr, r3, cr0
    3c2c:	andls	r4, r7, r7, lsl #12
    3c30:	addshi	pc, r3, r0
    3c34:	ldrdcc	pc, [ip], -r9
    3c38:	stmdbvs	fp!, {r0, r1, r4, r6, r8, r9, ip, sp, pc}
    3c3c:	suble	r2, r4, r0, lsl #22
    3c40:			; <UNDEFINED> instruction: 0x464a9914
    3c44:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    3c48:	stmibvs	fp!, {r0, r1, r6, r8, ip, lr, pc}^
    3c4c:	rsbsle	r2, r4, r0, lsl #22
    3c50:			; <UNDEFINED> instruction: 0x46494638
    3c54:			; <UNDEFINED> instruction: 0x46044798
    3c58:	bmi	1fb0860 <fputs@plt+0x1face04>
    3c5c:	stmdavs	r8!, {r0, r8, sp}
    3c60:	streq	pc, [r2], #-111	; 0xffffff91
    3c64:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    3c68:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    3c6c:	andls	r4, r0, r4, lsl #21
    3c70:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    3c74:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
    3c78:	smlabbcs	r1, r2, fp, r4
    3c7c:	ldrbtmi	r4, [fp], #-2690	; 0xfffff57e
    3c80:	ldmib	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c84:	andls	r0, r0, r3, lsl r3
    3c88:			; <UNDEFINED> instruction: 0xf7ff6828
    3c8c:	strd	lr, [r5], -r4
    3c90:	strtmi	r4, [sl], -fp, asr #12
    3c94:			; <UNDEFINED> instruction: 0xf0074651
    3c98:	strmi	pc, [r4], -r1, ror #22
    3c9c:	stmdals	r7, {r2, r4, r8, fp, ip, pc}
    3ca0:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
    3ca4:			; <UNDEFINED> instruction: 0xf7ff4630
    3ca8:	bmi	1e3f2a0 <fputs@plt+0x1e3b844>
    3cac:	ldrbtmi	r4, [sl], #-2914	; 0xfffff49e
    3cb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3cb4:	subsmi	r9, sl, r3, lsr #22
    3cb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3cbc:			; <UNDEFINED> instruction: 0x4620d13b
    3cc0:	pop	{r0, r2, r5, ip, sp, pc}
    3cc4:			; <UNDEFINED> instruction: 0xf01e8ff0
    3cc8:	blmi	18c1e24 <fputs@plt+0x18be3c8>
    3ccc:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3cd0:	bmi	183dc20 <fputs@plt+0x183a1c4>
    3cd4:	stmdavs	r8!, {r0, r8, sp}
    3cd8:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    3cdc:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    3ce0:	andls	r4, r0, fp, ror #20
    3ce4:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    3ce8:	stcl	7, cr15, [r4, #1020]	; 0x3fc
    3cec:	ldcvs	7, cr14, [r3, #-784]!	; 0xfffffcf0
    3cf0:			; <UNDEFINED> instruction: 0xf8964a58
    3cf4:	movwls	r0, #16428	; 0x402c
    3cf8:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    3cfc:			; <UNDEFINED> instruction: 0xf0076814
    3d00:	bmi	1942614 <fputs@plt+0x193ebb8>
    3d04:	blls	10c110 <fputs@plt+0x1086b4>
    3d08:	andls	r4, r0, sl, ror r4
    3d0c:			; <UNDEFINED> instruction: 0xf7ff4620
    3d10:			; <UNDEFINED> instruction: 0x2001edb2
    3d14:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
    3d18:	tstcs	r1, lr, asr #16
    3d1c:	bmi	17d6a9c <fputs@plt+0x17d3040>
    3d20:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    3d24:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3d28:	stmdavs	r0, {r0, r1, r3, r4, r8, sl, fp, sp, lr}
    3d2c:	stc	7, cr15, [r2, #1020]!	; 0x3fc
    3d30:			; <UNDEFINED> instruction: 0xf7ff2001
    3d34:			; <UNDEFINED> instruction: 0xf7ffee70
    3d38:	bmi	11bf368 <fputs@plt+0x11bb90c>
    3d3c:	stmdavs	r8!, {r0, r8, sp}
    3d40:	streq	pc, [r1], #-111	; 0xffffff91
    3d44:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    3d48:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    3d4c:	andls	r4, r0, r4, asr sl
    3d50:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    3d54:	stc	7, cr15, [lr, #1020]	; 0x3fc
    3d58:			; <UNDEFINED> instruction: 0xf8d9e78e
    3d5c:	bmi	f4fea4 <fputs@plt+0xf4c448>
    3d60:	ldrdpl	pc, [ip], #-137	; 0xffffff77
    3d64:			; <UNDEFINED> instruction: 0xf8589304
    3d68:	ldmdavs	r4, {r1, sp}
    3d6c:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
    3d70:			; <UNDEFINED> instruction: 0xf7ff6800
    3d74:	blls	13ea04 <fputs@plt+0x13afa8>
    3d78:	strls	r2, [r0, #-257]	; 0xfffffeff
    3d7c:	andls	r4, r1, #2097152	; 0x200000
    3d80:	strtmi	r4, [r0], -r8, asr #20
    3d84:			; <UNDEFINED> instruction: 0xf7ff447a
    3d88:	andcs	lr, r1, r6, ror sp
    3d8c:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3d90:	tstcs	r1, r0, lsr sl
    3d94:	tstmi	r3, #3555328	; 0x364000
    3d98:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    3d9c:	strls	r4, [r0], #-2626	; 0xfffff5be
    3da0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3da4:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    3da8:			; <UNDEFINED> instruction: 0xf7ff2001
    3dac:			; <UNDEFINED> instruction: 0xf8d9ee34
    3db0:	blmi	a0bef8 <fputs@plt+0xa0849c>
    3db4:	ldrdmi	pc, [ip], #-137	; 0xffffff77
    3db8:			; <UNDEFINED> instruction: 0xf8589205
    3dbc:	ldmdavs	fp, {r0, r1, ip, sp}
    3dc0:			; <UNDEFINED> instruction: 0xf7ff9304
    3dc4:	stmdavs	r0, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
    3dc8:	b	ffdc1dcc <fputs@plt+0xffdbe370>
    3dcc:	tstcs	r1, r7, lsr sl
    3dd0:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    3dd4:	stmdals	r4, {r0, r1, r9, sl, lr}
    3dd8:	blls	1689e4 <fputs@plt+0x164f88>
    3ddc:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    3de0:			; <UNDEFINED> instruction: 0xf7ff2001
    3de4:			; <UNDEFINED> instruction: 0xf8d9ee18
    3de8:	bmi	68ff30 <fputs@plt+0x68c4d4>
    3dec:	ldrdpl	pc, [ip], #-137	; 0xffffff77
    3df0:			; <UNDEFINED> instruction: 0xf8589304
    3df4:	ldmdavs	r4, {r1, sp}
    3df8:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
    3dfc:			; <UNDEFINED> instruction: 0xf7ff6800
    3e00:	blls	13e978 <fputs@plt+0x13af1c>
    3e04:	strls	r2, [r0, #-257]	; 0xfffffeff
    3e08:	andls	r4, r1, #2097152	; 0x200000
    3e0c:	strtmi	r4, [r0], -r8, lsr #20
    3e10:			; <UNDEFINED> instruction: 0xf7ff447a
    3e14:	andcs	lr, r1, r0, lsr sp
    3e18:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    3e1c:	tstcs	r1, r5, lsr #20
    3e20:	ldcvs	8, cr4, [fp, #-48]	; 0xffffffd0
    3e24:	sxtab	r4, sp, sl, ror #8
    3e28:	tstcs	r1, r3, lsr #20
    3e2c:	ldcvs	8, cr4, [r3, #-36]!	; 0xffffffdc
    3e30:	sxtab	r4, r7, sl, ror #8
    3e34:	andeq	r7, r3, r0, lsl #6
    3e38:	andeq	r0, r0, r4, ror #4
    3e3c:	muleq	r3, r6, r1
    3e40:	andeq	r5, r2, r8, ror #27
    3e44:	andeq	r8, r3, ip, lsl #3
    3e48:	andeq	r8, r3, r6, lsl #3
    3e4c:	ldrdeq	r7, [r3], -sl
    3e50:	andeq	r0, r0, r0, ror r2
    3e54:	andeq	r0, r0, ip, ror #4
    3e58:	andeq	r5, r2, sl, lsl sp
    3e5c:	ldrdeq	r8, [r3], -ip
    3e60:	andeq	r8, r3, lr, asr #1
    3e64:	andeq	lr, r1, sl, asr #28
    3e68:	andeq	r5, r2, r0, lsl #26
    3e6c:	andeq	r5, r2, r2, lsr #25
    3e70:	andeq	r0, r0, r0, asr r2
    3e74:	andeq	r8, r3, sl, rrx
    3e78:	andeq	r8, r3, r8, asr #32
    3e7c:	andeq	r8, r3, r4, lsr r0
    3e80:	andeq	r5, r2, ip, lsl sp
    3e84:	muleq	r3, sl, pc	; <UNPREDICTABLE>
    3e88:	andeq	r5, r2, r8, asr sp
    3e8c:	andeq	r7, r3, sl, asr #1
    3e90:	andeq	r5, r2, r4, lsl #25
    3e94:	andeq	r5, r2, ip, lsl #23
    3e98:	strdeq	r7, [r3], -r4
    3e9c:	andeq	r5, r2, r6, asr fp
    3ea0:	andeq	r5, r2, r0, ror #24
    3ea4:	andeq	r5, r2, r8, asr #23
    3ea8:	andeq	r5, r2, r4, lsl #23
    3eac:	andeq	r5, r2, r6, lsr fp
    3eb0:	ldrdeq	r5, [r2], -ip
    3eb4:	andeq	r5, r2, r8, lsr #21
    3eb8:	andeq	r5, r2, r0, lsl #21
    3ebc:	bleq	40000 <fputs@plt+0x3c5a4>
    3ec0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3ec4:	strbtmi	fp, [sl], -r2, lsl #24
    3ec8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3ecc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3ed0:	ldrmi	sl, [sl], #776	; 0x308
    3ed4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3ed8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3edc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3ee0:			; <UNDEFINED> instruction: 0xf85a4b06
    3ee4:	stmdami	r6, {r0, r1, ip, sp}
    3ee8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3eec:	b	fe3c1ef0 <fputs@plt+0xfe3be494>
    3ef0:	b	1bc1ef4 <fputs@plt+0x1bbe498>
    3ef4:	andeq	r6, r3, r8, lsl #29
    3ef8:	andeq	r0, r0, r0, asr #4
    3efc:	andeq	r0, r0, r0, ror #4
    3f00:	andeq	r0, r0, ip, ror r2
    3f04:	ldr	r3, [pc, #20]	; 3f20 <fputs@plt+0x4c4>
    3f08:	ldr	r2, [pc, #20]	; 3f24 <fputs@plt+0x4c8>
    3f0c:	add	r3, pc, r3
    3f10:	ldr	r2, [r3, r2]
    3f14:	cmp	r2, #0
    3f18:	bxeq	lr
    3f1c:	b	343c <__gmon_start__@plt>
    3f20:	andeq	r6, r3, r8, ror #28
    3f24:	andeq	r0, r0, r8, asr #4
    3f28:	blmi	1d5f48 <fputs@plt+0x1d24ec>
    3f2c:	bmi	1d5114 <fputs@plt+0x1d16b8>
    3f30:	addmi	r4, r3, #2063597568	; 0x7b000000
    3f34:	andle	r4, r3, sl, ror r4
    3f38:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3f3c:	ldrmi	fp, [r8, -r3, lsl #2]
    3f40:	svclt	0x00004770
    3f44:	andeq	r7, r3, r4, lsl #27
    3f48:	andeq	r7, r3, r0, lsl #27
    3f4c:	andeq	r6, r3, r4, asr #28
    3f50:	andeq	r0, r0, ip, asr #4
    3f54:	stmdbmi	r9, {r3, fp, lr}
    3f58:	bmi	255140 <fputs@plt+0x2516e4>
    3f5c:	bne	255148 <fputs@plt+0x2516ec>
    3f60:	svceq	0x00cb447a
    3f64:			; <UNDEFINED> instruction: 0x01a1eb03
    3f68:	andle	r1, r3, r9, asr #32
    3f6c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3f70:	ldrmi	fp, [r8, -r3, lsl #2]
    3f74:	svclt	0x00004770
    3f78:	andeq	r7, r3, r8, asr sp
    3f7c:	andeq	r7, r3, r4, asr sp
    3f80:	andeq	r6, r3, r8, lsl lr
    3f84:	andeq	r0, r0, r4, asr r2
    3f88:	blmi	2b13b0 <fputs@plt+0x2ad954>
    3f8c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3f90:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3f94:	blmi	272548 <fputs@plt+0x26eaec>
    3f98:	ldrdlt	r5, [r3, -r3]!
    3f9c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3fa0:			; <UNDEFINED> instruction: 0xf7ff6818
    3fa4:			; <UNDEFINED> instruction: 0xf7ffed50
    3fa8:	blmi	1c3eac <fputs@plt+0x1c0450>
    3fac:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3fb0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3fb4:	andeq	r7, r3, r6, lsl #27
    3fb8:	andeq	r6, r3, r8, ror #27
    3fbc:	andeq	r0, r0, r8, ror r2
    3fc0:	andeq	r7, r3, r2, rrx
    3fc4:	andeq	r7, r3, r6, ror #26
    3fc8:	svclt	0x0000e7c4
    3fcc:	svclt	0x0018380d
    3fd0:	ldrbmi	r2, [r0, -r1]!
    3fd4:			; <UNDEFINED> instruction: 0xf6446802
    3fd8:	vorr.i32	<illegal reg q8.5>, #17408	; 0x00004400
    3fdc:	addsmi	r1, sl, #80, 6	; 0x40000001
    3fe0:	blmi	1383f8 <fputs@plt+0x13499c>
    3fe4:	ldrbtmi	r2, [fp], #-0
    3fe8:			; <UNDEFINED> instruction: 0x47706019
    3fec:	andeq	pc, sl, pc, rrx
    3ff0:	svclt	0x00004770
    3ff4:	andeq	r7, r3, r2, lsr sp
    3ff8:	svclt	0x00004770
    3ffc:	cfldr32mi	mvfx11, [r3], {56}	; 0x38
    4000:	orrslt	r4, r8, ip, ror r4
    4004:	ldmdavc	fp, {r0, r1, sl, fp, sp, lr}
    4008:	stmdavs	r3, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    400c:	stmdblt	fp!, {r1, r7, fp, sp, lr}
    4010:	stmibvs	r0, {r1, r3, r4, r5, r8, fp, ip, sp, pc}^
    4014:	svclt	0x00183800
    4018:	ldclt	0, cr2, [r8, #-4]!
    401c:	andcs	fp, r1, sl, lsl #2
    4020:	stmdbvs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    4024:	rscsle	r2, r4, r0, lsl #22
    4028:	ldrb	r2, [r9, r1]!
    402c:	rscscc	pc, pc, pc, asr #32
    4030:	stcmi	13, cr11, [r7, #-224]	; 0xffffff20
    4034:	stfvss	f2, [r3, #-4]
    4038:	stmdbpl	r0!, {r1, r2, r9, fp, lr}^
    403c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4040:	ldc	7, cr15, [r8], {255}	; 0xff
    4044:	rscscc	pc, pc, pc, asr #32
    4048:	svclt	0x0000bd38
    404c:	andeq	r6, r3, r8, ror sp
    4050:	andeq	r0, r0, ip, ror #4
    4054:	andeq	sp, r1, r4, ror #31
    4058:	svcmi	0x00f0e92d
    405c:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
    4060:	strcs	r8, [r0], #-2822	; 0xfffff4fa
    4064:	strcs	pc, [ip], #-2271	; 0xfffff721
    4068:	strne	pc, [ip], #-2271	; 0xfffff721
    406c:			; <UNDEFINED> instruction: 0xf8df447a
    4070:	adcslt	r5, r7, ip, lsl #8
    4074:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
    4078:			; <UNDEFINED> instruction: 0xf8df930a
    407c:	andls	r3, r8, r4, lsl #8
    4080:	ldmpl	r3, {sl, fp, sp, lr}^
    4084:	beq	43f8b4 <fputs@plt+0x43be58>
    4088:	teqls	r5, #1769472	; 0x1b0000
    408c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4090:	strls	r9, [fp, #-1036]	; 0xfffffbf4
    4094:	b	fffc2098 <fputs@plt+0xfffbe63c>
    4098:			; <UNDEFINED> instruction: 0xf0002800
    409c:	blls	224620 <fputs@plt+0x220bc4>
    40a0:	beq	fe43f8c8 <fputs@plt+0xfe43be6c>
    40a4:	ldcvs	6, cr4, [sp], {33}	; 0x21
    40a8:	strtmi	r9, [r8], -sl, lsl #22
    40ac:			; <UNDEFINED> instruction: 0xf7ff605c
    40b0:	vmovne.16	d6[0], lr
    40b4:	bichi	pc, r5, r0, asr #5
    40b8:			; <UNDEFINED> instruction: 0x4631ab10
    40bc:	ldrmi	r2, [sl], -r3
    40c0:	bcc	43f8e8 <fputs@plt+0x43be8c>
    40c4:	b	1bc20c8 <fputs@plt+0x1bbe66c>
    40c8:	vmlal.s8	q9, d0, d0
    40cc:	blls	724758 <fputs@plt+0x720cfc>
    40d0:	vldmiane	r8, {s9-s244}
    40d4:			; <UNDEFINED> instruction: 0xf020447a
    40d8:			; <UNDEFINED> instruction: 0xf5000003
    40dc:	andsvs	r5, r0, r0, lsl #1
    40e0:	bl	fe7420e4 <fputs@plt+0xfe73e688>
    40e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    40e8:	cmnhi	sl, r0	; <UNPREDICTABLE>
    40ec:			; <UNDEFINED> instruction: 0xf8df4630
    40f0:			; <UNDEFINED> instruction: 0xf7ffb398
    40f4:	blls	2bee54 <fputs@plt+0x2bb3f8>
    40f8:	andne	pc, sp, #72351744	; 0x4500000
    40fc:	subseq	pc, r3, #206569472	; 0xc500000
    4100:	strtmi	r9, [sl], -r9, lsl #4
    4104:			; <UNDEFINED> instruction: 0xf644609d
    4108:	vorr.i32	<illegal reg q8.5>, #17408	; 0x00004400
    410c:			; <UNDEFINED> instruction: 0xf8421350
    4110:	blge	3d2d28 <fputs@plt+0x3cf2cc>
    4114:	strls	r4, [r6], #-1275	; 0xfffffb05
    4118:	bcc	fe43f944 <fputs@plt+0xfe43bee8>
    411c:	andls	sl, r7, #12, 22	; 0x3000
    4120:	bcc	43f94c <fputs@plt+0x43bef0>
    4124:	bcc	fe43f98c <fputs@plt+0xfe43bf30>
    4128:	cdp	2, 1, cr2, cr9, cr10, {0}
    412c:	vmov	r1, s19
    4130:			; <UNDEFINED> instruction: 0xf7ff0a10
    4134:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    4138:	ldmibmi	r4, {r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, lr, pc}^
    413c:	blls	1ae978 <fputs@plt+0x1aaf1c>
    4140:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    4144:	movwls	r3, #25345	; 0x6301
    4148:	bl	ff2c214c <fputs@plt+0xff2be6f0>
    414c:	rscle	r2, r9, r0, lsl #16
    4150:			; <UNDEFINED> instruction: 0xf10d4fcf
    4154:	andls	r0, ip, r8, lsr r8
    4158:			; <UNDEFINED> instruction: 0x4642447f
    415c:			; <UNDEFINED> instruction: 0xf7ff4639
    4160:	strmi	lr, [r4], -r0, asr #23
    4164:	sbcsle	r2, sp, r0, lsl #16
    4168:	blcs	8e217c <fputs@plt+0x8de720>
    416c:			; <UNDEFINED> instruction: 0x4602d0da
    4170:	stmiami	r9, {r3, r6, r7, r8, fp, lr}^
    4174:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4178:			; <UNDEFINED> instruction: 0xf886f007
    417c:	vmull.p8	<illegal reg q8.5>, d0, d6
    4180:	movwcs	r8, #231	; 0xe7
    4184:	ldrtmi	r4, [r9], -r2, asr #12
    4188:			; <UNDEFINED> instruction: 0xf10d2000
    418c:	ldrmi	r0, [sp], -r8, lsr #21
    4190:			; <UNDEFINED> instruction: 0xf8cd930c
    4194:			; <UNDEFINED> instruction: 0xf7ffa014
    4198:	ldrbmi	lr, [r1], r4, lsr #23
    419c:	teqlt	r8, #4, 12	; 0x400000
    41a0:	blcs	8e21b4 <fputs@plt+0x8de758>
    41a4:			; <UNDEFINED> instruction: 0xf7ffd024
    41a8:	movwcs	lr, #3132	; 0xc3c
    41ac:	bne	43fa14 <fputs@plt+0x43bfb8>
    41b0:	andvs	r2, r3, r0, lsl r2
    41b4:	strtmi	r4, [r0], -r2, lsl #13
    41b8:	b	16421bc <fputs@plt+0x163e760>
    41bc:	ldrdcc	pc, [r0], -sl
    41c0:			; <UNDEFINED> instruction: 0xf0402b00
    41c4:	bls	42443c <fputs@plt+0x4209e0>
    41c8:			; <UNDEFINED> instruction: 0xf0004294
    41cc:			; <UNDEFINED> instruction: 0xf85b8098
    41d0:	strcc	r2, [r1, #-54]	; 0xffffffca
    41d4:	svceq	0x0004f849
    41d8:			; <UNDEFINED> instruction: 0xf0c042aa
    41dc:	strbmi	r8, [r2], -r1, lsr #1
    41e0:	andcs	r4, r0, r9, lsr r6
    41e4:			; <UNDEFINED> instruction: 0xf7ff930c
    41e8:			; <UNDEFINED> instruction: 0x4604eb7c
    41ec:	bicsle	r2, r7, r0, lsl #16
    41f0:			; <UNDEFINED> instruction: 0xa014f8dd
    41f4:	addsle	r2, r5, r0, lsl #28
    41f8:	stmdbls	r9, {r3, r5, r7, r8, r9, fp, lr}
    41fc:	bls	1d53f0 <fputs@plt+0x1d1994>
    4200:	strbeq	lr, [r6], r3, lsl #22
    4204:	addmi	r6, fp, #7536640	; 0x730000
    4208:	svclt	0x000b6013
    420c:	ldrmi	r9, [r3], -r7, lsl #18
    4210:			; <UNDEFINED> instruction: 0x2098f8d6
    4214:	svclt	0x00013304
    4218:	andmi	lr, r5, #2048	; 0x800
    421c:	subvs	r4, sl, fp, lsl #12
    4220:	teqlt	sp, r8, lsl #6
    4224:	streq	lr, [r5, #2819]	; 0xb03
    4228:	svccs	0x0004f85a
    422c:	blcs	142340 <fputs@plt+0x13e8e4>
    4230:	mvnsle	r4, fp, lsr #5
    4234:	ldrb	r9, [r5, -r7, lsl #6]!
    4238:	beq	fe43faa0 <fputs@plt+0xfe43c044>
    423c:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4240:	tstcs	r0, r8, lsl #22
    4244:			; <UNDEFINED> instruction: 0x46206c9c
    4248:	b	1b4224c <fputs@plt+0x1b3e7f0>
    424c:	vmull.p8	<illegal reg q8.5>, d0, d6
    4250:	mrc	0, 0, r8, cr8, cr3, {4}
    4254:			; <UNDEFINED> instruction: 0x46312a10
    4258:			; <UNDEFINED> instruction: 0xf7ff2003
    425c:	stmdacs	r0, {r2, r5, r7, r8, fp, sp, lr, pc}
    4260:	adchi	pc, r5, r0, asr #5
    4264:	ldmdbls	ip, {r0, r8, r9, sp}
    4268:	strcs	r4, [r0], #-1562	; 0xfffff9e6
    426c:	strls	r2, [r0], -r0, lsl #10
    4270:	strmi	lr, [r2, #-2509]	; 0xfffff633
    4274:	stcls	0, cr2, [r7], {-0}
    4278:	b	ff5c227c <fputs@plt+0xff5be820>
    427c:	vldrls	d9, [ip, #-32]	; 0xffffffe0
    4280:	stmdaeq	ip, {r2, r8, ip, sp, lr, pc}
    4284:			; <UNDEFINED> instruction: 0xf6456bda
    4288:	adcvs	r1, r5, r1, lsl #6
    428c:	cmpeq	r3, #206569472	; 0xc500000	; <UNPREDICTABLE>
    4290:	rsbvs	r6, r2, r3, lsr #32
    4294:	ldcls	6, cr4, [sp], {42}	; 0x2a
    4298:	strmi	r4, [r7], -r1, lsl #12
    429c:			; <UNDEFINED> instruction: 0xf7ff4640
    42a0:			; <UNDEFINED> instruction: 0x1ceae9ee
    42a4:	movweq	pc, #324	; 0x144	; <UNPREDICTABLE>
    42a8:	ldmeq	r4, {r0, r3, r5, r9, sl, lr}
    42ac:	b	1115b94 <fputs@plt+0x1112138>
    42b0:			; <UNDEFINED> instruction: 0xf7ff7483
    42b4:			; <UNDEFINED> instruction: 0x4630eb50
    42b8:	b	1cc22bc <fputs@plt+0x1cbe860>
    42bc:	vmlals.f64	d9, d10, d8
    42c0:	addeq	lr, r4, #8, 22	; 0x2000
    42c4:	tstne	r6, r5, asr #12	; <UNPREDICTABLE>
    42c8:	cmpeq	r3, r5, asr #13	; <UNPREDICTABLE>
    42cc:			; <UNDEFINED> instruction: 0xf1026bd8
    42d0:	ldmvs	r5!, {r3, r8, r9}
    42d4:	eorne	pc, r4, r8, asr #16
    42d8:	blne	16dc420 <fputs@plt+0x16d89c4>
    42dc:	rsbsvs	r4, r3, r0, ror sl
    42e0:	ldrbtmi	r4, [sl], #-2919	; 0xfffff499
    42e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    42e8:	subsmi	r9, sl, r5, lsr fp
    42ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    42f0:	andcs	sp, r0, fp, asr r1
    42f4:	ldc	0, cr11, [sp], #220	; 0xdc
    42f8:	pop	{r1, r2, r8, r9, fp, pc}
    42fc:	mrc	15, 0, r8, cr10, cr0, {7}
    4300:	bmi	1a12b48 <fputs@plt+0x1a0f0ec>
    4304:	ldrbtmi	r4, [sl], #-2152	; 0xfffff798
    4308:	tstcs	r1, fp, lsl #26
    430c:	strls	r5, [r1], #-2088	; 0xfffff7d8
    4310:	strls	r9, [r0], #-3078	; 0xfffff3fa
    4314:			; <UNDEFINED> instruction: 0xf7ff6800
    4318:	andcs	lr, r1, lr, lsr #21
    431c:	bl	1ec2320 <fputs@plt+0x1ebe8c4>
    4320:	andcs	r4, ip, r2, ror #18
    4324:	ldrbtmi	r4, [r9], #-2656	; 0xfffff5a0
    4328:	bcc	43fb98 <fputs@plt+0x43c13c>
    432c:	strne	pc, [r6], -r0, lsl #22
    4330:	stmpl	r8, {r0, r1, r3, r8, fp, ip, pc}
    4334:	bmi	178c740 <fputs@plt+0x1788ce4>
    4338:	stmdavs	r0, {r0, r2, r4, r5, r6, fp, sp, lr}
    433c:	strls	r4, [r1], #-1146	; 0xfffffb86
    4340:	strls	r9, [r2, #-3078]	; 0xfffff3fa
    4344:			; <UNDEFINED> instruction: 0xf7ff9400
    4348:	mulcs	r1, r6, sl
    434c:	bl	18c2350 <fputs@plt+0x18be8f4>
    4350:			; <UNDEFINED> instruction: 0xee1a4a58
    4354:	ldmdami	r4, {r4, r9, fp, ip, sp}^
    4358:			; <UNDEFINED> instruction: 0xe7d5447a
    435c:	tstcs	r1, fp, lsl #24
    4360:	bmi	15564ac <fputs@plt+0x1552a50>
    4364:	bcc	43fbd4 <fputs@plt+0x43c178>
    4368:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    436c:			; <UNDEFINED> instruction: 0xf7ff6800
    4370:	andcs	lr, r1, r2, lsl #21
    4374:	bl	13c2378 <fputs@plt+0x13be91c>
    4378:	bmi	12eafa0 <fputs@plt+0x12e7544>
    437c:	movwls	r6, #23835	; 0x5d1b
    4380:	ldmpl	sl, {r0, r1, r3, r8, r9, fp, ip, pc}
    4384:			; <UNDEFINED> instruction: 0xf7ff6815
    4388:	stmdavs	r0, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    438c:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4390:	tstcs	r1, r5, lsl #22
    4394:	strmi	r9, [r2], -r0, lsl #8
    4398:	bmi	1228ba4 <fputs@plt+0x1225148>
    439c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    43a0:	b	1a423a4 <fputs@plt+0x1a3e948>
    43a4:			; <UNDEFINED> instruction: 0xf7ff2001
    43a8:			; <UNDEFINED> instruction: 0xf7ffeb36
    43ac:	blls	23ecf4 <fputs@plt+0x23b298>
    43b0:	vldrvs	s8, [fp, #-244]	; 0xffffff0c
    43b4:	blls	2e8fd0 <fputs@plt+0x2e5574>
    43b8:	ldmdavs	r5, {r1, r3, r4, r7, fp, ip, lr}
    43bc:	bl	c423c0 <fputs@plt+0xc3e964>
    43c0:			; <UNDEFINED> instruction: 0xf7fe6800
    43c4:	blls	1803b4 <fputs@plt+0x17c958>
    43c8:	strls	r2, [r0], #-257	; 0xfffffeff
    43cc:	andls	r4, r1, #2097152	; 0x200000
    43d0:			; <UNDEFINED> instruction: 0x46284a3b
    43d4:			; <UNDEFINED> instruction: 0xf7ff447a
    43d8:	andcs	lr, r1, lr, asr #20
    43dc:	bl	6c23e0 <fputs@plt+0x6be984>
    43e0:	bmi	c6b008 <fputs@plt+0xc675ac>
    43e4:	movwls	r6, #23835	; 0x5d1b
    43e8:	ldmpl	sl, {r0, r1, r3, r8, r9, fp, ip, pc}
    43ec:			; <UNDEFINED> instruction: 0xf7ff6814
    43f0:	stmdavs	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
    43f4:	svc	0x00e0f7fe
    43f8:	tstcs	r1, r5, lsl #22
    43fc:	andls	r4, r0, #2097152	; 0x200000
    4400:			; <UNDEFINED> instruction: 0x46204a30
    4404:			; <UNDEFINED> instruction: 0xf7ff447a
    4408:	andcs	lr, r1, r6, lsr sl
    440c:	bl	c2410 <fputs@plt+0xbe9b4>
    4410:	bmi	96b038 <fputs@plt+0x9675dc>
    4414:	movwls	r6, #23835	; 0x5d1b
    4418:	ldmpl	sl, {r0, r1, r3, r8, r9, fp, ip, pc}
    441c:			; <UNDEFINED> instruction: 0xf7ff6814
    4420:	stmdavs	r0, {r8, r9, fp, sp, lr, pc}
    4424:	svc	0x00c8f7fe
    4428:	tstcs	r1, r5, lsl #22
    442c:	strmi	r9, [r2], -r0, lsl #10
    4430:	bmi	968c3c <fputs@plt+0x9651e0>
    4434:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4438:	b	74243c <fputs@plt+0x73e9e0>
    443c:			; <UNDEFINED> instruction: 0xf7ff2001
    4440:	blls	23eff0 <fputs@plt+0x23b594>
    4444:	vldrvs	s8, [fp, #-96]	; 0xffffffa0
    4448:	blls	2e9064 <fputs@plt+0x2e5608>
    444c:	ldmdavs	r4, {r1, r3, r4, r7, fp, ip, lr}
    4450:	b	ff9c2454 <fputs@plt+0xff9be9f8>
    4454:			; <UNDEFINED> instruction: 0xf7fe6800
    4458:	blls	180320 <fputs@plt+0x17c8c4>
    445c:	strls	r2, [r0, #-257]	; 0xfffffeff
    4460:	andls	r4, r1, #2097152	; 0x200000
    4464:			; <UNDEFINED> instruction: 0x46204a19
    4468:			; <UNDEFINED> instruction: 0xf7ff447a
    446c:	andcs	lr, r1, r4, lsl #20
    4470:	b	ff442474 <fputs@plt+0xff43ea18>
    4474:	andeq	r6, r3, ip, lsl #26
    4478:	andeq	r4, r2, r4, lsr #32
    447c:	andeq	r6, r3, r2, lsl #26
    4480:	andeq	r0, r0, r4, ror #4
    4484:	andeq	r7, r3, r4, asr #24
    4488:	andeq	lr, r1, r4, lsl r3
    448c:	andeq	sp, r1, lr, lsr #31
    4490:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    4494:	andeq	sp, r1, r4, lsl #31
    4498:	andeq	r6, r3, lr, lsl #29
    449c:	andeq	lr, r1, ip, lsr #4
    44a0:	muleq	r3, r6, sl
    44a4:	andeq	sp, r1, lr, lsr #28
    44a8:	andeq	r0, r0, ip, ror #4
    44ac:	ldrdeq	r6, [r3], -lr
    44b0:	andeq	sp, r1, r0, lsr #28
    44b4:			; <UNDEFINED> instruction: 0x0001ddb4
    44b8:	andeq	sp, r1, sl, lsl #26
    44bc:	andeq	sp, r1, r2, lsl #26
    44c0:	andeq	sp, r1, r4, ror #25
    44c4:	andeq	sp, r1, ip, asr #25
    44c8:	andeq	sp, r1, r2, lsl #25
    44cc:	andeq	sp, r1, r8, lsr ip
    44d0:			; <UNDEFINED> instruction: 0xf6446802
    44d4:	ldmdbmi	r0, {r2, r4, r6, r8, r9, ip}^
    44d8:	cmpne	r0, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
    44dc:	svcmi	0x00f0e92d
    44e0:	addlt	r4, r7, r9, ror r4
    44e4:			; <UNDEFINED> instruction: 0x460c429a
    44e8:	andle	r9, fp, r5, lsl #2
    44ec:	eorcs	r4, r4, #4915200	; 0x4b0000
    44f0:	tstcs	r1, fp, asr #22
    44f4:	stmiapl	r3!, {r3, r4, r5, r6, sl, lr}^
    44f8:	andlt	r6, r7, fp, lsl r8
    44fc:	svcmi	0x00f0e8bd
    4500:	ldmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4504:	strmi	r4, [r1], r7, asr #22
    4508:	eorcs	r9, r8, #1280	; 0x500
    450c:	tstcs	r1, r6, asr #16
    4510:	stmiapl	r4!, {r1, r2, r3, r6, r9, sl, lr}^
    4514:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    4518:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    451c:			; <UNDEFINED> instruction: 0xf8564a43
    4520:	tstcs	r1, r4, lsl #22
    4524:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    4528:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    452c:	ldrdcs	pc, [r4], -r9
    4530:	movwne	pc, #26181	; 0x6645	; <UNPREDICTABLE>
    4534:	cmpeq	r3, #206569472	; 0xc500000	; <UNPREDICTABLE>
    4538:	umaalle	r4, sl, sl, r2
    453c:	ldrsbthi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    4540:	blne	81e5c <fputs@plt+0x7e400>
    4544:	strne	pc, [sp, -r5, asr #12]
    4548:	bleq	1502064 <fputs@plt+0x14fe608>
    454c:			; <UNDEFINED> instruction: 0xf6c544f8
    4550:			; <UNDEFINED> instruction: 0xf1080753
    4554:	ssatmi	r0, #3, r8, lsl #17
    4558:	stmdbcc	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    455c:	eorsle	r4, fp, sl, asr r5
    4560:	strcs	r4, [r0, #-2356]	; 0xfffff6cc
    4564:	ldrbtmi	r4, [r9], #-1580	; 0xfffff9d4
    4568:	strcc	lr, [r1], #-5
    456c:	bl	4f5c0 <fputs@plt+0x4bb64>
    4570:	suble	r0, r3, r4, asr #7
    4574:	adcmi	r6, sl, #6094848	; 0x5d0000
    4578:	adcsmi	sp, sl, #-1073741763	; 0xc000003d
    457c:	ldmhi	r3!, {r2, r8, ip, lr, pc}
    4580:	eorseq	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    4584:			; <UNDEFINED> instruction: 0xd1f04298
    4588:	strtmi	r4, [r2], -fp, lsr #16
    458c:			; <UNDEFINED> instruction: 0xf8da2100
    4590:	ldrbtmi	r9, [r8], #-0
    4594:	ldc2	0, cr15, [r6, #24]!
    4598:	tstcs	r1, r8, lsr #20
    459c:			; <UNDEFINED> instruction: 0x4603447a
    45a0:			; <UNDEFINED> instruction: 0xf7ff4648
    45a4:	blmi	9beb4c <fputs@plt+0x9bb0f0>
    45a8:	ldrbtmi	r4, [fp], #-2598	; 0xfffff5da
    45ac:			; <UNDEFINED> instruction: 0xf853447a
    45b0:	ldmdavs	r2, {r2, r4, r5, ip, sp}
    45b4:	adcsmi	r3, sp, #67108864	; 0x4000000
    45b8:	sadd16mi	fp, sp, r4
    45bc:	blls	10b738 <fputs@plt+0x107cdc>
    45c0:	streq	lr, [r5], r6, lsl #22
    45c4:	addsmi	r1, r3, #995328	; 0xf3000
    45c8:	ldmdavs	r2!, {r0, r1, r2, r3, r4, fp, ip, lr, pc}
    45cc:	addsmi	r9, sl, #3072	; 0xc00
    45d0:	andlt	sp, r7, r4, asr #3
    45d4:	svchi	0x00f0e8bd
    45d8:			; <UNDEFINED> instruction: 0x210168b4
    45dc:			; <UNDEFINED> instruction: 0x360c4a1a
    45e0:	stccc	8, cr15, [r8], {86}	; 0x56
    45e4:	ldrdeq	pc, [r0], -sl
    45e8:	strls	r4, [r0], #-1146	; 0xfffffb86
    45ec:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45f0:	stccc	8, cr15, [r4], {86}	; 0x56
    45f4:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    45f8:			; <UNDEFINED> instruction: 0xe7e6441e
    45fc:	andscs	r4, lr, #1245184	; 0x130000
    4600:	tstcs	r1, r7, lsl #22
    4604:	cfstrsls	mvf4, [r5], {120}	; 0x78
    4608:	ldmdami	r1, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    460c:	blmi	10cea8 <fputs@plt+0x10944c>
    4610:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4614:	svclt	0x0000e7f7
    4618:	muleq	r3, r8, r8
    461c:	andeq	sp, r1, r0, lsr #25
    4620:	andeq	r0, r0, ip, ror #4
    4624:	andeq	r0, r0, r8, ror #4
    4628:	andeq	sp, r1, r8, lsr #25
    462c:	andeq	sp, r1, r4, asr #25
    4630:	ldrdeq	sp, [r1], -ip
    4634:	andeq	sp, r1, r2, asr #29
    4638:	andeq	r6, r3, r2, ror sl
    463c:	andeq	sp, r1, ip, lsr #25
    4640:	andeq	sp, r1, lr, ror lr
    4644:	andeq	r7, r3, ip, ror #14
    4648:	andeq	sp, r1, r4, lsl ip
    464c:	andeq	sp, r1, r8, asr ip
    4650:	andeq	sp, r1, lr, lsl #24
    4654:	svclt	0x00183812
    4658:	ldrbmi	r2, [r0, -r1]!
    465c:	svcne	0x0002b470
    4660:	strbeq	pc, [ip], #256	; 0x100	; <UNPREDICTABLE>
    4664:	adcmi	lr, r2, #1
    4668:			; <UNDEFINED> instruction: 0xf852d025
    466c:	svceq	0x001b3f04
    4670:	rscsle	r2, r8, ip, lsl #22
    4674:	ldrbtmi	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    4678:	strtmi	r2, [r5], -r0, lsl #4
    467c:	ldrbtvc	pc, [pc], #1743	; 4684 <fputs@plt+0xc28>	; <UNPREDICTABLE>
    4680:	ldrpl	pc, [pc, #718]	; 4956 <fputs@plt+0xefa>
    4684:	andle	r2, ip, r5, lsl #20
    4688:	eorcc	pc, r2, r0, asr r8	; <UNPREDICTABLE>
    468c:	ldrbtmi	pc, [pc], -r3	; <UNPREDICTABLE>
    4690:			; <UNDEFINED> instruction: 0xf1b64023
    4694:	andle	r4, r6, sl, ror #30
    4698:	andle	r4, r4, fp, lsr #5
    469c:	ldcllt	0, cr2, [r0], #-4
    46a0:	andcc	r4, r1, #112, 14	; 0x1c00000
    46a4:	bcs	1be664 <fputs@plt+0x1bac08>
    46a8:	stmdbvs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    46ac:	bne	1033874 <fputs@plt+0x102fe18>
    46b0:	andcs	fp, r1, r8, lsl pc
    46b4:	sbcscc	r4, r0, r0, ror r7
    46b8:			; <UNDEFINED> instruction: 0xe7db39d0
    46bc:	svcne	0x0002b410
    46c0:			; <UNDEFINED> instruction: 0xf1006b0c
    46c4:	and	r0, r1, ip, asr #3
    46c8:	andle	r4, r9, sl, lsl #5
    46cc:	svccc	0x0004f852
    46d0:	blcs	308344 <fputs@plt+0x3048e8>
    46d4:	tstcs	r4, #248	; 0xf8
    46d8:			; <UNDEFINED> instruction: 0xf85d50c4
    46dc:	ldrbmi	r4, [r0, -r4, lsl #22]!
    46e0:	ldclcc	3, cr2, [r0], {228}	; 0xe4
    46e4:			; <UNDEFINED> instruction: 0xf85d50c4
    46e8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    46ec:	svcne	0x0003b570
    46f0:	sbceq	pc, ip, #0, 2
    46f4:	and	r4, r1, r5, lsl #12
    46f8:	mulsle	r1, sl, r2
    46fc:	svcmi	0x0004f853
    4700:	stccs	15, cr0, [ip], {36}	; 0x24
    4704:	stmdami	sp!, {r3, r4, r5, r6, r7, ip, lr, pc}
    4708:			; <UNDEFINED> instruction: 0xf7ff4478
    470c:	tstcs	r4, #0, 18
    4710:	andcs	r4, r1, fp, lsr #18
    4714:	ldrbtmi	r5, [r9], #-2282	; 0xfffff716
    4718:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    471c:	mrclt	7, 6, APSR_nzcv, cr2, cr14, {7}
    4720:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    4724:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4728:	stmdavs	lr!, {r0, r1, r2, r5, fp, lr}
    472c:			; <UNDEFINED> instruction: 0xf7ff4478
    4730:	stmdami	r6!, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    4734:			; <UNDEFINED> instruction: 0xf7ff4478
    4738:	stmdbmi	r5!, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
    473c:	addmi	pc, r8, #402653187	; 0x18000003
    4740:	ldrbtmi	r2, [r9], #-1
    4744:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    4748:	svccc	0x0040f416
    474c:			; <UNDEFINED> instruction: 0xf04f4921
    4750:	svclt	0x000c0001
    4754:	andvc	pc, r0, #1325400064	; 0x4f000000
    4758:	addvs	pc, r0, #1325400064	; 0x4f000000
    475c:			; <UNDEFINED> instruction: 0xf7fe4479
    4760:			; <UNDEFINED> instruction: 0xf3c6eeb4
    4764:	blcs	91474 <fputs@plt+0x8da18>
    4768:	cdpne	15, 13, cr11, cr10, cr4, {4}
    476c:	vpmax.s8	d15, d2, d4
    4770:	andcs	sp, r2, #65536	; 0x10000
    4774:	ldmdbmi	r8, {r1, r3, r4, r7, lr}
    4778:	strmi	r2, [r4], -r1
    477c:			; <UNDEFINED> instruction: 0xf7fe4479
    4780:	ldmdbmi	r6, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    4784:	andne	pc, r8, #402653187	; 0x18000003
    4788:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    478c:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    4790:	vorr.i16	d20, #227	; 0x00e3
    4794:	strtmi	r0, [r0], -r1, asr #4
    4798:	vpmax.s8	d15, d2, d4
    479c:			; <UNDEFINED> instruction: 0xf7fe4479
    47a0:	ldmdbmi	r0, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    47a4:	andeq	lr, r4, #24576	; 0x6000
    47a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    47ac:	mcr	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    47b0:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    47b4:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47b8:	str	r2, [r9, r4, ror #7]!
    47bc:	andeq	sp, r1, ip, lsr pc
    47c0:			; <UNDEFINED> instruction: 0x0001deba
    47c4:	andeq	sp, r1, sl, asr #29
    47c8:	strdeq	sp, [r1], -r4
    47cc:	andeq	sp, r1, r4, lsl #29
    47d0:	andeq	sp, r1, lr, ror #29
    47d4:	strdeq	sp, [r1], -r4
    47d8:	andeq	sp, r1, r8, ror #27
    47dc:	andeq	sp, r1, lr, ror #27
    47e0:	strdeq	sp, [r1], -r0
    47e4:	strdeq	sp, [r1], -sl
    47e8:	andeq	sp, r1, r6, lsl #28
    47ec:	cfstr32vs	mvfx11, [r3], {56}	; 0x38
    47f0:	ldmdavc	r8, {r1, r2, r3, r4, r5, sl, fp, lr}
    47f4:	mvnlt	r4, ip, ror r4
    47f8:	andcs	r4, r0, #62464	; 0xf400
    47fc:	rscsvc	pc, ip, #192, 4
    4800:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4804:			; <UNDEFINED> instruction: 0xf5b33004
    4808:	b	a4410 <fputs@plt+0xa09b4>
    480c:	andsle	r4, r1, r0, lsl #5
    4810:	svcvs	0x0080f5b3
    4814:			; <UNDEFINED> instruction: 0xf042bf04
    4818:	vst4.16	{d20-d23}, [r0], r0
    481c:	andle	r3, fp, r0, lsl #1
    4820:	ldmdami	r5!, {r2, r4, r5, r9, fp, lr}
    4824:	stmdapl	r0!, {r1, r3, r4, r5, r6, sl, lr}
    4828:	stmdavs	r0, {r0, r8, sp}
    482c:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4830:	ldclt	0, cr2, [r8, #-4]!
    4834:	submi	pc, r0, r2, asr #32
    4838:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    483c:	mrcne	8, 4, r6, cr10, cr11, {6}
    4840:	ldmdale	r8!, {r1, r2, r4, r9, fp, sp}
    4844:			; <UNDEFINED> instruction: 0xf002e8df
    4848:	strbcc	r3, [lr, -lr, lsl #14]
    484c:	smlaldxcc	r3, fp, r7, r7
    4850:	smladxcc	ip, r7, r7, r3
    4854:			; <UNDEFINED> instruction: 0x37373737
    4858:			; <UNDEFINED> instruction: 0x37373737
    485c:	subeq	r3, r8, r7, lsr r7
    4860:	sbcmi	pc, r0, r0, asr #8
    4864:			; <UNDEFINED> instruction: 0xf6414b26
    4868:	ldrbtmi	r7, [fp], #-752	; 0xfffffd10
    486c:	strcc	lr, [r1, #-2515]	; 0xfffff62d
    4870:	andne	lr, r5, #8192	; 0x2000
    4874:	movwmi	r1, #11869	; 0x2e5d
    4878:	stmdale	r3!, {r0, r1, r2, r8, sl, fp, sp}
    487c:			; <UNDEFINED> instruction: 0xf005e8df
    4880:	strteq	r2, [r2], #-1542	; 0xfffff9fa
    4884:	stmdbcs	r2!, {r1, r5, r9, sp}
    4888:	andeq	pc, r4, #66	; 0x42
    488c:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    4890:	stmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    4894:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    4898:	tsteq	r4, #0, 2	; <UNPREDICTABLE>
    489c:			; <UNDEFINED> instruction: 0xf84330e4
    48a0:	addsmi	r2, r8, #4, 30
    48a4:	blmi	679098 <fputs@plt+0x67563c>
    48a8:	ldrdcs	r2, [r0], -r0
    48ac:	ldrbtmi	r6, [fp], #-74	; 0xffffffb6
    48b0:	addvs	r3, fp, r8, lsl r3
    48b4:	bmi	5b3d9c <fputs@plt+0x5b0340>
    48b8:	ldrbtmi	r4, [sl], #-2063	; 0xfffff7f1
    48bc:			; <UNDEFINED> instruction: 0xf042e7b3
    48c0:	strb	r0, [r7, r1, lsl #4]!
    48c4:	stmdami	ip, {r0, r1, r4, r9, fp, lr}
    48c8:			; <UNDEFINED> instruction: 0xe7ac447a
    48cc:	andeq	pc, r2, #66	; 0x42
    48d0:			; <UNDEFINED> instruction: 0xf042e7dc
    48d4:	ldrb	r0, [r9, r6, lsl #4]
    48d8:	andmi	pc, r0, r0, asr #8
    48dc:	vst1.64	{d30}, [r0], r2
    48e0:	ldr	r4, [pc, r0, lsl #1]!
    48e4:	andpl	pc, r0, r0, asr #8
    48e8:	svclt	0x0000e7bc
    48ec:	andeq	r6, r3, r4, lsl #11
    48f0:	andeq	r7, r3, ip, lsl r5
    48f4:	andeq	sp, r1, r8, asr lr
    48f8:	andeq	r0, r0, ip, ror #4
    48fc:	andeq	r7, r3, r2, ror #9
    4900:			; <UNDEFINED> instruction: 0x000374b2
    4904:	andeq	r7, r3, lr, lsl #9
    4908:	andeq	r7, r3, r6, lsl #9
    490c:	andeq	r7, r3, lr, ror #8
    4910:	strdeq	sp, [r1], -lr
    4914:	andeq	sp, r1, r8, lsr #28
    4918:	svcmi	0x00f0e92d
    491c:	stcvs	6, cr4, [r0], {6}
    4920:	svcmi	0x004bb083
    4924:	ldrbtmi	r7, [pc], #-2051	; 492c <fputs@plt+0xed0>
    4928:	ldmdavs	r3!, {r0, r1, r3, r4, r7, r8, fp, ip, sp, pc}^
    492c:	andcs	fp, r1, fp, lsl r1
    4930:	pop	{r0, r1, ip, sp, pc}
    4934:	ldmvs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4938:	mvnsle	r2, r0, lsl #22
    493c:	blcs	1f110 <fputs@plt+0x1b6b4>
    4940:	ldmdavs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4944:	blcs	1ee0c <fputs@plt+0x1b3b0>
    4948:	stmdacc	r0, {r1, r2, r4, r5, r6, ip, lr, pc}
    494c:	andcs	fp, r1, r8, lsl pc
    4950:	stmdbmi	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4954:			; <UNDEFINED> instruction: 0xf7fe4479
    4958:	strmi	lr, [r4], -ip, lsr #31
    495c:	rscle	r2, r4, r0, lsl #16
    4960:	ldrsbtls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    4964:	ldrsbthi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    4968:	ldrsbtge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    496c:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    4970:	andcs	r4, r8, #-100663296	; 0xfa000000
    4974:	strtmi	r4, [r0], -r1, asr #12
    4978:	bleq	140da4 <fputs@plt+0x13d348>
    497c:			; <UNDEFINED> instruction: 0xf7ff2500
    4980:	cmnlt	r8, sl, lsl r8
    4984:	cfstr32cs	mvfx3, [r6, #-4]
    4988:			; <UNDEFINED> instruction: 0xf85bd01a
    498c:	strmi	r1, [r8], -r4, lsl #22
    4990:			; <UNDEFINED> instruction: 0xf7fe9101
    4994:	stmdbls	r1, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    4998:	strtmi	r4, [r0], -r2, lsl #12
    499c:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49a0:	mvnle	r2, r0, lsl #16
    49a4:			; <UNDEFINED> instruction: 0x4620213d
    49a8:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    49ac:	stfccd	f3, [r1, #-256]	; 0xffffff00
    49b0:	stccs	0, cr3, [r4, #-4]
    49b4:	ldm	pc, {r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    49b8:	svccs	0x0037f005
    49bc:	andseq	r1, r0, r7, lsr #30
    49c0:	strtmi	r4, [r3], -r8, lsr #16
    49c4:	tstcs	r1, r8, lsr #20
    49c8:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    49cc:			; <UNDEFINED> instruction: 0xf7fe6800
    49d0:	andcs	lr, r1, r2, asr pc
    49d4:	pop	{r0, r1, ip, sp, pc}
    49d8:	andcs	r8, sl, #240, 30	; 0x3c0
    49dc:			; <UNDEFINED> instruction: 0xf7fe2100
    49e0:			; <UNDEFINED> instruction: 0xf8caee84
    49e4:	stmdbmi	r1!, {r2, r4}
    49e8:	ldrbtmi	r2, [r9], #-0
    49ec:	svc	0x0060f7fe
    49f0:	stmdacs	r0, {r2, r9, sl, lr}
    49f4:			; <UNDEFINED> instruction: 0xe798d1bd
    49f8:	tstcs	r0, sl, lsl #4
    49fc:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    4a00:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    4a04:			; <UNDEFINED> instruction: 0xe7ee6118
    4a08:	tstcs	r0, sl, lsl #4
    4a0c:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    4a10:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    4a14:	ubfx	r6, r8, #1, #7
    4a18:	tstcs	r0, sl, lsl #4
    4a1c:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    4a20:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    4a24:	bfi	r6, r8, #1, #30
    4a28:	tstcs	r0, sl, lsl #4
    4a2c:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    4a30:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    4a34:			; <UNDEFINED> instruction: 0xe7d66058
    4a38:			; <UNDEFINED> instruction: 0xf080fab0
    4a3c:	ldrb	r0, [r7, -r0, asr #18]!
    4a40:	tstcs	r0, sl, lsl #4
    4a44:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    4a48:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    4a4c:	bfi	r6, r8, #0, #11
    4a50:	andeq	r6, r3, r2, asr r4
    4a54:	andeq	sp, r1, r8, ror #27
    4a58:	andeq	r5, r3, r0, asr #18
    4a5c:	andeq	sp, r1, r2, asr #27
    4a60:	andeq	r7, r3, ip, lsr #7
    4a64:	andeq	r0, r0, ip, ror #4
    4a68:	andeq	sp, r1, r6, ror sp
    4a6c:	andeq	sp, r1, r2, asr sp
    4a70:	andeq	r7, r3, sl, lsl r3
    4a74:	andeq	r7, r3, sl, lsl #6
    4a78:	strdeq	r7, [r3], -sl
    4a7c:	andeq	r7, r3, sl, ror #5
    4a80:	ldrdeq	r7, [r3], -r2
    4a84:			; <UNDEFINED> instruction: 0x4604b510
    4a88:			; <UNDEFINED> instruction: 0xf890f017
    4a8c:	andcs	fp, r1, r8, lsl #2
    4a90:			; <UNDEFINED> instruction: 0x4620bd10
    4a94:	cdp2	0, 5, cr15, cr0, cr3, {0}
    4a98:			; <UNDEFINED> instruction: 0xf080fab0
    4a9c:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    4aa0:	svclt	0x00183808
    4aa4:	ldrbmi	r2, [r0, -r1]!
    4aa8:	svcmi	0x00f0e92d
    4aac:	strmi	fp, [sp], -r7, lsl #1
    4ab0:			; <UNDEFINED> instruction: 0xf89d4680
    4ab4:	strmi	sl, [r8], -r8, asr #32
    4ab8:	ldrmi	r9, [r7], -r5, lsl #6
    4abc:	svceq	0x0000f1ba
    4ac0:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    4ac4:			; <UNDEFINED> instruction: 0x9190f8df
    4ac8:	tstcs	r2, ip, lsl #30
    4acc:	movwls	r2, #16640	; 0x4100
    4ad0:	mcr	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    4ad4:			; <UNDEFINED> instruction: 0x460444f9
    4ad8:	svc	0x00a2f7fe
    4adc:	strmi	r2, [r6], -r0, lsl #24
    4ae0:	bls	43b878 <fputs@plt+0x437e1c>
    4ae4:	andcs	r4, r3, r1, lsr #12
    4ae8:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    4aec:	vmlal.s8	q9, d0, d0
    4af0:	blls	424d0c <fputs@plt+0x4212b0>
    4af4:	movwcs	lr, #51667	; 0xc9d3
    4af8:	teqle	pc, r0, lsl #30
    4afc:	svceq	0x0000f1ba
    4b00:			; <UNDEFINED> instruction: 0xf04f4611
    4b04:			; <UNDEFINED> instruction: 0xf04f0000
    4b08:	eorsvs	r0, r0, r0, lsl #20
    4b0c:	andcs	fp, r1, #20, 30	; 0x50
    4b10:	movwcs	r2, #4611	; 0x1203
    4b14:	bleq	40c58 <fputs@plt+0x3d1fc>
    4b18:	stmib	sp, {sl, ip, pc}^
    4b1c:			; <UNDEFINED> instruction: 0xf7feab02
    4b20:	ldmdavs	r3!, {r2, r7, r9, sl, fp, sp, lr, pc}
    4b24:	svccc	0x00fff1b0
    4b28:	andle	r4, r0, r2, lsl #13
    4b2c:	bmi	12f1280 <fputs@plt+0x12ed824>
    4b30:			; <UNDEFINED> instruction: 0xf8594618
    4b34:	ldmdavs	lr, {r1, ip, sp}
    4b38:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    4b3c:	strbmi	r4, [r3], -r8, asr #20
    4b40:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4b44:	andpl	lr, r0, sp, asr #19
    4b48:			; <UNDEFINED> instruction: 0xf7fe4630
    4b4c:			; <UNDEFINED> instruction: 0x4620ee94
    4b50:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    4b54:			; <UNDEFINED> instruction: 0xf04f9b04
    4b58:	ldmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    4b5c:	andlt	r4, r7, r0, lsr #12
    4b60:	svchi	0x00f0e8bd
    4b64:			; <UNDEFINED> instruction: 0xf822f017
    4b68:	cmple	r8, r0, lsl #16
    4b6c:	blls	173970 <fputs@plt+0x16ff14>
    4b70:			; <UNDEFINED> instruction: 0xf8c34620
    4b74:	andlt	sl, r7, r0
    4b78:	svchi	0x00f0e8bd
    4b7c:	ldmibne	r2, {r4, r8, fp, ip, pc}^
    4b80:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    4b84:	stmib	r1, {r5, r9, sl, lr}^
    4b88:			; <UNDEFINED> instruction: 0xf7fe230c
    4b8c:	stmdacs	r0, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    4b90:	blls	4390d8 <fputs@plt+0x43567c>
    4b94:	movwcs	lr, #51667	; 0xc9d3
    4b98:			; <UNDEFINED> instruction: 0x4628e7b0
    4b9c:	ldrbtcc	pc, [pc], #79	; 4ba4 <fputs@plt+0x1148>	; <UNPREDICTABLE>
    4ba0:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    4ba4:	andlt	r4, r7, r0, lsr #12
    4ba8:	svchi	0x00f0e8bd
    4bac:	stmdavs	r0, {r0, r1, r3, r5, r8, r9, fp, lr}
    4bb0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4bb4:			; <UNDEFINED> instruction: 0xf7fe681c
    4bb8:	bmi	abfbc0 <fputs@plt+0xabc164>
    4bbc:	tstcs	r1, r3, asr #12
    4bc0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4bc4:	strtmi	r5, [r0], -r0
    4bc8:	mrc	7, 2, APSR_nzcv, cr4, cr14, {7}
    4bcc:	blls	43eadc <fputs@plt+0x43b080>
    4bd0:			; <UNDEFINED> instruction: 0x46504651
    4bd4:			; <UNDEFINED> instruction: 0xf0196b1a
    4bd8:	stmdacs	r0, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    4bdc:	blmi	7f8f00 <fputs@plt+0x7f54a4>
    4be0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4be4:			; <UNDEFINED> instruction: 0xf019681e
    4be8:	bmi	80470c <fputs@plt+0x800cb0>
    4bec:	tstcs	r1, r3, asr #12
    4bf0:	andls	r4, r0, sl, ror r4
    4bf4:			; <UNDEFINED> instruction: 0xf7fe4630
    4bf8:			; <UNDEFINED> instruction: 0xe7a8ee3e
    4bfc:	ldmdavs	r0!, {r0, r1, r2, r4, r8, r9, fp, lr}
    4c00:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4c04:			; <UNDEFINED> instruction: 0xf7fe681e
    4c08:	bmi	63fb70 <fputs@plt+0x63c114>
    4c0c:	tstcs	r1, r3, asr #12
    4c10:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4c14:	ldrtmi	r5, [r0], -r0
    4c18:	mcr	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    4c1c:	stmdami	pc, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4c20:	bmi	4d6534 <fputs@plt+0x4d2ad8>
    4c24:			; <UNDEFINED> instruction: 0xf8592101
    4c28:	ldrbtmi	r0, [sl], #-0
    4c2c:			; <UNDEFINED> instruction: 0xf7fe6800
    4c30:	str	lr, [ip, r2, lsr #28]
    4c34:	ldmdavs	r0!, {r0, r3, r8, r9, fp, lr}
    4c38:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4c3c:			; <UNDEFINED> instruction: 0xf7fe681e
    4c40:	bmi	33fb38 <fputs@plt+0x33c0dc>
    4c44:	tstcs	r1, r3, asr #12
    4c48:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4c4c:	ldrtmi	r5, [r0], -r0
    4c50:	mrc	7, 0, APSR_nzcv, cr0, cr14, {7}
    4c54:	svclt	0x0000e77b
    4c58:	andeq	r6, r3, r4, lsr #5
    4c5c:	andeq	r0, r0, ip, ror #4
    4c60:			; <UNDEFINED> instruction: 0x0001dcb2
    4c64:	andeq	sp, r1, r0, ror #9
    4c68:	andeq	sp, r1, r4, lsr ip
    4c6c:	andeq	sp, r1, r8, lsr #9
    4c70:	andeq	sp, r1, r2, ror #23
    4c74:	muleq	r1, r0, fp
    4c78:	ldrlt	r4, [r0, #-2313]	; 0xfffff6f7
    4c7c:			; <UNDEFINED> instruction: 0x46044479
    4c80:	ldc2l	0, cr15, [r6, #96]!	; 0x60
    4c84:	strtmi	r4, [r0], -r7, lsl #20
    4c88:	movwcs	r4, #26887	; 0x6907
    4c8c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4c90:	mrc2	0, 5, pc, cr0, cr8, {0}
    4c94:	pop	{r5, r9, sl, lr}
    4c98:			; <UNDEFINED> instruction: 0xf0184010
    4c9c:	svclt	0x0000be0d
    4ca0:	andeq	sp, r1, r4, asr #23
    4ca4:			; <UNDEFINED> instruction: 0x0001dbbc
    4ca8:	andeq	sp, r1, r2, asr #23
    4cac:	cmncs	r4, #12, 8	; 0xc000000
    4cb0:			; <UNDEFINED> instruction: 0xb09fb5f0
    4cb4:			; <UNDEFINED> instruction: 0xf8dfad24
    4cb8:			; <UNDEFINED> instruction: 0xf8dfe068
    4cbc:	stcge	0, cr12, [r4], {104}	; 0x68
    4cc0:	blcs	142e1c <fputs@plt+0x13f3c0>
    4cc4:			; <UNDEFINED> instruction: 0x460644fe
    4cc8:	strtmi	r4, [r0], -pc, lsl #12
    4ccc:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    4cd0:	andcs	r2, r1, #0, 10
    4cd4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    4cd8:	ldrdgt	pc, [r0], -ip
    4cdc:	rsbsgt	pc, r4, sp, asr #17
    4ce0:	stceq	0, cr15, [r0], {79}	; 0x4f
    4ce4:			; <UNDEFINED> instruction: 0xf7fe9503
    4ce8:	strtmi	lr, [r0], -ip, lsl #26
    4cec:	stc	7, cr15, [r6], #1016	; 0x3f8
    4cf0:	ldrtmi	r4, [r9], -r2, lsr #12
    4cf4:	ldrtmi	r4, [r0], -r3, lsl #12
    4cf8:			; <UNDEFINED> instruction: 0xf0183301
    4cfc:	bmi	2c46f0 <fputs@plt+0x2c0c94>
    4d00:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4d04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d08:	subsmi	r9, sl, sp, lsl fp
    4d0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4d10:	andslt	sp, pc, r4, lsl #2
    4d14:	ldrhtmi	lr, [r0], #141	; 0x8d
    4d18:	ldrbmi	fp, [r0, -r2]!
    4d1c:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    4d20:	strheq	r6, [r3], -r4
    4d24:	andeq	r0, r0, r4, ror #4
    4d28:	andeq	r6, r3, r6, ror r0
    4d2c:	blmi	1597688 <fputs@plt+0x1593c2c>
    4d30:	push	{r1, r3, r4, r5, r6, sl, lr}
    4d34:	strdlt	r4, [r8], r0
    4d38:	pkhtbmi	r5, r9, r3, asr #17
    4d3c:			; <UNDEFINED> instruction: 0xf8df4607
    4d40:	ldmdavs	fp, {r2, r3, r6, r8, sp, pc}
    4d44:			; <UNDEFINED> instruction: 0xf04f9307
    4d48:			; <UNDEFINED> instruction: 0xf0030300
    4d4c:	ldrbtmi	pc, [sl], #3317	; 0xcf5	; <UNPREDICTABLE>
    4d50:	rsbsle	r2, pc, r0, lsl #16
    4d54:	ldrtmi	r4, [r8], -lr, asr #24
    4d58:			; <UNDEFINED> instruction: 0x4621447c
    4d5c:	mrc2	0, 4, pc, cr4, cr7, {0}
    4d60:	blle	1fcc56c <fputs@plt+0x1fc8b10>
    4d64:	tstls	r3, r8, lsr r6
    4d68:			; <UNDEFINED> instruction: 0xf9a0f002
    4d6c:			; <UNDEFINED> instruction: 0x2014f8d9
    4d70:	svceq	0x00d39903
    4d74:	svclt	0x00b44282
    4d78:			; <UNDEFINED> instruction: 0xf043461e
    4d7c:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    4d80:			; <UNDEFINED> instruction: 0xf10dd15f
    4d84:			; <UNDEFINED> instruction: 0x46380810
    4d88:	strbmi	r9, [r2], -r4, lsl #12
    4d8c:			; <UNDEFINED> instruction: 0xf8b2f017
    4d90:	ble	38c5ac <fputs@plt+0x388b50>
    4d94:	stccs	0, cr14, [r1], {16}
    4d98:			; <UNDEFINED> instruction: 0xf8d9d104
    4d9c:	adcsmi	r3, r3, #20
    4da0:			; <UNDEFINED> instruction: 0x3601d01a
    4da4:	strbmi	r4, [r2], -r9, lsr #12
    4da8:			; <UNDEFINED> instruction: 0xf0174638
    4dac:	cdpne	8, 0, cr15, cr5, cr3, {5}
    4db0:			; <UNDEFINED> instruction: 0x9c04db02
    4db4:	stclle	12, cr2, [lr]
    4db8:	movwls	r2, #13056	; 0x3300
    4dbc:	blmi	c97698 <fputs@plt+0xc93c3c>
    4dc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4dc4:	blls	1dee34 <fputs@plt+0x1db3d8>
    4dc8:			; <UNDEFINED> instruction: 0xf04f405a
    4dcc:	cmple	r6, r0, lsl #6
    4dd0:	andlt	r9, r8, r3, lsl #16
    4dd4:			; <UNDEFINED> instruction: 0x87f0e8bd
    4dd8:	andcs	r4, r0, #42991616	; 0x2900000
    4ddc:			; <UNDEFINED> instruction: 0xf8df4638
    4de0:			; <UNDEFINED> instruction: 0xf01780b8
    4de4:	pushmi	{r0, r4, r8, r9, fp, ip, sp, lr, pc}
    4de8:			; <UNDEFINED> instruction: 0x463344f8
    4dec:			; <UNDEFINED> instruction: 0xf8cd4479
    4df0:	strbmi	r8, [r2], -ip
    4df4:	strtmi	r9, [r0], -r0
    4df8:	bl	19c2df8 <fputs@plt+0x19bf39c>
    4dfc:	bls	d66a8 <fputs@plt+0xd2c4c>
    4e00:			; <UNDEFINED> instruction: 0xf0024638
    4e04:			; <UNDEFINED> instruction: 0x4629fcfd
    4e08:	bge	16fa28 <fputs@plt+0x16bfcc>
    4e0c:			; <UNDEFINED> instruction: 0xf8d94638
    4e10:	strcs	r6, [r0, #-84]	; 0xffffffac
    4e14:			; <UNDEFINED> instruction: 0xf0029506
    4e18:	mulls	r3, r1, ip
    4e1c:	ldmib	sp, {r4, r5, r8, fp, ip, sp, pc}^
    4e20:	ldrtmi	r1, [r0], -r5, lsl #4
    4e24:	blx	940e46 <fputs@plt+0x93d3ea>
    4e28:	strb	r9, [r7, r3]
    4e2c:			; <UNDEFINED> instruction: 0x46214b1c
    4e30:	eorcs	r4, r4, #28, 16	; 0x1c0000
    4e34:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4e38:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    4e3c:	ldc	7, cr15, [r8], #1016	; 0x3f8
    4e40:	ldmdbmi	r9, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4e44:			; <UNDEFINED> instruction: 0xf04f2001
    4e48:	movwls	r3, #13311	; 0x33ff
    4e4c:			; <UNDEFINED> instruction: 0xf7fe4479
    4e50:			; <UNDEFINED> instruction: 0xe7b3eb3c
    4e54:			; <UNDEFINED> instruction: 0xf04f4815
    4e58:	movwls	r3, #13311	; 0x33ff
    4e5c:			; <UNDEFINED> instruction: 0xf7fe4478
    4e60:	sbfx	lr, r6, #26, #12
    4e64:	stc2	0, cr15, [r8, #100]	; 0x64
    4e68:			; <UNDEFINED> instruction: 0x46224911
    4e6c:	ldrbtcc	pc, [pc], #79	; 4e74 <fputs@plt+0x1418>	; <UNPREDICTABLE>
    4e70:	strls	r4, [r3], #-1145	; 0xfffffb87
    4e74:	andcs	r4, r1, r3, lsl #12
    4e78:	bl	9c2e78 <fputs@plt+0x9bf41c>
    4e7c:			; <UNDEFINED> instruction: 0xf7fee79e
    4e80:	svclt	0x0000ece6
    4e84:	andeq	r6, r3, r8, asr #32
    4e88:	andeq	r0, r0, r4, ror #4
    4e8c:	andeq	r6, r3, sl, lsr #32
    4e90:	andeq	sp, r1, r8, lsl fp
    4e94:			; <UNDEFINED> instruction: 0x00035fb8
    4e98:	andeq	r1, r2, ip, asr #21
    4e9c:	ldrdeq	sp, [r1], -r4
    4ea0:	andeq	r0, r0, ip, ror #4
    4ea4:	andeq	sp, r1, r8, lsr #21
    4ea8:	andeq	sp, r1, r8, asr sl
    4eac:	strdeq	sp, [r1], -ip
    4eb0:	andeq	sp, r1, r8, lsl #20
    4eb4:			; <UNDEFINED> instruction: 0x3070f890
    4eb8:	stmdavs	r3, {r0, r1, r3, r7, r8, fp, ip, sp, pc}
    4ebc:	stmdblt	r3!, {r1, r7, fp, sp, lr}
    4ec0:			; <UNDEFINED> instruction: 0xb12a6901
    4ec4:	andcs	fp, r1, r1, lsr #2
    4ec8:	bcs	16c90 <fputs@plt+0x13234>
    4ecc:	stmdbvs	r1, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4ed0:	svclt	0x00181e18
    4ed4:	stmdbcs	r0, {r0, sp}
    4ed8:	andcs	fp, r0, r8, lsl #30
    4edc:	andcs	r4, r0, r0, ror r7
    4ee0:	svclt	0x00004770
    4ee4:	mvnsmi	lr, sp, lsr #18
    4ee8:	ldrmi	r4, [r6], -r7, lsl #12
    4eec:	bmi	1156734 <fputs@plt+0x1152cd8>
    4ef0:	blmi	1171180 <fputs@plt+0x116d724>
    4ef4:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    4ef8:			; <UNDEFINED> instruction: 0xf8df2102
    4efc:	ldmpl	r3, {r4, r8, pc}^
    4f00:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    4f04:			; <UNDEFINED> instruction: 0xf04f9321
    4f08:			; <UNDEFINED> instruction: 0xf7fe0300
    4f0c:	cdpne	12, 0, cr14, cr4, cr12, {0}
    4f10:	bge	1bbc90 <fputs@plt+0x1b8234>
    4f14:	andcs	r4, r3, r1, lsr #12
    4f18:	bl	1142f18 <fputs@plt+0x113f4bc>
    4f1c:	blle	98ef24 <fputs@plt+0x98b4c8>
    4f20:			; <UNDEFINED> instruction: 0x4628493b
    4f24:	blge	16b774 <fputs@plt+0x167d18>
    4f28:			; <UNDEFINED> instruction: 0xf0184479
    4f2c:			; <UNDEFINED> instruction: 0x4605fcdb
    4f30:	teqle	r1, r0, lsl #16
    4f34:			; <UNDEFINED> instruction: 0x46209a12
    4f38:			; <UNDEFINED> instruction: 0xf7fe9905
    4f3c:	ldmib	sp, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    4f40:	bfine	r2, r2, (invalid: 6:1)
    4f44:	svclt	0x00084299
    4f48:			; <UNDEFINED> instruction: 0xd12b4290
    4f4c:			; <UNDEFINED> instruction: 0xf7fe4620
    4f50:	bmi	c3fff8 <fputs@plt+0xc3c59c>
    4f54:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    4f58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f5c:	subsmi	r9, sl, r1, lsr #22
    4f60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4f64:	strtmi	sp, [r8], -ip, asr #2
    4f68:	pop	{r1, r5, ip, sp, pc}
    4f6c:	ldmdavs	fp!, {r4, r5, r6, r7, r8, pc}
    4f70:	movwls	r4, #14889	; 0x3a29
    4f74:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4f78:			; <UNDEFINED> instruction: 0xf7fe6815
    4f7c:	stmdavs	r0, {r1, r4, r6, r8, sl, fp, sp, lr, pc}
    4f80:	b	6c2f80 <fputs@plt+0x6bf524>
    4f84:	tstcs	r1, r3, lsl #22
    4f88:	strmi	r9, [r2], -r0, lsl #12
    4f8c:	bmi	8e9798 <fputs@plt+0x8e5d3c>
    4f90:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    4f94:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    4f98:			; <UNDEFINED> instruction: 0xf04f4620
    4f9c:			; <UNDEFINED> instruction: 0xf7fe35ff
    4fa0:	ldrb	lr, [r6, r0, lsl #24]
    4fa4:	bmi	71f098 <fputs@plt+0x71b63c>
    4fa8:			; <UNDEFINED> instruction: 0xf8589303
    4fac:	ldmdavs	r5, {r1, sp}
    4fb0:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    4fb4:			; <UNDEFINED> instruction: 0xf7fe6800
    4fb8:	blls	ff7c0 <fputs@plt+0xfbd64>
    4fbc:	strls	r2, [r0], -r1, lsl #2
    4fc0:	andls	r4, r1, #2097152	; 0x200000
    4fc4:			; <UNDEFINED> instruction: 0x46284a16
    4fc8:			; <UNDEFINED> instruction: 0xf7fe447a
    4fcc:	ubfx	lr, r4, #24, #4
    4fd0:			; <UNDEFINED> instruction: 0xf04f683b
    4fd4:	bmi	4127d8 <fputs@plt+0x40ed7c>
    4fd8:			; <UNDEFINED> instruction: 0xf8589303
    4fdc:	ldmdavs	r4, {r1, sp}
    4fe0:	ldc	7, cr15, [lr, #-1016]	; 0xfffffc08
    4fe4:			; <UNDEFINED> instruction: 0xf7fe6800
    4fe8:	blls	ff790 <fputs@plt+0xfbd34>
    4fec:	strls	r2, [r0], -r1, lsl #2
    4ff0:	andls	r4, r1, #2097152	; 0x200000
    4ff4:	strtmi	r4, [r0], -fp, lsl #20
    4ff8:			; <UNDEFINED> instruction: 0xf7fe447a
    4ffc:			; <UNDEFINED> instruction: 0xe7a8ec3c
    5000:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    5004:	andeq	r5, r3, r2, lsl #29
    5008:	andeq	r0, r0, r4, ror #4
    500c:	andeq	r5, r3, r8, ror lr
    5010:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    5014:	andeq	r5, r3, r2, lsr #28
    5018:	andeq	r0, r0, ip, ror #4
    501c:	andeq	sp, r1, r6, lsr #2
    5020:	andeq	sp, r1, ip, lsr #16
    5024:	andeq	sp, r1, r8, lsr #1
    5028:			; <UNDEFINED> instruction: 0x460cb570
    502c:			; <UNDEFINED> instruction: 0x212f4606
    5030:	strtmi	r4, [r5], -r0, lsr #12
    5034:	b	fe4c3034 <fputs@plt+0xfe4bf5d8>
    5038:	strmi	fp, [r5], -r8, lsl #2
    503c:			; <UNDEFINED> instruction: 0x212e3501
    5040:			; <UNDEFINED> instruction: 0xf7fe4620
    5044:	strmi	lr, [r2], -ip, lsl #21
    5048:	blne	15315b0 <fputs@plt+0x152db54>
    504c:	stclcs	6, cr4, [r3], #-164	; 0xffffff5c
    5050:	svclt	0x00a84630
    5054:	strtmi	r2, [r2], -r3, ror #8
    5058:	bl	443058 <fputs@plt+0x43f5fc>
    505c:	ldrpl	r2, [r3, #-768]!	; 0xfffffd00
    5060:			; <UNDEFINED> instruction: 0x4620bd70
    5064:	b	ffac3064 <fputs@plt+0xffabf608>
    5068:	strb	r1, [lr, r2, lsr #16]!
    506c:	svcmi	0x00f0e92d
    5070:	stfs	f2, [sp, #-0]
    5074:	strmi	r8, [r4], -r4, lsl #22
    5078:	ldcvs	8, cr15, [ip], #892	; 0x37c
    507c:	addvc	pc, r0, #1325400064	; 0x4f000000
    5080:	ldcpl	8, cr15, [r8], #892	; 0x37c
    5084:			; <UNDEFINED> instruction: 0xf2ad447e
    5088:	ldmdbpl	r5!, {r2, r6, r8, sl, fp, ip, lr}^
    508c:	stmge	r6, {r0, r2, r7, r8, r9, fp, sp, pc}
    5090:			; <UNDEFINED> instruction: 0xf8cd682d
    5094:			; <UNDEFINED> instruction: 0xf04f553c
    5098:	cfsh32	mvfx0, mvfx8, #0
    509c:	orrls	r3, r5, r0, lsl sl
    50a0:	b	15c30a0 <fputs@plt+0x15bf644>
    50a4:			; <UNDEFINED> instruction: 0xf8df6ce5
    50a8:			; <UNDEFINED> instruction: 0x46283c98
    50ac:	movwls	r4, #38011	; 0x947b
    50b0:	b	ff1430b0 <fputs@plt+0xff13f654>
    50b4:			; <UNDEFINED> instruction: 0xf5b03005
    50b8:	vmax.f32	d7, d16, d0
    50bc:			; <UNDEFINED> instruction: 0xf8df80b9
    50c0:			; <UNDEFINED> instruction: 0xf50d1c84
    50c4:			; <UNDEFINED> instruction: 0xf8df7b8a
    50c8:			; <UNDEFINED> instruction: 0xf44f3c80
    50cc:	ldrbtmi	r7, [r9], #-640	; 0xfffffd80
    50d0:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
    50d4:	strls	r9, [r0, #-257]	; 0xfffffeff
    50d8:			; <UNDEFINED> instruction: 0xf7fe2101
    50dc:			; <UNDEFINED> instruction: 0xf894ec5a
    50e0:	blcs	112a8 <fputs@plt+0xd84c>
    50e4:	stfvsd	f5, [r0], #476	; 0x1dc
    50e8:			; <UNDEFINED> instruction: 0xf0002800
    50ec:	blvs	1866054 <fputs@plt+0x18625f8>
    50f0:			; <UNDEFINED> instruction: 0xf8dfaec6
    50f4:	vfma.f32	q9, q0, q4
    50f8:			; <UNDEFINED> instruction: 0xf8df2323
    50fc:	ldrbtmi	r5, [sl], #-3156	; 0xfffff3ac
    5100:	ldrbtmi	r9, [sp], #-4
    5104:	blne	bf840 <fputs@plt+0xbbde4>
    5108:	ldrtmi	r9, [r0], -r1, lsl #4
    510c:	andcs	r4, r1, #26214400	; 0x1900000
    5110:			; <UNDEFINED> instruction: 0xf7fe9500
    5114:	ldrtmi	lr, [r0], -ip, lsr #22
    5118:	b	fe443118 <fputs@plt+0xfe43f6bc>
    511c:	msrcs	CPSR_x, #64, 4
    5120:			; <UNDEFINED> instruction: 0xf0004298
    5124:	ldmdavc	r3!, {r1, r3, r6, r8, pc}
    5128:	ldrtmi	fp, [r0], -fp, lsr #2
    512c:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5130:			; <UNDEFINED> instruction: 0xf0003001
    5134:	blge	42643c <fputs@plt+0x4229e0>
    5138:	andcs	sl, r0, #2688	; 0xa80
    513c:	stmib	sp, {r8, sl, ip, pc}^
    5140:	ldrbmi	r2, [r9], -r1, lsl #4
    5144:	ldrmi	r6, [lr], -r0, lsr #26
    5148:	strls	r9, [r8, #-774]	; 0xfffffcfa
    514c:	stc2	7, cr15, [ip], #1020	; 0x3fc
    5150:	blle	88c974 <fputs@plt+0x888f18>
    5154:	andcs	r6, r1, sl, lsr #22
    5158:	ldrdhi	pc, [r0], -r6
    515c:	addmi	pc, r0, #8388608	; 0x800000
    5160:	ldrmi	r9, [r1], -r7, lsl #4
    5164:	ldrdvs	pc, [r4], -r8
    5168:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    516c:	strmi	r9, [r5], -r7, lsl #20
    5170:			; <UNDEFINED> instruction: 0xf0002800
    5174:			; <UNDEFINED> instruction: 0x46408578
    5178:			; <UNDEFINED> instruction: 0xf0194629
    517c:	stmdacs	r0, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    5180:	blls	239320 <fputs@plt+0x2358c4>
    5184:	blls	19fdf0 <fputs@plt+0x19c394>
    5188:			; <UNDEFINED> instruction: 0xf7fe6818
    518c:	strtmi	lr, [r8], -r4, ror #23
    5190:	b	ac3190 <fputs@plt+0xabf734>
    5194:			; <UNDEFINED> instruction: 0xf7fe4638
    5198:	ldrbmi	lr, [r8], -r4, lsl #22
    519c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    51a0:	b	16431a0 <fputs@plt+0x163f744>
    51a4:	beq	440a0c <fputs@plt+0x43cfb0>
    51a8:	b	15431a8 <fputs@plt+0x153f74c>
    51ac:	blcs	fe943530 <fputs@plt+0xfe93fad4>
    51b0:	blcc	fe243534 <fputs@plt+0xfe23fad8>
    51b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    51b8:			; <UNDEFINED> instruction: 0xf8dd681a
    51bc:	subsmi	r3, sl, ip, lsr r5
    51c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    51c4:	strbhi	pc, [sp, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    51c8:	vmin.s8	d4, d13, d16
    51cc:	ldc	13, cr5, [sp], #272	; 0x110
    51d0:	pop	{r2, r8, r9, fp, pc}
    51d4:	stcvs	15, cr8, [r1], #960	; 0x3c0
    51d8:			; <UNDEFINED> instruction: 0xf0064620
    51dc:			; <UNDEFINED> instruction: 0x1e06f999
    51e0:	svcvs	0x00a1db18
    51e4:			; <UNDEFINED> instruction: 0x4620b131
    51e8:			; <UNDEFINED> instruction: 0xf992f006
    51ec:	svclt	0x00a82800
    51f0:	blle	3cb2d0 <fputs@plt+0x3c7874>
    51f4:	ldmdblt	sp!, {r0, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr}
    51f8:	stmdavs	sp!, {r1, r3, r5, r7, sp, lr, pc}
    51fc:	addsvc	pc, r6, r0, lsl #10
    5200:	cfstrscs	mvf4, [r0, #-24]	; 0xffffffe8
    5204:	adchi	pc, r4, r0
    5208:	strtmi	r6, [r0], -r9, lsr #17
    520c:			; <UNDEFINED> instruction: 0xf980f006
    5210:	ble	ffc8f218 <fputs@plt+0xffc8b7bc>
    5214:	blcc	1043598 <fputs@plt+0x103fb3c>
    5218:	ldmpl	r7, {r0, r3, r9, fp, ip, pc}^
    521c:	blcs	f435a0 <fputs@plt+0xf3fb44>
    5220:	stfvss	f2, [r3, #-4]!
    5224:	ldmdavs	r8!, {r1, r2, r3, r9, sl, lr}
    5228:			; <UNDEFINED> instruction: 0xf7fe447a
    522c:	ldr	lr, [sp, r4, lsr #22]!
    5230:			; <UNDEFINED> instruction: 0xf8df462b
    5234:	vstrls	d0, [r9, #-144]	; 0xffffff70
    5238:	stfvss	f2, [r4, #-4]!
    523c:			; <UNDEFINED> instruction: 0xf8df460e
    5240:	stmdapl	r8!, {r5, r8, r9, fp, sp}
    5244:	strls	r4, [r0], #-1146	; 0xfffffb86
    5248:			; <UNDEFINED> instruction: 0xf7fe6800
    524c:			; <UNDEFINED> instruction: 0xe7adeb14
    5250:	blne	4435d4 <fputs@plt+0x43fb78>
    5254:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5258:	ldc2	0, cr15, [r6], {23}
    525c:	blle	fe40ca68 <fputs@plt+0xfe40900c>
    5260:			; <UNDEFINED> instruction: 0xf0164628
    5264:	cdpne	14, 0, cr15, cr1, cr3, {5}
    5268:	b	13fbf78 <fputs@plt+0x13f851c>
    526c:	vmov.i16	d22, #58880	; 0xe600
    5270:	b	128de94 <fputs@plt+0x128a438>
    5274:	vmlsl.u8	q11, d6, d6
    5278:	b	1296a9c <fputs@plt+0x1293040>
    527c:			; <UNDEFINED> instruction: 0xf8df4a03
    5280:			; <UNDEFINED> instruction: 0xf8df9ae8
    5284:	b	12a7e2c <fputs@plt+0x12a43d0>
    5288:			; <UNDEFINED> instruction: 0xf10a2a06
    528c:	strls	r0, [sl], #-2563	; 0xfffff5fd
    5290:	ldrbtmi	r9, [r9], #3078	; 0xc06
    5294:			; <UNDEFINED> instruction: 0xf02a44f8
    5298:			; <UNDEFINED> instruction: 0xf04f0a03
    529c:			; <UNDEFINED> instruction: 0x464a33ff
    52a0:	tstls	r7, r8, lsr #12
    52a4:	blx	fe7412c2 <fputs@plt+0xfe73d866>
    52a8:			; <UNDEFINED> instruction: 0xf04f9907
    52ac:			; <UNDEFINED> instruction: 0x464233ff
    52b0:	strtmi	r4, [r8], -r6, lsl #12
    52b4:	blx	fe5412d2 <fputs@plt+0xfe53d876>
    52b8:			; <UNDEFINED> instruction: 0xf1b09907
    52bc:	svclt	0x00183fff
    52c0:	svccc	0x00fff1b6
    52c4:	stmdavs	r3!, {r1, r2, r3, ip, lr, pc}
    52c8:			; <UNDEFINED> instruction: 0xf8df4456
    52cc:	andls	r2, r0, r4, lsr #21
    52d0:	ldrbtmi	r4, [sl], #-1075	; 0xfffffbcd
    52d4:	tstls	r7, r8, lsr #12
    52d8:			; <UNDEFINED> instruction: 0xf828f019
    52dc:	stmdacs	r0, {r0, r1, r2, r8, fp, ip, pc}
    52e0:	svcge	0x004ff47f
    52e4:			; <UNDEFINED> instruction: 0xf0164628
    52e8:	mcrne	14, 0, pc, cr1, cr1, {4}	; <UNPREDICTABLE>
    52ec:			; <UNDEFINED> instruction: 0x9c0adad5
    52f0:	blvs	66bf18 <fputs@plt+0x6684bc>
    52f4:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
    52f8:	bl	b432f8 <fputs@plt+0xb3f89c>
    52fc:			; <UNDEFINED> instruction: 0xf7fe4638
    5300:			; <UNDEFINED> instruction: 0x4628ea50
    5304:	blx	fe341370 <fputs@plt+0xfe33d914>
    5308:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    530c:	cmpcs	r2, r0, asr #4	; <UNPREDICTABLE>
    5310:	stmdavs	pc!, {r3, r4, r6, r9, sl, lr}^	; <UNPREDICTABLE>
    5314:	b	1c3314 <fputs@plt+0x1bf8b8>
    5318:	vmull.p8	<illegal reg q8.5>, d0, d6
    531c:	cdpeq	3, 3, cr8, cr10, cr3, {7}
    5320:	smlabtcs	r7, r7, r3, pc	; <UNPREDICTABLE>
    5324:	movwmi	pc, #29639	; 0x73c7	; <UNPREDICTABLE>
    5328:	andvs	lr, r7, #270336	; 0x42000
    532c:	strmi	lr, [r1, -r2, asr #20]
    5330:	b	11d6bdc <fputs@plt+0x11d3180>
    5334:	ldrtmi	r2, [sl], -r3, lsl #14
    5338:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    533c:	strtmi	r4, [r8], -r7, lsl #5
    5340:			; <UNDEFINED> instruction: 0x81a7f000
    5344:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5348:			; <UNDEFINED> instruction: 0xf7fe4630
    534c:	str	lr, [r4, -sl, lsr #20]!
    5350:	strpl	pc, [r0], r6, lsl #10
    5354:	ldrtmi	r2, [r1], -r1
    5358:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    535c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5360:	ldrhi	pc, [pc], r0
    5364:			; <UNDEFINED> instruction: 0xf0184631
    5368:	strmi	pc, [r2], r7, ror #18
    536c:			; <UNDEFINED> instruction: 0xf1bab390
    5370:			; <UNDEFINED> instruction: 0xf2c00f00
    5374:	vst3.16	{d24-d26}, [pc :128], r0
    5378:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    537c:	ldrbmi	r2, [r8], -r2, asr #2
    5380:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5384:	vmull.p8	<illegal reg q8.5>, d0, d6
    5388:	ldrbmi	r8, [r2], -r0, asr #8
    538c:			; <UNDEFINED> instruction: 0xf7fe4629
    5390:	ldrbmi	lr, [r0, #-2360]	; 0xfffff6c8
    5394:	ldrhi	pc, [fp], #-64	; 0xffffffc0
    5398:	mcrge	6, 6, r4, cr6, cr0, {1}
    539c:	b	4339c <fputs@plt+0x3f940>
    53a0:			; <UNDEFINED> instruction: 0xf7fe4628
    53a4:	ldrtmi	lr, [r0], -r2, lsr #18
    53a8:	eorsvc	r2, r3, r0, lsl #6
    53ac:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53b0:	msrcs	CPSR_x, #64, 4
    53b4:			; <UNDEFINED> instruction: 0xf47f4298
    53b8:	stcls	14, cr10, [r9, #-760]	; 0xfffffd08
    53bc:			; <UNDEFINED> instruction: 0xf8df2252
    53c0:			; <UNDEFINED> instruction: 0x21013998
    53c4:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    53c8:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    53cc:			; <UNDEFINED> instruction: 0xf7fe681b
    53d0:			; <UNDEFINED> instruction: 0xe6a8e9f0
    53d4:			; <UNDEFINED> instruction: 0xf8df4628
    53d8:			; <UNDEFINED> instruction: 0xf01899a0
    53dc:			; <UNDEFINED> instruction: 0xf8dffa2f
    53e0:			; <UNDEFINED> instruction: 0x4628199c
    53e4:	ldrbtmi	r4, [r9], #-1273	; 0xfffffb07
    53e8:			; <UNDEFINED> instruction: 0xf018af2a
    53ec:			; <UNDEFINED> instruction: 0xf894fa41
    53f0:			; <UNDEFINED> instruction: 0xf0050074
    53f4:			; <UNDEFINED> instruction: 0xf8dffec9
    53f8:	strbmi	r2, [r9], -r8, lsl #19
    53fc:	ldrbtmi	sl, [sl], #-3782	; 0xfffff13a
    5400:	strtmi	r4, [r8], -r3, lsl #12
    5404:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    5408:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    540c:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5410:			; <UNDEFINED> instruction: 0xf8df4628
    5414:	ldrbtmi	r1, [fp], #-2424	; 0xfffff688
    5418:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    541c:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    5420:	stmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5424:	movwcs	r4, #17978	; 0x463a
    5428:			; <UNDEFINED> instruction: 0x46284479
    542c:	stcvc	0, cr15, [r0], {79}	; 0x4f
    5430:	andgt	pc, r0, r7, asr #17
    5434:	blx	ff7c149c <fputs@plt+0xff7bda40>
    5438:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    543c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5440:	blx	5c14a8 <fputs@plt+0x5bda4c>
    5444:			; <UNDEFINED> instruction: 0x0074f894
    5448:	cdp2	0, 11, cr15, cr2, cr5, {0}
    544c:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5450:	ldrmi	r2, [r9], -r4, ror #6
    5454:	andls	r4, r0, #2046820352	; 0x7a000000
    5458:	strmi	r2, [r0], r1, lsl #4
    545c:			; <UNDEFINED> instruction: 0xf8cd4630
    5460:			; <UNDEFINED> instruction: 0xf7fe8004
    5464:	ldrtmi	lr, [r1], -r4, lsl #19
    5468:			; <UNDEFINED> instruction: 0xf1044628
    546c:	movwls	r0, #25424	; 0x6350
    5470:			; <UNDEFINED> instruction: 0xf9fef018
    5474:	ldrmi	r6, [r0], -r2, lsr #24
    5478:			; <UNDEFINED> instruction: 0xf7fe9207
    547c:	bls	1ff804 <fputs@plt+0x1fbda8>
    5480:	mcrrne	6, 4, r4, r3, cr9
    5484:			; <UNDEFINED> instruction: 0xf0184628
    5488:			; <UNDEFINED> instruction: 0x4640fab5
    548c:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5490:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5494:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    5498:	strtmi	r1, [r8], -r3, asr #24
    549c:	blx	feac1504 <fputs@plt+0xfeabdaa8>
    54a0:	mlaeq	r8, r4, r8, pc	; <UNPREDICTABLE>
    54a4:	cdp2	0, 13, cr15, cr10, cr5, {0}
    54a8:			; <UNDEFINED> instruction: 0xf8944602
    54ac:	andls	r0, r7, #40	; 0x28
    54b0:	cdp2	0, 13, cr15, cr4, cr5, {0}
    54b4:	stmia	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54b8:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    54bc:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    54c0:	strtmi	r1, [r8], -r3, asr #24
    54c4:	blx	fe5c152c <fputs@plt+0xfe5bdad0>
    54c8:	mlaeq	r4, r4, r8, pc	; <UNPREDICTABLE>
    54cc:	cdp2	0, 11, cr15, cr0, cr5, {0}
    54d0:			; <UNDEFINED> instruction: 0xf8944602
    54d4:	andls	r0, r7, #36	; 0x24
    54d8:	cdp2	0, 10, cr15, cr10, cr5, {0}
    54dc:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54e0:	stmiane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    54e4:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    54e8:	strtmi	r1, [r8], -r3, asr #24
    54ec:	blx	fe0c1554 <fputs@plt+0xfe0bdaf8>
    54f0:	mlaseq	r0, r4, r8, pc	; <UNPREDICTABLE>
    54f4:	cdp2	0, 8, cr15, cr6, cr5, {0}
    54f8:			; <UNDEFINED> instruction: 0xf8944602
    54fc:	andls	r0, r7, #48	; 0x30
    5500:	cdp2	0, 8, cr15, cr0, cr5, {0}
    5504:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5508:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    550c:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    5510:	strtmi	r1, [r8], -r3, asr #24
    5514:	blx	1bc157c <fputs@plt+0x1bbdb20>
    5518:	ldrtmi	r6, [sl], -r1, lsr #23
    551c:	vsubw.u8	q9, <illegal reg q0.5>, d4
    5520:	vmull.p8	q10, d1, d7
    5524:	b	13cd548 <fputs@plt+0x13c9aec>
    5528:	b	1320574 <fputs@plt+0x131cb18>
    552c:			; <UNDEFINED> instruction: 0xf8df6c01
    5530:	b	130b728 <fputs@plt+0x1307ccc>
    5534:	strtmi	r4, [r8], -r0, lsl #24
    5538:	b	1316724 <fputs@plt+0x1312cc8>
    553c:			; <UNDEFINED> instruction: 0xf8c72c0e
    5540:			; <UNDEFINED> instruction: 0xf018c000
    5544:	blvs	ff883ea8 <fputs@plt+0xff88044c>
    5548:	movwcs	r4, #17978	; 0x463a
    554c:	cdpmi	3, 0, cr15, cr7, cr1, {6}
    5550:	andcs	pc, r7, r1, asr #7
    5554:			; <UNDEFINED> instruction: 0x6c11ea4f
    5558:			; <UNDEFINED> instruction: 0x6c01ea4c
    555c:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5560:			; <UNDEFINED> instruction: 0x4c00ea4c
    5564:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5568:			; <UNDEFINED> instruction: 0x2c0eea4c
    556c:	andgt	pc, r0, r7, asr #17
    5570:	blx	10415d8 <fputs@plt+0x103db7c>
    5574:	strtmi	r9, [r9], -r6, lsl #16
    5578:			; <UNDEFINED> instruction: 0xf7ff6ca2
    557c:			; <UNDEFINED> instruction: 0x4682fcb3
    5580:			; <UNDEFINED> instruction: 0xf47f2800
    5584:			; <UNDEFINED> instruction: 0x4628aef4
    5588:	blx	1dc358e <fputs@plt+0x1dbfb32>
    558c:			; <UNDEFINED> instruction: 0xf0184628
    5590:	svcvs	0x00e7f993
    5594:			; <UNDEFINED> instruction: 0xf0002f00
    5598:			; <UNDEFINED> instruction: 0xf8df8198
    559c:			; <UNDEFINED> instruction: 0x46523818
    55a0:	blt	fe440dc8 <fputs@plt+0xfe43d36c>
    55a4:	eorge	pc, ip, sp, asr #17
    55a8:	movwls	r4, #33915	; 0x847b
    55ac:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    55b0:	ldrmi	r4, [r4], -r2, lsr #13
    55b4:	movwls	r4, #42107	; 0xa47b
    55b8:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    55bc:			; <UNDEFINED> instruction: 0x469b447b
    55c0:	ldmdavs	pc!, {r0, r1, sp, lr, pc}	; <UNPREDICTABLE>
    55c4:			; <UNDEFINED> instruction: 0xf0002f00
    55c8:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r6, r8, pc}^
    55cc:	mvnsle	r2, r8, lsl #16
    55d0:	stc2l	0, cr15, [lr, #20]!
    55d4:	cmncs	r4, #8, 20	; 0x8000
    55d8:	ldrmi	r3, [r9], -r1, lsl #8
    55dc:	andls	r9, r1, #33554432	; 0x2000000
    55e0:	andls	r9, r0, #40960	; 0xa000
    55e4:	strmi	r2, [r1], r1, lsl #4
    55e8:			; <UNDEFINED> instruction: 0xf7fe4630
    55ec:	ldrtmi	lr, [r1], -r0, asr #17
    55f0:			; <UNDEFINED> instruction: 0xf0184628
    55f4:	ldmvs	r9!, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    55f8:			; <UNDEFINED> instruction: 0xf7ff4630
    55fc:			; <UNDEFINED> instruction: 0x4630fd15
    5600:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5604:			; <UNDEFINED> instruction: 0x46594632
    5608:	strtmi	r1, [r8], -r3, asr #24
    560c:			; <UNDEFINED> instruction: 0xf9f2f018
    5610:	stmdals	r6, {r1, r3, r4, r5, r7, fp, sp, lr}
    5614:			; <UNDEFINED> instruction: 0xf7ff4629
    5618:	strmi	pc, [r0], r5, ror #24
    561c:			; <UNDEFINED> instruction: 0xf0402800
    5620:			; <UNDEFINED> instruction: 0x464882d0
    5624:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5628:			; <UNDEFINED> instruction: 0x1794f8df
    562c:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    5630:	strtmi	r1, [r8], -r3, asr #24
    5634:			; <UNDEFINED> instruction: 0xf9def018
    5638:	mlaeq	r8, sl, r8, pc	; <UNPREDICTABLE>
    563c:	cdp2	0, 0, cr15, cr14, cr5, {0}
    5640:			; <UNDEFINED> instruction: 0xf89a4602
    5644:	andls	r0, r7, #40	; 0x28
    5648:	cdp2	0, 0, cr15, cr8, cr5, {0}
    564c:	svc	0x00f6f7fd
    5650:			; <UNDEFINED> instruction: 0x1770f8df
    5654:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    5658:	strtmi	r1, [r8], -r3, asr #24
    565c:			; <UNDEFINED> instruction: 0xf9caf018
    5660:			; <UNDEFINED> instruction: 0xf0054640
    5664:	strmi	pc, [r2], -pc, asr #27
    5668:	andls	r4, r7, #64, 12	; 0x4000000
    566c:	stc2l	0, cr15, [sl, #20]
    5670:	svc	0x00e4f7fd
    5674:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    5678:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    567c:	strtmi	r1, [r8], -r3, asr #24
    5680:			; <UNDEFINED> instruction: 0xf9b8f018
    5684:			; <UNDEFINED> instruction: 0xf7ff4628
    5688:			; <UNDEFINED> instruction: 0x4628faf7
    568c:			; <UNDEFINED> instruction: 0xf914f018
    5690:			; <UNDEFINED> instruction: 0xf7fde797
    5694:	ldrtmi	lr, [r0], -sl, lsr #31
    5698:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    569c:			; <UNDEFINED> instruction: 0x072cf8df
    56a0:			; <UNDEFINED> instruction: 0x372cf8df
    56a4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    56a8:	addvc	pc, r2, #1325400064	; 0x4f000000
    56ac:	ldrbtmi	r9, [fp], #-1
    56b0:	beq	440f18 <fputs@plt+0x43d4bc>
    56b4:	beq	417f8 <fputs@plt+0x3dd9c>
    56b8:	andlt	pc, r0, sp, asr #17
    56bc:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    56c0:	bne	440f28 <fputs@plt+0x43d4cc>
    56c4:			; <UNDEFINED> instruction: 0xf7fd4658
    56c8:	mrc	14, 0, lr, cr8, cr8, {6}
    56cc:	tstcs	r0, r0, lsl sl
    56d0:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56d4:	vmull.p8	<illegal reg q8.5>, d0, d7
    56d8:	vst1.8	{d24-d27}, [pc :128], r3
    56dc:	ldrdcs	r7, [r1, #-43]	; 0xffffffd5
    56e0:			; <UNDEFINED> instruction: 0xf7fe4658
    56e4:	cdpne	8, 0, cr14, cr6, cr0, {1}
    56e8:	eorhi	pc, r8, #192, 4
    56ec:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    56f0:			; <UNDEFINED> instruction: 0xf7fd2001
    56f4:	pkhbtmi	lr, r1, r4, lsl #30
    56f8:	adc	fp, r7, #64, 18	; 0x100000
    56fc:			; <UNDEFINED> instruction: 0x4649d038
    5700:			; <UNDEFINED> instruction: 0xf7fd4630
    5704:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5708:	adcshi	pc, r8, r0, asr #5
    570c:	andvc	pc, r0, #1325400064	; 0x4f000000
    5710:	ldrtmi	r4, [r8], -r9, asr #12
    5714:	svc	0x006ef7fd
    5718:	ble	ffbccf28 <fputs@plt+0xffbc94cc>
    571c:	bcs	440f84 <fputs@plt+0x43d528>
    5720:	ssatne	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    5724:	andcs	r4, r1, r9, ror r4
    5728:	mcr	7, 6, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    572c:			; <UNDEFINED> instruction: 0xf7fe4638
    5730:			; <UNDEFINED> instruction: 0x4630e838
    5734:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5738:			; <UNDEFINED> instruction: 0xf7fd4648
    573c:			; <UNDEFINED> instruction: 0xf8dfef56
    5740:			; <UNDEFINED> instruction: 0x465b1698
    5744:	bcs	440fac <fputs@plt+0x43d550>
    5748:	ldrbtmi	r2, [r9], #-1
    574c:	streq	pc, [r4], -pc, rrx
    5750:	mrc	7, 5, APSR_nzcv, cr10, cr13, {7}
    5754:			; <UNDEFINED> instruction: 0x2600f8df
    5758:	stmdals	r9, {r0, r8, sp}
    575c:	stmpl	r0, {r0, r1, r5, r8, sl, fp, sp, lr}
    5760:			; <UNDEFINED> instruction: 0x2678f8df
    5764:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    5768:			; <UNDEFINED> instruction: 0xf7fe6800
    576c:	ldr	lr, [r4, #-2180]	; 0xfffff77c
    5770:			; <UNDEFINED> instruction: 0x46154638
    5774:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5778:			; <UNDEFINED> instruction: 0xf7fe4630
    577c:			; <UNDEFINED> instruction: 0x4648e812
    5780:	svc	0x0032f7fd
    5784:			; <UNDEFINED> instruction: 0xf10d9a06
    5788:			; <UNDEFINED> instruction: 0xf10d083c
    578c:	strls	r0, [r2, #-2360]	; 0xfffff6c8
    5790:	andls	r2, r0, #1073741824	; 0x40000000
    5794:	tstls	r1, r3, asr #12
    5798:	stcvs	6, cr4, [r0, #-328]!	; 0xfffffeb8
    579c:			; <UNDEFINED> instruction: 0xf8c94659
    57a0:			; <UNDEFINED> instruction: 0xf7ff5000
    57a4:	vmlane.f16	s30, s15, s2	; <UNPREDICTABLE>
    57a8:	bicshi	pc, r8, r0, asr #5
    57ac:	stcvs	13, cr6, [r0, #-900]!	; 0xfffffc7c
    57b0:	subsle	r2, sl, r0, lsl #18
    57b4:	ldrbmi	r9, [r2], -r8, lsl #22
    57b8:	strpl	lr, [r1, #-2509]	; 0xfffff633
    57bc:	strbmi	r9, [fp], -r0, lsl #6
    57c0:			; <UNDEFINED> instruction: 0xf972f7ff
    57c4:	blle	178cfe0 <fputs@plt+0x1789584>
    57c8:	vstmdbvs	r0!, {d9-d12}
    57cc:	movwls	r6, #31515	; 0x7b1b
    57d0:	blcs	20a64 <fputs@plt+0x1d008>
    57d4:	blls	1b9910 <fputs@plt+0x1b5eb4>
    57d8:			; <UNDEFINED> instruction: 0xf0056d19
    57dc:	tstcs	r0, r5, lsl #30	; <UNPREDICTABLE>
    57e0:			; <UNDEFINED> instruction: 0xf8d84602
    57e4:			; <UNDEFINED> instruction: 0xf0020000
    57e8:	strmi	pc, [r6], -r9, asr #24
    57ec:	vstmdbvs	r0!, {d11-d10}
    57f0:			; <UNDEFINED> instruction: 0x2090f8d4
    57f4:	stmib	sp, {r0, r1, r5, r6, r9, sl, fp, sp, lr}^
    57f8:	movwls	r2, #1
    57fc:			; <UNDEFINED> instruction: 0xf8d86e23
    5800:			; <UNDEFINED> instruction: 0xf8d92000
    5804:	stcvs	0, cr1, [r0]
    5808:	blx	cc1814 <fputs@plt+0xcbddb8>
    580c:	ldmdblt	r8!, {r1, r2, r9, sl, lr}^
    5810:			; <UNDEFINED> instruction: 0xf8d46d21
    5814:	mcrvs	0, 3, r2, cr3, cr0, {4}
    5818:	smlabtcs	r1, sp, r9, lr
    581c:	cdpvs	3, 2, cr9, cr3, cr0, {0}
    5820:	ldrdcs	pc, [r0], -r8
    5824:	ldrdne	pc, [r0], -r9
    5828:			; <UNDEFINED> instruction: 0xf0016da0
    582c:			; <UNDEFINED> instruction: 0x4606fa77
    5830:	ldrdeq	pc, [r0], -r9
    5834:	stmdbls	r7, {r3, r5, r8, ip, sp, pc}
    5838:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    583c:			; <UNDEFINED> instruction: 0xf7fd4628
    5840:	blls	1c1708 <fputs@plt+0x1bdcac>
    5844:	ldrdeq	pc, [r0], -r8
    5848:			; <UNDEFINED> instruction: 0xf7fe6b19
    584c:	ldrtmi	lr, [r8], -r4, lsl #17
    5850:	svc	0x00a6f7fd
    5854:	svceq	0x001cf116
    5858:	andshi	pc, r3, #64	; 0x40
    585c:	bvs	fe042c8c <fputs@plt+0xfe03f230>
    5860:	svccc	0x0080f5ba
    5864:	svcge	0x0031f47f
    5868:	stcvs	7, cr14, [r3], #464	; 0x1d0
    586c:	blcs	2ac90 <fputs@plt+0x27234>
    5870:			; <UNDEFINED> instruction: 0xf894d1b1
    5874:	blcs	11acc <fputs@plt+0xe070>
    5878:			; <UNDEFINED> instruction: 0xe7acd0ba
    587c:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5880:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    5884:	blls	1bf5c8 <fputs@plt+0x1bbb6c>
    5888:	streq	pc, [r4], -pc, rrx
    588c:	ldrdeq	pc, [r0], -r8
    5890:			; <UNDEFINED> instruction: 0xf7fe6b19
    5894:	ldrtmi	lr, [r8], -r0, ror #16
    5898:	svc	0x0082f7fd
    589c:	stclvs	7, cr14, [r1], #360	; 0x168
    58a0:			; <UNDEFINED> instruction: 0xf8dfaec6
    58a4:	vrshl.s8	q9, q0, q0
    58a8:	ldrtmi	r2, [r0], -r3, lsr #6
    58ac:	andlt	pc, r8, sp, asr #17
    58b0:	tstls	r1, sl, ror r4
    58b4:	ldrmi	r9, [r9], -r0, lsl #4
    58b8:			; <UNDEFINED> instruction: 0xf7fd2201
    58bc:	strt	lr, [sl], #-3928	; 0xfffff0a8
    58c0:	blt	fe441128 <fputs@plt+0xfe43d6cc>
    58c4:			; <UNDEFINED> instruction: 0xf8dd4654
    58c8:	svcvs	0x00a3a02c
    58cc:	suble	r2, r5, r0, lsl #22
    58d0:	ldrne	pc, [r4, #-2271]	; 0xfffff721
    58d4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    58d8:			; <UNDEFINED> instruction: 0xffcaf017
    58dc:	strcs	pc, [ip, #-2271]	; 0xfffff721
    58e0:	strne	pc, [ip, #-2271]	; 0xfffff721
    58e4:	ldrbtmi	r2, [sl], #-776	; 0xfffffcf8
    58e8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    58ec:			; <UNDEFINED> instruction: 0xf882f018
    58f0:	mlaeq	r4, r4, r8, pc	; <UNPREDICTABLE>
    58f4:	ldc2	0, cr15, [ip], {5}
    58f8:			; <UNDEFINED> instruction: 0xf8944602
    58fc:	andls	r0, r7, #36	; 0x24
    5900:	ldc2	0, cr15, [r6], {5}
    5904:	mrc	7, 4, APSR_nzcv, cr10, cr13, {7}
    5908:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    590c:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    5910:	strtmi	r1, [r8], -r3, asr #24
    5914:			; <UNDEFINED> instruction: 0xf86ef018
    5918:	mlaeq	r8, r4, r8, pc	; <UNPREDICTABLE>
    591c:	ldc2	0, cr15, [lr], {5}
    5920:			; <UNDEFINED> instruction: 0xf8944602
    5924:	andls	r0, r7, #40	; 0x28
    5928:	ldc2	0, cr15, [r8], {5}
    592c:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    5930:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5934:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    5938:	strtmi	r1, [r8], -r3, asr #24
    593c:			; <UNDEFINED> instruction: 0xf85af018
    5940:	svcvs	0x00a29806
    5944:			; <UNDEFINED> instruction: 0xf7ff4629
    5948:	stmdacs	r0, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    594c:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
    5950:			; <UNDEFINED> instruction: 0xf7ff4628
    5954:			; <UNDEFINED> instruction: 0x4628f991
    5958:			; <UNDEFINED> instruction: 0xffaef017
    595c:			; <UNDEFINED> instruction: 0xf0174628
    5960:			; <UNDEFINED> instruction: 0xf8dfffab
    5964:			; <UNDEFINED> instruction: 0x46281498
    5968:			; <UNDEFINED> instruction: 0xf0174479
    596c:			; <UNDEFINED> instruction: 0xf8dfff81
    5970:			; <UNDEFINED> instruction: 0xf8df2490
    5974:	movwcs	r1, #29840	; 0x7490
    5978:			; <UNDEFINED> instruction: 0x4628447a
    597c:			; <UNDEFINED> instruction: 0xf0184479
    5980:	svcvs	0x00e7f839
    5984:			; <UNDEFINED> instruction: 0xf0002f00
    5988:			; <UNDEFINED> instruction: 0xf8df80ec
    598c:	sxtabmi	r3, r0, ip, ror #8
    5990:	ldrbtls	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5994:	movwls	r4, #25723	; 0x647b
    5998:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    599c:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    59a0:	and	r9, r2, r7, lsl #6
    59a4:	svccs	0x0000683f
    59a8:	ldmdavs	r8!, {r1, r2, r5, r6, ip, lr, pc}^
    59ac:	mvnsle	r2, r8, lsl #16
    59b0:	blx	fffc19ce <fputs@plt+0xfffbdf72>
    59b4:	cmncs	r4, #24576	; 0x6000
    59b8:	beq	81de8 <fputs@plt+0x7e38c>
    59bc:			; <UNDEFINED> instruction: 0x46304619
    59c0:	andcs	r9, r1, #0, 4
    59c4:	andge	pc, r4, sp, asr #17
    59c8:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    59cc:			; <UNDEFINED> instruction: 0x46284631
    59d0:			; <UNDEFINED> instruction: 0xff4ef017
    59d4:			; <UNDEFINED> instruction: 0x463068b9
    59d8:	blx	9c39de <fputs@plt+0x9bff82>
    59dc:			; <UNDEFINED> instruction: 0xf7fd4630
    59e0:	ldrtmi	lr, [r2], -lr, lsr #28
    59e4:	mcrrne	6, 4, r4, r3, cr9
    59e8:			; <UNDEFINED> instruction: 0xf0184628
    59ec:			; <UNDEFINED> instruction: 0xf898f803
    59f0:			; <UNDEFINED> instruction: 0xf0050074
    59f4:	bls	204970 <fputs@plt+0x200f14>
    59f8:	ldrmi	r2, [r9], -r4, ror #6
    59fc:	andcs	r9, r1, #0, 4
    5a00:	andls	r4, r1, r4, lsl #12
    5a04:			; <UNDEFINED> instruction: 0xf7fd4630
    5a08:			; <UNDEFINED> instruction: 0x4630eeb2
    5a0c:	mrc	7, 0, APSR_nzcv, cr6, cr13, {7}
    5a10:	ldrtmi	r4, [r2], -r1, lsr #12
    5a14:	strtmi	r1, [r8], -r3, asr #24
    5a18:			; <UNDEFINED> instruction: 0xffecf017
    5a1c:			; <UNDEFINED> instruction: 0xf7fd4630
    5a20:	ldmibmi	ip!, {r1, r2, r3, r9, sl, fp, sp, lr, pc}^
    5a24:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    5a28:	strtmi	r1, [r8], -r3, asr #24
    5a2c:			; <UNDEFINED> instruction: 0xffe2f017
    5a30:	ldrsbtcc	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
    5a34:	bmi	ffe31f28 <fputs@plt+0xffe2e4cc>
    5a38:	ldmibmi	r8!, {r1, r3, r8, r9, sp}^
    5a3c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5a40:			; <UNDEFINED> instruction: 0xf0174479
    5a44:	ldclmi	15, cr15, [r6], #860	; 0x35c
    5a48:	ldrmi	r2, [r9], -r4, ror #6
    5a4c:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    5a50:			; <UNDEFINED> instruction: 0xf8cd4630
    5a54:	strls	sl, [r0], #-4
    5a58:	mcr	7, 4, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    5a5c:			; <UNDEFINED> instruction: 0xf7fd4630
    5a60:	ldmibmi	r0!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    5a64:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    5a68:	strtmi	r1, [r8], -r3, asr #24
    5a6c:			; <UNDEFINED> instruction: 0xffc2f017
    5a70:			; <UNDEFINED> instruction: 0xf0174628
    5a74:	ldr	pc, [r5, r1, lsr #30]
    5a78:			; <UNDEFINED> instruction: 0xf1ba4644
    5a7c:	rsbsle	r0, r0, r0, lsl #30
    5a80:			; <UNDEFINED> instruction: 0xf0174628
    5a84:	qadd16mi	pc, r8, r9	; <UNPREDICTABLE>
    5a88:			; <UNDEFINED> instruction: 0xff16f017
    5a8c:			; <UNDEFINED> instruction: 0xf0174628
    5a90:	pkhtbmi	pc, r2, pc, asr #31	; <UNPREDICTABLE>
    5a94:			; <UNDEFINED> instruction: 0xf47f2800
    5a98:	stmdavs	fp!, {r1, r3, r5, r6, sl, fp, sp, pc}^
    5a9c:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
    5aa0:	andmi	pc, r7, #201326595	; 0xc000003
    5aa4:	bvs	5003e8 <fputs@plt+0x4fc98c>
    5aa8:	bvs	1003d8 <fputs@plt+0xfc97c>
    5aac:	bmi	803dc <fputs@plt+0x7c980>
    5ab0:	bcs	c03e0 <fputs@plt+0xbc984>
    5ab4:	cfstrsvs	mvf14, [r3, #-364]!	; 0xfffffe94
    5ab8:	movwls	r4, #27303	; 0x6aa7
    5abc:	ldmpl	sl, {r0, r3, r8, r9, fp, ip, pc}
    5ac0:			; <UNDEFINED> instruction: 0xf7fd6814
    5ac4:	stmdavs	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    5ac8:	ldcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    5acc:	tstcs	r1, r6, lsl #22
    5ad0:	strmi	r9, [r2], -r0, lsl #12
    5ad4:	bmi	ff52a2e0 <fputs@plt+0xff526884>
    5ad8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    5adc:	mcr	7, 6, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    5ae0:	bllt	1703ae4 <fputs@plt+0x1700088>
    5ae4:	bmi	fe720f78 <fputs@plt+0xfe71d51c>
    5ae8:	blls	26a708 <fputs@plt+0x266cac>
    5aec:	ldmdavs	r4, {r1, r3, r4, r7, fp, ip, lr}
    5af0:	svc	0x0096f7fd
    5af4:			; <UNDEFINED> instruction: 0xf7fd6800
    5af8:	blls	1c0c80 <fputs@plt+0x1bd224>
    5afc:			; <UNDEFINED> instruction: 0xf8cd2101
    5b00:	strmi	fp, [r2], -r0
    5b04:	bmi	ff26a310 <fputs@plt+0xff2668b4>
    5b08:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    5b0c:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    5b10:			; <UNDEFINED> instruction: 0xf7fd4628
    5b14:	ldrtmi	lr, [r0], -sl, ror #26
    5b18:	mcr	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    5b1c:	bllt	f83b20 <fputs@plt+0xf800c4>
    5b20:	svc	0x007ef7fd
    5b24:			; <UNDEFINED> instruction: 0xf7fd6800
    5b28:	stmibmi	r1, {r3, r6, sl, fp, sp, lr, pc}^
    5b2c:	bcs	441394 <fputs@plt+0x43d938>
    5b30:			; <UNDEFINED> instruction: 0x46034479
    5b34:			; <UNDEFINED> instruction: 0xf7fd2001
    5b38:	str	lr, [r0], -r8, asr #25
    5b3c:	svc	0x0070f7fd
    5b40:			; <UNDEFINED> instruction: 0xf7fd6800
    5b44:	ldmibmi	fp!, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    5b48:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    5b4c:	andcs	r4, r1, r3, lsl #12
    5b50:	ldc	7, cr15, [sl], #1012	; 0x3f4
    5b54:			; <UNDEFINED> instruction: 0xf7fd4638
    5b58:	ldrb	lr, [r0, #3620]!	; 0xe24
    5b5c:	streq	pc, [r4], -pc, rrx
    5b60:	ldmibmi	r5!, {r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    5b64:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5b68:	mcr2	0, 4, pc, cr2, cr7, {0}	; <UNPREDICTABLE>
    5b6c:			; <UNDEFINED> instruction: 0x0074f894
    5b70:	blx	7c1b8e <fputs@plt+0x7be132>
    5b74:	sbcgt	pc, r4, #14614528	; 0xdf0000
    5b78:	andcs	r2, r1, #100, 6	; 0x90000001
    5b7c:			; <UNDEFINED> instruction: 0x461944fc
    5b80:	andgt	pc, r0, sp, asr #17
    5b84:	andls	r4, r1, r7, lsl #12
    5b88:			; <UNDEFINED> instruction: 0xf7fd4630
    5b8c:			; <UNDEFINED> instruction: 0x4630edf0
    5b90:	ldcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    5b94:			; <UNDEFINED> instruction: 0x46324639
    5b98:	strtmi	r1, [r8], -r3, asr #24
    5b9c:			; <UNDEFINED> instruction: 0xff2af017
    5ba0:	teqlt	fp, r3, lsr #31
    5ba4:	movwcs	r4, #43686	; 0xaaa6
    5ba8:	strtmi	r4, [r8], -r6, lsr #19
    5bac:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5bb0:			; <UNDEFINED> instruction: 0xff20f017
    5bb4:			; <UNDEFINED> instruction: 0xf0174628
    5bb8:			; <UNDEFINED> instruction: 0xe761fe7f
    5bbc:			; <UNDEFINED> instruction: 0xf7ff4682
    5bc0:			; <UNDEFINED> instruction: 0x4654bbd6
    5bc4:	blt	fe44142c <fputs@plt+0xfe43d9d0>
    5bc8:			; <UNDEFINED> instruction: 0xf7ff4682
    5bcc:	vstmdbvs	r3!, {d11-<overflow reg d50>}
    5bd0:	movwls	r4, #27233	; 0x6a61
    5bd4:	ldmpl	pc, {r0, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    5bd8:	svc	0x0022f7fd
    5bdc:	ldrdhi	pc, [r0], -r7
    5be0:			; <UNDEFINED> instruction: 0xf7fd6800
    5be4:	bmi	fe640b94 <fputs@plt+0xfe63d138>
    5be8:	tstcs	r1, r6, lsl #22
    5bec:			; <UNDEFINED> instruction: 0xf8cd447a
    5bf0:	andls	fp, r1, r0
    5bf4:			; <UNDEFINED> instruction: 0xf7fd4640
    5bf8:			; <UNDEFINED> instruction: 0x4630ee3e
    5bfc:	ldcl	7, cr15, [r0, #1012]	; 0x3f4
    5c00:			; <UNDEFINED> instruction: 0xf7fd4628
    5c04:			; <UNDEFINED> instruction: 0xf7ffecf2
    5c08:	fstmdbxvs	r3!, {d11-d14}	;@ Deprecated
    5c0c:	movwls	r4, #27218	; 0x6a52
    5c10:	ldmpl	pc, {r0, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    5c14:	svc	0x0004f7fd
    5c18:	stmdavs	r0, {r1, r2, r3, r4, r5, fp, sp, lr}
    5c1c:	bl	ff343c18 <fputs@plt+0xff3401bc>
    5c20:	blls	198650 <fputs@plt+0x194bf4>
    5c24:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5c28:	andlt	pc, r0, sp, asr #17
    5c2c:	ldrtmi	r9, [r0], -r1
    5c30:	mcr	7, 1, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    5c34:	stmdami	r8, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    5c38:	adflse	f2, f1, f1
    5c3c:	vstmdbvs	r3!, {s8-s139}
    5c40:	ldrbtmi	r5, [sl], #-2103	; 0xfffff7c9
    5c44:			; <UNDEFINED> instruction: 0xf7fd6838
    5c48:	bfi	lr, r6, (invalid: 28:25)
    5c4c:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    5c50:	mrc	7, 2, APSR_nzcv, cr12, cr13, {7}
    5c54:			; <UNDEFINED> instruction: 0xf7fd4638
    5c58:	ldrtmi	lr, [r0], -r4, lsr #27
    5c5c:	stc	7, cr15, [r0, #1012]!	; 0x3f4
    5c60:			; <UNDEFINED> instruction: 0xf7fde56d
    5c64:	stcls	13, cr14, [r9], {244}	; 0xf4
    5c68:	ldmdami	fp!, {r0, r8, sp}
    5c6c:	stmdapl	r0!, {r1, r3, r4, r5, r6, r8, r9, fp, lr}
    5c70:	andls	r4, r0, #2063597568	; 0x7b000000
    5c74:	stmdavs	r0, {r0, r3, r4, r5, r6, r9, fp, lr}
    5c78:			; <UNDEFINED> instruction: 0xf7fd447a
    5c7c:			; <UNDEFINED> instruction: 0xf7ffedfc
    5c80:	vmlacs.f32	s22, s1, s0
    5c84:	cfstrdge	mvd15, [r6, #-508]!	; 0xfffffe04
    5c88:	umullcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    5c8c:			; <UNDEFINED> instruction: 0xf0002b00
    5c90:			; <UNDEFINED> instruction: 0xf8d48160
    5c94:	strbmi	r5, [fp], -ip, lsl #1
    5c98:	ldrtmi	r9, [r2], -r8, lsl #18
    5c9c:	strls	r2, [r2], -r0, lsl #26
    5ca0:	tstls	r0, r1, lsl #12
    5ca4:	stcvs	6, cr4, [r0, #-356]!	; 0xfffffe9c
    5ca8:	strcs	fp, [r4, #-3848]	; 0xfffff0f8
    5cac:			; <UNDEFINED> instruction: 0xf7fe950b
    5cb0:	mcrne	14, 0, pc, cr3, cr11, {7}	; <UNPREDICTABLE>
    5cb4:			; <UNDEFINED> instruction: 0xf6ff930c
    5cb8:			; <UNDEFINED> instruction: 0xf8d9aa70
    5cbc:	stmdbmi	r8!, {}^	; <UNPREDICTABLE>
    5cc0:	stmdavs	r7, {r0, r3, r4, r5, r6, sl, lr}^
    5cc4:	mcr2	0, 7, pc, cr0, cr6, {0}	; <UNPREDICTABLE>
    5cc8:	vmull.p8	<illegal reg q8.5>, d0, d5
    5ccc:	strtmi	r8, [r9], -lr, ror #2
    5cd0:	ldrdeq	pc, [r0], -r9
    5cd4:	cdp2	0, 15, cr15, cr8, cr4, {0}
    5cd8:	andcs	pc, r7, #469762051	; 0x1c000003
    5cdc:	b	10c95d0 <fputs@plt+0x10c5b74>
    5ce0:	vsubw.u8	q11, <illegal reg q3.5>, d7
    5ce4:	b	10d7908 <fputs@plt+0x10d3eac>
    5ce8:	bls	2d68f8 <fputs@plt+0x2d2e9c>
    5cec:	movwcs	lr, #31299	; 0x7a43
    5cf0:	andcs	r4, r1, r1, lsl #12
    5cf4:	tstcc	r1, r2, lsl #22	; <UNPREDICTABLE>
    5cf8:	ldc	7, cr15, [r0], {253}	; 0xfd
    5cfc:	stmdacs	r0, {r0, r1, r2, ip, pc}
    5d00:	cmphi	r3, r0	; <UNPREDICTABLE>
    5d04:			; <UNDEFINED> instruction: 0xf8d94629
    5d08:			; <UNDEFINED> instruction: 0xf0160000
    5d0c:	vmlsne.f16	s30, s10, s30	; <UNPREDICTABLE>
    5d10:	bichi	pc, r5, r0, asr #5
    5d14:			; <UNDEFINED> instruction: 0xee094b53
    5d18:	ldmdbmi	r3, {r4, r9, fp, ip, sp, pc}^
    5d1c:			; <UNDEFINED> instruction: 0xf8df4637
    5d20:	ldrbtmi	sl, [fp], #-332	; 0xfffffeb4
    5d24:			; <UNDEFINED> instruction: 0x960d4479
    5d28:	ldrbtmi	r9, [sl], #1034	; 0x40a
    5d2c:	cdp	14, 0, cr9, cr8, cr11, {0}
    5d30:			; <UNDEFINED> instruction: 0x9c061a90
    5d34:	smulls	r4, r0, fp, r6
    5d38:	strdeq	r5, [r3], -r4
    5d3c:	andeq	r0, r0, r4, ror #4
    5d40:	andeq	r5, r3, ip, asr #25
    5d44:	andeq	sp, r1, sl, ror r8
    5d48:	andeq	sp, r1, lr, ror #16
    5d4c:	andeq	sp, r1, r6, lsr #20
    5d50:	andeq	sp, r1, r6, lsr #20
    5d54:	andeq	r5, r3, r4, asr #23
    5d58:	andeq	r0, r0, ip, ror #4
    5d5c:	andeq	sp, r1, r0, ror #17
    5d60:	andeq	sp, r1, r4, asr #13
    5d64:	andeq	sp, r1, sl, lsl r6
    5d68:	andeq	sp, r1, r2, lsl #18
    5d6c:	andeq	sp, r1, ip, lsl #18
    5d70:	andeq	r0, r2, r6, lsr #16
    5d74:	andeq	sp, r1, sl, ror #13
    5d78:			; <UNDEFINED> instruction: 0x0001d5b0
    5d7c:	andeq	r1, r2, lr, asr #9
    5d80:	andeq	sp, r1, r2, ror r5
    5d84:	andeq	sp, r1, sl, lsl #11
    5d88:	andeq	sp, r1, r8, lsr #11
    5d8c:			; <UNDEFINED> instruction: 0x0001d5ba
    5d90:			; <UNDEFINED> instruction: 0x0001d5b4
    5d94:	andeq	sp, r1, lr, lsr #11
    5d98:	andeq	sp, r1, r0, lsr #11
    5d9c:	andeq	r0, r2, r6, lsr #12
    5da0:	andeq	sp, r1, lr, lsr r5
    5da4:	andeq	pc, r1, r6, ror #8
    5da8:	strdeq	sp, [r1], -r6
    5dac:	ldrdeq	sp, [r1], -r8
    5db0:			; <UNDEFINED> instruction: 0x0001d4b2
    5db4:	andeq	sp, r1, r8, ror r4
    5db8:	andeq	sp, r1, r0, ror r4
    5dbc:	ldrdeq	sp, [r1], -r8
    5dc0:	andeq	r0, r2, lr, lsl #9
    5dc4:	andeq	sp, r1, r6, lsr #7
    5dc8:	andeq	sp, r1, sl, lsl #7
    5dcc:	andeq	sp, r1, r6, lsl #10
    5dd0:	muleq	r1, r2, r2
    5dd4:	ldrdeq	sp, [r1], -r0
    5dd8:	ldrdeq	sp, [r1], -r6
    5ddc:	ldrdeq	sp, [r1], -r2
    5de0:	andeq	sp, r1, r6, lsl #7
    5de4:	andeq	sp, r1, ip, lsl #5
    5de8:	andeq	sp, r1, r6, asr r1
    5dec:	andeq	sp, r1, r2, asr r1
    5df0:	ldrdeq	r0, [r2], -r2
    5df4:	andeq	pc, r1, lr, lsr r0	; <UNPREDICTABLE>
    5df8:	andeq	sp, r1, r6, asr #1
    5dfc:	ldrdeq	sp, [r1], -r8
    5e00:	ldrdeq	sp, [r1], -r8
    5e04:	ldrdeq	sp, [r1], -ip
    5e08:	andeq	sp, r1, ip, asr #1
    5e0c:	strdeq	ip, [r1], -r8
    5e10:	andeq	sp, r1, r6, asr r0
    5e14:	andeq	sp, r1, r2, asr #32
    5e18:	andeq	ip, r1, lr, ror #31
    5e1c:	strdeq	ip, [r1], -r8
    5e20:	andeq	sp, r1, r6, lsr #32
    5e24:			; <UNDEFINED> instruction: 0x0001cfba
    5e28:	andeq	sp, r1, r2, ror r0
    5e2c:	muleq	r1, r6, r5
    5e30:	andeq	sp, r1, r4, lsl #1
    5e34:	andeq	sp, r1, sl, rrx
    5e38:	andeq	ip, r1, sl, ror #29
    5e3c:	andeq	ip, r1, r8, ror lr
    5e40:	andeq	ip, r1, r0, lsl #29
    5e44:	andeq	ip, r1, sl, lsl #29
    5e48:			; <UNDEFINED> instruction: 0x0001ceb0
    5e4c:	andeq	ip, r1, sl, ror r4
    5e50:	andeq	ip, r1, sl, lsr lr
    5e54:	andeq	ip, r1, r2, lsl #31
    5e58:	andeq	sp, r1, r4, lsr r0
    5e5c:	strdeq	ip, [r1], -r0
    5e60:			; <UNDEFINED> instruction: 0x0001cbb0
    5e64:	andeq	ip, r1, lr, ror lr
    5e68:	andeq	ip, r1, r0, ror lr
    5e6c:	andeq	pc, r1, lr, asr #27
    5e70:	andls	r2, r0, #4, 4	; 0x40000000
    5e74:	bl	1d88c0 <fputs@plt+0x1d4e64>
    5e78:	blx	fe708e8c <fputs@plt+0xfe705430>
    5e7c:	strtmi	pc, [r3], -ip, lsl #25
    5e80:			; <UNDEFINED> instruction: 0x4629447a
    5e84:	andgt	pc, r0, r4, asr #17
    5e88:	blx	1441ef0 <fputs@plt+0x143e494>
    5e8c:	ldrdcs	pc, [r0], -r8
    5e90:	movwls	r2, #772	; 0x304
    5e94:	vrsubhn.i16	d20, q1, <illegal reg q9.5>
    5e98:	vaddw.u8	q9, q1, d7
    5e9c:	b	13d5ec0 <fputs@plt+0x13d2464>
    5ea0:	b	1320ef0 <fputs@plt+0x131d494>
    5ea4:	ldrbmi	r6, [sl], -r2, lsl #24
    5ea8:			; <UNDEFINED> instruction: 0x4c01ea4c
    5eac:	b	1317758 <fputs@plt+0x1313cfc>
    5eb0:			; <UNDEFINED> instruction: 0xf8d92c00
    5eb4:			; <UNDEFINED> instruction: 0xf8c40000
    5eb8:			; <UNDEFINED> instruction: 0xf018c000
    5ebc:			; <UNDEFINED> instruction: 0xf8d8fa37
    5ec0:	cdpne	0, 7, cr1, cr2, cr0, {0}
    5ec4:	strmi	r4, [sl], #-627	; 0xfffffd8d
    5ec8:	ldrmi	r4, [pc], #-19	; 5ed0 <fputs@plt+0x2474>
    5ecc:			; <UNDEFINED> instruction: 0xf8d94629
    5ed0:			; <UNDEFINED> instruction: 0xf0160000
    5ed4:	mcrne	8, 0, pc, cr5, cr11, {4}	; <UNPREDICTABLE>
    5ed8:			; <UNDEFINED> instruction: 0x4629db77
    5edc:	ldrdeq	pc, [r0], -r9
    5ee0:	ldrbmi	r4, [r2], -r3, asr #12
    5ee4:	stc2l	0, cr15, [r2], {22}
    5ee8:	stmdacs	r0, {r0, r9, sl, lr}
    5eec:	blls	1fa2ac <fputs@plt+0x1f6850>
    5ef0:	ldrdcs	pc, [r0], -r8
    5ef4:			; <UNDEFINED> instruction: 0xf7fd19d8
    5ef8:			; <UNDEFINED> instruction: 0xf8d9ebc2
    5efc:	ldrbmi	r0, [r2], -r0
    5f00:			; <UNDEFINED> instruction: 0xf0184629
    5f04:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    5f08:	adcshi	pc, lr, r0, asr #32
    5f0c:			; <UNDEFINED> instruction: 0xf8d99b0a
    5f10:			; <UNDEFINED> instruction: 0xf8d30000
    5f14:	blcs	1213c <fputs@plt+0xe6e0>
    5f18:	rndeq<illegal precision>p	f5, #2.0
    5f1c:	smlabtcs	r7, r7, r3, pc	; <UNPREDICTABLE>
    5f20:	movwvs	lr, #31299	; 0x7a43
    5f24:	stcmi	3, cr15, [r7], {199}	; 0xc7
    5f28:	tstmi	r1, r3, asr #20
    5f2c:	bcs	fe441794 <fputs@plt+0xfe43dd38>
    5f30:			; <UNDEFINED> instruction: 0x2c0cea41
    5f34:	strtmi	r2, [r9], -r4, lsl #6
    5f38:	strtmi	r9, [r3], -r0, lsl #6
    5f3c:	andgt	pc, r0, r4, asr #17
    5f40:			; <UNDEFINED> instruction: 0xf9f4f018
    5f44:	stmdals	r7, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    5f48:	bl	13c3f44 <fputs@plt+0x13c04e8>
    5f4c:			; <UNDEFINED> instruction: 0xf7fd980c
    5f50:	stclvs	12, cr14, [r1], #160	; 0xa0
    5f54:			; <UNDEFINED> instruction: 0xf7fd4658
    5f58:	mulcc	r1, r0, sl
    5f5c:	stmdbge	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    5f60:	strcs	r6, [r1], -r3, lsr #26
    5f64:	vstmiavs	r7!, {s9-s94}
    5f68:	blls	26ab88 <fputs@plt+0x26712c>
    5f6c:	ldmdavs	r5, {r1, r3, r4, r7, fp, ip, lr}
    5f70:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    5f74:			; <UNDEFINED> instruction: 0xf7fd6800
    5f78:	blls	1c0800 <fputs@plt+0x1bcda4>
    5f7c:	smladxls	r1, r1, r6, r4
    5f80:	andlt	pc, r0, sp, asr #17
    5f84:	andls	r4, r2, #2097152	; 0x200000
    5f88:	strtmi	r4, [r8], -lr, asr #20
    5f8c:			; <UNDEFINED> instruction: 0xf7fd447a
    5f90:			; <UNDEFINED> instruction: 0x4658ec72
    5f94:	bl	17c3f90 <fputs@plt+0x17c0534>
    5f98:	beq	441800 <fputs@plt+0x43dda4>
    5f9c:	bl	16c3f98 <fputs@plt+0x16c053c>
    5fa0:			; <UNDEFINED> instruction: 0xf7fd6ce0
    5fa4:			; <UNDEFINED> instruction: 0xf7ffeb58
    5fa8:	movwcs	fp, #2305	; 0x901
    5fac:	blls	22abd0 <fputs@plt+0x227174>
    5fb0:	ldrdeq	pc, [r0], -r9
    5fb4:			; <UNDEFINED> instruction: 0xf7fd6b19
    5fb8:	stmdals	r7, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    5fbc:	bl	543fb8 <fputs@plt+0x54055c>
    5fc0:			; <UNDEFINED> instruction: 0xf7fd980c
    5fc4:			; <UNDEFINED> instruction: 0xf7ffebee
    5fc8:	cdp	8, 1, cr11, cr9, cr8, {7}
    5fcc:	vmovls	s26, fp
    5fd0:			; <UNDEFINED> instruction: 0xf8d99c0a
    5fd4:			; <UNDEFINED> instruction: 0xf0180000
    5fd8:			; <UNDEFINED> instruction: 0xf8d9fc23
    5fdc:	blls	205fe4 <fputs@plt+0x202588>
    5fe0:	blvs	6600f0 <fputs@plt+0x65c694>
    5fe4:			; <UNDEFINED> instruction: 0xf3c29b0b
    5fe8:			; <UNDEFINED> instruction: 0xf1032e07
    5fec:	subsmi	r3, sp, #65280	; 0xff00
    5ff0:	b	10c9844 <fputs@plt+0x10c5de8>
    5ff4:	vsubw.u8	q11, q1, d2
    5ff8:	b	10d681c <fputs@plt+0x10d2dc0>
    5ffc:	b	10d6c3c <fputs@plt+0x10d31e0>
    6000:	ldrmi	r2, [ip], #770	; 0x302
    6004:	streq	lr, [ip, #-2565]	; 0xfffff5fb
    6008:	stccs	3, cr15, [r7], {197}	; 0xc5
    600c:	andmi	pc, r7, #335544323	; 0x14000003
    6010:	b	13c98c4 <fputs@plt+0x13c5e68>
    6014:	b	10e47b0 <fputs@plt+0x10e0d54>
    6018:	strtmi	r6, [r8], r5, lsl #6
    601c:	movwmi	lr, #51779	; 0xca43
    6020:	movwcs	lr, #10819	; 0x2a43
    6024:			; <UNDEFINED> instruction: 0xf7fd6043
    6028:	stmdals	ip, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    602c:	strbmi	r4, [fp], -sl, lsr #12
    6030:	ldcl	7, cr15, [r2], {253}	; 0xfd
    6034:	bicle	r2, r0, r0, lsl #16
    6038:	ldrdcc	pc, [r8], r4
    603c:	addsmi	fp, sp, #-1073741814	; 0xc000000a
    6040:			; <UNDEFINED> instruction: 0x4698bf9c
    6044:	stmibvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    6048:	stcls	8, cr13, [ip, #-732]	; 0xfffffd24
    604c:	tstcs	r0, fp, asr #12
    6050:	tstls	r0, r2, asr #12
    6054:			; <UNDEFINED> instruction: 0xf7fd4628
    6058:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    605c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    6060:			; <UNDEFINED> instruction: 0xf8dddb15
    6064:			; <UNDEFINED> instruction: 0x463a801c
    6068:	strbmi	r9, [r1], -ip, lsl #26
    606c:			; <UNDEFINED> instruction: 0xf7fd4628
    6070:	addmi	lr, r7, #200, 20	; 0xc8000
    6074:	svcge	0x0067f43f
    6078:			; <UNDEFINED> instruction: 0xf7fd4640
    607c:			; <UNDEFINED> instruction: 0x4628eab6
    6080:	bl	fe3c407c <fputs@plt+0xfe3c0620>
    6084:	stmlt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6088:	blt	4418f4 <fputs@plt+0x43de98>
    608c:	stmdals	r7, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    6090:	b	feac408c <fputs@plt+0xfeac0630>
    6094:			; <UNDEFINED> instruction: 0xf7fd4628
    6098:			; <UNDEFINED> instruction: 0xf7ffeb84
    609c:			; <UNDEFINED> instruction: 0x4637b87e
    60a0:	stmdami	r7, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    60a4:	stflss	f2, [r9, #-4]
    60a8:	vstmdbvs	r3!, {s8-s14}
    60ac:	ldrbtmi	r5, [sl], #-2095	; 0xfffff7d1
    60b0:	ldmdavs	r8!, {r9, sl, ip, pc}
    60b4:	bl	ff7c40b0 <fputs@plt+0xff7c0654>
    60b8:	ldmlt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    60bc:	andeq	ip, r1, r0, ror #27
    60c0:	andeq	r0, r0, ip, ror #4
    60c4:	andeq	ip, r1, r4, ror #25
    60c8:	andeq	ip, r1, r2, lsr #17
    60cc:	svcmi	0x00f0e92d
    60d0:	ldcmi	0, cr11, [ip, #-540]!	; 0xfffffde4
    60d4:	movwls	r4, #13846	; 0x3616
    60d8:	blmi	ed78f0 <fputs@plt+0xed3e94>
    60dc:	svcls	0x0010447d
    60e0:	pkhbtmi	r4, r8, r0, lsl #12
    60e4:	stmiapl	fp!, {r9, sp}^
    60e8:	ldmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
    60ec:	ldmdavs	fp, {r0, r4, r9, fp, ip, sp, pc}
    60f0:			; <UNDEFINED> instruction: 0xf04f9305
    60f4:			; <UNDEFINED> instruction: 0xf0160300
    60f8:	bge	14471c <fputs@plt+0x140cc0>
    60fc:			; <UNDEFINED> instruction: 0x46034639
    6100:	movwls	r4, #9776	; 0x2630
    6104:			; <UNDEFINED> instruction: 0xff40f001
    6108:	cmple	r2, r0, lsl #16
    610c:	strmi	r4, [r3], -pc, lsr #20
    6110:	ldrtmi	r4, [r9], -r5, lsl #12
    6114:			; <UNDEFINED> instruction: 0x4630447a
    6118:	blx	fea4217a <fputs@plt+0xfea3e71e>
    611c:			; <UNDEFINED> instruction: 0x46292234
    6120:	stcne	6, cr4, [r0, #-516]!	; 0xfffffdfc
    6124:	b	544120 <fputs@plt+0x5406c4>
    6128:	ldrtmi	r4, [r9], -r9, lsr #20
    612c:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    6130:	andhi	pc, r0, r4, asr #17
    6134:			; <UNDEFINED> instruction: 0xf0164630
    6138:			; <UNDEFINED> instruction: 0xf8ddfb99
    613c:	rscvs	r8, r7, r0, lsl r0
    6140:	streq	lr, [r1], -r4, asr #19
    6144:			; <UNDEFINED> instruction: 0xf7fd4640
    6148:			; <UNDEFINED> instruction: 0x4603eb5e
    614c:			; <UNDEFINED> instruction: 0x61234640
    6150:			; <UNDEFINED> instruction: 0xffe6f002
    6154:	stmdals	r4, {r0, r1, r9, sl, lr}
    6158:			; <UNDEFINED> instruction: 0xf0036163
    615c:	strmi	pc, [r3], -r7, lsl #16
    6160:	mvnvs	r4, r8, asr #12
    6164:			; <UNDEFINED> instruction: 0xf820f003
    6168:	stmib	r4, {r0, r1, r5, r6, r8, fp, sp, lr}^
    616c:	lslvs	fp, sl, #20
    6170:	stmibvs	r3!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
    6174:	bmi	5f2868 <fputs@plt+0x5eee0c>
    6178:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    617c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6180:	subsmi	r9, sl, r5, lsl #22
    6184:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6188:			; <UNDEFINED> instruction: 0x4628d119
    618c:	pop	{r0, r1, r2, ip, sp, pc}
    6190:	ldmdbmi	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6194:	ldmib	sp, {r0, sp}^
    6198:			; <UNDEFINED> instruction: 0xf04f2302
    619c:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
    61a0:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61a4:	blls	100148 <fputs@plt+0xfc6ec>
    61a8:	stmdbmi	ip, {r0, sp}
    61ac:	ldrbcc	pc, [pc, #79]!	; 6203 <fputs@plt+0x27a7>	; <UNPREDICTABLE>
    61b0:	movwls	r9, #2564	; 0xa04
    61b4:	blls	973a0 <fputs@plt+0x93944>
    61b8:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61bc:			; <UNDEFINED> instruction: 0xf7fde7db
    61c0:	svclt	0x0000eb46
    61c4:	muleq	r3, ip, ip
    61c8:	andeq	r0, r0, r4, ror #4
    61cc:	andeq	ip, r1, r4, ror #23
    61d0:	ldrdeq	ip, [r1], -r2
    61d4:	strdeq	r4, [r3], -lr
    61d8:	andeq	ip, r1, r6, lsl fp
    61dc:	andeq	ip, r1, ip, asr fp
    61e0:	mvnsmi	lr, #737280	; 0xb4000
    61e4:	cdpmi	0, 4, cr11, cr4, cr7, {4}
    61e8:	stclmi	6, cr4, [r4, #-16]
    61ec:	movwls	r4, #1150	; 0x47e
    61f0:	bmi	10d7a44 <fputs@plt+0x10d3fe8>
    61f4:	ldrbtmi	r5, [sl], #-2421	; 0xfffff68b
    61f8:	stmdavs	sp!, {r1, r2, r9, fp, sp, lr}
    61fc:			; <UNDEFINED> instruction: 0xf04f9505
    6200:	ldmib	sp, {r8, sl}^
    6204:			; <UNDEFINED> instruction: 0xf8dd780e
    6208:	strmi	r9, [sp], -r4, asr #32
    620c:			; <UNDEFINED> instruction: 0xf88ef018
    6210:	bmi	f32798 <fputs@plt+0xf2ed3c>
    6214:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    6218:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    621c:	subsmi	r9, sl, r5, lsl #22
    6220:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6224:	andlt	sp, r7, r5, ror #2
    6228:	mvnshi	lr, #12386304	; 0xbd0000
    622c:	blmi	d8ea54 <fputs@plt+0xd8aff8>
    6230:	strtmi	r9, [r9], -r0, lsl #4
    6234:	ldrbtmi	r4, [fp], #-2613	; 0xfffff5cb
    6238:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    623c:			; <UNDEFINED> instruction: 0xf876f018
    6240:	mvnle	r2, r0, lsl #16
    6244:	blmi	c8eac4 <fputs@plt+0xc8b068>
    6248:	strtmi	r9, [r9], -r0, lsl #4
    624c:	ldrbtmi	r4, [fp], #-2609	; 0xfffff5cf
    6250:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    6254:			; <UNDEFINED> instruction: 0xf86af018
    6258:			; <UNDEFINED> instruction: 0xf380fab0
    625c:	svccs	0x0000095b
    6260:	movwcs	fp, #3848	; 0xf08
    6264:			; <UNDEFINED> instruction: 0x4638b15b
    6268:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    626c:	ldrtmi	r4, [fp], -sl, lsr #20
    6270:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    6274:	andls	r3, r0, r1
    6278:			; <UNDEFINED> instruction: 0xf0184620
    627c:	stmdacs	r0, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
    6280:			; <UNDEFINED> instruction: 0xf7fdd1c7
    6284:	strmi	lr, [r1], -lr, lsr #21
    6288:			; <UNDEFINED> instruction: 0xf0054648
    628c:	strtmi	pc, [r9], -sp, lsr #19
    6290:	strtmi	r4, [r0], -r2, lsl #12
    6294:	cdp2	0, 15, cr15, cr2, cr1, {0}
    6298:			; <UNDEFINED> instruction: 0xf380fab0
    629c:			; <UNDEFINED> instruction: 0xf1b8095b
    62a0:	svclt	0x00080f00
    62a4:	blcs	eeac <fputs@plt+0xb450>
    62a8:	blls	43a57c <fputs@plt+0x436b20>
    62ac:	bmi	6d7b58 <fputs@plt+0x6d40fc>
    62b0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    62b4:	strbmi	r9, [r3], -r0, lsl #6
    62b8:			; <UNDEFINED> instruction: 0xf838f018
    62bc:	vmov.i64	d16, #0xffffff000000ff00
    62c0:	b	108eee4 <fputs@plt+0x108b488>
    62c4:	vsubl.u8	q11, d6, d6
    62c8:	b	10966ec <fputs@plt+0x1092c90>
    62cc:	andcs	r4, r0, #201326592	; 0xc000000
    62d0:	movwcs	lr, #6723	; 0x1a43
    62d4:	stmib	sp, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    62d8:	stmdacs	r0, {r0, r1, r8, r9, sp}
    62dc:	andcs	sp, r8, #1073741862	; 0x40000026
    62e0:	bmi	3eaae8 <fputs@plt+0x3e708c>
    62e4:	strtmi	sl, [r9], -r3, lsl #22
    62e8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    62ec:			; <UNDEFINED> instruction: 0xf81ef018
    62f0:			; <UNDEFINED> instruction: 0xf7fde78f
    62f4:	svclt	0x0000eaac
    62f8:	andeq	r4, r3, ip, lsl #23
    62fc:	andeq	r0, r0, r4, ror #4
    6300:	andeq	ip, r1, lr, ror #22
    6304:	andeq	r4, r3, r2, ror #22
    6308:	andeq	ip, r1, r6, lsr fp
    630c:	andeq	ip, r1, sl, lsr fp
    6310:	andeq	ip, r1, r2, asr r7
    6314:	andeq	ip, r1, lr, lsr #22
    6318:	andeq	ip, r1, lr, lsl fp
    631c:	andeq	ip, r1, r6, ror #21
    6320:			; <UNDEFINED> instruction: 0x0001cabe
    6324:			; <UNDEFINED> instruction: 0x4604b570
    6328:			; <UNDEFINED> instruction: 0x460d4610
    632c:	b	1ac4328 <fputs@plt+0x1ac08cc>
    6330:	tstcc	r1, r1, lsr #16
    6334:	strmi	r0, [r6], -r9, lsl #1
    6338:			; <UNDEFINED> instruction: 0xf7fd6828
    633c:	stmdavs	r2!, {r3, r6, r8, r9, fp, sp, lr, pc}
    6340:			; <UNDEFINED> instruction: 0x46031c51
    6344:	eorvs	r6, r1, r8, lsr #32
    6348:			; <UNDEFINED> instruction: 0xf8432000
    634c:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    6350:	svcmi	0x00f0e92d
    6354:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    6358:	andcs	r8, r0, #2048	; 0x800
    635c:	ldrtgt	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6360:			; <UNDEFINED> instruction: 0xf8df4605
    6364:	ldrbtmi	r6, [ip], #1072	; 0x430
    6368:	bne	441b90 <fputs@plt+0x43e134>
    636c:	sfmpl	f7, 1, [ip, #-692]!	; 0xfffffd4c
    6370:	svcge	0x001c447e
    6374:	bleq	1b427b0 <fputs@plt+0x1b3ed54>
    6378:			; <UNDEFINED> instruction: 0xf8df9312
    637c:			; <UNDEFINED> instruction: 0x9711341c
    6380:			; <UNDEFINED> instruction: 0xf85c460f
    6384:	ldmdavs	fp, {r0, r1, ip, sp}
    6388:	strcc	pc, [r4, #-2253]!	; 0xfffff733
    638c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6390:	ldrbcc	pc, [r8, #-2269]	; 0xfffff723	; <UNPREDICTABLE>
    6394:			; <UNDEFINED> instruction: 0xf8dd961c
    6398:	tstls	r3, #96, 10	; 0x18000000
    639c:	ldrbcc	pc, [ip, #-2269]	; 0xfffff723	; <UNPREDICTABLE>
    63a0:	tstls	r4, #22020096	; 0x1500000
    63a4:	movwls	sl, #44005	; 0xabe5
    63a8:			; <UNDEFINED> instruction: 0xf82ef016
    63ac:	andcs	r4, r0, #34603008	; 0x2100000
    63b0:	strtmi	r4, [r8], -r3, lsl #12
    63b4:			; <UNDEFINED> instruction: 0xf0169317
    63b8:	ldrtmi	pc, [r9], -r7, lsr #16	; <UNPREDICTABLE>
    63bc:	svcge	0x001a2200
    63c0:	strtmi	r4, [r8], -r3, lsl #12
    63c4:			; <UNDEFINED> instruction: 0xf0169316
    63c8:			; <UNDEFINED> instruction: 0x4621f81f
    63cc:	strmi	r2, [r3], -r0, lsl #4
    63d0:	ldrmi	r4, [r8], r8, lsr #12
    63d4:			; <UNDEFINED> instruction: 0xf0169307
    63d8:			; <UNDEFINED> instruction: 0xf8cdf817
    63dc:			; <UNDEFINED> instruction: 0xf8dd8008
    63e0:	biccs	r8, r8, #40	; 0x28
    63e4:	bmi	ffb98ba0 <fputs@plt+0xffb95144>
    63e8:	tstls	r1, r9, ror r4
    63ec:			; <UNDEFINED> instruction: 0x4619447a
    63f0:	andcs	r9, r0, #0, 4
    63f4:	andcs	lr, r0, #3260416	; 0x31c000
    63f8:	strmi	r2, [r6], -r1, lsl #4
    63fc:	strls	r4, [r8], -r0, asr #12
    6400:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6404:	ldrtmi	r4, [r8], -r7, ror #21
    6408:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
    640c:			; <UNDEFINED> instruction: 0xff8af7ff
    6410:			; <UNDEFINED> instruction: 0xf0402800
    6414:	strbmi	r8, [r2], -r5, asr #2
    6418:			; <UNDEFINED> instruction: 0x46384659
    641c:			; <UNDEFINED> instruction: 0xff82f7ff
    6420:	stmdacs	r0, {r2, r3, ip, pc}
    6424:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
    6428:			; <UNDEFINED> instruction: 0xf10d4adf
    642c:	strtmi	r0, [r1], -r4, ror #16
    6430:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    6434:			; <UNDEFINED> instruction: 0xf0164643
    6438:			; <UNDEFINED> instruction: 0x4606fa19
    643c:			; <UNDEFINED> instruction: 0xf0002800
    6440:			; <UNDEFINED> instruction: 0xf8d88124
    6444:	blcs	1244c <fputs@plt+0xe9f0>
    6448:	strcs	sp, [r1], #-374	; 0xfffffe8a
    644c:	cmncs	r4, r8, asr #5
    6450:	strls	r9, [r5], #-516	; 0xfffffdfc
    6454:	subsmi	pc, ip, #-805306368	; 0xd0000000
    6458:	cfmulsge	mvf9, mvf13, mvf0
    645c:	strtmi	r9, [r8], -r3, lsl #4
    6460:	strls	r9, [r1], -r2, lsl #2
    6464:	ldmib	r7, {r0, r4, r8, r9, fp, ip, pc}^
    6468:			; <UNDEFINED> instruction: 0xf0032100
    646c:			; <UNDEFINED> instruction: 0xf1b0fb67
    6470:	vmlsl.s8	q8, d0, d0
    6474:			; <UNDEFINED> instruction: 0xf0008162
    6478:			; <UNDEFINED> instruction: 0x46318152
    647c:	movwcs	r4, #1576	; 0x628
    6480:			; <UNDEFINED> instruction: 0xf0024652
    6484:	pkhtbmi	pc, r3, r3, asr #30	; <UNPREDICTABLE>
    6488:			; <UNDEFINED> instruction: 0xf0002800
    648c:	ldmdavs	lr!, {r0, r2, r5, r6, r8, pc}
    6490:	vcge.f32	d18, d0, d0
    6494:			; <UNDEFINED> instruction: 0xf8d78120
    6498:	strcs	r8, [r0], #-4
    649c:	streq	lr, [r6], r8, lsl #22
    64a0:	strbmi	r4, [r1], r5, asr #12
    64a4:	bleq	144610 <fputs@plt+0x140bb4>
    64a8:			; <UNDEFINED> instruction: 0xf7fd3401
    64ac:	strbmi	lr, [lr, #-2248]	; 0xfffff738
    64b0:	mvnsle	r4, r4, lsl #8
    64b4:			; <UNDEFINED> instruction: 0xf7fd4620
    64b8:			; <UNDEFINED> instruction: 0x4681e9b2
    64bc:			; <UNDEFINED> instruction: 0xf0002800
    64c0:	strcs	r8, [r0], #-348	; 0xfffffea4
    64c4:	bl	260570 <fputs@plt+0x25cb14>
    64c8:			; <UNDEFINED> instruction: 0xf7fd0004
    64cc:			; <UNDEFINED> instruction: 0xf855e914
    64d0:			; <UNDEFINED> instruction: 0xf7fd0b04
    64d4:	strcc	lr, [r1], #-2228	; 0xfffff74c
    64d8:	strmi	r4, [r4], #-686	; 0xfffffd52
    64dc:	strcs	sp, [r0, #-498]	; 0xfffffe0e
    64e0:	and	r4, r0, r3, asr #12
    64e4:			; <UNDEFINED> instruction: 0xf853687b
    64e8:	strcc	r0, [r1, #-37]	; 0xffffffdb
    64ec:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64f0:	addsmi	r6, sp, #3866624	; 0x3b0000
    64f4:	ldmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
    64f8:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64fc:			; <UNDEFINED> instruction: 0xf8c39b13
    6500:	blls	4ae508 <fputs@plt+0x4aaaac>
    6504:	andlt	pc, r0, r3, asr #17
    6508:			; <UNDEFINED> instruction: 0xf8c39b14
    650c:	blls	56a514 <fputs@plt+0x566ab8>
    6510:	bmi	fe99e588 <fputs@plt+0xfe99ab2c>
    6514:	ldrbtmi	r4, [sl], #-2976	; 0xfffff460
    6518:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    651c:	strcc	pc, [r4, #-2269]!	; 0xfffff723
    6520:			; <UNDEFINED> instruction: 0xf04f405a
    6524:			; <UNDEFINED> instruction: 0xf0400300
    6528:	stmdals	ip, {r1, r2, r5, r8, pc}
    652c:	sfmpl	f7, 1, [ip, #-52]!	; 0xffffffcc
    6530:	blhi	c182c <fputs@plt+0xbddd0>
    6534:	svchi	0x00f0e8bd
    6538:	movwls	r1, #39107	; 0x98c3
    653c:	svclt	0x003c4298
    6540:	movwls	r9, #47884	; 0xbb0c
    6544:	blmi	fe6bae08 <fputs@plt+0xfe6b73ac>
    6548:	ldrbtmi	r4, [fp], #-1722	; 0xfffff946
    654c:	movwcs	r9, #782	; 0x30e
    6550:	blmi	fe62b18c <fputs@plt+0xfe627730>
    6554:	movwls	r4, #62587	; 0xf47b
    6558:	ldrbtmi	r4, [fp], #-2967	; 0xfffff469
    655c:	bcc	fe441d84 <fputs@plt+0xfe43e328>
    6560:	bne	441dc8 <fputs@plt+0x43e36c>
    6564:			; <UNDEFINED> instruction: 0x46284632
    6568:	blx	fe3c2578 <fputs@plt+0xfe3beb1c>
    656c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    6570:	blls	23ce08 <fputs@plt+0x2393ac>
    6574:	ldmibmi	r1, {r1, r4, r5, r9, sl, lr}
    6578:	movwls	r2, #1
    657c:	blls	1d7768 <fputs@plt+0x1d3d0c>
    6580:	svc	0x00a2f7fc
    6584:	blcs	2d1b8 <fputs@plt+0x2975c>
    6588:	rscshi	pc, r1, r0
    658c:			; <UNDEFINED> instruction: 0xf7fd4630
    6590:	blls	2806f0 <fputs@plt+0x27cc94>
    6594:	strmi	r3, [r6], #-1
    6598:	mvnle	r4, #-536870903	; 0xe0000009
    659c:	ldrbmi	r9, [r7], -sp, lsl #22
    65a0:			; <UNDEFINED> instruction: 0xf47f2b00
    65a4:	stmibmi	r6, {r1, r4, r6, r8, r9, sl, fp, sp, pc}
    65a8:	ldmib	sp, {r0, sp}^
    65ac:	ldrbtmi	r2, [r9], #-775	; 0xfffffcf9
    65b0:	svc	0x008af7fc
    65b4:	msreq	CPSR_fc, #111	; 0x6f
    65b8:	str	r9, [sl, ip, lsl #6]!
    65bc:	ldmdbmi	ip, {r0, r2, r3, r9, ip, sp, lr, pc}^
    65c0:	strbmi	r2, [r1], -r8, asr #7
    65c4:	strbmi	r4, [sl], -r8, lsr #12
    65c8:	blx	1fc2628 <fputs@plt+0x1fbebcc>
    65cc:	blle	1c905d4 <fputs@plt+0x1c8cb78>
    65d0:	ldrbmi	r4, [r9], -sl, asr #12
    65d4:			; <UNDEFINED> instruction: 0xf7ff4650
    65d8:	strmi	pc, [r7], -r5, lsr #29
    65dc:	cmple	pc, r0, lsl #16
    65e0:	biccs	r9, r8, #28672	; 0x7000
    65e4:	stmdals	sl, {r0, r3, r4, r9, sl, lr}
    65e8:	bls	3aadf8 <fputs@plt+0x3a739c>
    65ec:	bls	3eadf8 <fputs@plt+0x3e739c>
    65f0:	andcs	r9, r1, #0, 4
    65f4:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    65f8:	strtmi	r4, [r8], -r1, asr #12
    65fc:	ldc2l	0, cr15, [r6], {21}
    6600:	blle	1c4de18 <fputs@plt+0x1c4a3bc>
    6604:	subhi	pc, r0, sp, asr #17
    6608:	bhi	fe441e70 <fputs@plt+0xfe43e414>
    660c:	strtmi	r2, [r1], -r0, lsl #4
    6610:			; <UNDEFINED> instruction: 0xf0154628
    6614:	andcs	pc, r4, #3984	; 0xf90
    6618:			; <UNDEFINED> instruction: 0xf7fd4641
    661c:	ldmdblt	r0!, {r2, r3, r6, r7, r8, fp, sp, lr, pc}^
    6620:	strbmi	r2, [sl], -r8, asr #7
    6624:	strtmi	r4, [r8], -r1, lsr #12
    6628:	blx	13c2688 <fputs@plt+0x13bec2c>
    662c:	blle	1090634 <fputs@plt+0x108cbd8>
    6630:	ldrbmi	r4, [r9], -sl, asr #12
    6634:			; <UNDEFINED> instruction: 0xf7ff4650
    6638:	bllt	fe246014 <fputs@plt+0xfe2425b8>
    663c:	strtmi	r3, [r1], -r1, lsl #14
    6640:			; <UNDEFINED> instruction: 0xf0154628
    6644:	cdpne	12, 0, cr15, cr4, cr3, {7}
    6648:			; <UNDEFINED> instruction: 0xf8dddae0
    664c:	svccs	0x00008040
    6650:	bmi	173a780 <fputs@plt+0x1736d24>
    6654:	strtmi	r4, [r8], -r1, asr #12
    6658:			; <UNDEFINED> instruction: 0xf015447a
    665c:	mcrrne	15, 7, pc, r3, cr9	; <UNPREDICTABLE>
    6660:	andle	r4, lr, r1, lsl #12
    6664:	blle	12d066c <fputs@plt+0x12ccc10>
    6668:	strbmi	r2, [sl], -r8, asr #7
    666c:			; <UNDEFINED> instruction: 0xf0164628
    6670:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, ip, sp, lr, pc}
    6674:			; <UNDEFINED> instruction: 0x464adb1f
    6678:			; <UNDEFINED> instruction: 0x46504659
    667c:	mrc2	7, 2, pc, cr2, cr15, {7}
    6680:	blls	374c48 <fputs@plt+0x3711ec>
    6684:	movwls	r3, #54017	; 0xd301
    6688:	cdpmi	7, 4, cr14, cr15, cr0, {4}
    668c:			; <UNDEFINED> instruction: 0xf8c8230b
    6690:	movwcs	r3, #4096	; 0x1000
    6694:	movwls	r4, #46206	; 0xb47e
    6698:	movweq	pc, #45318	; 0xb106	; <UNPREDICTABLE>
    669c:	ldrb	r9, [r2, -r9, lsl #6]
    66a0:	andcs	r4, r1, sl, asr #18
    66a4:	movwcs	lr, #31197	; 0x79dd
    66a8:			; <UNDEFINED> instruction: 0xf7fc4479
    66ac:			; <UNDEFINED> instruction: 0xf06fef0e
    66b0:	movwls	r0, #49931	; 0xc30b
    66b4:			; <UNDEFINED> instruction: 0xf06fe72d
    66b8:	movwls	r0, #49921	; 0xc301
    66bc:			; <UNDEFINED> instruction: 0xf95cf018
    66c0:	stmdbmi	r3, {r3, r8, r9, fp, ip, pc}^
    66c4:	movwls	r4, #1586	; 0x632
    66c8:	blls	1d78b4 <fputs@plt+0x1d3e58>
    66cc:	andcs	r9, r1, r1
    66d0:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    66d4:	andcs	lr, r0, sp, lsl r7
    66d8:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66dc:	stmdacs	r0, {r0, r7, r9, sl, lr}
    66e0:	ldmdavs	r8!, {r0, r1, r3, r6, ip, lr, pc}^
    66e4:	str	r2, [r7, -r0, lsl #8]
    66e8:	andcs	r4, r1, sl, lsr r9
    66ec:	movwcs	lr, #31197	; 0x79dd
    66f0:	strteq	pc, [r9], #-111	; 0xffffff91
    66f4:			; <UNDEFINED> instruction: 0x96004479
    66f8:			; <UNDEFINED> instruction: 0xf7fc940c
    66fc:	str	lr, [r8, -r6, ror #29]
    6700:			; <UNDEFINED> instruction: 0xf93af018
    6704:	blls	218bdc <fputs@plt+0x215180>
    6708:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    670c:	andls	r9, r1, r0, lsl #12
    6710:			; <UNDEFINED> instruction: 0xf7fc2001
    6714:			; <UNDEFINED> instruction: 0xf06feeda
    6718:	movwls	r0, #49924	; 0xc304
    671c:			; <UNDEFINED> instruction: 0xf018e6f9
    6720:	stmdbmi	lr!, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}
    6724:	bls	5ed384 <fputs@plt+0x5e9928>
    6728:	andls	r4, r0, r9, ror r4
    672c:			; <UNDEFINED> instruction: 0xf06f4620
    6730:	strls	r0, [ip], #-1045	; 0xfffffbeb
    6734:	mcr	7, 6, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    6738:	andcs	lr, r0, fp, ror #13
    673c:	movweq	pc, #16495	; 0x406f	; <UNPREDICTABLE>
    6740:			; <UNDEFINED> instruction: 0xf018930c
    6744:	stmdbmi	r6!, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
    6748:	bls	5ed3a8 <fputs@plt+0x5e994c>
    674c:	andls	r4, r0, r9, ror r4
    6750:			; <UNDEFINED> instruction: 0xf7fc4620
    6754:			; <UNDEFINED> instruction: 0xe6dceeba
    6758:	strtmi	r4, [r0], -r2, lsr #18
    675c:	andscc	lr, r6, #3620864	; 0x374000
    6760:			; <UNDEFINED> instruction: 0xf7fc4479
    6764:			; <UNDEFINED> instruction: 0xf06feeb2
    6768:	movwls	r0, #49931	; 0xc30b
    676c:			; <UNDEFINED> instruction: 0xf06fe6d1
    6770:	movwls	r0, #49921	; 0xc301
    6774:			; <UNDEFINED> instruction: 0xf7fde6cd
    6778:	ldmdbmi	fp, {r1, r3, r5, r6, fp, sp, lr, pc}
    677c:	ldmib	sp, {r0, sp}^
    6780:	ldrbtmi	r3, [r9], #-534	; 0xfffffdea
    6784:	mcr	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    6788:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    678c:	strb	r9, [r0], ip, lsl #6
    6790:	andeq	r4, r3, r2, lsl sl
    6794:	andeq	pc, r1, r8, lsl #15
    6798:	andeq	r0, r0, r4, ror #4
    679c:	ldrdeq	ip, [r1], -r0
    67a0:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    67a4:	andeq	r2, r2, r6, asr r5
    67a8:	muleq	r1, lr, r9
    67ac:	andeq	r4, r3, r2, ror #16
    67b0:	andeq	ip, r1, lr, ror #16
    67b4:	andeq	ip, r1, r4, ror r8
    67b8:	andeq	ip, r1, r6, lsr r9
    67bc:	andeq	ip, r1, r0, ror #16
    67c0:	andeq	ip, r1, r6, lsr r9
    67c4:	andeq	ip, r1, r0, asr #16
    67c8:	andeq	ip, r1, ip, asr #26
    67cc:	andeq	ip, r1, r4, ror r8
    67d0:	andeq	ip, r1, r4, lsl #17
    67d4:	andeq	ip, r1, r0, lsr #14
    67d8:	muleq	r1, r6, r7
    67dc:	muleq	r1, r0, r8
    67e0:	andeq	ip, r1, r0, asr #16
    67e4:	andeq	ip, r1, r8, lsl #17
    67e8:	muleq	r1, r6, r8
    67ec:	addlt	fp, r4, r0, ror r5
    67f0:	stcmi	14, cr4, [r3, #-136]!	; 0xffffff78
    67f4:	ldmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    67f8:	bmi	893824 <fputs@plt+0x88fdc8>
    67fc:			; <UNDEFINED> instruction: 0x460e5975
    6800:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    6804:			; <UNDEFINED> instruction: 0xf04f9503
    6808:	strls	r0, [r0], #-1280	; 0xfffffb00
    680c:			; <UNDEFINED> instruction: 0xf0174605
    6810:	stclne	13, cr15, [r2], {141}	; 0x8d
    6814:	strmi	sp, [r4], -ip, lsr #32
    6818:	andcs	fp, r4, #224, 18	; 0x380000
    681c:	bls	22b024 <fputs@plt+0x2275c8>
    6820:	ldrtmi	sl, [r1], -r2, lsl #22
    6824:	blt	5180cc <fputs@plt+0x514670>
    6828:	strls	r4, [r2], #-2583	; 0xfffff5e9
    682c:			; <UNDEFINED> instruction: 0xf017447a
    6830:	stclne	13, cr15, [r3], {125}	; 0x7d
    6834:	andsle	r4, fp, r4, lsl #12
    6838:	bmi	534ea0 <fputs@plt+0x531444>
    683c:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    6840:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6844:	subsmi	r9, sl, r3, lsl #22
    6848:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    684c:			; <UNDEFINED> instruction: 0x4620d113
    6850:	ldcllt	0, cr11, [r0, #-16]!
    6854:	strmi	r4, [r2], -lr, lsl #18
    6858:	ldrbtmi	r2, [r9], #-1
    685c:	mrc	7, 1, APSR_nzcv, cr4, cr12, {7}
    6860:	stmdbmi	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6864:	andcs	r4, r1, r2, lsl #12
    6868:			; <UNDEFINED> instruction: 0xf7fc4479
    686c:	strb	lr, [r4, lr, lsr #28]!
    6870:	ldreq	pc, [fp], #-111	; 0xffffff91
    6874:			; <UNDEFINED> instruction: 0xf7fce7e1
    6878:	svclt	0x0000efea
    687c:	andeq	r4, r3, r4, lsl #11
    6880:	andeq	r0, r0, r4, ror #4
    6884:	strdeq	pc, [r1], -r8
    6888:	ldrdeq	ip, [r1], -r0
    688c:	andeq	r4, r3, sl, lsr r5
    6890:	strdeq	ip, [r1], -sl
    6894:	andeq	ip, r1, r0, lsr #16
    6898:			; <UNDEFINED> instruction: 0x4619b5f0
    689c:	ldrmi	r4, [sp], -sl, lsr #28
    68a0:	addlt	r4, r5, sl, lsr #22
    68a4:			; <UNDEFINED> instruction: 0x4614447e
    68a8:	andcs	r4, r0, #16, 12	; 0x1000000
    68ac:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    68b0:			; <UNDEFINED> instruction: 0xf04f9303
    68b4:			; <UNDEFINED> instruction: 0xf0150300
    68b8:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    68bc:	blge	7a9b0 <fputs@plt+0x76f54>
    68c0:	strtmi	r4, [r9], -sl, ror #12
    68c4:			; <UNDEFINED> instruction: 0xf0004620
    68c8:			; <UNDEFINED> instruction: 0x4606fe93
    68cc:	bmi	835574 <fputs@plt+0x831b18>
    68d0:	strtmi	sl, [r9], -r2, lsl #22
    68d4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    68d8:			; <UNDEFINED> instruction: 0xffc8f015
    68dc:	bmi	772e64 <fputs@plt+0x76f408>
    68e0:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    68e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    68e8:	subsmi	r9, sl, r3, lsl #22
    68ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    68f0:	ldrtmi	sp, [r0], -r8, lsr #2
    68f4:	ldcllt	0, cr11, [r0, #20]!
    68f8:	ldclne	15, cr9, [fp], #-8
    68fc:	bmi	5bad54 <fputs@plt+0x5b72f8>
    6900:	strtmi	r4, [r0], -r9, lsr #12
    6904:			; <UNDEFINED> instruction: 0xf015447a
    6908:	andcc	pc, r1, r3, lsr #28
    690c:	ldmdami	r3, {r0, r1, r2, r5, r6, r7, r9, fp, ip, lr, pc}
    6910:	ldrbtmi	r4, [r8], #-1598	; 0xfffff9c2
    6914:	svc	0x00faf7fc
    6918:	ldmdami	r1, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    691c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    6920:			; <UNDEFINED> instruction: 0xf7fc4478
    6924:			; <UNDEFINED> instruction: 0xe7daeff4
    6928:			; <UNDEFINED> instruction: 0xf04f480e
    692c:	ldrbtmi	r3, [r8], #-1791	; 0xfffff901
    6930:	svc	0x00ecf7fc
    6934:	stmdami	ip, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6938:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    693c:			; <UNDEFINED> instruction: 0xf7fc4478
    6940:	strb	lr, [ip, r6, ror #31]
    6944:	svc	0x0082f7fc
    6948:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    694c:	andeq	r0, r0, r4, ror #4
    6950:	andeq	ip, r1, r6, lsr #16
    6954:	muleq	r3, r6, r4
    6958:	muleq	r1, r4, r5
    695c:	andeq	ip, r1, r2, lsl #16
    6960:	andeq	ip, r1, ip, lsr #15
    6964:			; <UNDEFINED> instruction: 0x0001c7ba
    6968:	andeq	ip, r1, r8, ror r7
    696c:	svcmi	0x00f0e92d
    6970:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    6974:	ldrtmi	r8, [r9], r2, lsl #22
    6978:	strmi	r4, [lr], -ip, lsr #31
    697c:			; <UNDEFINED> instruction: 0x46194610
    6980:			; <UNDEFINED> instruction: 0x4615447f
    6984:			; <UNDEFINED> instruction: 0x461cb0b5
    6988:	blge	4311cc <fputs@plt+0x42d770>
    698c:	cdpmi	6, 10, cr9, cr8, cr12, {0}
    6990:	ldmdavs	r6!, {r1, r2, r3, r4, r5, r7, r8, fp, ip, lr}
    6994:			; <UNDEFINED> instruction: 0xf04f9633
    6998:	cdpls	6, 4, cr0, cr0, cr0, {0}
    699c:	cdpls	6, 4, cr9, cr2, cr10, {0}
    69a0:	cdpls	6, 4, cr9, cr3, cr8, {0}
    69a4:			; <UNDEFINED> instruction: 0xf000960b
    69a8:	andls	pc, r7, r3, lsr #28
    69ac:			; <UNDEFINED> instruction: 0xf0402800
    69b0:			; <UNDEFINED> instruction: 0x46218132
    69b4:	strtmi	r9, [r8], -r7, lsl #20
    69b8:	stc2	0, cr15, [r6, #-84]!	; 0xffffffac
    69bc:	strmi	r4, [r3], r1, lsr #12
    69c0:			; <UNDEFINED> instruction: 0xf0154628
    69c4:			; <UNDEFINED> instruction: 0xee08faf3
    69c8:	vmovne	s8, fp
    69cc:	bls	107d7ac <fputs@plt+0x1079d50>
    69d0:	blmi	fe618310 <fputs@plt+0xfe6148b4>
    69d4:			; <UNDEFINED> instruction: 0xf8df2a00
    69d8:	ldrbtmi	r8, [fp], #-608	; 0xfffffda0
    69dc:	subslt	pc, ip, #14614528	; 0xdf0000
    69e0:	movwcs	fp, #3848	; 0xf08
    69e4:	blmi	fe5ab610 <fputs@plt+0xfe5a7bb4>
    69e8:	ldrbtmi	r4, [fp], #1272	; 0x4f8
    69ec:	movwls	r4, #54395	; 0xd47b
    69f0:	teqlt	r6, sp
    69f4:	andcs	r4, r9, #56, 12	; 0x3800000
    69f8:			; <UNDEFINED> instruction: 0xf7fc4659
    69fc:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6a00:	strtmi	sp, [r1], -sp, rrx
    6a04:			; <UNDEFINED> instruction: 0xf0154628
    6a08:	vmlane.f64	d15, d4, d1
    6a0c:	andcs	sp, r0, #88064	; 0x15800
    6a10:	strtmi	r4, [r8], -r1, lsr #12
    6a14:	ldc2l	0, cr15, [r8], #84	; 0x54
    6a18:	strbmi	r2, [r1], -r4, lsl #4
    6a1c:			; <UNDEFINED> instruction: 0xf7fc4607
    6a20:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6a24:	strmi	sp, [r2], -r5, ror #3
    6a28:	strtmi	r4, [r8], -r1, lsr #12
    6a2c:	bvc	4011a8 <fputs@plt+0x3fd74c>
    6a30:	stc2l	0, cr15, [sl], #84	; 0x54
    6a34:			; <UNDEFINED> instruction: 0x4621aa15
    6a38:	strtmi	r4, [r8], -r1, lsl #13
    6a3c:	blx	fe942a48 <fputs@plt+0xfe93efec>
    6a40:			; <UNDEFINED> instruction: 0xf0402800
    6a44:	blge	8e6dbc <fputs@plt+0x8e3360>
    6a48:			; <UNDEFINED> instruction: 0x4651aa13
    6a4c:	ldrtmi	r9, [r8], -r0, lsl #4
    6a50:	movwls	r9, #23061	; 0x5a15
    6a54:	blx	1242a62 <fputs@plt+0x123f006>
    6a58:	andls	r9, r6, r5, lsl #22
    6a5c:			; <UNDEFINED> instruction: 0xf0402800
    6a60:			; <UNDEFINED> instruction: 0xf8df80c1
    6a64:	strtmi	sl, [r1], -r0, ror #3
    6a68:	qadd16mi	r9, r8, r3
    6a6c:			; <UNDEFINED> instruction: 0x970044fa
    6a70:			; <UNDEFINED> instruction: 0xf0174652
    6a74:	stmdacs	r0, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    6a78:	svcls	0x0006d0c3
    6a7c:	strtmi	r4, [r1], -r6, lsl #12
    6a80:	ldrtmi	r4, [sl], -r8, lsr #12
    6a84:	stc2l	0, cr15, [r0], {21}
    6a88:	ldrtmi	r9, [r0], -r5
    6a8c:			; <UNDEFINED> instruction: 0xff74f017
    6a90:	blls	15904c <fputs@plt+0x1555f0>
    6a94:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
    6a98:	andcs	r9, r1, r0
    6a9c:	ldc	7, cr15, [r4, #-1008]	; 0xfffffc10
    6aa0:	cfmsub32	mvax0, mvfx3, mvfx8, mvfx3
    6aa4:			; <UNDEFINED> instruction: 0x464a3a10
    6aa8:	addshi	pc, r3, r0
    6aac:	andcs	r4, r1, r7, ror #18
    6ab0:			; <UNDEFINED> instruction: 0xf7fc4479
    6ab4:			; <UNDEFINED> instruction: 0xf06fed0a
    6ab8:	movwls	r0, #29444	; 0x7304
    6abc:	blmi	1719454 <fputs@plt+0x17159f8>
    6ac0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ac4:	blls	ce0b34 <fputs@plt+0xcdd0d8>
    6ac8:			; <UNDEFINED> instruction: 0xf04f405a
    6acc:			; <UNDEFINED> instruction: 0xf0400300
    6ad0:	stmdals	r7, {r1, r3, r5, r7, pc}
    6ad4:	ldc	0, cr11, [sp], #212	; 0xd4
    6ad8:	pop	{r1, r8, r9, fp, pc}
    6adc:	blls	22aaa4 <fputs@plt+0x227048>
    6ae0:	beq	1542f1c <fputs@plt+0x153f4c0>
    6ae4:	ldrtmi	r4, [r1], -sl, lsr #12
    6ae8:	strls	r4, [r0], #-1616	; 0xfffff9b0
    6aec:	blls	26b6fc <fputs@plt+0x267ca0>
    6af0:			; <UNDEFINED> instruction: 0x970fe9dd
    6af4:	cdp	3, 1, cr9, cr8, cr1, {0}
    6af8:			; <UNDEFINED> instruction: 0xf7ff3a10
    6afc:	strmi	pc, [r2], -r7, ror #21
    6b00:			; <UNDEFINED> instruction: 0x4621b9f8
    6b04:			; <UNDEFINED> instruction: 0xf0154628
    6b08:	ldmdbge	r2, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    6b0c:	subls	pc, ip, sp, asr #17
    6b10:	tstls	r0, r1, lsl fp
    6b14:	ldrls	r2, [r4, -r1, lsl #4]
    6b18:	pkhbtmi	sl, r4, r3, lsl #18
    6b1c:	usatmi	r9, #1, ip, lsl #16
    6b20:	ldrbmi	r6, [r0], -r7, lsl #17
    6b24:			; <UNDEFINED> instruction: 0x460747b8
    6b28:	stmdbmi	sl, {r3, r4, r5, r6, r8, ip, sp, pc}^
    6b2c:	andls	r4, r0, sl, asr #12
    6b30:	cdp	0, 1, cr2, cr8, cr1, {0}
    6b34:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
    6b38:	stcl	7, cr15, [r6], {252}	; 0xfc
    6b3c:			; <UNDEFINED> instruction: 0xf43f3702
    6b40:			; <UNDEFINED> instruction: 0xf04faf60
    6b44:	movwls	r3, #29695	; 0x73ff
    6b48:	blls	300a30 <fputs@plt+0x2fcfd4>
    6b4c:	andls	r4, r2, r1, lsr #12
    6b50:	strls	r4, [r1, -r8, lsr #12]
    6b54:	blls	2ab768 <fputs@plt+0x2a7d0c>
    6b58:	ldmib	sp, {r8, r9, ip, pc}^
    6b5c:			; <UNDEFINED> instruction: 0xf7ff2311
    6b60:			; <UNDEFINED> instruction: 0x4607fb3f
    6b64:	strmi	fp, [r6], -r8, lsr #3
    6b68:	svclt	0x00043603
    6b6c:	tsteq	fp, #111	; 0x6f	; <UNPREDICTABLE>
    6b70:	adcle	r9, r3, r7, lsl #6
    6b74:			; <UNDEFINED> instruction: 0xff00f017
    6b78:			; <UNDEFINED> instruction: 0xee184937
    6b7c:			; <UNDEFINED> instruction: 0x464a3a10
    6b80:			; <UNDEFINED> instruction: 0xf04f4479
    6b84:	strls	r3, [r7], #-1279	; 0xfffffb01
    6b88:	andcs	r9, r1, r0
    6b8c:	ldc	7, cr15, [ip], {252}	; 0xfc
    6b90:	ldmdals	r1, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
    6b94:	stc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    6b98:	bls	358424 <fputs@plt+0x3549c8>
    6b9c:			; <UNDEFINED> instruction: 0x4628463b
    6ba0:	mcr2	0, 3, pc, cr4, cr5, {0}	; <UNPREDICTABLE>
    6ba4:	andsls	r9, r6, ip, lsl #18
    6ba8:			; <UNDEFINED> instruction: 0xf43f2900
    6bac:	blls	73285c <fputs@plt+0x72ee00>
    6bb0:	ldmvs	fp, {r4, r6, r9, sl, lr}^
    6bb4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    6bb8:	svcge	0x0023f43f
    6bbc:	strmi	r4, [r6], -r7, lsr #18
    6bc0:	bcc	442428 <fputs@plt+0x43e9cc>
    6bc4:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    6bc8:	strls	r2, [r7], -r1
    6bcc:	ldcl	7, cr15, [ip], #-1008	; 0xfffffc10
    6bd0:	stmdbmi	r3!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    6bd4:	ldrbtmi	r2, [r9], #-1
    6bd8:	ldcl	7, cr15, [r6], #-1008	; 0xfffffc10
    6bdc:	tsteq	fp, #111	; 0x6f	; <UNPREDICTABLE>
    6be0:	strb	r9, [fp, -r7, lsl #6]!
    6be4:			; <UNDEFINED> instruction: 0x464b491f
    6be8:	bhi	42224 <fputs@plt+0x3e7c8>
    6bec:	bls	54ebf8 <fputs@plt+0x54b19c>
    6bf0:			; <UNDEFINED> instruction: 0xf06f4479
    6bf4:	strls	r0, [r7], #-1116	; 0xfffffba4
    6bf8:	stcl	7, cr15, [r6], #-1008	; 0xfffffc10
    6bfc:	ldmdbmi	sl, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    6c00:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    6c04:	andcs	r3, r1, r0, lsl sl
    6c08:			; <UNDEFINED> instruction: 0xf7fc4479
    6c0c:			; <UNDEFINED> instruction: 0xf06fec5e
    6c10:	movwls	r0, #29441	; 0x7301
    6c14:	ldmdami	r5, {r1, r4, r6, r8, r9, sl, sp, lr, pc}
    6c18:	mvnscc	pc, #79	; 0x4f
    6c1c:	ldrbtmi	r9, [r8], #-775	; 0xfffffcf9
    6c20:	mrc	7, 3, APSR_nzcv, cr4, cr12, {7}
    6c24:			; <UNDEFINED> instruction: 0xf7fce74a
    6c28:	svclt	0x0000ee12
    6c2c:	strdeq	r4, [r3], -r8
    6c30:	andeq	r0, r0, r4, ror #4
    6c34:	muleq	r1, r2, ip
    6c38:	andeq	ip, r1, r8, lsr #9
    6c3c:	andeq	ip, r1, lr, lsr r8
    6c40:	andeq	ip, r1, r4, lsl r3
    6c44:	strdeq	ip, [r1], -r8
    6c48:	andeq	ip, r1, r6, lsr #14
    6c4c:	andeq	ip, r1, ip, lsr r7
    6c50:			; <UNDEFINED> instruction: 0x000342b8
    6c54:	strdeq	ip, [r1], -lr
    6c58:	strdeq	ip, [r1], -r0
    6c5c:	strdeq	ip, [r1], -r2
    6c60:	andeq	ip, r1, r6, lsl r6
    6c64:	andeq	ip, r1, r4, lsl #11
    6c68:	andeq	ip, r1, r8, lsr #10
    6c6c:	andeq	ip, r1, lr, lsr #9
    6c70:	svcmi	0x00f0e92d
    6c74:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    6c78:	strmi	r8, [lr], -r2, lsl #22
    6c7c:	ldrmi	r4, [r0], -r5, lsr #24
    6c80:			; <UNDEFINED> instruction: 0x461f4693
    6c84:	addlt	r4, r5, ip, ror r4
    6c88:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx1
    6c8c:	ldmib	sp, {r4, r9, fp, lr}^
    6c90:			; <UNDEFINED> instruction: 0xf8dd8910
    6c94:			; <UNDEFINED> instruction: 0xf015a048
    6c98:	mcrne	14, 0, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    6c9c:	strtmi	sp, [r1], -sl, lsr #22
    6ca0:			; <UNDEFINED> instruction: 0xf0154658
    6ca4:	vmlane.f16	s30, s9, s6	; <UNPREDICTABLE>
    6ca8:	ands	sp, ip, r4, lsl #20
    6cac:			; <UNDEFINED> instruction: 0xf9aef015
    6cb0:	blle	60e4c8 <fputs@plt+0x60aa6c>
    6cb4:	ldrtmi	r4, [r1], -r3, lsr #12
    6cb8:			; <UNDEFINED> instruction: 0x4628465a
    6cbc:	andge	pc, ip, sp, asr #17
    6cc0:	andls	pc, r8, sp, asr #17
    6cc4:	andhi	pc, r4, sp, asr #17
    6cc8:			; <UNDEFINED> instruction: 0xf7ff9700
    6ccc:	strtmi	pc, [r1], -r5, ror #27
    6cd0:	ldrbmi	r4, [r8], -r3, lsl #12
    6cd4:	blcs	1854c <fputs@plt+0x14af0>
    6cd8:	strtmi	sp, [r0], -r8, ror #1
    6cdc:	ldc	0, cr11, [sp], #20
    6ce0:	pop	{r1, r8, r9, fp, pc}
    6ce4:	strcs	r8, [r0], #-4080	; 0xfffff010
    6ce8:	andlt	r4, r5, r0, lsr #12
    6cec:	blhi	c1fe8 <fputs@plt+0xbe58c>
    6cf0:	svchi	0x00f0e8bd
    6cf4:	mcr2	0, 2, pc, cr0, cr7, {0}	; <UNPREDICTABLE>
    6cf8:	vnmls.f16	s8, s16, s14
    6cfc:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    6d00:	andcs	r4, r1, r3, lsl #12
    6d04:	bl	ff844cfc <fputs@plt+0xff8412a0>
    6d08:	andlt	r4, r5, r0, lsr #12
    6d0c:	blhi	c2008 <fputs@plt+0xbe5ac>
    6d10:	svchi	0x00f0e8bd
    6d14:	andeq	fp, r1, ip, ror #23
    6d18:	andeq	fp, r1, sl, ror fp
    6d1c:	svcmi	0x00f0e92d
    6d20:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    6d24:	strmi	r8, [sl], -r4, lsl #22
    6d28:	pkhbtmi	r4, r3, lr, lsl #31
    6d2c:	cfmadd32	mvax1, mvfx4, mvfx9, mvfx8
    6d30:	bmi	fe751578 <fputs@plt+0xfe74db1c>
    6d34:	ldrbtmi	fp, [pc], #-159	; 6d3c <fputs@plt+0x32e0>
    6d38:	movwls	r4, #21626	; 0x547a
    6d3c:	blmi	fe6d8628 <fputs@plt+0xfe6d4bcc>
    6d40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d44:			; <UNDEFINED> instruction: 0xf04f931d
    6d48:	ldmib	sp, {r8, r9}^
    6d4c:	movwls	r4, #17196	; 0x432c
    6d50:	movwls	r9, #27438	; 0x6b2e
    6d54:	mrc2	0, 4, pc, cr8, cr5, {0}
    6d58:	vmull.p8	<illegal reg q8.5>, d0, d6
    6d5c:	ldrtmi	r8, [r1], -sl, lsl #2
    6d60:			; <UNDEFINED> instruction: 0xf0154628
    6d64:	vmlane.f16	s30, s14, s7	; <UNPREDICTABLE>
    6d68:	strtmi	sp, [r0], pc, lsr #22
    6d6c:	bvs	4425d8 <fputs@plt+0x43eb7c>
    6d70:	strls	lr, [r4], #-2525	; 0xfffff623
    6d74:			; <UNDEFINED> instruction: 0xa018f8dd
    6d78:	ldrtmi	lr, [r9], -r5
    6d7c:			; <UNDEFINED> instruction: 0xf0154628
    6d80:	vmlsne.f16	s30, s14, s10	; <UNPREDICTABLE>
    6d84:	ldrtmi	sp, [fp], -r0, lsr #22
    6d88:	ldrtmi	r4, [r1], -sl, lsr #12
    6d8c:			; <UNDEFINED> instruction: 0xf8cd4658
    6d90:			; <UNDEFINED> instruction: 0xf8cda00c
    6d94:			; <UNDEFINED> instruction: 0xf8cd9008
    6d98:	strls	r8, [r0], #-4
    6d9c:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    6da0:	rscle	r2, sl, r0, lsl #16
    6da4:	bmi	fe0985c4 <fputs@plt+0xfe094b68>
    6da8:	ldrbtmi	r4, [sl], #-2944	; 0xfffff480
    6dac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6db0:	subsmi	r9, sl, sp, lsl fp
    6db4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6db8:	rscshi	pc, r1, r0, asr #32
    6dbc:	andslt	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
    6dc0:	blhi	1420bc <fputs@plt+0x13e660>
    6dc4:	svchi	0x00f0e8bd
    6dc8:			; <UNDEFINED> instruction: 0xf1bb4644
    6dcc:			; <UNDEFINED> instruction: 0xf0000f00
    6dd0:	cdpmi	0, 7, cr8, cr8, cr8, {5}
    6dd4:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    6dd8:			; <UNDEFINED> instruction: 0xf0154631
    6ddc:	mcrne	14, 0, pc, cr1, cr5, {2}	; <UNPREDICTABLE>
    6de0:	sbcshi	pc, r1, r0, asr #5
    6de4:			; <UNDEFINED> instruction: 0xf0154628
    6de8:			; <UNDEFINED> instruction: 0xf1b0f8e1
    6dec:	vmlal.s8	q8, d0, d0
    6df0:	bmi	1c67058 <fputs@plt+0x1c635fc>
    6df4:	blmi	1c51dfc <fputs@plt+0x1c4e3a0>
    6df8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    6dfc:	movwcs	fp, #3848	; 0xf08
    6e00:	bcs	442628 <fputs@plt+0x43ebcc>
    6e04:	bmi	1baba28 <fputs@plt+0x1ba7fcc>
    6e08:	ldrbtmi	r4, [sl], #-2926	; 0xfffff492
    6e0c:	mcr	4, 0, r4, cr9, cr11, {3}
    6e10:	vmov	s17, r2
    6e14:	andcs	r3, r0, #144, 20	; 0x90000
    6e18:	strtmi	r4, [r8], -r1, asr #12
    6e1c:	blx	ffd42e78 <fputs@plt+0xffd3f41c>
    6e20:	strmi	r4, [r1], r1, asr #12
    6e24:			; <UNDEFINED> instruction: 0xf0154628
    6e28:	cdpne	8, 0, cr15, cr4, cr1, {6}
    6e2c:	rsbs	sp, r0, r0, lsl sl
    6e30:	bne	fe442698 <fputs@plt+0xfe43ec3c>
    6e34:			; <UNDEFINED> instruction: 0x464b463a
    6e38:			; <UNDEFINED> instruction: 0xf7fc2001
    6e3c:	strcc	lr, [r2], -r6, asr #22
    6e40:	addshi	pc, r4, r0, asr #32
    6e44:	strtmi	r4, [r8], -r1, lsr #12
    6e48:			; <UNDEFINED> instruction: 0xf8e0f015
    6e4c:	blle	180e664 <fputs@plt+0x180ac08>
    6e50:	strtmi	r2, [r1], -r0, lsl #4
    6e54:			; <UNDEFINED> instruction: 0xf0154628
    6e58:	andcs	pc, r9, #880640	; 0xd7000
    6e5c:	bne	4426c4 <fputs@plt+0x43ec68>
    6e60:	stc	7, cr15, [r8, #1008]!	; 0x3f0
    6e64:	stmdacs	r0, {r1, r9, sl, lr}
    6e68:	strtmi	sp, [r1], -ip, ror #3
    6e6c:			; <UNDEFINED> instruction: 0xf0154628
    6e70:	blge	3059a4 <fputs@plt+0x301f48>
    6e74:	movwls	sl, #10764	; 0x2a0c
    6e78:	blge	2ab680 <fputs@plt+0x2a7c24>
    6e7c:	movwls	r4, #5666	; 0x1622
    6e80:	blge	25878c <fputs@plt+0x254d30>
    6e84:	strtmi	r4, [r8], -r7, lsl #12
    6e88:	blx	18c4e8c <fputs@plt+0x18c1430>
    6e8c:	cmnle	sp, r0, lsl #16
    6e90:			; <UNDEFINED> instruction: 0xf10d9b04
    6e94:			; <UNDEFINED> instruction: 0x462a0a3c
    6e98:			; <UNDEFINED> instruction: 0x46504659
    6e9c:	movwls	r9, #9216	; 0x2400
    6ea0:	movwls	r9, #6919	; 0x1b07
    6ea4:			; <UNDEFINED> instruction: 0xf7ff464b
    6ea8:	stmdacs	r0, {r0, r4, r8, fp, ip, sp, lr, pc}
    6eac:	ldmdbls	r6, {r1, r2, r3, r4, r6, r8, ip, lr, pc}
    6eb0:	blge	3716f0 <fputs@plt+0x36dc94>
    6eb4:	ldrbmi	r9, [r0], -r0, lsl #4
    6eb8:	stmvs	lr, {r2, r3, r9, fp, ip, pc}
    6ebc:	ldrmi	r9, [r0, r9, lsl #18]!
    6ec0:	stmdals	r9, {r1, r2, r9, sl, lr}
    6ec4:	bl	fe444ebc <fputs@plt+0xfe441460>
    6ec8:			; <UNDEFINED> instruction: 0xd1b12e00
    6ecc:	strtmi	r9, [r1], -r6, lsl #28
    6ed0:	strtmi	r9, [r8], -fp, lsl #20
    6ed4:	strls	r9, [r3], -sl, lsl #22
    6ed8:	stmib	sp, {r0, r2, r9, sl, fp, ip, pc}^
    6edc:	ldmib	sp, {r0, r9, ip, sp}^
    6ee0:	strls	r2, [r0], -sp, lsl #6
    6ee4:			; <UNDEFINED> instruction: 0xf97cf7ff
    6ee8:	mvnlt	r4, r6, lsl #12
    6eec:	svclt	0x00081cc6
    6ef0:	ldreq	pc, [fp], -pc, rrx
    6ef4:	svcge	0x0057f43f
    6ef8:	ldc2	0, cr15, [lr, #-92]!	; 0xffffffa4
    6efc:			; <UNDEFINED> instruction: 0x464b4932
    6f00:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    6f04:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    6f08:	andcs	r9, r1, r0
    6f0c:	b	ff744f04 <fputs@plt+0xff7414a8>
    6f10:	strbmi	lr, [r1], -r9, asr #14
    6f14:			; <UNDEFINED> instruction: 0xf0154628
    6f18:			; <UNDEFINED> instruction: 0xf1b0f879
    6f1c:			; <UNDEFINED> instruction: 0xf6bf0800
    6f20:			; <UNDEFINED> instruction: 0x2600af7a
    6f24:	stmdals	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    6f28:	bl	17c4f20 <fputs@plt+0x17c14c4>
    6f2c:			; <UNDEFINED> instruction: 0xf7fc980a
    6f30:			; <UNDEFINED> instruction: 0x4621eb5c
    6f34:	bcs	fe4427a0 <fputs@plt+0xfe43ed44>
    6f38:			; <UNDEFINED> instruction: 0x46284633
    6f3c:	ldc2	0, cr15, [r6], {21}
    6f40:	bne	4427ac <fputs@plt+0x43ed50>
    6f44:	stmdbcs	r0, {r4, ip, pc}
    6f48:	svcge	0x007cf43f
    6f4c:			; <UNDEFINED> instruction: 0x46509b16
    6f50:			; <UNDEFINED> instruction: 0x479868db
    6f54:			; <UNDEFINED> instruction: 0xf43f2800
    6f58:	ldmdbmi	ip, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    6f5c:	strbmi	r4, [fp], -r6, lsl #12
    6f60:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    6f64:			; <UNDEFINED> instruction: 0xf7fc2001
    6f68:			; <UNDEFINED> instruction: 0xe71ceab0
    6f6c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    6f70:			; <UNDEFINED> instruction: 0xf017e719
    6f74:	ldmdbmi	r6, {r0, r8, sl, fp, ip, sp, lr, pc}
    6f78:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    6f7c:	andcs	r4, r1, r3, lsl #12
    6f80:	b	fe8c4f78 <fputs@plt+0xfe8c151c>
    6f84:			; <UNDEFINED> instruction: 0xf017e70f
    6f88:	ldmdbmi	r2, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6f8c:			; <UNDEFINED> instruction: 0xf06f4632
    6f90:	ldrbtmi	r0, [r9], #-1537	; 0xfffff9ff
    6f94:	andcs	r4, r1, r3, lsl #12
    6f98:	b	fe5c4f90 <fputs@plt+0xfe5c1534>
    6f9c:			; <UNDEFINED> instruction: 0xf7fce703
    6fa0:	svclt	0x0000ec56
    6fa4:	andeq	fp, r1, sl, lsr fp
    6fa8:	andeq	r4, r3, r0, asr #32
    6fac:	andeq	r0, r0, r4, ror #4
    6fb0:	andeq	r3, r3, lr, asr #31
    6fb4:	andeq	fp, r1, r2, ror #31
    6fb8:	andeq	ip, r1, r0, lsr r4
    6fbc:	andeq	ip, r1, sl, lsl #10
    6fc0:	strdeq	fp, [r1], -r6
    6fc4:	andeq	ip, r1, r0, lsl #10
    6fc8:	andeq	ip, r1, lr, ror #6
    6fcc:	andeq	ip, r1, r2, ror #7
    6fd0:	strdeq	fp, [r1], -lr
    6fd4:	andeq	fp, r1, r6, ror #17
    6fd8:			; <UNDEFINED> instruction: 0x4611b538
    6fdc:			; <UNDEFINED> instruction: 0xf0014605
    6fe0:	bicslt	pc, r8, r3, asr #25
    6fe4:	strmi	r4, [r4], -r1, lsl #12
    6fe8:	strtmi	r2, [r8], -r0, lsl #4
    6fec:	blx	343048 <fputs@plt+0x33f5ec>
    6ff0:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
    6ff4:	andcs	r4, r1, r2, lsl #12
    6ff8:	b	19c4ff0 <fputs@plt+0x19c1594>
    6ffc:	strtmi	r4, [r8], -r1, lsr #12
    7000:	ldc2l	0, cr15, [sl, #-8]
    7004:	ldfltd	f3, [r8, #-0]
    7008:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    700c:	ldcl	7, cr15, [lr], #-1008	; 0xfffffc10
    7010:	strtmi	r4, [r8], -r1, lsr #12
    7014:	ldrhtmi	lr, [r8], -sp
    7018:	blt	1dc302c <fputs@plt+0x1dbf5d0>
    701c:	rscscc	pc, pc, pc, asr #32
    7020:	svclt	0x0000bd38
    7024:	andeq	ip, r1, r6, lsr #7
    7028:			; <UNDEFINED> instruction: 0x0001c3ba
    702c:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7030:	ldrbtmi	fp, [ip], #1328	; 0x530
    7034:	addlt	r4, r3, sl, lsl sp
    7038:			; <UNDEFINED> instruction: 0x466b461c
    703c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    7040:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    7044:	streq	pc, [r0, #-79]	; 0xffffffb1
    7048:			; <UNDEFINED> instruction: 0xf0154615
    704c:	mvnslt	pc, pc, lsl #24
    7050:	stmdbcs	r4, {r8, fp, ip, pc}
    7054:	addne	sp, r9, r3, lsl r8
    7058:	stmdavs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    705c:	andeq	pc, r0, pc, asr #32
    7060:	blt	276cc8 <fputs@plt+0x27326c>
    7064:	bmi	3df0f0 <fputs@plt+0x3db694>
    7068:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    706c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7070:	subsmi	r9, sl, r1, lsl #22
    7074:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7078:	andlt	sp, r3, sp, lsl #2
    707c:	stmdbmi	sl, {r4, r5, r8, sl, fp, ip, sp, pc}
    7080:	andcs	r4, r1, sl, lsr #12
    7084:			; <UNDEFINED> instruction: 0xf7fc4479
    7088:			; <UNDEFINED> instruction: 0xf04fea20
    708c:			; <UNDEFINED> instruction: 0xe7ea30ff
    7090:	rscscc	pc, pc, pc, asr #32
    7094:			; <UNDEFINED> instruction: 0xf7fce7e7
    7098:	svclt	0x0000ebda
    709c:	andeq	r3, r3, r6, asr #26
    70a0:	andeq	r0, r0, r4, ror #4
    70a4:	andeq	r3, r3, lr, lsl #26
    70a8:	andeq	ip, r1, r8, ror #6
    70ac:	blmi	619910 <fputs@plt+0x615eb4>
    70b0:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    70b4:	strmi	fp, [r4], -r2, lsl #1
    70b8:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    70bc:	ldrtmi	r4, [r2], -lr, ror #12
    70c0:	movwls	r6, #6171	; 0x181b
    70c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    70c8:			; <UNDEFINED> instruction: 0xf0149500
    70cc:	mcrne	15, 0, pc, cr1, cr3, {0}	; <UNPREDICTABLE>
    70d0:	and	sp, fp, r9, lsl #20
    70d4:	ldrtmi	r2, [r2], -r1, lsl #22
    70d8:	svclt	0x00084620
    70dc:			; <UNDEFINED> instruction: 0xf0143501
    70e0:	cdpne	15, 0, cr15, cr1, cr9, {0}
    70e4:	blls	3dcf4 <fputs@plt+0x3a298>
    70e8:	vldmiale	r3!, {d18-d17}
    70ec:	blmi	219918 <fputs@plt+0x215ebc>
    70f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    70f4:	blls	61164 <fputs@plt+0x5d708>
    70f8:			; <UNDEFINED> instruction: 0xf04f405a
    70fc:	mrsle	r0, LR_svc
    7100:	andlt	r4, r2, r8, lsr #12
    7104:			; <UNDEFINED> instruction: 0xf7fcbd70
    7108:	svclt	0x0000eba2
    710c:	andeq	r3, r3, r6, asr #25
    7110:	andeq	r0, r0, r4, ror #4
    7114:	andeq	r3, r3, r8, lsl #25
    7118:			; <UNDEFINED> instruction: 0x4614b510
    711c:	ldrd	pc, [r8], #-143	; 0xffffff71
    7120:			; <UNDEFINED> instruction: 0xf8dfb082
    7124:	ldrbtmi	ip, [lr], #72	; 0x48
    7128:			; <UNDEFINED> instruction: 0x466b4a11
    712c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7130:			; <UNDEFINED> instruction: 0xf8dc447a
    7134:			; <UNDEFINED> instruction: 0xf8cdc000
    7138:			; <UNDEFINED> instruction: 0xf04fc004
    713c:			; <UNDEFINED> instruction: 0xf0150c00
    7140:	bmi	345f9c <fputs@plt+0x342540>
    7144:	blx	fec18334 <fputs@plt+0xfec148d8>
    7148:	eorvs	pc, r0, r0, lsl #7
    714c:	subsmi	r0, r8, #1490944	; 0x16c000
    7150:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    7154:	blls	611c4 <fputs@plt+0x5d768>
    7158:			; <UNDEFINED> instruction: 0xf04f405a
    715c:	mrsle	r0, SP_irq
    7160:	ldclt	0, cr11, [r0, #-8]
    7164:	bl	1cc515c <fputs@plt+0x1cc1700>
    7168:	andeq	r3, r3, r2, asr ip
    716c:	andeq	r0, r0, r4, ror #4
    7170:	andeq	fp, r1, r4, ror #16
    7174:	andeq	r3, r3, r4, lsr ip
    7178:			; <UNDEFINED> instruction: 0x4614b510
    717c:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7180:			; <UNDEFINED> instruction: 0xf8dfb082
    7184:	ldrbtmi	ip, [lr], #92	; 0x5c
    7188:			; <UNDEFINED> instruction: 0x466b4a16
    718c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7190:			; <UNDEFINED> instruction: 0xf8dc447a
    7194:			; <UNDEFINED> instruction: 0xf8cdc000
    7198:			; <UNDEFINED> instruction: 0xf04fc004
    719c:			; <UNDEFINED> instruction: 0xf0150c00
    71a0:			; <UNDEFINED> instruction: 0xb1a8fb65
    71a4:	blcs	12ddac <fputs@plt+0x12a350>
    71a8:	stmdavs	r3, {r0, r1, r2, r3, r8, ip, lr, pc}
    71ac:	blt	6cf1b4 <fputs@plt+0x6cb758>
    71b0:	bmi	35f244 <fputs@plt+0x35b7e8>
    71b4:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    71b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    71bc:	subsmi	r9, sl, r1, lsl #22
    71c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    71c4:	andlt	sp, r2, r7, lsl #2
    71c8:			; <UNDEFINED> instruction: 0xf06fbd10
    71cc:	ldrb	r0, [r0, r1]!
    71d0:	rscscc	pc, pc, pc, asr #32
    71d4:			; <UNDEFINED> instruction: 0xf7fce7ed
    71d8:	svclt	0x0000eb3a
    71dc:	strdeq	r3, [r3], -r2
    71e0:	andeq	r0, r0, r4, ror #4
    71e4:	andeq	ip, r1, ip, ror r2
    71e8:	andeq	r3, r3, r2, asr #23
    71ec:	svcmi	0x00f0e92d
    71f0:	ldclmi	6, cr4, [r8, #-60]	; 0xffffffc4
    71f4:	mrrcmi	0, 8, fp, r8, cr5
    71f8:	ldrbtmi	r4, [sp], #-1542	; 0xfffff9fa
    71fc:	andcs	r4, r1, r7, asr r9
    7200:	stmdbpl	ip!, {r0, r4, r7, r9, sl, lr}
    7204:			; <UNDEFINED> instruction: 0x469b4479
    7208:	beq	243644 <fputs@plt+0x23fbe8>
    720c:	strls	r6, [r3], #-2084	; 0xfffff7dc
    7210:	streq	pc, [r0], #-79	; 0xffffffb1
    7214:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7218:			; <UNDEFINED> instruction: 0x46394a51
    721c:			; <UNDEFINED> instruction: 0x46534630
    7220:			; <UNDEFINED> instruction: 0xf015447a
    7224:	stmdacs	r0, {r0, r1, r5, r8, r9, fp, ip, sp, lr, pc}
    7228:	addhi	pc, sp, r0
    722c:	strmi	r4, [r2], -sp, asr #18
    7230:	ldrbtmi	r2, [r9], #-1
    7234:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7238:	movwcs	r4, #2635	; 0xa4b
    723c:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    7240:			; <UNDEFINED> instruction: 0xf0154630
    7244:	bmi	1285e98 <fputs@plt+0x128243c>
    7248:	ldrtmi	r2, [r9], -r0, lsl #6
    724c:	sxtab16mi	r4, r0, sl, ror #8
    7250:			; <UNDEFINED> instruction: 0xf0154630
    7254:	strmi	pc, [r4], -fp, lsl #22
    7258:	svceq	0x0000f1b8
    725c:	stmdbmi	r4, {r0, r2, ip, lr, pc}^
    7260:	andcs	r4, r1, r2, asr #12
    7264:			; <UNDEFINED> instruction: 0xf7fc4479
    7268:			; <UNDEFINED> instruction: 0xb124e930
    726c:	andcs	r4, r1, r1, asr #18
    7270:			; <UNDEFINED> instruction: 0xf7fc4479
    7274:	andcs	lr, sl, sl, lsr #18
    7278:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    727c:	movwcs	r4, #2622	; 0xa3e
    7280:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    7284:			; <UNDEFINED> instruction: 0xf0154630
    7288:	teqlt	r8, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    728c:			; <UNDEFINED> instruction: 0x465b493b
    7290:	strbmi	r9, [sl], -r0
    7294:	andcs	r4, r1, r9, ror r4
    7298:	ldmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    729c:			; <UNDEFINED> instruction: 0x46534a38
    72a0:			; <UNDEFINED> instruction: 0x46304639
    72a4:			; <UNDEFINED> instruction: 0xf015447a
    72a8:	strmi	pc, [r4], -r1, ror #21
    72ac:	eorsle	r2, lr, r0, lsl #16
    72b0:			; <UNDEFINED> instruction: 0x465b4934
    72b4:	strbmi	r9, [sl], -r2, lsl #26
    72b8:	andcs	r4, r1, r9, ror r4
    72bc:	stmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72c0:	stcle	13, cr2, [sp, #-0]
    72c4:	ldrdlt	pc, [r0], #143	; 0x8f
    72c8:	strtmi	r3, [r5], #-3329	; 0xfffff2ff
    72cc:	ldrbtmi	r3, [fp], #3073	; 0xc01
    72d0:	svccs	0x0001f814
    72d4:	andcs	r4, r1, r9, asr r6
    72d8:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72dc:	mvnsle	r4, ip, lsr #5
    72e0:			; <UNDEFINED> instruction: 0xf7fc200a
    72e4:			; <UNDEFINED> instruction: 0xf1b8e90a
    72e8:	andle	r0, pc, r0, lsl #30
    72ec:	strbmi	r4, [sl], -r7, lsr #18
    72f0:	ldrbtmi	r2, [r9], #-1
    72f4:	stmia	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72f8:			; <UNDEFINED> instruction: 0x46394652
    72fc:			; <UNDEFINED> instruction: 0xf7ff4630
    7300:	orrlt	pc, r0, fp, lsr pc	; <UNPREDICTABLE>
    7304:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    7308:	bl	45300 <fputs@plt+0x418a4>
    730c:	blmi	499b98 <fputs@plt+0x49613c>
    7310:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7314:	blls	e1384 <fputs@plt+0xdd928>
    7318:			; <UNDEFINED> instruction: 0xf04f405a
    731c:	tstle	r7, r0, lsl #6
    7320:	pop	{r0, r2, ip, sp, pc}
    7324:	stmdals	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7328:	ldc2	0, cr15, [r0, #-12]
    732c:	ldmdbmi	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7330:			; <UNDEFINED> instruction: 0x464a465b
    7334:	ldrbtmi	r2, [r9], #-1
    7338:	stmia	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    733c:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    7340:	b	ff945338 <fputs@plt+0xff9418dc>
    7344:	ldmdami	r6, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    7348:			; <UNDEFINED> instruction: 0xf7fc4478
    734c:	ldrb	lr, [sp, r0, ror #21]
    7350:	b	1f45348 <fputs@plt+0x1f418ec>
    7354:	andeq	r3, r3, lr, ror fp
    7358:	andeq	r0, r0, r4, ror #4
    735c:	andeq	ip, r1, r4, lsl r2
    7360:	andeq	fp, r1, r0, lsr r6
    7364:	strdeq	r2, [r2], -lr
    7368:	andeq	fp, r1, r2, asr #21
    736c:	andeq	ip, r1, r0, ror #3
    7370:	andeq	ip, r1, r8, ror #3
    7374:	andeq	ip, r1, r0, ror #3
    7378:	andeq	fp, r1, r6, ror sl
    737c:	andeq	ip, r1, r8, asr #3
    7380:	andeq	fp, r1, r0, asr #21
    7384:			; <UNDEFINED> instruction: 0x0001c1b8
    7388:	andeq	ip, r1, r2, asr #3
    738c:	andeq	ip, r1, r6, lsr #3
    7390:	andeq	ip, r1, lr, ror r1
    7394:	andeq	r3, r3, r8, ror #20
    7398:	andeq	ip, r1, sl, lsr r1
    739c:	andeq	ip, r1, r6, asr #2
    73a0:	strdeq	ip, [r1], -r0
    73a4:	mvnsmi	lr, sp, lsr #18
    73a8:	andcs	r4, r0, #24117248	; 0x1700000
    73ac:	strmi	r4, [r5], -lr, lsl #12
    73b0:			; <UNDEFINED> instruction: 0xf82af015
    73b4:	andcs	r4, r4, #245760	; 0x3c000
    73b8:			; <UNDEFINED> instruction: 0x46044479
    73bc:	b	ffec53b4 <fputs@plt+0xffec1958>
    73c0:	stmdbmi	sp, {r7, r8, ip, sp, pc}
    73c4:	andcs	r4, r9, #32, 12	; 0x2000000
    73c8:			; <UNDEFINED> instruction: 0xf7fc4479
    73cc:	strdlt	lr, [r8, -r4]
    73d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    73d4:	ldrtmi	r4, [sl], -r9, lsl #22
    73d8:			; <UNDEFINED> instruction: 0x46284631
    73dc:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
    73e0:			; <UNDEFINED> instruction: 0xe70341f0
    73e4:	ldrtmi	r4, [sl], -r6, lsl #22
    73e8:			; <UNDEFINED> instruction: 0x46284631
    73ec:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
    73f0:			; <UNDEFINED> instruction: 0xe6fb41f0
    73f4:	ldrdeq	fp, [r1], -r8
    73f8:	andeq	fp, r1, r0, ror #28
    73fc:	ldrdeq	ip, [r1], -r8
    7400:	andeq	ip, r1, r0, asr #1
    7404:			; <UNDEFINED> instruction: 0x460db538
    7408:	strmi	r4, [r4], -r6, lsl #18
    740c:			; <UNDEFINED> instruction: 0xf0154479
    7410:	vmovne.16	d1[0], pc
    7414:	strtmi	sp, [sl], -r5, lsl #22
    7418:	pop	{r5, r9, sl, lr}
    741c:			; <UNDEFINED> instruction: 0xf0154038
    7420:	ldclt	8, cr11, [r8, #-604]!	; 0xfffffda4
    7424:	andeq	fp, r1, r4, ror #8
    7428:			; <UNDEFINED> instruction: 0x4614b510
    742c:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7430:			; <UNDEFINED> instruction: 0xf8dfb082
    7434:	ldrbtmi	ip, [lr], #84	; 0x54
    7438:			; <UNDEFINED> instruction: 0x466b4a14
    743c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7440:			; <UNDEFINED> instruction: 0xf8dc447a
    7444:			; <UNDEFINED> instruction: 0xf8cdc000
    7448:			; <UNDEFINED> instruction: 0xf04fc004
    744c:			; <UNDEFINED> instruction: 0xf0150c00
    7450:	orrlt	pc, r0, sp, lsl #20
    7454:			; <UNDEFINED> instruction: 0xff2cf003
    7458:	andcs	r4, r0, r3, lsl #12
    745c:	bmi	3234f0 <fputs@plt+0x31fa94>
    7460:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7464:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7468:	subsmi	r9, sl, r1, lsl #22
    746c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7470:	andlt	sp, r2, r6, lsl #2
    7474:	mvnscs	fp, #16, 26	; 0x400
    7478:	rscscc	pc, pc, pc, asr #32
    747c:	strb	r7, [lr, r3, lsr #32]!
    7480:	stmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7484:	andeq	r3, r3, r2, asr #18
    7488:	andeq	r0, r0, r4, ror #4
    748c:	andeq	sp, r1, ip, lsl #10
    7490:	andeq	r3, r3, r6, lsl r9
    7494:			; <UNDEFINED> instruction: 0x4614b510
    7498:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    749c:			; <UNDEFINED> instruction: 0xf8dfb082
    74a0:	ldrbtmi	ip, [lr], #84	; 0x54
    74a4:			; <UNDEFINED> instruction: 0x466b4a14
    74a8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    74ac:			; <UNDEFINED> instruction: 0xf8dc447a
    74b0:			; <UNDEFINED> instruction: 0xf8cdc000
    74b4:			; <UNDEFINED> instruction: 0xf04fc004
    74b8:			; <UNDEFINED> instruction: 0xf0150c00
    74bc:	ldrdlt	pc, [r0, r7]
    74c0:			; <UNDEFINED> instruction: 0xff04f003
    74c4:	andcs	r4, r0, r3, lsl #12
    74c8:	bmi	32355c <fputs@plt+0x31fb00>
    74cc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    74d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    74d4:	subsmi	r9, sl, r1, lsl #22
    74d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    74dc:	andlt	sp, r2, r6, lsl #2
    74e0:	mvnscs	fp, #16, 26	; 0x400
    74e4:	rscscc	pc, pc, pc, asr #32
    74e8:	strb	r7, [lr, r3, lsr #32]!
    74ec:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    74f0:	ldrdeq	r3, [r3], -r6
    74f4:	andeq	r0, r0, r4, ror #4
    74f8:	andeq	fp, r1, r0, asr r5
    74fc:	andeq	r3, r3, sl, lsr #17
    7500:			; <UNDEFINED> instruction: 0x4614b510
    7504:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7508:			; <UNDEFINED> instruction: 0xf8dfb082
    750c:	ldrbtmi	ip, [lr], #84	; 0x54
    7510:			; <UNDEFINED> instruction: 0x466b4a14
    7514:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7518:			; <UNDEFINED> instruction: 0xf8dc447a
    751c:			; <UNDEFINED> instruction: 0xf8cdc000
    7520:			; <UNDEFINED> instruction: 0xf04fc004
    7524:			; <UNDEFINED> instruction: 0xf0150c00
    7528:	orrlt	pc, r0, r1, lsr #19
    752c:	cdp2	0, 13, cr15, cr12, cr3, {0}
    7530:	andcs	r4, r0, r3, lsl #12
    7534:	bmi	3235c8 <fputs@plt+0x31fb6c>
    7538:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    753c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7540:	subsmi	r9, sl, r1, lsl #22
    7544:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7548:	andlt	sp, r2, r6, lsl #2
    754c:	mvnscs	fp, #16, 26	; 0x400
    7550:	rscscc	pc, pc, pc, asr #32
    7554:	strb	r7, [lr, r3, lsr #32]!
    7558:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    755c:	andeq	r3, r3, sl, ror #16
    7560:	andeq	r0, r0, r4, ror #4
    7564:	andeq	lr, r1, r4, lsr #11
    7568:	andeq	r3, r3, lr, lsr r8
    756c:			; <UNDEFINED> instruction: 0x4614b510
    7570:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7574:			; <UNDEFINED> instruction: 0xf8dfb082
    7578:	ldrbtmi	ip, [lr], #84	; 0x54
    757c:			; <UNDEFINED> instruction: 0x466b4a14
    7580:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7584:			; <UNDEFINED> instruction: 0xf8dc447a
    7588:			; <UNDEFINED> instruction: 0xf8cdc000
    758c:			; <UNDEFINED> instruction: 0xf04fc004
    7590:			; <UNDEFINED> instruction: 0xf0150c00
    7594:	orrlt	pc, r0, fp, ror #18
    7598:	cdp2	0, 11, cr15, cr4, cr3, {0}
    759c:	andcs	r4, r0, r3, lsl #12
    75a0:	bmi	323634 <fputs@plt+0x31fbd8>
    75a4:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    75a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    75ac:	subsmi	r9, sl, r1, lsl #22
    75b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    75b4:	andlt	sp, r2, r6, lsl #2
    75b8:	mvnscs	fp, #16, 26	; 0x400
    75bc:	rscscc	pc, pc, pc, asr #32
    75c0:	strb	r7, [lr, r3, lsr #32]!
    75c4:	stmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75c8:	strdeq	r3, [r3], -lr
    75cc:	andeq	r0, r0, r4, ror #4
    75d0:	andeq	fp, r1, r0, lsl #9
    75d4:	ldrdeq	r3, [r3], -r2
    75d8:	bmi	58e2c <fputs@plt+0x553d0>
    75dc:	str	r4, [r5, #-1146]!	; 0xfffffb86
    75e0:	andeq	fp, r1, r4, lsr r4
    75e4:	bmi	58e38 <fputs@plt+0x553dc>
    75e8:	ldr	r4, [pc, #-1146]	; 7176 <fputs@plt+0x371a>
    75ec:	andeq	fp, r1, r0, lsr r4
    75f0:			; <UNDEFINED> instruction: 0x4615b530
    75f4:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    75f8:			; <UNDEFINED> instruction: 0xf8dfb083
    75fc:			; <UNDEFINED> instruction: 0x461cc054
    7600:	bmi	518a00 <fputs@plt+0x514fa4>
    7604:			; <UNDEFINED> instruction: 0xf85e466b
    7608:	ldrbtmi	ip, [sl], #-12
    760c:	ldrdgt	pc, [r0], -ip
    7610:	andgt	pc, r4, sp, asr #17
    7614:	stceq	0, cr15, [r0], {79}	; 0x4f
    7618:			; <UNDEFINED> instruction: 0xf928f015
    761c:	cmnlt	r0, r8, lsr #32
    7620:	andcs	r9, r0, r0, lsl #20
    7624:	bmi	31f6b4 <fputs@plt+0x31bc58>
    7628:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    762c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7630:	subsmi	r9, sl, r1, lsl #22
    7634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7638:	andlt	sp, r3, r5, lsl #2
    763c:			; <UNDEFINED> instruction: 0x4602bd30
    7640:	rscscc	pc, pc, pc, asr #32
    7644:			; <UNDEFINED> instruction: 0xf7fce7ee
    7648:	svclt	0x0000e902
    764c:	andeq	r3, r3, r8, ror r7
    7650:	andeq	r0, r0, r4, ror #4
    7654:	andeq	lr, r1, lr, ror #9
    7658:	andeq	r3, r3, lr, asr #14
    765c:			; <UNDEFINED> instruction: 0x4614b538
    7660:	movwcs	r4, #2571	; 0xa0b
    7664:			; <UNDEFINED> instruction: 0xf015447a
    7668:	cmnlt	r0, r1, lsl #18	; <UNPREDICTABLE>
    766c:	andcs	r6, r0, r1, lsl #16
    7670:	strcs	pc, [r7, #-961]	; 0xfffffc3f
    7674:	andmi	pc, r7, #67108867	; 0x4000003
    7678:	b	10caeac <fputs@plt+0x10c7450>
    767c:	b	10e0288 <fputs@plt+0x10dc82c>
    7680:	b	10d829c <fputs@plt+0x10d4840>
    7684:	eorvs	r2, r3, r2, lsl #6
    7688:			; <UNDEFINED> instruction: 0xf06fbd38
    768c:	ldclt	0, cr0, [r8, #-4]!
    7690:	andeq	fp, r1, r0, lsr r5
    7694:			; <UNDEFINED> instruction: 0x4614b538
    7698:	movwcs	r4, #2571	; 0xa0b
    769c:			; <UNDEFINED> instruction: 0xf015447a
    76a0:	cmnlt	r0, r5, ror #17	; <UNPREDICTABLE>
    76a4:	andcs	r6, r0, r1, lsl #16
    76a8:	strcs	pc, [r7, #-961]	; 0xfffffc3f
    76ac:	andmi	pc, r7, #67108867	; 0x4000003
    76b0:	b	10caee4 <fputs@plt+0x10c7488>
    76b4:	b	10e02c0 <fputs@plt+0x10dc864>
    76b8:	b	10d82d4 <fputs@plt+0x10d4878>
    76bc:	eorvs	r2, r3, r2, lsl #6
    76c0:			; <UNDEFINED> instruction: 0xf06fbd38
    76c4:	ldclt	0, cr0, [r8, #-4]!
    76c8:	andeq	fp, r1, r4, asr #11
    76cc:			; <UNDEFINED> instruction: 0x4614b538
    76d0:	movwcs	r4, #2571	; 0xa0b
    76d4:			; <UNDEFINED> instruction: 0xf015447a
    76d8:	cmnlt	r0, r9, asr #17	; <UNPREDICTABLE>
    76dc:	andcs	r6, r0, r1, lsl #16
    76e0:	strcs	pc, [r7, #-961]	; 0xfffffc3f
    76e4:	andmi	pc, r7, #67108867	; 0x4000003
    76e8:	b	10caf1c <fputs@plt+0x10c74c0>
    76ec:	b	10e02f8 <fputs@plt+0x10dc89c>
    76f0:	b	10d830c <fputs@plt+0x10d48b0>
    76f4:	eorvs	r2, r3, r2, lsl #6
    76f8:			; <UNDEFINED> instruction: 0xf06fbd38
    76fc:	ldclt	0, cr0, [r8, #-4]!
    7700:	andeq	fp, r1, ip, asr #9
    7704:			; <UNDEFINED> instruction: 0x4614b538
    7708:	movwcs	r4, #2571	; 0xa0b
    770c:			; <UNDEFINED> instruction: 0xf015447a
    7710:	cmnlt	r0, sp, lsr #17	; <UNPREDICTABLE>
    7714:	andcs	r6, r0, r1, lsl #16
    7718:	strcs	pc, [r7, #-961]	; 0xfffffc3f
    771c:	andmi	pc, r7, #67108867	; 0x4000003
    7720:	b	10caf54 <fputs@plt+0x10c74f8>
    7724:	b	10e0330 <fputs@plt+0x10dc8d4>
    7728:	b	10d8344 <fputs@plt+0x10d48e8>
    772c:	eorvs	r2, r3, r2, lsl #6
    7730:			; <UNDEFINED> instruction: 0xf06fbd38
    7734:	ldclt	0, cr0, [r8, #-4]!
    7738:	strdeq	fp, [r1], -r0
    773c:	mvnsmi	lr, sp, lsr #18
    7740:	stcmi	6, cr4, [fp], #-120	; 0xffffff88
    7744:	blmi	af395c <fputs@plt+0xaeff00>
    7748:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    774c:			; <UNDEFINED> instruction: 0x4617447c
    7750:	strmi	r4, [sp], -r2, asr #12
    7754:	strmi	r5, [r4], -r3, ror #17
    7758:	movwls	r6, #14363	; 0x381b
    775c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7760:			; <UNDEFINED> instruction: 0xff98f7ff
    7764:			; <UNDEFINED> instruction: 0x4642b1b8
    7768:	strtmi	r4, [r0], -r9, lsr #12
    776c:			; <UNDEFINED> instruction: 0xff76f7ff
    7770:	stmdavs	r2!, {r4, r6, r8, r9, fp, ip, sp, pc}^
    7774:			; <UNDEFINED> instruction: 0xf3c29b01
    7778:	vmull.u8	q9, d2, d7
    777c:	cdpeq	0, 1, cr4, cr1, cr7, {0}
    7780:	tstvs	r2, r1, asr #20
    7784:	tstmi	ip, r1, asr #20
    7788:	tstcs	r0, r1, asr #20
    778c:			; <UNDEFINED> instruction: 0xf0213103
    7790:	ldrmi	r0, [r9], #-259	; 0xfffffefd
    7794:	bge	abba0 <fputs@plt+0xa8144>
    7798:	strtmi	r4, [r0], -r9, lsr #12
    779c:			; <UNDEFINED> instruction: 0xff96f7ff
    77a0:	bmi	573d28 <fputs@plt+0x5702cc>
    77a4:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    77a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    77ac:	subsmi	r9, sl, r3, lsl #22
    77b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    77b4:	andlt	sp, r4, r9, lsl r1
    77b8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    77bc:	movwcs	lr, #6621	; 0x19dd
    77c0:	eorsvs	r4, ip, r4, lsl r4
    77c4:			; <UNDEFINED> instruction: 0xe7ec6033
    77c8:	blge	9a000 <fputs@plt+0x965a4>
    77cc:	strtmi	r4, [r0], -r9, lsr #12
    77d0:			; <UNDEFINED> instruction: 0xf015447a
    77d4:	eorsvs	pc, r8, fp, asr #16
    77d8:	blls	b3c40 <fputs@plt+0xb01e4>
    77dc:	eorsvs	r2, r3, r0
    77e0:			; <UNDEFINED> instruction: 0x4603e7df
    77e4:	rscscc	pc, pc, pc, asr #32
    77e8:			; <UNDEFINED> instruction: 0xf7fce7f9
    77ec:	svclt	0x0000e830
    77f0:	andeq	r3, r3, ip, lsr #12
    77f4:	andeq	r0, r0, r4, ror #4
    77f8:	ldrdeq	r3, [r3], -r2
    77fc:	andeq	lr, r1, r8, lsr #6
    7800:	mvnsmi	lr, sp, lsr #18
    7804:	svcmi	0x00a3b08a
    7808:	stcmi	13, cr10, [r3], #32
    780c:	ldrbtmi	r4, [pc], #-1558	; 7814 <fputs@plt+0x3db8>
    7810:	strtmi	r4, [fp], -r2, lsr #21
    7814:	ldrbtmi	r5, [sl], #-2364	; 0xfffff6c4
    7818:	stmdavs	r4!, {r0, r1, r2, r3, r9, sl, lr}
    781c:			; <UNDEFINED> instruction: 0xf04f9409
    7820:	strmi	r0, [r4], -r0, lsl #8
    7824:			; <UNDEFINED> instruction: 0xf822f015
    7828:			; <UNDEFINED> instruction: 0xf0002800
    782c:	ldmibmi	ip, {r0, r1, r3, r8, pc}
    7830:	ldrtmi	r4, [r2], -r0, lsl #13
    7834:	ldrbtmi	r2, [r9], #-1
    7838:	mcr	7, 2, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    783c:			; <UNDEFINED> instruction: 0xf7fc4640
    7840:	strtmi	lr, [sl], -r6, ror #16
    7844:	strtmi	r2, [r0], -r0, lsl #2
    7848:	ldc2	7, cr15, [r6], {255}	; 0xff
    784c:			; <UNDEFINED> instruction: 0x46324995
    7850:	sxtab16mi	r4, r0, r9, ror #8
    7854:			; <UNDEFINED> instruction: 0xf7fb2001
    7858:			; <UNDEFINED> instruction: 0xf1b8ee38
    785c:			; <UNDEFINED> instruction: 0xf0000f00
    7860:	ldmmi	r1, {r0, r2, r3, r5, r6, r7, pc}
    7864:			; <UNDEFINED> instruction: 0xf7fc4478
    7868:	bge	1019b8 <fputs@plt+0xfdf5c>
    786c:			; <UNDEFINED> instruction: 0x46204639
    7870:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    7874:	muleq	ip, sp, r8
    7878:	stc2	0, cr15, [r6], {3}
    787c:	ldrtmi	r4, [r2], -fp, lsl #19
    7880:			; <UNDEFINED> instruction: 0x46034479
    7884:			; <UNDEFINED> instruction: 0xf7fb2001
    7888:			; <UNDEFINED> instruction: 0xf10dee20
    788c:	ldrtmi	r0, [r9], -pc, lsl #4
    7890:			; <UNDEFINED> instruction: 0xf7ff4620
    7894:			; <UNDEFINED> instruction: 0xf89dfe6b
    7898:			; <UNDEFINED> instruction: 0xf003000f
    789c:	stmibmi	r4, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    78a0:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    78a4:	andcs	r4, r1, r3, lsl #12
    78a8:	mcr	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    78ac:	ldrtmi	sl, [r9], -r7, lsl #20
    78b0:	strtmi	sl, [r0], -r4, lsl #22
    78b4:			; <UNDEFINED> instruction: 0xff42f7ff
    78b8:			; <UNDEFINED> instruction: 0x4632497e
    78bc:	sxtab16mi	r4, r0, r9, ror #8
    78c0:			; <UNDEFINED> instruction: 0xf7fb2001
    78c4:			; <UNDEFINED> instruction: 0xf1b8ee02
    78c8:			; <UNDEFINED> instruction: 0xf0000f00
    78cc:	ldmdami	sl!, {r0, r1, r4, r5, r7, pc}^
    78d0:			; <UNDEFINED> instruction: 0xf7fc4478
    78d4:			; <UNDEFINED> instruction: 0xf89de81c
    78d8:	blcs	213910 <fputs@plt+0x20feb4>
    78dc:	vst2.8	{d29-d30}, [pc :128]
    78e0:	smullsmi	r7, sl, r7, r2
    78e4:	ldrble	r0, [sp, #-2001]	; 0xfffff82f
    78e8:	andeq	pc, sp, #1073741827	; 0x40000003
    78ec:			; <UNDEFINED> instruction: 0x46204639
    78f0:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    78f4:	muleq	sp, sp, r8
    78f8:	ldc2	0, cr15, [r0], #-12
    78fc:	ldrtmi	r4, [r2], -pc, ror #18
    7900:			; <UNDEFINED> instruction: 0x46034479
    7904:			; <UNDEFINED> instruction: 0xf7fb2001
    7908:			; <UNDEFINED> instruction: 0xf89dede0
    790c:	cdpne	0, 9, cr3, cr10, cr12, {0}
    7910:	svclt	0x00182b05
    7914:	ldmdale	r2, {r0, r9, fp, sp}
    7918:	andeq	pc, lr, #1073741827	; 0x40000003
    791c:			; <UNDEFINED> instruction: 0x46204639
    7920:	stc2	7, cr15, [r2, #1020]	; 0x3fc
    7924:	muleq	lr, sp, r8
    7928:	stc2	0, cr15, [r2], {3}
    792c:	ldrtmi	r4, [r2], -r4, ror #18
    7930:			; <UNDEFINED> instruction: 0x46034479
    7934:			; <UNDEFINED> instruction: 0xf7fb2001
    7938:			; <UNDEFINED> instruction: 0xf89dedc8
    793c:	blcs	753974 <fputs@plt+0x74ff18>
    7940:	blcc	7de1c <fputs@plt+0x7a3c0>
    7944:	ldmdble	pc, {r1, r8, r9, fp, sp}^	; <UNPREDICTABLE>
    7948:			; <UNDEFINED> instruction: 0x462a4639
    794c:	movwcs	r4, #1568	; 0x620
    7950:			; <UNDEFINED> instruction: 0xf0149308
    7954:	vmlsne.f32	s30, s3, s30
    7958:	ands	sp, r6, r6, lsl #20
    795c:	strtmi	r4, [r0], -sl, lsr #12
    7960:	blx	ff2439b8 <fputs@plt+0xff23ff5c>
    7964:	blle	40f170 <fputs@plt+0x40b714>
    7968:	blcs	2e590 <fputs@plt+0x2ab34>
    796c:	blcs	7eda8 <fputs@plt+0x7b34c>
    7970:			; <UNDEFINED> instruction: 0x4632d1f4
    7974:	tstls	r1, r0, lsr #12
    7978:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    797c:	strtmi	r9, [sl], -r1, lsl #18
    7980:			; <UNDEFINED> instruction: 0xf0144620
    7984:			; <UNDEFINED> instruction: 0x1e01fab7
    7988:	bmi	13be548 <fputs@plt+0x13baaec>
    798c:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
    7990:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7994:	subsmi	r9, sl, r9, lsl #22
    7998:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    799c:	andlt	sp, sl, r8, ror r1
    79a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    79a4:	blcs	14f414 <fputs@plt+0x14b9b8>
    79a8:	bcs	77610 <fputs@plt+0x73bb4>
    79ac:	eorcs	sp, lr, #180, 18	; 0x2d0000
    79b0:	andeq	pc, r0, #536870924	; 0x2000000c
    79b4:			; <UNDEFINED> instruction: 0x07d240da
    79b8:	bmi	10fce18 <fputs@plt+0x10f93bc>
    79bc:	blge	1592a8 <fputs@plt+0x15584c>
    79c0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    79c4:	blx	cc59ca <fputs@plt+0xcc1f6e>
    79c8:	ldrtmi	r4, [r2], -r0, asr #18
    79cc:	sxtab16mi	r4, r0, r9, ror #8
    79d0:			; <UNDEFINED> instruction: 0xf7fb2001
    79d4:			; <UNDEFINED> instruction: 0xf1b8ed7a
    79d8:	eorsle	r0, lr, r0, lsl #30
    79dc:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    79e0:	svc	0x0094f7fb
    79e4:	mulcc	ip, sp, r8
    79e8:			; <UNDEFINED> instruction: 0xd1aa2b08
    79ec:	blge	15a2d8 <fputs@plt+0x15687c>
    79f0:			; <UNDEFINED> instruction: 0x46204639
    79f4:			; <UNDEFINED> instruction: 0xf7ff447a
    79f8:	stmdacs	r0, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    79fc:			; <UNDEFINED> instruction: 0xf89dd040
    7a00:	blcc	53a38 <fputs@plt+0x4ffdc>
    7a04:	ldmle	pc, {r1, r8, r9, fp, sp}	; <UNPREDICTABLE>
    7a08:			; <UNDEFINED> instruction: 0x46394a33
    7a0c:	strtmi	sl, [r0], -r6, lsl #22
    7a10:			; <UNDEFINED> instruction: 0xf7ff447a
    7a14:	ldmdbmi	r1!, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}
    7a18:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    7a1c:	andcs	r4, r1, r0, lsl #13
    7a20:	ldcl	7, cr15, [r2, #-1004]	; 0xfffffc14
    7a24:	svceq	0x0000f1b8
    7a28:	stmdami	sp!, {r0, r1, r5, ip, lr, pc}
    7a2c:			; <UNDEFINED> instruction: 0xf7fb4478
    7a30:	str	lr, [r9, lr, ror #30]
    7a34:			; <UNDEFINED> instruction: 0xf0039804
    7a38:	strb	pc, [ip, -r1, ror #18]	; <UNPREDICTABLE>
    7a3c:			; <UNDEFINED> instruction: 0xf0039808
    7a40:	ldr	pc, [r2, -r5, lsl #19]
    7a44:	ldrtmi	r4, [r2], -r7, lsr #18
    7a48:	ldrbtmi	r2, [r9], #-1
    7a4c:	ldc	7, cr15, [ip, #-1004]!	; 0xfffffc14
    7a50:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    7a54:	svc	0x005af7fb
    7a58:	stmdbmi	r4!, {r0, r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    7a5c:	bls	14fa68 <fputs@plt+0x14c00c>
    7a60:			; <UNDEFINED> instruction: 0xf7fb4479
    7a64:			; <UNDEFINED> instruction: 0xf89ded32
    7a68:	blcs	213aa0 <fputs@plt+0x210044>
    7a6c:	svcge	0x0069f47f
    7a70:	ldmdbmi	pc, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7a74:	bls	18fa80 <fputs@plt+0x18c024>
    7a78:			; <UNDEFINED> instruction: 0xf7fb4479
    7a7c:	strb	lr, [r3, -r6, lsr #26]!
    7a80:			; <UNDEFINED> instruction: 0x4632491c
    7a84:	andcs	r9, r1, r5, lsl #22
    7a88:			; <UNDEFINED> instruction: 0xf7fb4479
    7a8c:			; <UNDEFINED> instruction: 0xe7b6ed1e
    7a90:	mrc	7, 6, APSR_nzcv, cr12, cr11, {7}
    7a94:	andeq	r3, r3, sl, ror #10
    7a98:	andeq	r0, r0, r4, ror #4
    7a9c:	andeq	fp, r1, lr, ror r1
    7aa0:	andeq	fp, r1, r6, lsl #25
    7aa4:	andeq	fp, r1, r0, lsl #25
    7aa8:	andeq	fp, r1, r0, lsr #24
    7aac:	andeq	fp, r1, r4, ror #24
    7ab0:	andeq	fp, r1, sl, asr ip
    7ab4:	andeq	fp, r1, r8, asr ip
    7ab8:			; <UNDEFINED> instruction: 0x0001bbb4
    7abc:	andeq	fp, r1, r8, lsr #24
    7ac0:	andeq	fp, r1, r0, lsl ip
    7ac4:	andeq	r3, r3, sl, ror #7
    7ac8:	andeq	fp, r1, lr, asr #32
    7acc:	andeq	fp, r1, ip, lsl #23
    7ad0:	andeq	fp, r1, r6, lsr #21
    7ad4:	andeq	fp, r1, ip, lsl r0
    7ad8:	andeq	fp, r1, r8
    7adc:	andeq	fp, r1, sl, ror fp
    7ae0:	andeq	fp, r1, r8, asr sl
    7ae4:	andeq	fp, r1, r2, ror sl
    7ae8:	andeq	fp, r1, r2, lsr sl
    7aec:	andeq	fp, r1, ip, lsl #22
    7af0:	strdeq	fp, [r1], -r4
    7af4:	strdeq	fp, [r1], -r0
    7af8:	svcmi	0x00f0e92d
    7afc:	stfs	f2, [sp, #-0]
    7b00:			; <UNDEFINED> instruction: 0x4def8b06
    7b04:	ldrbtmi	r4, [sp], #-3311	; 0xfffff311
    7b08:	addlt	r4, r9, pc, ror #21
    7b0c:	bleq	643f48 <fputs@plt+0x6404ec>
    7b10:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
    7b14:	stmdavs	r4!, {r0, r1, r3, r4, r6, r9, sl, lr}
    7b18:			; <UNDEFINED> instruction: 0xf04f9407
    7b1c:	strmi	r0, [r4], -r0, lsl #8
    7b20:	mcr2	0, 5, pc, cr4, cr4, {0}	; <UNPREDICTABLE>
    7b24:			; <UNDEFINED> instruction: 0xf0002800
    7b28:	bmi	ffa281dc <fputs@plt+0xffa24780>
    7b2c:	stmibmi	r8!, {r0, r2, r9, sl, lr}^
    7b30:	ldrbtmi	r2, [sl], #-1
    7b34:			; <UNDEFINED> instruction: 0xf7fb4479
    7b38:	strtmi	lr, [r8], -r8, asr #25
    7b3c:	mcr	7, 7, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    7b40:	tstcs	r0, r5, lsl #20
    7b44:			; <UNDEFINED> instruction: 0xf7ff4620
    7b48:	bmi	ff8c67ac <fputs@plt+0xff8c2d50>
    7b4c:	ldrbtmi	r4, [sl], #-2530	; 0xfffff61e
    7b50:			; <UNDEFINED> instruction: 0x46054479
    7b54:			; <UNDEFINED> instruction: 0xf7fb2001
    7b58:	stccs	12, cr14, [r0, #-736]	; 0xfffffd20
    7b5c:	orrshi	pc, ip, r0
    7b60:	ldrbtmi	r4, [r8], #-2270	; 0xfffff722
    7b64:	mrc	7, 6, APSR_nzcv, cr2, cr11, {7}
    7b68:			; <UNDEFINED> instruction: 0x46204ddd
    7b6c:			; <UNDEFINED> instruction: 0x4629447d
    7b70:			; <UNDEFINED> instruction: 0xff8af014
    7b74:	vmull.p8	<illegal reg q8.5>, d0, d1
    7b78:	svcge	0x00048104
    7b7c:	strcs	r4, [r0], -r0, lsr #12
    7b80:	ldrtmi	r9, [sl], -r4, lsl #12
    7b84:			; <UNDEFINED> instruction: 0xf9b6f014
    7b88:	blle	c8f3a4 <fputs@plt+0xc8b948>
    7b8c:	cmpls	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7b90:	blt	4433b8 <fputs@plt+0x43f95c>
    7b94:	cmpge	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7b98:	ldrbtmi	r4, [r9], #1712	; 0x6b0
    7b9c:	strd	r4, [r6], -sl
    7ba0:	ldrtmi	r4, [sl], -r9, lsr #12
    7ba4:			; <UNDEFINED> instruction: 0xf0144620
    7ba8:	vmlane.f16	s30, s11, s11	; <UNPREDICTABLE>
    7bac:	vmovls.32	d4[0], sp
    7bb0:	ldcle	14, cr2, [ip, #-0]
    7bb4:	mvnsle	r2, r1, lsl #28
    7bb8:	andcs	r4, r0, #42991616	; 0x2900000
    7bbc:			; <UNDEFINED> instruction: 0xf1084620
    7bc0:			; <UNDEFINED> instruction: 0xf0140b01
    7bc4:	strbmi	pc, [r3], -r1, lsr #24	; <UNPREDICTABLE>
    7bc8:	ldrbmi	r4, [r1], -sl, asr #12
    7bcc:	ldrdls	r4, [r0], -r8
    7bd0:			; <UNDEFINED> instruction: 0xf7fb4630
    7bd4:			; <UNDEFINED> instruction: 0x4629ec7a
    7bd8:	strtmi	r4, [r0], -sl, asr #12
    7bdc:	mrc2	7, 0, pc, cr0, cr15, {7}
    7be0:	ldrtmi	r4, [sl], -r9, lsr #12
    7be4:			; <UNDEFINED> instruction: 0xf0144620
    7be8:	vmlane.f16	s30, s11, s10	; <UNPREDICTABLE>
    7bec:			; <UNDEFINED> instruction: 0xee18dadf
    7bf0:	ldmibmi	lr!, {r4, r9, fp, ip, sp, pc}
    7bf4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7bf8:			; <UNDEFINED> instruction: 0xff46f014
    7bfc:	vmull.p8	<illegal reg q8.5>, d0, d6
    7c00:	bmi	feee7f2c <fputs@plt+0xfeee44d0>
    7c04:	strtmi	r2, [r9], -r0, lsl #6
    7c08:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7c0c:	mcr2	0, 1, pc, cr14, cr4, {0}	; <UNPREDICTABLE>
    7c10:	teqlt	r0, r3, lsl #12
    7c14:			; <UNDEFINED> instruction: 0x20014ab7
    7c18:	ldrbtmi	r4, [sl], #-2487	; 0xfffff649
    7c1c:			; <UNDEFINED> instruction: 0xf7fb4479
    7c20:			; <UNDEFINED> instruction: 0x4631ec54
    7c24:			; <UNDEFINED> instruction: 0x4620463a
    7c28:	strls	r2, [r4], -r0, lsl #12
    7c2c:			; <UNDEFINED> instruction: 0xf962f014
    7c30:	vmull.p8	<illegal reg q8.5>, d0, d5
    7c34:	blmi	fec67ef8 <fputs@plt+0xfec6449c>
    7c38:	ldrbtmi	r4, [fp], #-1712	; 0xfffff950
    7c3c:	bcc	443464 <fputs@plt+0x43fa08>
    7c40:	ldrbtmi	r4, [fp], #-2991	; 0xfffff451
    7c44:	bcc	443470 <fputs@plt+0x43fa14>
    7c48:	ldrbtmi	r4, [fp], #-2990	; 0xfffff452
    7c4c:	bcc	fe443478 <fputs@plt+0xfe43fa1c>
    7c50:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
    7c54:	bcc	443484 <fputs@plt+0x43fa28>
    7c58:	strtmi	lr, [r9], -r7
    7c5c:			; <UNDEFINED> instruction: 0x4620463a
    7c60:			; <UNDEFINED> instruction: 0xf948f014
    7c64:	vmull.p8	<illegal reg q8.5>, d0, d5
    7c68:	mcrls	0, 0, r8, cr4, cr5, {4}
    7c6c:	vcge.f32	d18, d0, d0
    7c70:	mcrcs	0, 0, r8, cr1, cr1, {4}
    7c74:	andcs	sp, r0, #1073741884	; 0x4000003c
    7c78:	strtmi	r4, [r0], -r9, lsr #12
    7c7c:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    7c80:			; <UNDEFINED> instruction: 0xf0149303
    7c84:	strbmi	pc, [r3], -r1, asr #23	; <UNPREDICTABLE>
    7c88:	bcs	4434f0 <fputs@plt+0x43fa94>
    7c8c:	bne	4434f8 <fputs@plt+0x43fa9c>
    7c90:	ldrtmi	r9, [r0], -r0
    7c94:	ldc	7, cr15, [r8], {251}	; 0xfb
    7c98:			; <UNDEFINED> instruction: 0x465b4a9c
    7c9c:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    7ca0:			; <UNDEFINED> instruction: 0xf0144620
    7ca4:	cdp	13, 1, cr15, cr8, cr3, {7}
    7ca8:	pkhbtmi	r2, r0, r0, lsl #20
    7cac:			; <UNDEFINED> instruction: 0xf1b84630
    7cb0:			; <UNDEFINED> instruction: 0xf0000f00
    7cb4:	ldmibmi	r6, {r0, r2, r4, r5, r6, r7, pc}
    7cb8:			; <UNDEFINED> instruction: 0xf7fb4479
    7cbc:	strbmi	lr, [r0], -r6, lsl #24
    7cc0:	mcr	7, 1, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    7cc4:			; <UNDEFINED> instruction: 0x46294a93
    7cc8:	strtmi	r2, [r0], -r0, lsl #6
    7ccc:			; <UNDEFINED> instruction: 0xf014447a
    7cd0:	bmi	fe48740c <fputs@plt+0xfe4839b0>
    7cd4:	ldrbtmi	r4, [sl], #-2449	; 0xfffff66f
    7cd8:			; <UNDEFINED> instruction: 0x46064479
    7cdc:			; <UNDEFINED> instruction: 0xf7fb2001
    7ce0:	vmovcs.16	d16[1], lr
    7ce4:	rschi	pc, r5, r0
    7ce8:			; <UNDEFINED> instruction: 0xf7fb4630
    7cec:	bmi	fe343534 <fputs@plt+0xfe33fad8>
    7cf0:	strtmi	r2, [r9], -r0, lsl #6
    7cf4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7cf8:	ldc2	0, cr15, [r8, #80]!	; 0x50
    7cfc:	teqlt	r0, r3, lsl #12
    7d00:	andcs	r4, r1, r8, lsl #21
    7d04:	ldrbtmi	r4, [sl], #-2440	; 0xfffff678
    7d08:			; <UNDEFINED> instruction: 0xf7fb4479
    7d0c:	bmi	fe202c8c <fputs@plt+0xfe1ff230>
    7d10:	strtmi	r2, [r9], -r0, lsl #6
    7d14:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7d18:	stc2	0, cr15, [r8, #80]!	; 0x50
    7d1c:	teqlt	r0, r3, lsl #12
    7d20:	andcs	r4, r1, r3, lsl #21
    7d24:	ldrbtmi	r4, [sl], #-2435	; 0xfffff67d
    7d28:			; <UNDEFINED> instruction: 0xf7fb4479
    7d2c:	blmi	fe0c2c6c <fputs@plt+0xfe0bf210>
    7d30:	bvc	fe443558 <fputs@plt+0xfe43fafc>
    7d34:	andhi	pc, r4, #14614528	; 0xdf0000
    7d38:			; <UNDEFINED> instruction: 0xf8df2600
    7d3c:	ldrbtmi	sl, [fp], #-516	; 0xfffffdfc
    7d40:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    7d44:	and	r4, sl, pc, lsl r6
    7d48:	andcs	r4, r1, lr, ror sl
    7d4c:	ldrbtmi	r4, [sl], #-2430	; 0xfffff682
    7d50:			; <UNDEFINED> instruction: 0xf7fb4479
    7d54:			; <UNDEFINED> instruction: 0x4648ebba
    7d58:			; <UNDEFINED> instruction: 0xf7fb3601
    7d5c:	andcs	lr, r0, #216, 26	; 0x3600
    7d60:	andls	r4, r0, #53477376	; 0x3300000
    7d64:	strbmi	r4, [r2], -r9, lsr #12
    7d68:			; <UNDEFINED> instruction: 0xf0154620
    7d6c:			; <UNDEFINED> instruction: 0x4681f931
    7d70:	cdpcs	3, 0, cr11, cr0, cr0, {0}
    7d74:	ldrbmi	sp, [r2], -r8, ror #1
    7d78:	andcs	r4, r1, r9, lsr r6
    7d7c:	bl	fe945d70 <fputs@plt+0xfe942314>
    7d80:			; <UNDEFINED> instruction: 0xf016e7e9
    7d84:	ldmdbmi	r1!, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    7d88:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    7d8c:	andcs	r4, r1, r3, lsl #12
    7d90:	bl	fe6c5d84 <fputs@plt+0xfe6c2328>
    7d94:	blmi	12da754 <fputs@plt+0x12d6cf8>
    7d98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7d9c:	blls	1e1e0c <fputs@plt+0x1de3b0>
    7da0:			; <UNDEFINED> instruction: 0xf04f405a
    7da4:			; <UNDEFINED> instruction: 0xf0400300
    7da8:	andlt	r8, r9, r9, lsl #1
    7dac:	blhi	1c30a8 <fputs@plt+0x1bf64c>
    7db0:	svchi	0x00f0e8bd
    7db4:	strmi	r4, [r3], -r7, ror #20
    7db8:	strtmi	r4, [r0], -r9, lsr #12
    7dbc:	mrc	4, 0, r4, cr8, cr10, {3}
    7dc0:			; <UNDEFINED> instruction: 0xf0147a90
    7dc4:			; <UNDEFINED> instruction: 0x4603fd53
    7dc8:	bmi	18f4290 <fputs@plt+0x18f0834>
    7dcc:	stmdbmi	r3!, {r0, sp}^
    7dd0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7dd4:	bl	1e45dc8 <fputs@plt+0x1e4236c>
    7dd8:	ldrdhi	pc, [r4, pc]
    7ddc:			; <UNDEFINED> instruction: 0xf8df2600
    7de0:	mvf<illegal precision>	f1, f4
    7de4:	ssatmi	r7, #3, r0, lsl #21
    7de8:	bvc	fe443654 <fputs@plt+0xfe43fbf8>
    7dec:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    7df0:	and	r4, sl, r4, lsr r6
    7df4:	andcs	r4, r1, ip, asr sl
    7df8:	ldrbtmi	r4, [sl], #-2396	; 0xfffff6a4
    7dfc:			; <UNDEFINED> instruction: 0xf7fb4479
    7e00:	ldrtmi	lr, [r0], -r4, ror #22
    7e04:			; <UNDEFINED> instruction: 0xf7fb3401
    7e08:	andcs	lr, r0, #8320	; 0x2080
    7e0c:	andls	r4, r0, #36700160	; 0x2300000
    7e10:	strbmi	r4, [r2], -r9, lsr #12
    7e14:			; <UNDEFINED> instruction: 0xf0154650
    7e18:			; <UNDEFINED> instruction: 0x4606f8db
    7e1c:	stfcsd	f3, [r0], {56}	; 0x38
    7e20:	ldrtmi	sp, [sl], -r8, ror #1
    7e24:	andcs	r4, r1, r9, asr #12
    7e28:	bl	13c5e1c <fputs@plt+0x13c23c0>
    7e2c:	strtmi	lr, [r9], -r9, ror #15
    7e30:			; <UNDEFINED> instruction: 0x4650465a
    7e34:			; <UNDEFINED> instruction: 0xf0149606
    7e38:	mrc	8, 0, APSR_nzcv, cr8, cr13, {2}
    7e3c:			; <UNDEFINED> instruction: 0x46547a90
    7e40:	svclt	0x00a81e01
    7e44:	bvs	4436b4 <fputs@plt+0x43fc58>
    7e48:	ands	sp, r6, r6, lsl #20
    7e4c:			; <UNDEFINED> instruction: 0x4620465a
    7e50:			; <UNDEFINED> instruction: 0xf850f014
    7e54:	blle	40f660 <fputs@plt+0x40bc04>
    7e58:	blcs	2ea78 <fputs@plt+0x2b01c>
    7e5c:	blcs	7f298 <fputs@plt+0x7b83c>
    7e60:			; <UNDEFINED> instruction: 0x4632d1f4
    7e64:	tstls	r2, r0, lsr #12
    7e68:	blx	fe745e6c <fputs@plt+0xfe742410>
    7e6c:	ldrbmi	r9, [sl], -r2, lsl #18
    7e70:			; <UNDEFINED> instruction: 0xf0144620
    7e74:	mcrne	8, 0, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    7e78:			; <UNDEFINED> instruction: 0xf8dddaee
    7e7c:	strbt	r8, [ip], ip
    7e80:	andcs	r4, r1, fp, lsr sl
    7e84:	ldrbtmi	r4, [sl], #-2363	; 0xfffff6c5
    7e88:			; <UNDEFINED> instruction: 0xf7fb4479
    7e8c:	ldmdami	sl!, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    7e90:			; <UNDEFINED> instruction: 0xf7fb4478
    7e94:			; <UNDEFINED> instruction: 0xe653ed3c
    7e98:			; <UNDEFINED> instruction: 0xf0029805
    7e9c:	uqsax	pc, r3, r7	; <UNPREDICTABLE>
    7ea0:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
    7ea4:	bl	445e98 <fputs@plt+0x44243c>
    7ea8:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    7eac:	stc	7, cr15, [lr, #-1004]!	; 0xfffffc14
    7eb0:	ldmdami	r4!, {r3, r8, r9, sl, sp, lr, pc}
    7eb4:			; <UNDEFINED> instruction: 0xf7fb4478
    7eb8:	ldr	lr, [r8, -sl, lsr #26]
    7ebc:	stcl	7, cr15, [r6], {251}	; 0xfb
    7ec0:	andeq	r3, r3, r2, ror r2
    7ec4:	andeq	r0, r0, r4, ror #4
    7ec8:	andeq	sl, r1, r2, lsl #29
    7ecc:	andeq	lr, r1, r2, lsl #27
    7ed0:	andeq	fp, r1, r4, ror sl
    7ed4:	andeq	lr, r1, r6, ror #26
    7ed8:	andeq	fp, r1, ip, ror #20
    7edc:	andeq	fp, r1, r2, lsr #18
    7ee0:	andeq	sl, r1, r4, lsl #26
    7ee4:	andeq	lr, r1, sl, lsl sp
    7ee8:	andeq	fp, r1, r4, lsr sl
    7eec:	andeq	fp, r1, r2, asr #3
    7ef0:	andeq	sl, r1, lr, asr #28
    7ef4:	muleq	r1, sl, ip
    7ef8:	andeq	fp, r1, r8, asr #19
    7efc:	andeq	lr, r1, sl, ror ip
    7f00:	andeq	fp, r1, r2, asr #19
    7f04:	andeq	lr, r1, sl, ror #24
    7f08:	andeq	lr, r1, r2, ror #24
    7f0c:	strdeq	sl, [r1], -r6
    7f10:	andeq	fp, r1, r4, lsl #16
    7f14:	andeq	fp, r1, r4, asr r9
    7f18:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    7f1c:	andeq	fp, r1, r0, asr r9
    7f20:	andeq	sl, r1, r2, asr #26
    7f24:	andeq	lr, r1, lr, lsr #23
    7f28:	andeq	fp, r1, r4, lsr r9
    7f2c:	andeq	lr, r1, lr, asr r2
    7f30:	andeq	lr, r1, lr, lsl #23
    7f34:	andeq	fp, r1, ip, lsr #18
    7f38:	andeq	fp, r1, r2, asr #18
    7f3c:	andeq	sl, r1, r0, ror #25
    7f40:	andeq	lr, r1, r2, ror fp
    7f44:	andeq	lr, r1, r6, ror #22
    7f48:	andeq	fp, r1, ip, lsl r9
    7f4c:	andeq	sl, r1, lr, ror #21
    7f50:	andeq	r2, r3, r0, ror #31
    7f54:	ldrdeq	fp, [r1], -r8
    7f58:	andeq	lr, r1, r4, ror #21
    7f5c:	andeq	fp, r1, sl, asr #17
    7f60:	andeq	sl, r1, ip, ror ip
    7f64:	muleq	r1, r2, r8
    7f68:			; <UNDEFINED> instruction: 0x0001eaba
    7f6c:			; <UNDEFINED> instruction: 0x0001b8b8
    7f70:	andeq	lr, r1, lr, lsr #20
    7f74:	andeq	fp, r1, r0, lsr #14
    7f78:	strdeq	fp, [r1], -r4
    7f7c:	andeq	fp, r1, sl, lsl r6
    7f80:	ldrdeq	fp, [r1], -sl
    7f84:	ldrdeq	fp, [r1], -r0
    7f88:			; <UNDEFINED> instruction: 0x4614b510
    7f8c:	ldrd	pc, [r8], #-143	; 0xffffff71
    7f90:			; <UNDEFINED> instruction: 0xf8dfb082
    7f94:	ldrbtmi	ip, [lr], #72	; 0x48
    7f98:			; <UNDEFINED> instruction: 0x466b4a11
    7f9c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7fa0:			; <UNDEFINED> instruction: 0xf8dc447a
    7fa4:			; <UNDEFINED> instruction: 0xf8cdc000
    7fa8:			; <UNDEFINED> instruction: 0xf04fc004
    7fac:			; <UNDEFINED> instruction: 0xf0140c00
    7fb0:	bmi	34712c <fputs@plt+0x3436d0>
    7fb4:	blx	fec191a4 <fputs@plt+0xfec15748>
    7fb8:	eorvs	pc, r0, r0, lsl #7
    7fbc:	subsmi	r0, r8, #1490944	; 0x16c000
    7fc0:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    7fc4:	blls	62034 <fputs@plt+0x5e5d8>
    7fc8:			; <UNDEFINED> instruction: 0xf04f405a
    7fcc:	mrsle	r0, SP_irq
    7fd0:	ldclt	0, cr11, [r0, #-8]
    7fd4:	ldc	7, cr15, [sl], #-1004	; 0xfffffc14
    7fd8:	andeq	r2, r3, r2, ror #27
    7fdc:	andeq	r0, r0, r4, ror #4
    7fe0:			; <UNDEFINED> instruction: 0x0001a8b0
    7fe4:	andeq	r2, r3, r4, asr #27
    7fe8:			; <UNDEFINED> instruction: 0x4615b530
    7fec:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7ff0:			; <UNDEFINED> instruction: 0xf8dfb083
    7ff4:			; <UNDEFINED> instruction: 0x461cc054
    7ff8:	bmi	5193f8 <fputs@plt+0x51599c>
    7ffc:			; <UNDEFINED> instruction: 0xf85e466b
    8000:	ldrbtmi	ip, [sl], #-12
    8004:	ldrdgt	pc, [r0], -ip
    8008:	andgt	pc, r4, sp, asr #17
    800c:	stceq	0, cr15, [r0], {79}	; 0x4f
    8010:	stc2	0, cr15, [ip], #-80	; 0xffffffb0
    8014:	cmnlt	r0, r8, lsr #32
    8018:	andcs	r9, r0, r0, lsl #20
    801c:	bmi	3200ac <fputs@plt+0x31c650>
    8020:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    8024:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8028:	subsmi	r9, sl, r1, lsl #22
    802c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8030:	andlt	sp, r3, r5, lsl #2
    8034:			; <UNDEFINED> instruction: 0x4602bd30
    8038:	rscscc	pc, pc, pc, asr #32
    803c:			; <UNDEFINED> instruction: 0xf7fbe7ee
    8040:	svclt	0x0000ec06
    8044:	andeq	r2, r3, r0, lsl #27
    8048:	andeq	r0, r0, r4, ror #4
    804c:	andeq	sl, r1, r2, ror #26
    8050:	andeq	r2, r3, r6, asr sp
    8054:	svclt	0x0098f7ff
    8058:	ldrlt	r6, [r0], #-2114	; 0xfffff7be
    805c:	strcs	pc, [r7], #-962	; 0xfffffc3e
    8060:	vmov.i8	d16, #163	; 0xa3
    8064:	b	10d8488 <fputs@plt+0x10d4a2c>
    8068:	b	10e0c78 <fputs@plt+0x10dd21c>
    806c:			; <UNDEFINED> instruction: 0xf85d4304
    8070:	b	10dac88 <fputs@plt+0x10d722c>
    8074:	ldrmi	r2, [r8], #-769	; 0xfffffcff
    8078:	svclt	0x00004770
    807c:	addlt	fp, r4, r0, lsl r5
    8080:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8084:			; <UNDEFINED> instruction: 0xf8df4614
    8088:	andcs	ip, r4, #84	; 0x54
    808c:	andls	r4, r0, #-33554432	; 0xfe000000
    8090:	blge	9a8e4 <fputs@plt+0x96e88>
    8094:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    8098:	ldrbtmi	fp, [sl], #-2596	; 0xfffff5dc
    809c:	ldrdgt	pc, [r0], -ip
    80a0:	andgt	pc, ip, sp, asr #17
    80a4:	stceq	0, cr15, [r0], {79}	; 0x4f
    80a8:			; <UNDEFINED> instruction: 0xf0169402
    80ac:	msrlt	CPSR_f, pc, lsr r9
    80b0:	svclt	0x000c1cc3
    80b4:	andseq	pc, fp, pc, rrx
    80b8:	rscscc	pc, pc, pc, asr #32
    80bc:	blmi	1da8e8 <fputs@plt+0x1d6e8c>
    80c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    80c4:	blls	e2134 <fputs@plt+0xde6d8>
    80c8:			; <UNDEFINED> instruction: 0xf04f405a
    80cc:	mrsle	r0, SP_irq
    80d0:	ldclt	0, cr11, [r0, #-16]
    80d4:	bl	feec60c8 <fputs@plt+0xfeec266c>
    80d8:	andeq	r2, r3, ip, ror #25
    80dc:	andeq	r0, r0, r4, ror #4
    80e0:	andeq	fp, r1, r2, ror r3
    80e4:			; <UNDEFINED> instruction: 0x00032cb8
    80e8:	mvnsmi	lr, sp, lsr #18
    80ec:	stmdbmi	r0, {r0, r1, r2, r3, r9, sl, lr}^
    80f0:	ldrmi	r4, [r0], -r5, lsl #12
    80f4:	ldrbtmi	r4, [r9], #-1558	; 0xfffff9ea
    80f8:			; <UNDEFINED> instruction: 0xf7fb4698
    80fc:	stmdacs	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
    8100:	ldmdbmi	ip!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    8104:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8108:	ldcl	7, cr15, [lr], #-1004	; 0xfffffc14
    810c:	cmplt	r8, #4, 12	; 0x400000
    8110:			; <UNDEFINED> instruction: 0x46304939
    8114:			; <UNDEFINED> instruction: 0xf7fb4479
    8118:			; <UNDEFINED> instruction: 0x4604ec78
    811c:	suble	r2, fp, r0, lsl #16
    8120:			; <UNDEFINED> instruction: 0x46304936
    8124:			; <UNDEFINED> instruction: 0xf7fb4479
    8128:			; <UNDEFINED> instruction: 0x4604ec70
    812c:	subsle	r2, r0, r0, lsl #16
    8130:			; <UNDEFINED> instruction: 0x46304933
    8134:			; <UNDEFINED> instruction: 0xf7fb4479
    8138:	strmi	lr, [r4], -r8, ror #24
    813c:	ldmdbmi	r1!, {r3, r7, r8, r9, ip, sp, pc}
    8140:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8144:	stcl	7, cr15, [r0], #-1004	; 0xfffffc14
    8148:	stmdacs	r0, {r2, r9, sl, lr}
    814c:	strbmi	sp, [r2], -ip, asr #2
    8150:	ldrtmi	r4, [r9], -r8, lsr #12
    8154:	orrcc	pc, r0, #1325400064	; 0x4f000000
    8158:	cdp2	0, 7, cr15, cr6, cr8, {0}
    815c:	tstcs	r0, #24576	; 0x6000
    8160:	andsvs	r4, r3, r0, lsr #12
    8164:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8168:	vst1.16	{d20-d22}, [pc], r2
    816c:	ldrtmi	r3, [r9], -r0, lsl #7
    8170:			; <UNDEFINED> instruction: 0xf00d4628
    8174:	bls	1c8090 <fputs@plt+0x1c4634>
    8178:	andsvs	r2, r3, r4, lsl r3
    817c:	pop	{r5, r9, sl, lr}
    8180:			; <UNDEFINED> instruction: 0x463a81f0
    8184:	vst1.8	{d20-d22}, [pc :128], r9
    8188:	strmi	r3, [r4], -r0, lsl #7
    818c:	blx	ffec419c <fputs@plt+0xffec0740>
    8190:	movwcs	r9, #18950	; 0x4a06
    8194:			; <UNDEFINED> instruction: 0xf8c8ba00
    8198:	strtmi	r0, [r0], -r0
    819c:	pop	{r0, r1, r4, sp, lr}
    81a0:			; <UNDEFINED> instruction: 0x464281f0
    81a4:	orrmi	pc, r0, #1325400064	; 0x4f000000
    81a8:			; <UNDEFINED> instruction: 0x46284639
    81ac:			; <UNDEFINED> instruction: 0xf97ef011
    81b0:	movtcs	r9, #2566	; 0xa06
    81b4:			; <UNDEFINED> instruction: 0xe7e16013
    81b8:	strtmi	r4, [r8], -r2, asr #12
    81bc:	vst1.8	{d20-d22}, [pc :256], r9
    81c0:			; <UNDEFINED> instruction: 0xf00f3380
    81c4:	bls	1c8118 <fputs@plt+0x1c46bc>
    81c8:	strtmi	r2, [r0], -r0, lsr #6
    81cc:	pop	{r0, r1, r4, sp, lr}
    81d0:			; <UNDEFINED> instruction: 0x464281f0
    81d4:	orrmi	pc, r0, #1325400064	; 0x4f000000
    81d8:			; <UNDEFINED> instruction: 0x46284639
    81dc:			; <UNDEFINED> instruction: 0xf866f011
    81e0:	teqcs	r0, #24576	; 0x6000
    81e4:	bfi	r6, r3, #0, #10
    81e8:	ldrbtcc	pc, [pc], #79	; 81f0 <fputs@plt+0x4794>	; <UNPREDICTABLE>
    81ec:	svclt	0x0000e7c6
    81f0:	andeq	sl, r1, r2, asr r7
    81f4:	andeq	fp, r1, r2, asr #11
    81f8:			; <UNDEFINED> instruction: 0x0001b5bc
    81fc:			; <UNDEFINED> instruction: 0x0001b5b4
    8200:	andeq	fp, r1, ip, lsr #11
    8204:	andeq	fp, r1, r6, lsr #11
    8208:	svcmi	0x00f0e92d
    820c:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    8210:	ldrmi	r8, [sl], r2, lsl #22
    8214:			; <UNDEFINED> instruction: 0x46054a76
    8218:			; <UNDEFINED> instruction: 0x460e4b76
    821c:	cfldrdmi	mvd4, [r6], #-488	; 0xfffffe18
    8220:	mcr	0, 0, fp, cr8, cr9, {4}
    8224:	ldmpl	r3, {r4, r7, r9, fp, ip}^
    8228:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    822c:			; <UNDEFINED> instruction: 0xf04f9317
    8230:	movwcs	r0, #4864	; 0x1300
    8234:	cfstrsge	mvf9, [r5], {4}
    8238:			; <UNDEFINED> instruction: 0xf0019305
    823c:	ldrbmi	pc, [r3], -sp, ror #16	; <UNPREDICTABLE>
    8240:			; <UNDEFINED> instruction: 0x4631465a
    8244:	andls	r9, r0, r1, lsl #8
    8248:			; <UNDEFINED> instruction: 0xf0014628
    824c:	movtlt	pc, #35487	; 0x8a9f	; <UNPREDICTABLE>
    8250:	strcs	r4, [r0], #-2666	; 0xfffff596
    8254:	andls	r4, r4, #2046820352	; 0x7a000000
    8258:			; <UNDEFINED> instruction: 0x46214616
    825c:	strtmi	r2, [r8], -r0, lsl #4
    8260:			; <UNDEFINED> instruction: 0xf8d2f014
    8264:	bne	fe443acc <fputs@plt+0xfe440070>
    8268:	andls	r2, r2, r0, lsl #4
    826c:			; <UNDEFINED> instruction: 0xf0144628
    8270:	stmdbmi	r3!, {r0, r1, r3, r6, r7, fp, ip, sp, lr, pc}^
    8274:	ldrtmi	r9, [r2], -r2, lsl #22
    8278:	andls	r4, r0, r9, ror r4
    827c:			; <UNDEFINED> instruction: 0xf7fb2001
    8280:	andcs	lr, r0, r4, lsr #18
    8284:	blmi	16dac08 <fputs@plt+0x16d71ac>
    8288:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    828c:	blls	5e22fc <fputs@plt+0x5de8a0>
    8290:			; <UNDEFINED> instruction: 0xf04f405a
    8294:			; <UNDEFINED> instruction: 0xf0400300
    8298:	andslt	r8, r9, r8, lsr #1
    829c:	blhi	c3598 <fputs@plt+0xbfb3c>
    82a0:	svchi	0x00f0e8bd
    82a4:			; <UNDEFINED> instruction: 0x46284631
    82a8:	mcr2	0, 4, pc, cr0, cr3, {0}	; <UNPREDICTABLE>
    82ac:	blle	194fac4 <fputs@plt+0x194c068>
    82b0:			; <UNDEFINED> instruction: 0xf8df4b55
    82b4:	ldrbtmi	r9, [fp], #-344	; 0xfffffea8
    82b8:	mcr	4, 0, r4, cr8, cr9, {7}
    82bc:	blmi	1516b04 <fputs@plt+0x15130a8>
    82c0:	movwls	r4, #13435	; 0x347b
    82c4:	blls	180308 <fputs@plt+0x17c8ac>
    82c8:	mrc	1, 0, fp, cr8, cr11, {1}
    82cc:			; <UNDEFINED> instruction: 0x46301a10
    82d0:			; <UNDEFINED> instruction: 0xf7fb2209
    82d4:	stmdacs	r0, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    82d8:			; <UNDEFINED> instruction: 0x4621d05e
    82dc:			; <UNDEFINED> instruction: 0xf0134628
    82e0:	mcrne	14, 0, pc, cr4, cr5, {4}	; <UNPREDICTABLE>
    82e4:	andcs	sp, r0, #75776	; 0x12800
    82e8:	strtmi	r4, [r8], -r1, lsr #12
    82ec:			; <UNDEFINED> instruction: 0xf88cf014
    82f0:	strbmi	r2, [r9], -r4, lsl #4
    82f4:			; <UNDEFINED> instruction: 0xf7fb4606
    82f8:			; <UNDEFINED> instruction: 0x4607eb5e
    82fc:	mvnle	r2, r0, lsl #16
    8300:			; <UNDEFINED> instruction: 0xf10d4a44
    8304:			; <UNDEFINED> instruction: 0x46210818
    8308:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    830c:	strls	r4, [r4, -r3, asr #12]
    8310:	blx	feb44368 <fputs@plt+0xfeb4090c>
    8314:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8318:	ldmdbmi	pc!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}	; <UNPREDICTABLE>
    831c:	andcs	r4, r1, r2, lsl #12
    8320:			; <UNDEFINED> instruction: 0xf7fb4479
    8324:	bmi	f82674 <fputs@plt+0xf7ec18>
    8328:	strtmi	r4, [r1], -r3, asr #12
    832c:			; <UNDEFINED> instruction: 0x4628447a
    8330:	blx	fe744388 <fputs@plt+0xfe74092c>
    8334:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    8338:	blge	1fc48c <fputs@plt+0x1f8a30>
    833c:			; <UNDEFINED> instruction: 0x46514632
    8340:			; <UNDEFINED> instruction: 0xf8cd4658
    8344:	movwls	r8, #8192	; 0x2000
    8348:			; <UNDEFINED> instruction: 0xf7ff9e06
    834c:	blls	c7e88 <fputs@plt+0xc442c>
    8350:	teqle	sl, r0, lsl #16
    8354:	addsmi	r9, r6, #24576	; 0x6000
    8358:			; <UNDEFINED> instruction: 0x4632d133
    835c:			; <UNDEFINED> instruction: 0x46184639
    8360:	stmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8364:	teqle	r4, r0, lsl #16
    8368:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    836c:	b	ff3c6360 <fputs@plt+0xff3c2904>
    8370:	strtmi	r4, [r8], -r1, lsr #12
    8374:	mcr2	0, 2, pc, cr10, cr3, {0}	; <UNPREDICTABLE>
    8378:	ble	fed0fb90 <fputs@plt+0xfed0c134>
    837c:	svceq	0x0008f114
    8380:			; <UNDEFINED> instruction: 0xf114bf18
    8384:	svclt	0x00180f0b
    8388:			; <UNDEFINED> instruction: 0xf47f2001
    838c:	blmi	974180 <fputs@plt+0x970724>
    8390:	movwls	r4, #17531	; 0x447b
    8394:			; <UNDEFINED> instruction: 0xe760461e
    8398:			; <UNDEFINED> instruction: 0xf04fab04
    839c:	movwls	r3, #4863	; 0x12ff
    83a0:	andls	r4, r0, #34603008	; 0x2100000
    83a4:			; <UNDEFINED> instruction: 0x465a4653
    83a8:			; <UNDEFINED> instruction: 0xf0014628
    83ac:	msrlt	CPSR_, pc, ror r9
    83b0:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    83b4:	b	feac63a8 <fputs@plt+0xfeac294c>
    83b8:	stmdals	r3, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    83bc:	b	fe9c63b0 <fputs@plt+0xfe9c2954>
    83c0:	cdpmi	7, 1, cr14, cr10, cr11, {4}
    83c4:			; <UNDEFINED> instruction: 0x9604447e
    83c8:	cdpmi	7, 1, cr14, cr9, cr7, {2}
    83cc:			; <UNDEFINED> instruction: 0x9604447e
    83d0:	cdpmi	7, 1, cr14, cr8, cr3, {2}
    83d4:			; <UNDEFINED> instruction: 0x9604447e
    83d8:	mrcmi	7, 0, lr, cr7, cr15, {1}
    83dc:			; <UNDEFINED> instruction: 0x9604447e
    83e0:	mrcmi	7, 0, lr, cr6, cr11, {1}
    83e4:			; <UNDEFINED> instruction: 0x9604447e
    83e8:			; <UNDEFINED> instruction: 0xf7fbe737
    83ec:	svclt	0x0000ea30
    83f0:	andeq	r2, r3, ip, asr fp
    83f4:	andeq	r0, r0, r4, ror #4
    83f8:	andeq	lr, r1, ip, lsl #13
    83fc:	muleq	r1, r8, r4
    8400:	andeq	fp, r1, ip, lsr r5
    8404:	strdeq	r2, [r3], -r0
    8408:	andeq	sl, r1, r2, ror pc
    840c:	ldrdeq	sl, [r1], -r8
    8410:	andeq	fp, r1, ip, ror #9
    8414:	andeq	sl, r1, r6, asr #10
    8418:	andeq	r1, r2, r0, lsl r2
    841c:	andeq	sl, r1, r8, lsr sl
    8420:	andeq	fp, r1, r2, asr #8
    8424:	andeq	fp, r1, r0, lsr #7
    8428:	strdeq	fp, [r1], -lr
    842c:			; <UNDEFINED> instruction: 0x0001b3b8
    8430:	andeq	fp, r1, r4, asr #7
    8434:	muleq	r1, r8, r3
    8438:	andeq	fp, r1, r0, ror r3
    843c:	andeq	fp, r1, ip, lsr #6
    8440:	addlt	fp, r9, r0, lsr r5
    8444:	blge	19b8bc <fputs@plt+0x197e60>
    8448:	bge	15b4c0 <fputs@plt+0x157a64>
    844c:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    8450:	stmdavs	r4!, {r0, r2, r3, r9, sl, lr}
    8454:			; <UNDEFINED> instruction: 0xf04f9407
    8458:	strmi	r0, [r4], -r0, lsl #8
    845c:			; <UNDEFINED> instruction: 0xf96ef7ff
    8460:	ldmib	sp, {r3, r7, r8, fp, ip, sp, pc}^
    8464:	strtmi	r2, [r9], -r5, lsl #6
    8468:			; <UNDEFINED> instruction: 0xf7ff4620
    846c:	bmi	547fa8 <fputs@plt+0x54454c>
    8470:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    8474:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8478:	subsmi	r9, sl, r7, lsl #22
    847c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8480:	andlt	sp, r9, r7, lsl r1
    8484:	andcs	fp, r0, #48, 26	; 0xc00
    8488:	ldrmi	r4, [r1], -r0, lsr #12
    848c:			; <UNDEFINED> instruction: 0xffbcf013
    8490:	andcs	r4, r0, #42991616	; 0x2900000
    8494:	strtmi	r9, [r0], -r3
    8498:			; <UNDEFINED> instruction: 0xffb6f013
    849c:	stmdbmi	sl, {r0, r3, r9, fp, lr}
    84a0:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    84a4:	andls	r4, r0, r9, ror r4
    84a8:			; <UNDEFINED> instruction: 0xf7fb2001
    84ac:	andcs	lr, r0, lr, lsl #16
    84b0:			; <UNDEFINED> instruction: 0xf7fbe7dd
    84b4:	svclt	0x0000e9cc
    84b8:	andeq	r2, r3, ip, lsr #18
    84bc:	andeq	r0, r0, r4, ror #4
    84c0:	andeq	r2, r3, r6, lsl #18
    84c4:	andeq	sl, r1, sl, lsr #24
    84c8:	andeq	fp, r1, r4, asr #6
    84cc:	push	{r2, r4, r5, r9, fp, lr}
    84d0:	ldrbtmi	r4, [sl], #-1008	; 0xfffffc10
    84d4:	addlt	r4, r3, r3, lsr sp
    84d8:			; <UNDEFINED> instruction: 0x46064b33
    84dc:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    84e0:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
    84e4:			; <UNDEFINED> instruction: 0xf04f9301
    84e8:			; <UNDEFINED> instruction: 0xf0140300
    84ec:	vmlsne.f32	s30, s9, s26
    84f0:	stmdbmi	lr!, {r3, r6, r8, r9, fp, ip, lr, pc}
    84f4:			; <UNDEFINED> instruction: 0x46e84632
    84f8:	ldrbtmi	r2, [r9], #-1
    84fc:			; <UNDEFINED> instruction: 0xf7fa2700
    8500:	strtmi	lr, [r1], -r4, ror #31
    8504:	ldrtmi	r4, [r0], -r2, asr #12
    8508:			; <UNDEFINED> instruction: 0xf0139700
    850c:			; <UNDEFINED> instruction: 0xf8dffcf3
    8510:	ldrbtmi	r9, [r9], #160	; 0xa0
    8514:	ble	1cfd30 <fputs@plt+0x1cc2d4>
    8518:	strtmi	lr, [r9], -r6, lsr #32
    851c:	ldrtmi	r4, [r0], -r2, asr #12
    8520:	stc2l	0, cr15, [r8], #76	; 0x4c
    8524:	blle	7cfd40 <fputs@plt+0x7cc2e4>
    8528:	stccs	12, cr9, [r0], {-0}
    852c:	stccs	13, cr13, [r1], {28}
    8530:	andcs	sp, r0, #-1073741764	; 0xc000003c
    8534:	ldrtmi	r4, [r0], -r9, lsr #12
    8538:			; <UNDEFINED> instruction: 0xff66f013
    853c:			; <UNDEFINED> instruction: 0x4649463a
    8540:	strmi	r3, [r3], -r1, lsl #14
    8544:			; <UNDEFINED> instruction: 0xf7fa4620
    8548:	strtmi	lr, [r9], -r0, asr #31
    854c:			; <UNDEFINED> instruction: 0xf7ff4630
    8550:	cmplt	r0, r7, ror pc	; <UNPREDICTABLE>
    8554:			; <UNDEFINED> instruction: 0xf7fa200a
    8558:			; <UNDEFINED> instruction: 0x4629efd0
    855c:	ldrtmi	r4, [r0], -r2, asr #12
    8560:	stc2l	0, cr15, [r8], {19}
    8564:	ble	ff7cfd80 <fputs@plt+0xff7cc324>
    8568:	bmi	490574 <fputs@plt+0x48cb18>
    856c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    8570:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8574:	subsmi	r9, sl, r1, lsl #22
    8578:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    857c:	andlt	sp, r3, sp, lsl #2
    8580:	mvnshi	lr, #12386304	; 0xbd0000
    8584:			; <UNDEFINED> instruction: 0xf9f8f016
    8588:	strtmi	r4, [sl], -fp, lsl #18
    858c:			; <UNDEFINED> instruction: 0x46034479
    8590:			; <UNDEFINED> instruction: 0xf7fa2001
    8594:	mulcs	r0, sl, pc	; <UNPREDICTABLE>
    8598:			; <UNDEFINED> instruction: 0xf7fbe7e7
    859c:	svclt	0x0000e958
    85a0:	andeq	r2, r3, r6, lsr #17
    85a4:	muleq	r1, r4, r3
    85a8:	andeq	r0, r0, r4, ror #4
    85ac:	andeq	fp, r1, r2, lsr #6
    85b0:	andeq	fp, r1, lr, lsr r3
    85b4:	andeq	r2, r3, sl, lsl #16
    85b8:	andeq	sl, r1, ip, ror #5
    85bc:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    85c0:	ldrbtmi	r4, [ip], #2835	; 0xb13
    85c4:	addlt	fp, r2, r0, lsl r5
    85c8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    85cc:			; <UNDEFINED> instruction: 0xf10d4614
    85d0:	ldmdavs	fp, {r0, r1, r9}
    85d4:			; <UNDEFINED> instruction: 0xf04f9301
    85d8:			; <UNDEFINED> instruction: 0xf7fe0300
    85dc:	stmiblt	r8, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    85e0:	muleq	r3, sp, r8
    85e4:	blx	fec0f1ec <fputs@plt+0xfec0b790>
    85e8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    85ec:	blmi	21ae18 <fputs@plt+0x2173bc>
    85f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    85f4:	blls	62664 <fputs@plt+0x5ec08>
    85f8:			; <UNDEFINED> instruction: 0xf04f405a
    85fc:	mrsle	r0, SP_svc
    8600:	ldclt	0, cr11, [r0, #-8]
    8604:	ldrb	r2, [r1, r0]!
    8608:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    860c:			; <UNDEFINED> instruction: 0x000327b6
    8610:	andeq	r0, r0, r4, ror #4
    8614:	andeq	r2, r3, r8, lsl #15
    8618:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    861c:	ldrbtmi	r4, [ip], #2838	; 0xb16
    8620:	addlt	fp, r2, r0, lsl r5
    8624:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8628:			; <UNDEFINED> instruction: 0xf10d4614
    862c:	ldmdavs	fp, {r0, r1, r9}
    8630:			; <UNDEFINED> instruction: 0xf04f9301
    8634:			; <UNDEFINED> instruction: 0xf7fe0300
    8638:	ldmiblt	r8!, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    863c:	muleq	r3, sp, r8
    8640:	svclt	0x000842a0
    8644:	andle	r2, r5, r1
    8648:	svclt	0x00082c03
    864c:	svclt	0x000c2818
    8650:	andcs	r2, r0, r1
    8654:	blmi	21ae80 <fputs@plt+0x217424>
    8658:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    865c:	blls	626cc <fputs@plt+0x5ec70>
    8660:			; <UNDEFINED> instruction: 0xf04f405a
    8664:	mrsle	r0, SP_svc
    8668:	ldclt	0, cr11, [r0, #-8]
    866c:	ldrb	r2, [r1, r0]!
    8670:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8674:	andeq	r2, r3, sl, asr r7
    8678:	andeq	r0, r0, r4, ror #4
    867c:	andeq	r2, r3, r0, lsr #14
    8680:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    8684:	ldrbtmi	r4, [ip], #2835	; 0xb13
    8688:	addlt	fp, r2, r0, lsl r5
    868c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8690:			; <UNDEFINED> instruction: 0xf10d4614
    8694:	ldmdavs	fp, {r0, r1, r9}
    8698:			; <UNDEFINED> instruction: 0xf04f9301
    869c:			; <UNDEFINED> instruction: 0xf7fe0300
    86a0:	stmiblt	r8, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    86a4:	muleq	r3, sp, r8
    86a8:	blx	fec0f2b0 <fputs@plt+0xfec0b854>
    86ac:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    86b0:	blmi	21aedc <fputs@plt+0x217480>
    86b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    86b8:	blls	62728 <fputs@plt+0x5eccc>
    86bc:			; <UNDEFINED> instruction: 0xf04f405a
    86c0:	mrsle	r0, SP_svc
    86c4:	ldclt	0, cr11, [r0, #-8]
    86c8:	ldrb	r2, [r1, r0]!
    86cc:	ldm	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86d0:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
    86d4:	andeq	r0, r0, r4, ror #4
    86d8:	andeq	r2, r3, r4, asr #13
    86dc:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    86e0:	ldrbtmi	r4, [ip], #2835	; 0xb13
    86e4:	addlt	fp, r2, r0, lsl r5
    86e8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    86ec:			; <UNDEFINED> instruction: 0xf10d4614
    86f0:	ldmdavs	fp, {r0, r1, r9}
    86f4:			; <UNDEFINED> instruction: 0xf04f9301
    86f8:			; <UNDEFINED> instruction: 0xf7fe0300
    86fc:	stmiblt	r8, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    8700:	muleq	r3, sp, r8
    8704:	blx	fec0f30c <fputs@plt+0xfec0b8b0>
    8708:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    870c:	blmi	21af38 <fputs@plt+0x2174dc>
    8710:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8714:	blls	62784 <fputs@plt+0x5ed28>
    8718:			; <UNDEFINED> instruction: 0xf04f405a
    871c:	mrsle	r0, SP_svc
    8720:	ldclt	0, cr11, [r0, #-8]
    8724:	ldrb	r2, [r1, r0]!
    8728:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    872c:	muleq	r3, r6, r6
    8730:	andeq	r0, r0, r4, ror #4
    8734:	andeq	r2, r3, r8, ror #12
    8738:	movwcs	r4, #2573	; 0xa0d
    873c:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    8740:			; <UNDEFINED> instruction: 0x46044619
    8744:			; <UNDEFINED> instruction: 0xf892f014
    8748:	bmi	2b4d30 <fputs@plt+0x2b12d4>
    874c:	ldrmi	r2, [r9], -r0, lsl #6
    8750:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    8754:			; <UNDEFINED> instruction: 0xf88af014
    8758:	stmdbmi	r7, {r3, r4, r5, r8, ip, sp, pc}
    875c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8760:			; <UNDEFINED> instruction: 0xf992f014
    8764:	svceq	0x00c043c0
    8768:	andcs	fp, r0, r0, lsl sp
    876c:	svclt	0x0000bd10
    8770:	andeq	sl, r1, r6, asr r2
    8774:			; <UNDEFINED> instruction: 0x0001acba
    8778:	andeq	sl, r1, r2, lsl r1
    877c:	svcmi	0x00f0e92d
    8780:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    8784:	strmi	r8, [r1], r4, lsl #22
    8788:	blmi	1bdb148 <fputs@plt+0x1bd76ec>
    878c:	stmdbmi	pc!, {r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    8790:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    8794:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    8798:			; <UNDEFINED> instruction: 0xf04f930b
    879c:	movwcs	r0, #768	; 0x300
    87a0:			; <UNDEFINED> instruction: 0xf0149307
    87a4:	stmdbmi	sl!, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    87a8:			; <UNDEFINED> instruction: 0x46044479
    87ac:			; <UNDEFINED> instruction: 0xf0144648
    87b0:	svceq	0x00c6f96b
    87b4:	b	15ac7cc <fputs@plt+0x15a8d70>
    87b8:			; <UNDEFINED> instruction: 0xf04076d4
    87bc:	bmi	1968ab0 <fputs@plt+0x1965054>
    87c0:	strtmi	sl, [r8], -r8, lsl #22
    87c4:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    87c8:			; <UNDEFINED> instruction: 0xf850f014
    87cc:	stmdacs	r0, {r0, r1, ip, pc}
    87d0:	adcshi	pc, r0, r0
    87d4:	strtmi	sl, [r1], -r7, lsl #22
    87d8:	ldrmi	r4, [sl], -r8, asr #12
    87dc:	bcc	444004 <fputs@plt+0x4405a8>
    87e0:	blx	fe244836 <fputs@plt+0xfe240dda>
    87e4:	vmull.p8	<illegal reg q8.5>, d0, d5
    87e8:	blmi	16e8a84 <fputs@plt+0x16e5028>
    87ec:	ldrbtmi	r9, [fp], #-1538	; 0xfffff9fe
    87f0:	cfmadd32	mvax0, mvfx9, mvfx8, mvfx1
    87f4:	blmi	165723c <fputs@plt+0x16537e0>
    87f8:	mcr	4, 0, r4, cr9, cr11, {3}
    87fc:	blmi	1617244 <fputs@plt+0x16137e8>
    8800:	movwls	r4, #21627	; 0x547b
    8804:	strtmi	lr, [r9], -r7
    8808:	bcs	444070 <fputs@plt+0x440614>
    880c:			; <UNDEFINED> instruction: 0xf0134648
    8810:	vmovne.16	d5[1], pc
    8814:	blls	1ff558 <fputs@plt+0x1fbafc>
    8818:	vstrle	d18, [ip, #-0]
    881c:	mvnsle	r2, r1, lsl #22
    8820:	bcs	fe444088 <fputs@plt+0xfe44062c>
    8824:	strtmi	r2, [r9], -r0, lsl #6
    8828:			; <UNDEFINED> instruction: 0xf0144648
    882c:			; <UNDEFINED> instruction: 0x46c8f81f
    8830:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, sl, lr}
    8834:	blls	23c990 <fputs@plt+0x238f34>
    8838:	movwls	r2, #39680	; 0x9b00
    883c:	blls	7ffd0 <fputs@plt+0x7c574>
    8840:	blx	fecef050 <fputs@plt+0xfeceb5f4>
    8844:	ldmdbeq	r6!, {r0, r1, r7, r9, sl, ip, sp, lr, pc}^
    8848:	svclt	0x00d42a00
    884c:			; <UNDEFINED> instruction: 0xf0464633
    8850:	blcs	945c <fputs@plt+0x5a00>
    8854:			; <UNDEFINED> instruction: 0xf04fd072
    8858:	vmla.f64	d0, d9, d0
    885c:			; <UNDEFINED> instruction: 0xf8dd5a10
    8860:	ldrbmi	sl, [sp], -ip
    8864:			; <UNDEFINED> instruction: 0x461646b3
    8868:	blls	2808a0 <fputs@plt+0x27ce44>
    886c:	strcc	r4, [r1, #-1186]	; 0xfffffb5e
    8870:	strls	r1, [r9], #-2844	; 0xfffff4e4
    8874:	ldcle	12, cr2, [r1, #-0]
    8878:	svclt	0x00ac42b5
    887c:			; <UNDEFINED> instruction: 0xf04b465b
    8880:	cmplt	fp, #67108864	; 0x4000000
    8884:			; <UNDEFINED> instruction: 0xf7fa4650
    8888:			; <UNDEFINED> instruction: 0x4652eeda
    888c:			; <UNDEFINED> instruction: 0x46044639
    8890:	strcc	r4, [r1], #-1600	; 0xfffff9c0
    8894:	blx	ffe448ee <fputs@plt+0xffe40e92>
    8898:	mvnle	r2, r0, lsl #16
    889c:	cfmsub32	mvax5, mvfx4, mvfx9, mvfx11
    88a0:	vmov	r5, s16
    88a4:			; <UNDEFINED> instruction: 0x46482a10
    88a8:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    88ac:			; <UNDEFINED> instruction: 0xf0135b01
    88b0:	vmlane.f64	d15, d5, d17
    88b4:	blls	7f378 <fputs@plt+0x7b91c>
    88b8:	eorsle	r2, fp, r0, lsl #22
    88bc:	blmi	89b168 <fputs@plt+0x89770c>
    88c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    88c4:	blls	2e2934 <fputs@plt+0x2deed8>
    88c8:			; <UNDEFINED> instruction: 0xf04f405a
    88cc:	teqle	r7, r0, lsl #6
    88d0:	andlt	r9, sp, r1, lsl #16
    88d4:	blhi	143bd0 <fputs@plt+0x140174>
    88d8:	svchi	0x00f0e8bd
    88dc:	bpl	444148 <fputs@plt+0x4406ec>
    88e0:	mrc	7, 0, lr, cr9, cr1, {4}
    88e4:	blge	25332c <fputs@plt+0x24f8d0>
    88e8:	strbmi	r4, [r8], -r9, lsr #12
    88ec:			; <UNDEFINED> instruction: 0xffbef013
    88f0:	stmdacs	r0, {r1, r9, sl, lr}
    88f4:	stmdbls	r4, {r0, r1, r2, r7, ip, lr, pc}
    88f8:			; <UNDEFINED> instruction: 0xf0134648
    88fc:	cdpne	14, 0, cr15, cr4, cr9, {1}
    8900:	vmlage.f64	d13, d26, d1
    8904:	strbmi	r4, [r8], -r1, lsr #12
    8908:			; <UNDEFINED> instruction: 0xf7fe4632
    890c:	strmi	pc, [r7], -pc, lsr #28
    8910:			; <UNDEFINED> instruction: 0xf47f2800
    8914:			; <UNDEFINED> instruction: 0xf89daf78
    8918:	blcs	149c0 <fputs@plt+0x10f64>
    891c:	svcge	0x0073f47f
    8920:	ldrtmi	r9, [r3], -r5, lsl #20
    8924:	strbmi	r4, [r8], -r1, lsr #12
    8928:			; <UNDEFINED> instruction: 0xffa0f013
    892c:	stmdacs	r0, {r7, r9, sl, lr}
    8930:	strb	sp, [r8, -r1, lsl #3]!
    8934:	mvnscc	pc, #79	; 0x4f
    8938:	ldr	r9, [pc, r1, lsl #6]!
    893c:	strb	r9, [r2, -r2, lsl #6]!
    8940:	svc	0x0084f7fa
    8944:	andeq	r2, r3, ip, ror #11
    8948:	andeq	r0, r0, r4, ror #4
    894c:	andeq	sl, r1, r4, lsr #12
    8950:	andeq	sl, r1, r8, asr #1
    8954:	andeq	fp, r1, sl, lsr #1
    8958:	andeq	fp, r1, r2, lsl #1
    895c:	andeq	sl, r1, r8, lsr #4
    8960:	strdeq	sp, [r1], -r8
    8964:			; <UNDEFINED> instruction: 0x000324b8
    8968:	blmi	b1b21c <fputs@plt+0xb177c0>
    896c:	push	{r1, r3, r4, r5, r6, sl, lr}
    8970:			; <UNDEFINED> instruction: 0x460f41f0
    8974:	addlt	r4, r2, sl, lsr #18
    8978:			; <UNDEFINED> instruction: 0x460658d3
    897c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    8980:			; <UNDEFINED> instruction: 0xf04f9301
    8984:			; <UNDEFINED> instruction: 0xf0140300
    8988:	mcrne	8, 0, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    898c:	orrslt	sp, r7, #30720	; 0x7800
    8990:	ldrtmi	r2, [r8], -r3, lsr #2
    8994:	stc	7, cr15, [sl, #1000]!	; 0x3e8
    8998:	blne	ff035660 <fputs@plt+0xff031c04>
    899c:	andcc	r9, r1, r0
    89a0:	svc	0x003cf7fa
    89a4:	movlt	r4, #5242880	; 0x500000
    89a8:	ldrdhi	pc, [r0], -sp
    89ac:			; <UNDEFINED> instruction: 0x46424639
    89b0:	mcr	7, 3, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    89b4:	movwcs	r4, #1569	; 0x621
    89b8:			; <UNDEFINED> instruction: 0x462a4630
    89bc:	andcc	pc, r8, r5, lsl #16
    89c0:	stc2l	0, cr15, [r6, #76]	; 0x4c
    89c4:	strtmi	r4, [r8], -r4, lsl #12
    89c8:	mcr	7, 0, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    89cc:	blmi	4db228 <fputs@plt+0x4d77cc>
    89d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    89d4:	blls	62a44 <fputs@plt+0x5efe8>
    89d8:			; <UNDEFINED> instruction: 0xf04f405a
    89dc:	tstle	r6, r0, lsl #6
    89e0:	andlt	r4, r2, r0, lsr #12
    89e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    89e8:	ldrtmi	r4, [sl], -r1, lsr #12
    89ec:			; <UNDEFINED> instruction: 0xf0134630
    89f0:	strmi	pc, [r4], -pc, lsr #27
    89f4:	bmi	3429a4 <fputs@plt+0x33ef48>
    89f8:	strtmi	r4, [r1], -fp, ror #12
    89fc:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    8a00:			; <UNDEFINED> instruction: 0xff34f013
    8a04:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    8a08:	stflsd	f5, [r0], {194}	; 0xc2
    8a0c:			; <UNDEFINED> instruction: 0xf7fae7de
    8a10:			; <UNDEFINED> instruction: 0xf06fef1e
    8a14:	ldrb	r0, [r9, fp, lsl #8]
    8a18:	andeq	r2, r3, ip, lsl #8
    8a1c:	andeq	r0, r0, r4, ror #4
    8a20:	andeq	sl, r1, ip, lsr r4
    8a24:	andeq	r2, r3, r8, lsr #7
    8a28:	andeq	sl, r1, sl, asr r0
    8a2c:	blt	cc4a84 <fputs@plt+0xcc1028>
    8a30:	addlt	fp, r4, r0, lsl r5
    8a34:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    8a38:	strls	sl, [r0], #-3074	; 0xfffff3fe
    8a3c:	ldrbtmi	r4, [ip], #3088	; 0xc10
    8a40:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    8a44:	strls	r6, [r3], #-2084	; 0xfffff7dc
    8a48:	streq	pc, [r0], #-79	; 0xffffffb1
    8a4c:			; <UNDEFINED> instruction: 0xf0144604
    8a50:	ldrhlt	pc, [r8, #-175]!	; 0xffffff51	; <UNPREDICTABLE>
    8a54:	strtmi	r4, [r0], -r1, lsl #12
    8a58:	ldc2l	7, cr15, [r4], {254}	; 0xfe
    8a5c:	blmi	21b288 <fputs@plt+0x21782c>
    8a60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8a64:	blls	e2ad4 <fputs@plt+0xdf078>
    8a68:			; <UNDEFINED> instruction: 0xf04f405a
    8a6c:	mrsle	r0, SP_svc
    8a70:	ldclt	0, cr11, [r0, #-16]
    8a74:	ldrb	r9, [r1, r2, lsl #16]!
    8a78:	mcr	7, 7, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    8a7c:	andeq	r2, r3, sl, lsr r3
    8a80:	andeq	r0, r0, r4, ror #4
    8a84:	andeq	r2, r3, r8, lsl r3
    8a88:			; <UNDEFINED> instruction: 0xf7ff2300
    8a8c:	svclt	0x0000bfd1
    8a90:			; <UNDEFINED> instruction: 0x4603b538
    8a94:	ldrmi	r4, [r0], -sp, lsl #12
    8a98:			; <UNDEFINED> instruction: 0x46146c99
    8a9c:			; <UNDEFINED> instruction: 0xff64f7ff
    8aa0:	blle	2502ac <fputs@plt+0x24c850>
    8aa4:	strtmi	r4, [r0], -sl, lsr #12
    8aa8:			; <UNDEFINED> instruction: 0xf7ff2300
    8aac:	stmdacs	r0, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8ab0:			; <UNDEFINED> instruction: 0xf06fbfb8
    8ab4:	ldclt	0, cr0, [r8, #-4]!
    8ab8:	andseq	pc, r5, pc, rrx
    8abc:	svclt	0x0000bd38
    8ac0:	svcmi	0x00f0e92d
    8ac4:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    8ac8:	ldrmi	r8, [pc], -r2, lsl #22
    8acc:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    8ad0:			; <UNDEFINED> instruction: 0xf8df4682
    8ad4:			; <UNDEFINED> instruction: 0x46163558
    8ad8:			; <UNDEFINED> instruction: 0x46904479
    8adc:	stmiapl	fp, {r0, r2, r4, r7, ip, sp, pc}^
    8ae0:	ldrdlt	pc, [r4], sp
    8ae4:	tstls	r3, #1769472	; 0x1b0000
    8ae8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8aec:	movwls	r9, #35620	; 0x8b24
    8af0:	movwls	r9, #39717	; 0x9b25
    8af4:			; <UNDEFINED> instruction: 0xf8d2b10a
    8af8:			; <UNDEFINED> instruction: 0xb3278000
    8afc:	movwls	r6, #30779	; 0x783b
    8b00:	mvnscc	pc, #-1073741822	; 0xc0000002
    8b04:	stmdale	r0!, {r2, r3, r4, r8, r9, fp, sp}
    8b08:			; <UNDEFINED> instruction: 0xf013e8df
    8b0c:	andseq	r0, r4, #238	; 0xee
    8b10:	ldrsbeq	r0, [pc], -lr
    8b14:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    8b18:	rscseq	r0, r2, pc, lsl r0
    8b1c:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    8b20:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    8b24:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    8b28:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    8b2c:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    8b30:	rsceq	r0, r2, pc, lsl r0
    8b34:	rsceq	r0, r6, pc, lsl r0
    8b38:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    8b3c:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    8b40:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    8b44:	strls	r0, [r7, -sl, ror #1]
    8b48:			; <UNDEFINED> instruction: 0xf8dfe7da
    8b4c:	ldrbtmi	r9, [r9], #1252	; 0x4e4
    8b50:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    8b54:	strbmi	r4, [sl], -r3, lsr #12
    8b58:	ldrbtmi	r2, [r9], #-1
    8b5c:	ldc	7, cr15, [r4], #1000	; 0x3e8
    8b60:			; <UNDEFINED> instruction: 0xf7ff4620
    8b64:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    8b68:	eorhi	pc, r1, #0
    8b6c:	svceq	0x0000f1b8
    8b70:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    8b74:	strtmi	r4, [r0], -r1, asr #12
    8b78:	mcrr2	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    8b7c:	movwls	r2, #41728	; 0xa300
    8b80:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    8b84:	andhi	pc, sl, #192, 4
    8b88:	strtne	pc, [ip], #2271	; 0x8df
    8b8c:	strbmi	r4, [fp], -r2, asr #12
    8b90:	ldrbtmi	r2, [r9], #-1
    8b94:	ldc	7, cr15, [r8], {250}	; 0xfa
    8b98:	strtcs	pc, [r0], #2271	; 0x8df
    8b9c:	ldrsbtge	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    8ba0:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    8ba4:			; <UNDEFINED> instruction: 0xf7fe4620
    8ba8:			; <UNDEFINED> instruction: 0xf1bafe2b
    8bac:			; <UNDEFINED> instruction: 0xf0400f00
    8bb0:	blge	4a8e44 <fputs@plt+0x4a53e8>
    8bb4:	strtmi	r4, [r0], -r9, lsr #12
    8bb8:	blx	fe30753c <fputs@plt+0xfe303ae0>
    8bbc:	mcr	6, 0, r4, cr8, cr10, {0}
    8bc0:			; <UNDEFINED> instruction: 0xf7fe3a10
    8bc4:	stmdacs	r0, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    8bc8:	adchi	pc, r6, r0, asr #32
    8bcc:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
    8bd0:			; <UNDEFINED> instruction: 0xf040459a
    8bd4:			; <UNDEFINED> instruction: 0xf1bb80a1
    8bd8:	svclt	0x00180f1d
    8bdc:	svceq	0x0008f1bb
    8be0:	movwcs	fp, #7964	; 0x1f1c
    8be4:			; <UNDEFINED> instruction: 0xf040930b
    8be8:	blge	429090 <fputs@plt+0x425634>
    8bec:	strtmi	sl, [r9], -pc, lsl #20
    8bf0:			; <UNDEFINED> instruction: 0xf7fe4620
    8bf4:	stmdacs	r0, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    8bf8:	mvnhi	pc, r0, asr #32
    8bfc:	movwge	lr, #63965	; 0xf9dd
    8c00:	blls	8ed834 <fputs@plt+0x8e9dd8>
    8c04:	subge	pc, r4, sp, asr #17
    8c08:	eorsge	pc, r0, sp, asr #17
    8c0c:			; <UNDEFINED> instruction: 0xf8dfb183
    8c10:	blge	451cd8 <fputs@plt+0x44e27c>
    8c14:	strtmi	r4, [r0], -r9, lsr #12
    8c18:			; <UNDEFINED> instruction: 0xf7fe447a
    8c1c:	stmdacs	r0, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
    8c20:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
    8c24:	blcs	ef8b8 <fputs@plt+0xebe5c>
    8c28:	mvnhi	pc, r0
    8c2c:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
    8c30:	eorseq	pc, fp, #1073741827	; 0x40000003
    8c34:	strtmi	r4, [r9], -r0, lsr #12
    8c38:			; <UNDEFINED> instruction: 0xf88d2300
    8c3c:			; <UNDEFINED> instruction: 0xf7fe303b
    8c40:	stmdacs	r0, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
    8c44:	sbcshi	pc, ip, r0, asr #32
    8c48:	mlasmi	fp, sp, r8, pc	; <UNPREDICTABLE>
    8c4c:	teqlt	ip, r1, lsl r9
    8c50:	movweq	pc, #8619	; 0x21ab	; <UNPREDICTABLE>
    8c54:	svceq	0x000ef1bb
    8c58:	blcs	788c0 <fputs@plt+0x74e64>
    8c5c:	cmnhi	r3, r0, lsl #4	; <UNPREDICTABLE>
    8c60:	addmi	r9, fp, #12, 22	; 0x3000
    8c64:	strmi	sp, [sl], r5
    8c68:	bls	2da490 <fputs@plt+0x2d6a34>
    8c6c:			; <UNDEFINED> instruction: 0xf7fa990f
    8c70:			; <UNDEFINED> instruction: 0xf1bbed06
    8c74:			; <UNDEFINED> instruction: 0xf0000f03
    8c78:			; <UNDEFINED> instruction: 0xf1bb80c5
    8c7c:			; <UNDEFINED> instruction: 0xf0000f08
    8c80:	blls	4691b8 <fputs@plt+0x46575c>
    8c84:	andsvs	r9, r3, r8, lsl #20
    8c88:	ldrmi	r9, [sl], -r9, lsl #22
    8c8c:	andsvs	r9, r3, fp, lsl #22
    8c90:			; <UNDEFINED> instruction: 0xf8c6b10e
    8c94:	teqlt	r7, r0
    8c98:	stmdbls	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    8c9c:	blcs	1a50c <fputs@plt+0x16ab0>
    8ca0:	strmi	fp, [sl], -r8, lsl #30
    8ca4:	bmi	ff9e0d94 <fputs@plt+0xff9dd338>
    8ca8:	ldrbtmi	r4, [sl], #-3040	; 0xfffff420
    8cac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8cb0:	subsmi	r9, sl, r3, lsl fp
    8cb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8cb8:	orrshi	pc, r9, r0, asr #32
    8cbc:	andslt	r4, r5, r8, lsr #12
    8cc0:	blhi	c3fbc <fputs@plt+0xc0560>
    8cc4:	svchi	0x00f0e8bd
    8cc8:	cmnls	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    8ccc:			; <UNDEFINED> instruction: 0xe73f44f9
    8cd0:	cmnls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    8cd4:			; <UNDEFINED> instruction: 0xe73b44f9
    8cd8:	cmnls	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    8cdc:			; <UNDEFINED> instruction: 0xe73744f9
    8ce0:	cmnls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    8ce4:			; <UNDEFINED> instruction: 0xe73344f9
    8ce8:	msrls	SPSR_fs, #14614528	; 0xdf0000
    8cec:			; <UNDEFINED> instruction: 0xe72f44f9
    8cf0:	msrls	SPSR_f, #14614528	; 0xdf0000
    8cf4:			; <UNDEFINED> instruction: 0xe72b44f9
    8cf8:	ldrbtmi	r4, [r8], #-2265	; 0xfffff727
    8cfc:	mcr	7, 0, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    8d00:	strtmi	r4, [r0], -r9, lsr #12
    8d04:	blx	fe746d0a <fputs@plt+0xfe7432ae>
    8d08:			; <UNDEFINED> instruction: 0xf0002800
    8d0c:	ldmmi	r5, {r0, r3, r4, r6, r8, pc}^
    8d10:			; <UNDEFINED> instruction: 0xf7fa4478
    8d14:			; <UNDEFINED> instruction: 0xe74cedfc
    8d18:	bcs	444580 <fputs@plt+0x440b24>
    8d1c:	strtmi	r4, [r0], -r9, lsr #12
    8d20:	blx	ffbc6d22 <fputs@plt+0xffbc32c6>
    8d24:			; <UNDEFINED> instruction: 0xf89db920
    8d28:	blcs	154e50 <fputs@plt+0x1513f4>
    8d2c:	svcge	0x0053f43f
    8d30:	svceq	0x0002f1bb
    8d34:			; <UNDEFINED> instruction: 0xf1bbd070
    8d38:	svclt	0x00180f1d
    8d3c:	svceq	0x0008f1bb
    8d40:	movwcs	fp, #7948	; 0x1f0c
    8d44:	cmnle	r7, r0, lsl #6
    8d48:	svceq	0x0016f1bb
    8d4c:	svcge	0x004df43f
    8d50:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    8d54:			; <UNDEFINED> instruction: 0x46202a10
    8d58:	streq	pc, [r4, #-111]	; 0xffffff91
    8d5c:	blx	1946d5e <fputs@plt+0x1943302>
    8d60:	umaaleq	pc, r8, sp, r8	; <UNPREDICTABLE>
    8d64:			; <UNDEFINED> instruction: 0xf9e4f002
    8d68:	strmi	r9, [r2], -r0, lsr #22
    8d6c:	andls	fp, r8, #216, 4	; 0x8000000d
    8d70:			; <UNDEFINED> instruction: 0xf9f4f002
    8d74:	ldrbmi	r9, [r0], -r7
    8d78:	blx	1c4d88 <fputs@plt+0x1c132c>
    8d7c:	ldmib	sp, {r1, r3, r4, r5, r7, r8, fp, lr}^
    8d80:	ldrbtmi	r3, [r9], #-519	; 0xfffffdf9
    8d84:	andcs	r9, r1, r0
    8d88:	bl	fe7c6d78 <fputs@plt+0xfe7c331c>
    8d8c:	stmdbls	r7, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
    8d90:			; <UNDEFINED> instruction: 0xf7ff4620
    8d94:	cdpne	13, 0, cr15, cr5, cr9, {7}
    8d98:	smlawthi	r2, r0, r2, pc	; <UNPREDICTABLE>
    8d9c:	strtmi	r4, [r9], -r2, asr #12
    8da0:			; <UNDEFINED> instruction: 0xf0134620
    8da4:	ldmibmi	r1!, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    8da8:			; <UNDEFINED> instruction: 0x46024479
    8dac:	andcs	r9, r1, sl
    8db0:	bl	fe2c6da0 <fputs@plt+0xfe2c3344>
    8db4:	svceq	0x0002f1bb
    8db8:	blls	2b89d0 <fputs@plt+0x2b4f74>
    8dbc:	subcc	pc, r8, sl, asr #17
    8dc0:	ldrsbtcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    8dc4:	stmiami	sl!, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    8dc8:			; <UNDEFINED> instruction: 0xf7fa4478
    8dcc:	strtmi	lr, [r9], -r0, lsr #27
    8dd0:			; <UNDEFINED> instruction: 0xf0004620
    8dd4:	stmdacs	r0, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    8dd8:	rscshi	pc, r2, r0, asr #32
    8ddc:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
    8de0:	ldc	7, cr15, [r4, #1000]	; 0x3e8
    8de4:	movwcs	r4, #1577	; 0x629
    8de8:	strtmi	r4, [r0], -sl, asr #12
    8dec:	mcr2	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    8df0:	strmi	r2, [r1], -r0, lsl #4
    8df4:	strtmi	r4, [r0], -r5, lsl #12
    8df8:	blx	1c4e4e <fputs@plt+0x1c13f2>
    8dfc:	strb	r4, [r0], r0, lsl #13
    8e00:			; <UNDEFINED> instruction: 0xe72d9911
    8e04:	mlascc	fp, sp, r8, pc	; <UNPREDICTABLE>
    8e08:			; <UNDEFINED> instruction: 0xf43f2b00
    8e0c:	ldmmi	sl, {r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    8e10:			; <UNDEFINED> instruction: 0xf7fa4478
    8e14:			; <UNDEFINED> instruction: 0xe734ed7c
    8e18:	bcs	444680 <fputs@plt+0x440c24>
    8e1c:	strtmi	r4, [r0], -r9, lsr #12
    8e20:	blx	1bc6e22 <fputs@plt+0x1bc33c6>
    8e24:			; <UNDEFINED> instruction: 0xf0402800
    8e28:			; <UNDEFINED> instruction: 0xf89d80ad
    8e2c:			; <UNDEFINED> instruction: 0xf1a33048
    8e30:	blx	fecc9a70 <fputs@plt+0xfecc6014>
    8e34:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    8e38:	cdp	3, 1, cr9, cr8, cr11, {0}
    8e3c:			; <UNDEFINED> instruction: 0x46292a10
    8e40:			; <UNDEFINED> instruction: 0xf7fe4620
    8e44:	ldmdblt	r8, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    8e48:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
    8e4c:	andle	r2, sl, r5, lsl #22
    8e50:	bcs	4446b8 <fputs@plt+0x440c5c>
    8e54:	strtmi	r4, [r0], -r9, lsr #12
    8e58:	blx	ff9c6e58 <fputs@plt+0xff9c33fc>
    8e5c:			; <UNDEFINED> instruction: 0xf89db940
    8e60:	blcs	454f88 <fputs@plt+0x45152c>
    8e64:	blls	2fd27c <fputs@plt+0x2f9820>
    8e68:			; <UNDEFINED> instruction: 0xf43f2b00
    8e6c:	ldrt	sl, [ip], sp, ror #30
    8e70:	bcs	4446d8 <fputs@plt+0x440c7c>
    8e74:	strtmi	r4, [r0], -r9, lsr #12
    8e78:	blx	ff5c6e78 <fputs@plt+0xff5c341c>
    8e7c:			; <UNDEFINED> instruction: 0xf89db918
    8e80:	blcs	614fa8 <fputs@plt+0x61154c>
    8e84:	cdp	0, 1, cr13, cr8, cr15, {7}
    8e88:			; <UNDEFINED> instruction: 0x46292a10
    8e8c:			; <UNDEFINED> instruction: 0xf7fe4620
    8e90:	ldmdblt	r8, {r0, r1, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    8e94:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
    8e98:	rscle	r2, r4, ip, lsl fp
    8e9c:	bcs	444704 <fputs@plt+0x440ca8>
    8ea0:	strtmi	r4, [r0], -r9, lsr #12
    8ea4:	blx	ff046ea4 <fputs@plt+0xff043448>
    8ea8:			; <UNDEFINED> instruction: 0xf47f2800
    8eac:			; <UNDEFINED> instruction: 0xf89daf4d
    8eb0:	blcs	394fd8 <fputs@plt+0x39157c>
    8eb4:			; <UNDEFINED> instruction: 0xe747d0d7
    8eb8:	ldmdbls	r1, {r0, r1, r5, r8, r9, fp, ip, pc}
    8ebc:	eorsle	r2, sp, r2, lsl #22
    8ec0:	ldrd	pc, [r4], -r4
    8ec4:			; <UNDEFINED> instruction: 0xf3ce9b0b
    8ec8:	vmull.u8	q9, d14, d7
    8ecc:	stmiane	sl, {r0, r1, r2, lr}^
    8ed0:	tstvs	lr, #323584	; 0x4f000
    8ed4:	movwvs	lr, #59971	; 0xea43
    8ed8:	svceq	0x0002f1bb
    8edc:	adcmi	fp, r2, #24, 30	; 0x60
    8ee0:	movwmi	lr, #51779	; 0xca43
    8ee4:	b	10ed734 <fputs@plt+0x10e9cd8>
    8ee8:	svclt	0x00882300
    8eec:	strtmi	r2, [r3], #-513	; 0xfffffdff
    8ef0:	andcs	fp, r0, #152, 30	; 0x260
    8ef4:	svclt	0x002c4299
    8ef8:			; <UNDEFINED> instruction: 0xf0022300
    8efc:	blcs	9b08 <fputs@plt+0x60ac>
    8f00:	addhi	pc, r9, r0, asr #32
    8f04:	ldrbmi	r9, [r3], -r0, lsl #2
    8f08:			; <UNDEFINED> instruction: 0x464a495c
    8f0c:	ldrbtmi	r2, [r9], #-1
    8f10:	b	ff6c6f00 <fputs@plt+0xff6c34a4>
    8f14:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
    8f18:	ldrbmi	lr, [r0], -sl, lsl #13
    8f1c:	mcr2	0, 2, pc, cr6, cr2, {0}	; <UNPREDICTABLE>
    8f20:			; <UNDEFINED> instruction: 0xf43f2800
    8f24:	ldmdami	r6, {r1, r2, r3, r5, r7, r9, sl, fp, sp, pc}^
    8f28:	streq	pc, [r7, #-111]	; 0xffffff91
    8f2c:			; <UNDEFINED> instruction: 0xf7fa4478
    8f30:	ldrt	lr, [r8], lr, ror #25
    8f34:	ldrdls	pc, [ip, #-143]	; 0xffffff71
    8f38:			; <UNDEFINED> instruction: 0xe60944f9
    8f3c:			; <UNDEFINED> instruction: 0xd1bf2900
    8f40:	subge	pc, r4, sp, asr #17
    8f44:	bls	302914 <fputs@plt+0x2feeb8>
    8f48:	blx	d1ba2 <fputs@plt+0xce146>
    8f4c:	bls	345b5c <fputs@plt+0x342100>
    8f50:	svclt	0x0018428a
    8f54:	andsle	r4, r8, sl, lsl #13
    8f58:	beq	4447c0 <fputs@plt+0x440d64>
    8f5c:			; <UNDEFINED> instruction: 0xf8cd9a0c
    8f60:	stmib	sp, {sp, pc}^
    8f64:	strtmi	r3, [r0], -r3
    8f68:			; <UNDEFINED> instruction: 0x9c0f9b0b
    8f6c:	ldrbmi	r9, [fp], -r2, lsl #6
    8f70:			; <UNDEFINED> instruction: 0xf0019401
    8f74:	stmdacs	r0, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    8f78:	ldmib	sp, {r2, r6, r8, ip, lr, pc}^
    8f7c:	bne	ff4d57c8 <fputs@plt+0xff4d1d6c>
    8f80:	ldrbt	r9, [sl], -fp, lsl #6
    8f84:	movwls	r2, #45824	; 0xb300
    8f88:			; <UNDEFINED> instruction: 0x4618e757
    8f8c:			; <UNDEFINED> instruction: 0xf7fa930d
    8f90:	blls	3840b0 <fputs@plt+0x380654>
    8f94:	strmi	r4, [r1], -r2, lsl #13
    8f98:	bfi	r9, r1, #0, #30
    8f9c:			; <UNDEFINED> instruction: 0x464a493a
    8fa0:			; <UNDEFINED> instruction: 0xf06f2001
    8fa4:	ldrbtmi	r0, [r9], #-1281	; 0xfffffaff
    8fa8:	b	fe3c6f98 <fputs@plt+0xfe3c353c>
    8fac:	ldmdbmi	r7!, {r0, r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    8fb0:	andcs	r4, r1, sl, asr #12
    8fb4:	streq	pc, [r7, #-111]	; 0xffffff91
    8fb8:			; <UNDEFINED> instruction: 0xf7fa4479
    8fbc:	ldrbt	lr, [r2], -r6, lsl #21
    8fc0:			; <UNDEFINED> instruction: 0xf06f4833
    8fc4:	ldrbtmi	r0, [r8], #-1292	; 0xfffffaf4
    8fc8:	stc	7, cr15, [r0], #1000	; 0x3e8
    8fcc:	ldmdbmi	r1!, {r0, r1, r3, r5, r6, r9, sl, sp, lr, pc}
    8fd0:	andcs	r4, r1, sl, asr #12
    8fd4:	streq	pc, [r1, #-111]	; 0xffffff91
    8fd8:			; <UNDEFINED> instruction: 0xf7fa4479
    8fdc:			; <UNDEFINED> instruction: 0xe662ea76
    8fe0:			; <UNDEFINED> instruction: 0xf06f482d
    8fe4:	ldrbtmi	r0, [r8], #-1281	; 0xfffffaff
    8fe8:	ldc	7, cr15, [r0], {250}	; 0xfa
    8fec:			; <UNDEFINED> instruction: 0xf7fae65b
    8ff0:	stmdbmi	sl!, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
    8ff4:	andcs	r4, r1, sl, asr #12
    8ff8:	streq	pc, [r8, #-111]	; 0xffffff91
    8ffc:			; <UNDEFINED> instruction: 0xf7fa4479
    9000:	ldrb	lr, [r0], -r4, ror #20
    9004:	strbmi	r4, [sl], -r6, lsr #18
    9008:			; <UNDEFINED> instruction: 0xf06f2001
    900c:	ldrbtmi	r0, [r9], #-1287	; 0xfffffaf9
    9010:	b	16c7000 <fputs@plt+0x16c35a4>
    9014:	stmdbmi	r3!, {r0, r1, r2, r6, r9, sl, sp, lr, pc}
    9018:	andcs	r4, r1, sl, asr #12
    901c:	ldreq	pc, [r1, #-111]	; 0xffffff91
    9020:			; <UNDEFINED> instruction: 0xf7fa4479
    9024:			; <UNDEFINED> instruction: 0xe63eea52
    9028:	andeq	r2, r3, r0, lsr #5
    902c:	andeq	r0, r0, r4, ror #4
    9030:	andeq	sl, r1, lr, lsr #26
    9034:	andeq	sl, r1, r6, lsr sp
    9038:	andeq	sl, r1, sl, ror #27
    903c:	andeq	sl, r1, sl, lsr #20
    9040:	strdeq	r9, [r1], -r8
    9044:	andeq	r2, r3, lr, asr #1
    9048:	andeq	r9, r1, ip, ror #26
    904c:	andeq	r9, r1, r4, lsl r7
    9050:	andeq	r9, r1, ip, lsl #27
    9054:			; <UNDEFINED> instruction: 0x0001a9b0
    9058:	muleq	r1, r8, fp
    905c:	andeq	r9, r1, ip, lsr #26
    9060:	andeq	sl, r1, r2, lsr #24
    9064:	andeq	sl, r1, r0, asr #24
    9068:	andeq	sl, r1, r6, lsl ip
    906c:	andeq	sl, r1, r4, asr fp
    9070:	andeq	sl, r1, r4, asr fp
    9074:	andeq	sl, r1, r2, ror fp
    9078:	andeq	sl, r1, r0, asr #24
    907c:	andeq	sl, r1, r2, lsl #22
    9080:	andeq	sl, r1, ip, ror fp
    9084:	andeq	sl, r1, r8, ror #13
    9088:	andeq	sl, r1, lr, lsr #19
    908c:	andeq	sl, r1, r4, lsl #18
    9090:	andeq	sl, r1, sl, ror r9
    9094:	ldrdeq	sl, [r1], -r4
    9098:	strdeq	sl, [r1], -r2
    909c:	ldrdeq	sl, [r1], -r4
    90a0:	andeq	sl, r1, sl, lsr #20
    90a4:	ldrdeq	sl, [r1], -r8
    90a8:			; <UNDEFINED> instruction: 0x4616b5f0
    90ac:			; <UNDEFINED> instruction: 0x460d4a18
    90b0:	addlt	r4, r9, r8, lsl fp
    90b4:	cfstrdvs	mvd4, [r7], {122}	; 0x7a
    90b8:			; <UNDEFINED> instruction: 0x46044917
    90bc:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    90c0:	ldmdavs	fp, {r1, r3, r4, r5, r9, sl, lr}
    90c4:			; <UNDEFINED> instruction: 0xf04f9307
    90c8:			; <UNDEFINED> instruction: 0xf7ff0300
    90cc:	stmdacs	r0, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    90d0:	movwcs	sp, #2831	; 0xb0f
    90d4:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    90d8:	strcs	sl, [r3, #-3078]	; 0xfffff3fa
    90dc:	ldrtmi	r9, [r9], -r5, lsl #8
    90e0:	ldrmi	r2, [sl], -r2, lsl #9
    90e4:	strmi	lr, [r2, #-2509]	; 0xfffff633
    90e8:	ldrcs	r9, [r4], #-1540	; 0xfffff9fc
    90ec:			; <UNDEFINED> instruction: 0xf7ff9401
    90f0:	bmi	2c8494 <fputs@plt+0x2c4a38>
    90f4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    90f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    90fc:	subsmi	r9, sl, r7, lsl #22
    9100:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9104:	andlt	sp, r9, r1, lsl #2
    9108:			; <UNDEFINED> instruction: 0xf7fabdf0
    910c:	svclt	0x0000eba0
    9110:	andeq	r1, r3, r4, asr #25
    9114:	andeq	r0, r0, r4, ror #4
    9118:	andeq	r9, r1, sl, lsr #6
    911c:	andeq	r1, r3, r2, lsl #25
    9120:	mvnsmi	lr, sp, lsr #18
    9124:	cfmadd32mi	mvax4, mvfx4, mvfx15, mvfx0
    9128:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    912c:			; <UNDEFINED> instruction: 0x36186837
    9130:			; <UNDEFINED> instruction: 0xf7fa4638
    9134:	strbmi	lr, [r1], -r4, lsl #21
    9138:	ldrtmi	r4, [r8], -r4, lsl #12
    913c:			; <UNDEFINED> instruction: 0xf7fa4622
    9140:	ldmdblt	r8, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    9144:	andcc	pc, r4, r8, lsl r8	; <UNPREDICTABLE>
    9148:	andle	r2, r5, ip, lsr #22
    914c:	cfstr32cs	mvfx3, [r4, #-4]
    9150:	andcs	sp, r0, ip, ror #3
    9154:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9158:	tstcs	r8, #196608	; 0x30000
    915c:	blx	da346 <fputs@plt+0xd68ea>
    9160:	ldrb	r0, [r7, r5]!
    9164:	andeq	r2, r3, r2, asr #32
    9168:	andeq	r2, r3, r0, lsl r0
    916c:			; <UNDEFINED> instruction: 0x212cb510
    9170:			; <UNDEFINED> instruction: 0xf7fab082
    9174:	strhlt	lr, [r8, #-156]!	; 0xffffff64
    9178:	mcrrne	12, 0, r4, r1, cr10
    917c:	ldrbtmi	r9, [ip], #-257	; 0xfffffeff
    9180:			; <UNDEFINED> instruction: 0xf7fa6e20
    9184:	teqlt	r8, r2, asr #24
    9188:	svcvs	0x00609901
    918c:	ldc	7, cr15, [ip], #-1000	; 0xfffffc18
    9190:	andcs	fp, r0, r8, lsr #2
    9194:	ldclt	0, cr11, [r0, #-8]
    9198:	rsbeq	pc, r0, r4, lsl #2
    919c:			; <UNDEFINED> instruction: 0xf104e7fa
    91a0:			; <UNDEFINED> instruction: 0xe7f70074
    91a4:	andeq	r1, r3, lr, ror #31
    91a8:			; <UNDEFINED> instruction: 0x4604b538
    91ac:	stfmid	f3, [fp, #-416]	; 0xfffffe60
    91b0:	ldrbtmi	r4, [sp], #-1537	; 0xfffff9ff
    91b4:	ldrdeq	pc, [r8], r5
    91b8:	stc	7, cr15, [r6], #-1000	; 0xfffffc18
    91bc:			; <UNDEFINED> instruction: 0xf8d5b138
    91c0:			; <UNDEFINED> instruction: 0x46210090
    91c4:	stc	7, cr15, [r0], #-1000	; 0xfffffc18
    91c8:	andcs	fp, r0, r0, lsr #2
    91cc:			; <UNDEFINED> instruction: 0xf105bd38
    91d0:	ldclt	0, cr0, [r8, #-544]!	; 0xfffffde0
    91d4:	addseq	pc, r0, r5, lsl #2
    91d8:	svclt	0x0000bd38
    91dc:			; <UNDEFINED> instruction: 0x00031fba
    91e0:	svcmi	0x00f0e92d
    91e4:	ldcmi	6, cr4, [ip, #-608]!	; 0xfffffda0
    91e8:	blmi	f353fc <fputs@plt+0xf319a0>
    91ec:	ldrbtmi	r4, [sp], #-1551	; 0xfffff9f1
    91f0:			; <UNDEFINED> instruction: 0x46164611
    91f4:	stmiapl	fp!, {r2, r9, sl, lr}^
    91f8:			; <UNDEFINED> instruction: 0x466a4638
    91fc:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
    9200:	movwls	r6, #6171	; 0x181b
    9204:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9208:	mrc2	7, 5, pc, cr14, cr14, {7}
    920c:	ldrsbge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    9210:			; <UNDEFINED> instruction: 0xb19844fa
    9214:			; <UNDEFINED> instruction: 0xf04f4b33
    9218:	ldrbtmi	r3, [fp], #-1535	; 0xfffffa01
    921c:	andcc	pc, r0, fp, asr #17
    9220:	blmi	b9baec <fputs@plt+0xb98090>
    9224:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9228:	blls	63298 <fputs@plt+0x5f83c>
    922c:			; <UNDEFINED> instruction: 0xf04f405a
    9230:	mrsle	r0, SPSR_hyp
    9234:	andlt	r4, r3, r8, lsr #12
    9238:	svchi	0x00f0e8bd
    923c:	strmi	r4, [r3], -fp, lsr #20
    9240:	ldrtmi	r4, [r1], -r5, lsl #12
    9244:			; <UNDEFINED> instruction: 0x4638447a
    9248:	blx	44529e <fputs@plt+0x441842>
    924c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    9250:	eorscs	sp, r8, #59	; 0x3b
    9254:	strtmi	r2, [r0], -r0, lsl #2
    9258:	ldmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    925c:	ldrtmi	r4, [r1], -r4, lsr #20
    9260:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    9264:			; <UNDEFINED> instruction: 0xf0134638
    9268:	blls	47e74 <fputs@plt+0x44418>
    926c:			; <UNDEFINED> instruction: 0x612360e6
    9270:	streq	lr, [r1, -r4, asr #19]
    9274:			; <UNDEFINED> instruction: 0xf7ff4618
    9278:			; <UNDEFINED> instruction: 0x4603ff53
    927c:	cmnvs	r3, r0, lsl #16
    9280:			; <UNDEFINED> instruction: 0xff74f7ff
    9284:	strbmi	r4, [r8], -r3, lsl #12
    9288:			; <UNDEFINED> instruction: 0xf7ff61e3
    928c:	bmi	6890c8 <fputs@plt+0x68566c>
    9290:			; <UNDEFINED> instruction: 0x61a34603
    9294:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    9298:	stmdavs	r3!, {r0, sp}^
    929c:	stmdavs	lr, {r9, fp, ip, pc}
    92a0:			; <UNDEFINED> instruction: 0xf8c44915
    92a4:	ldrbtmi	r8, [r9], #-36	; 0xffffffdc
    92a8:			; <UNDEFINED> instruction: 0xf7fa6226
    92ac:	stmdbvs	r3!, {r1, r2, r3, r8, fp, sp, lr, pc}^
    92b0:	stmibvs	r3!, {r0, r1, r5, r8, ip, sp, pc}^
    92b4:	stmibvs	r3!, {r0, r1, r4, r8, ip, sp, pc}
    92b8:			; <UNDEFINED> instruction: 0xd1b12b00
    92bc:			; <UNDEFINED> instruction: 0xf04f4b0f
    92c0:	ldrbtmi	r3, [fp], #-1535	; 0xfffffa01
    92c4:	andcc	pc, r0, fp, asr #17
    92c8:			; <UNDEFINED> instruction: 0xf8dfe7aa
    92cc:	ldrbtmi	r9, [r9], #52	; 0x34
    92d0:			; <UNDEFINED> instruction: 0xf7fae7bf
    92d4:	svclt	0x0000eabc
    92d8:	andeq	r1, r3, sl, lsl #23
    92dc:	andeq	r0, r0, r4, ror #4
    92e0:	andeq	r1, r3, r8, ror #22
    92e4:	andeq	sl, r1, r2, lsr r5
    92e8:	andeq	r1, r3, r4, asr fp
    92ec:			; <UNDEFINED> instruction: 0x00019ab4
    92f0:	muleq	r1, lr, sl
    92f4:	andeq	r0, r0, r0, lsl #5
    92f8:	andeq	sl, r1, lr, lsr r8
    92fc:	andeq	sl, r1, sl, lsr #16
    9300:	strdeq	sl, [r1], -r6
    9304:	bmi	dbf14 <fputs@plt+0xd84b8>
    9308:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    930c:			; <UNDEFINED> instruction: 0x47706018
    9310:	andeq	r1, r3, r0, ror sl
    9314:	andeq	r0, r0, r0, lsl #5
    9318:	bmi	dbf28 <fputs@plt+0xd84cc>
    931c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9320:			; <UNDEFINED> instruction: 0x47706818
    9324:	andeq	r1, r3, ip, asr sl
    9328:	andeq	r0, r0, r0, lsl #5
    932c:	mvnsmi	lr, #737280	; 0xb4000
    9330:	strmi	r4, [pc], -r0, lsl #13
    9334:			; <UNDEFINED> instruction: 0xb1a34691
    9338:	svceq	0x0000f1b9
    933c:	ldcne	13, cr13, [r8, #-56]!	; 0xffffffc8
    9340:	strcs	r1, [r0], #-3353	; 0xfffff2e7
    9344:	eorsvs	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    9348:	eorspl	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    934c:			; <UNDEFINED> instruction: 0xf8434445
    9350:			; <UNDEFINED> instruction: 0xf8415034
    9354:	strcc	r6, [r1], #-52	; 0xffffffcc
    9358:	mvnsle	r4, r1, lsr #11
    935c:	pop	{r3, r4, r9, sl, lr}
    9360:			; <UNDEFINED> instruction: 0x461183f8
    9364:			; <UNDEFINED> instruction: 0xf7fa2008
    9368:			; <UNDEFINED> instruction: 0x4603e8da
    936c:	mvnle	r2, r0, lsl #16
    9370:	svclt	0x0000e7f4
    9374:	svcmi	0x00f0e92d
    9378:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    937c:	strmi	r8, [sl], r4, lsl #22
    9380:			; <UNDEFINED> instruction: 0x46144db9
    9384:	rscgt	pc, r4, #14614528	; 0xdf0000
    9388:	sbcslt	r4, r5, sp, ror r4
    938c:	muleq	r7, r5, r8
    9390:	ldcmi	15, cr10, [r7, #24]!
    9394:			; <UNDEFINED> instruction: 0xf10744fc
    9398:	rscsvs	r0, lr, r0, ror #12
    939c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    93a0:			; <UNDEFINED> instruction: 0xf8c7682d
    93a4:			; <UNDEFINED> instruction: 0xf04f5134
    93a8:			; <UNDEFINED> instruction: 0xf8d70500
    93ac:	stm	r6, {r4, r5, r6, r8, ip, lr}
    93b0:	ldrmi	r0, [r9], -r7
    93b4:	strbmi	r2, [r8], -r0, lsl #4
    93b8:			; <UNDEFINED> instruction: 0xf013613d
    93bc:			; <UNDEFINED> instruction: 0xf8d9f825
    93c0:	andcs	r3, r0, #4
    93c4:	vaddl.u8	q11, d3, d26
    93c8:	cdpeq	2, 1, cr4, cr9, cr7, {0}
    93cc:	tstvs	r3, r1, asr #20
    93d0:	beq	444bf8 <fputs@plt+0x44119c>
    93d4:	andcs	pc, r7, r3, asr #7
    93d8:	tstmi	r0, r1, asr #20
    93dc:	tstcs	r2, r1, asr #20
    93e0:	svcpl	0x0080f1b1
    93e4:	blmi	fe8ff848 <fputs@plt+0xfe8fbdec>
    93e8:	rscscc	pc, pc, pc, asr #32
    93ec:	eorvs	r4, fp, fp, ror r4
    93f0:	blmi	fe7dbe7c <fputs@plt+0xfe7d8420>
    93f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    93f8:			; <UNDEFINED> instruction: 0xf8d7681a
    93fc:	subsmi	r3, sl, r4, lsr r1
    9400:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9404:	msrhi	CPSR_fsc, r0, asr #32
    9408:	ldrvc	pc, [lr, r7, lsl #10]
    940c:	ldc	6, cr4, [sp], #756	; 0x2f4
    9410:	pop	{r2, r8, r9, fp, pc}
    9414:			; <UNDEFINED> instruction: 0xf1078ff0
    9418:	ldrbmi	r0, [r2], -r8, lsr #6
    941c:	cfmadd32	mvax2, mvfx4, mvfx9, mvfx9
    9420:			; <UNDEFINED> instruction: 0x46183a10
    9424:	movwls	r6, #2363	; 0x93b
    9428:			; <UNDEFINED> instruction: 0xf7ff4623
    942c:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    9430:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    9434:	msreq	CPSR_, #-1073741823	; 0xc0000001
    9438:	andseq	pc, ip, #-1073741823	; 0xc0000001
    943c:			; <UNDEFINED> instruction: 0x46484651
    9440:	rsbsvs	r6, sl, fp, lsr r0
    9444:	ldc2l	7, cr15, [r0, #1016]	; 0x3f8
    9448:	stmdacs	r0, {r0, r2, r9, sl, lr}
    944c:	rschi	pc, sl, r0, asr #32
    9450:			; <UNDEFINED> instruction: 0xf1074a8a
    9454:	ldrbmi	r0, [r1], -r4, lsr #8
    9458:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    945c:			; <UNDEFINED> instruction: 0xf0134623
    9460:	strmi	pc, [r3], r5, lsl #20
    9464:			; <UNDEFINED> instruction: 0xf0002800
    9468:	bvs	1f2981c <fputs@plt+0x1f25dc0>
    946c:	adcsmi	r1, r0, #98304	; 0x18000
    9470:	rschi	pc, r6, r0, lsl #1
    9474:	cdpne	14, 7, cr1, cr0, cr2, {2}
    9478:	svccc	0x0001f812
    947c:	strcc	fp, [r1, #-2307]	; 0xfffff6fd
    9480:			; <UNDEFINED> instruction: 0xd1f94290
    9484:			; <UNDEFINED> instruction: 0xf0002d00
    9488:	stccs	0, cr8, [r0], {219}	; 0xdb
    948c:			; <UNDEFINED> instruction: 0xf816dd04
    9490:	bcs	1449c <fputs@plt+0x10a40>
    9494:	sbcshi	pc, fp, r0, asr #32
    9498:	vpadd.f32	q1, q0, q10
    949c:	adceq	r8, sl, sl, asr #1
    94a0:	andcc	r4, r7, #112197632	; 0x6b00000
    94a4:	ldrsbhi	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    94a8:	andeq	pc, r7, #34	; 0x22
    94ac:	bcc	fe444cd4 <fputs@plt+0xfe441278>
    94b0:	vstreq	d14, [r2, #-692]	; 0xfffffd4c
    94b4:	stcge	3, cr2, [r5], {-0}
    94b8:	ldrbtmi	r6, [r8], #379	; 0x17b
    94bc:	adcsvs	sl, fp, r6, lsl #22
    94c0:	ldrbmi	r4, [ip], -r3, lsr #12
    94c4:	andcs	r4, pc, #162529280	; 0x9b00000
    94c8:	strbmi	r4, [r0], -r1, lsr #12
    94cc:	svcmi	0x0004f84b
    94d0:	b	1c474c0 <fputs@plt+0x1c43a64>
    94d4:	blvc	ff8f7a7c <fputs@plt+0xff8f4020>
    94d8:	tstle	sl, pc, lsr #22
    94dc:	bne	444d44 <fputs@plt+0x4412e8>
    94e0:	andseq	pc, r0, r4, lsl #2
    94e4:	b	fe4474d4 <fputs@plt+0xfe443a78>
    94e8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, fp, sp, lr}
    94ec:	movwcs	fp, #7944	; 0x1f08
    94f0:			; <UNDEFINED> instruction: 0x4620617b
    94f4:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94f8:	strmi	r3, [r4], #-1
    94fc:	stmiale	r2!, {r1, r2, r5, r7, r9, lr}^
    9500:	cmplt	r3, #2015232	; 0x1ec000
    9504:	strbeq	lr, [r5], #3013	; 0xbc5
    9508:	ldmib	r7, {r1, r2, r3, r5, r6, r9, sl, lr}^
    950c:	strtmi	r1, [sl], -r2, lsl #6
    9510:			; <UNDEFINED> instruction: 0xf10400e0
    9514:	adccc	r0, r0, r3, lsl r5
    9518:	bl	feb5252c <fputs@plt+0xfeb4ead0>
    951c:			; <UNDEFINED> instruction: 0xf04f0d00
    9520:	sbccs	r0, r8, r0, lsl #22
    9524:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    9528:			; <UNDEFINED> instruction: 0xf1079004
    952c:	stmib	sp, {r2, r3, r5, r6}^
    9530:	andls	r4, r3, r0, lsl #16
    9534:	strls	r4, [r2, #-1608]	; 0xfffff9b8
    9538:	andslt	pc, r4, sp, asr #17
    953c:	blx	fffc5544 <fputs@plt+0xfffc1ae8>
    9540:	blle	17d0d58 <fputs@plt+0x17cd2fc>
    9544:	adcmi	sp, r5, #102	; 0x66
    9548:	ldmdbvs	sl!, {r0, r4, sl, fp, ip, lr, pc}
    954c:	rscscc	pc, pc, pc, asr #32
    9550:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    9554:	ssatmi	r6, #22, r3
    9558:	ldmdbvs	sl!, {r0, r2, sp, lr, pc}
    955c:	rscscc	pc, pc, pc, asr #32
    9560:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    9564:	mrc	0, 0, r6, cr8, cr3, {0}
    9568:			; <UNDEFINED> instruction: 0x469d3a90
    956c:	bmi	1203274 <fputs@plt+0x11ff818>
    9570:			; <UNDEFINED> instruction: 0x4651465b
    9574:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    9578:			; <UNDEFINED> instruction: 0xf978f013
    957c:			; <UNDEFINED> instruction: 0xf8d9b1f8
    9580:	bl	2395b8 <fputs@plt+0x235b5c>
    9584:	vmlal.u<illegal width 8>	q8, d28, d0[1]
    9588:	vabal.u8	q9, d12, d7
    958c:	b	13d99b0 <fputs@plt+0x13d5f54>
    9590:	b	10e2208 <fputs@plt+0x10de7ac>
    9594:	b	10e21cc <fputs@plt+0x10de770>
    9598:	b	10da1b4 <fputs@plt+0x10d6758>
    959c:			; <UNDEFINED> instruction: 0xf8482301
    95a0:	stmdavs	r1, {r2, r4, r5, ip, sp}^
    95a4:	vraddhn.i16	d19, <illegal reg q0.5>, <illegal reg q0.5>
    95a8:	vabal.u8	q9, d1, d7
    95ac:	cdpeq	0, 0, cr4, cr11, cr7, {0}
    95b0:	movwvs	lr, #6723	; 0x1a43
    95b4:	movwmi	lr, #23107	; 0x5a43
    95b8:	movwcs	lr, #2627	; 0xa43
    95bc:			; <UNDEFINED> instruction: 0x466b6053
    95c0:	biceq	lr, r4, #166912	; 0x28c00
    95c4:	strbmi	r4, [r1], -r2, lsr #12
    95c8:	stcge	6, cr4, [r6, #-628]	; 0xfffffd8c
    95cc:	strtmi	r4, [fp], -r8, asr #12
    95d0:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    95d4:	beq	444e40 <fputs@plt+0x4413e4>
    95d8:			; <UNDEFINED> instruction: 0x4629683a
    95dc:			; <UNDEFINED> instruction: 0xf8d2687b
    95e0:	strtmi	ip, [r2], -r0
    95e4:	stmibvs	r5, {r0, r1, r3, r4, fp, sp, lr}^
    95e8:	andgt	pc, r0, sp, asr #17
    95ec:	strmi	r6, [r0, ip, lsr #18]!
    95f0:	adcsle	r2, r0, r0, lsl #16
    95f4:			; <UNDEFINED> instruction: 0xf04f693a
    95f8:	blmi	9559fc <fputs@plt+0x951fa0>
    95fc:	andsvs	r4, r3, fp, ror r4
    9600:			; <UNDEFINED> instruction: 0xe7b046b5
    9604:			; <UNDEFINED> instruction: 0xf04f693a
    9608:	blmi	895a0c <fputs@plt+0x891fb0>
    960c:	andsvs	r4, r3, fp, ror r4
    9610:			; <UNDEFINED> instruction: 0xe7a846b5
    9614:			; <UNDEFINED> instruction: 0xf04f693a
    9618:	blmi	7d5a1c <fputs@plt+0x7d1fc0>
    961c:	andsvs	r4, r3, fp, ror r4
    9620:			; <UNDEFINED> instruction: 0xe7a046b5
    9624:			; <UNDEFINED> instruction: 0xf04f693a
    9628:	blmi	715a2c <fputs@plt+0x711fd0>
    962c:	andsvs	r4, r3, fp, ror r4
    9630:	ldmdbvs	sl!, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    9634:	rscscc	pc, pc, pc, asr #32
    9638:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    963c:			; <UNDEFINED> instruction: 0xe6d76013
    9640:			; <UNDEFINED> instruction: 0xf04f693a
    9644:	blmi	5d5a48 <fputs@plt+0x5d1fec>
    9648:	andsvs	r4, r3, fp, ror r4
    964c:	ldmdbvs	sl!, {r4, r6, r7, r9, sl, sp, lr, pc}
    9650:	rscscc	pc, pc, pc, asr #32
    9654:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    9658:			; <UNDEFINED> instruction: 0xe6c96013
    965c:	rscscc	pc, pc, pc, asr #32
    9660:			; <UNDEFINED> instruction: 0xf7fae6c6
    9664:	svclt	0x0000e8f4
    9668:	andeq	r1, r3, ip, ror lr
    966c:	andeq	r1, r3, r4, ror #19
    9670:	andeq	r0, r0, r4, ror #4
    9674:	andeq	sl, r1, ip, lsl r7
    9678:	andeq	r1, r3, r4, lsl #19
    967c:	andeq	r9, r1, lr, lsr r9
    9680:	strdeq	r9, [r1], -lr
    9684:	muleq	r1, sl, r6
    9688:	andeq	sl, r1, r6, lsr r6
    968c:	andeq	r9, r1, r2, lsr r8
    9690:	andeq	sl, r1, r8, lsl #12
    9694:			; <UNDEFINED> instruction: 0x0001a5b0
    9698:	andeq	sl, r1, r0, asr #11
    969c:	andeq	sl, r1, r4, ror #1
    96a0:	andeq	sl, r1, r6, lsr r5
    96a4:	ldrdeq	sl, [r1], -r8
    96a8:	andeq	sl, r1, sl, ror #9
    96ac:	mvnsmi	lr, #737280	; 0xb4000
    96b0:	stmdavs	r0, {r0, r2, r9, sl, lr}^
    96b4:	pkhbtmi	r4, r9, r0, lsl #13
    96b8:			; <UNDEFINED> instruction: 0xf3c0492e
    96bc:	addslt	r2, r7, r7, lsl #4
    96c0:	ldrmi	r0, [lr], -r4, lsl #28
    96c4:	strvs	lr, [r0], #-2628	; 0xfffff5bc
    96c8:	movwmi	pc, #29632	; 0x73c0	; <UNPREDICTABLE>
    96cc:	strmi	lr, [r2], #-2628	; 0xfffff5bc
    96d0:	ldrbtmi	r4, [r9], #-2601	; 0xfffff5d7
    96d4:	strcs	lr, [r3], #-2628	; 0xfffff5bc
    96d8:			; <UNDEFINED> instruction: 0xf1b49f1f
    96dc:	stmpl	sl, {r7, r8, r9, sl, fp, ip, lr}
    96e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    96e4:	andsls	r6, r5, #1179648	; 0x120000
    96e8:	andeq	pc, r0, #79	; 0x4f
    96ec:	ldmdble	r1, {r0, r1, r3, r4, r5, sp, lr}
    96f0:			; <UNDEFINED> instruction: 0xf04f4b22
    96f4:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    96f8:	bmi	8617ec <fputs@plt+0x85dd90>
    96fc:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    9700:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9704:	subsmi	r9, sl, r5, lsl fp
    9708:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    970c:	andslt	sp, r7, pc, lsr #2
    9710:	mvnshi	lr, #12386304	; 0xbd0000
    9714:	blls	7b4738 <fputs@plt+0x7b0cdc>
    9718:	strtmi	r4, [r9], -sl, asr #12
    971c:	strls	r4, [r0, -r0, lsr #12]
    9720:	ldc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    9724:	blge	13832c <fputs@plt+0x1348d0>
    9728:	strbmi	sl, [r9], -r3, lsl #20
    972c:			; <UNDEFINED> instruction: 0xf7fe4628
    9730:	ldmiblt	r8, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    9734:	strtmi	r9, [r0], -r4, lsl #22
    9738:	stmdbge	r5, {r1, r2, r3, sl, fp, ip, pc}
    973c:			; <UNDEFINED> instruction: 0xf8cd2201
    9740:	movwls	r8, #20
    9744:	blls	eef64 <fputs@plt+0xeb508>
    9748:	strmi	r6, [r0, r4, lsr #18]!
    974c:	sbcsle	r2, r4, r0, lsl #16
    9750:			; <UNDEFINED> instruction: 0xf04f4b0c
    9754:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    9758:			; <UNDEFINED> instruction: 0xe7ce603b
    975c:			; <UNDEFINED> instruction: 0xf04f4b0a
    9760:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    9764:			; <UNDEFINED> instruction: 0xe7c8603b
    9768:	rscscc	pc, pc, pc, asr #32
    976c:			; <UNDEFINED> instruction: 0xf7fae7c5
    9770:	svclt	0x0000e86e
    9774:	andeq	r1, r3, r6, lsr #13
    9778:	andeq	r0, r0, r4, ror #4
    977c:	andeq	sl, r1, r2, lsl r4
    9780:	andeq	r1, r3, sl, ror r6
    9784:	andeq	sl, r1, lr, lsr #9
    9788:	andeq	r9, r1, lr, lsr #31
    978c:	svcmi	0x00f0e92d
    9790:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    9794:	strmi	r8, [ip], -r2, lsl #22
    9798:	addlt	r2, r9, r0, lsl #2
    979c:	movwcs	lr, #14797	; 0x39cd
    97a0:	vldrls	s8, [r5, #-360]	; 0xfffffe98
    97a4:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    97a8:	strls	r9, [r5, #-3860]	; 0xfffff0ec
    97ac:	bmi	165fb00 <fputs@plt+0x165c0a4>
    97b0:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    97b4:			; <UNDEFINED> instruction: 0xf04f9307
    97b8:	movwcs	r0, #4864	; 0x1300
    97bc:	eorvs	r4, fp, sl, ror r4
    97c0:	stmdbhi	r3, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    97c4:	mcr2	0, 6, pc, cr4, cr2, {0}	; <UNPREDICTABLE>
    97c8:	vmull.p8	<illegal reg q8.5>, d0, d1
    97cc:			; <UNDEFINED> instruction: 0x4638809b
    97d0:	blx	ffb45822 <fputs@plt+0xffb41dc6>
    97d4:	vmull.p8	<illegal reg q8.5>, d0, d5
    97d8:	blmi	13e9a34 <fputs@plt+0x13e5fd8>
    97dc:	bmi	fe445004 <fputs@plt+0xfe4415a8>
    97e0:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    97e4:	ldrbtmi	r4, [fp], #1147	; 0x47b
    97e8:	bcc	445010 <fputs@plt+0x4415b4>
    97ec:	movwls	r2, #13056	; 0x3300
    97f0:	bcs	445058 <fputs@plt+0x4415fc>
    97f4:	strtmi	r2, [r9], -r0, lsl #6
    97f8:			; <UNDEFINED> instruction: 0xf0134638
    97fc:	stmdacs	r0, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
    9800:	stmdbmi	r7, {r0, r1, r4, r5, r6, ip, lr, pc}^
    9804:			; <UNDEFINED> instruction: 0xf7fa4479
    9808:	stmdacs	r0, {r8, fp, sp, lr, pc}
    980c:	blmi	117ddc8 <fputs@plt+0x117a36c>
    9810:	mrc	6, 0, r4, cr8, cr0, {1}
    9814:	ldrbtmi	r1, [fp], #-2704	; 0xfffff570
    9818:			; <UNDEFINED> instruction: 0xf0129306
    981c:	vmlsne.f64	d15, d20, d7
    9820:			; <UNDEFINED> instruction: 0xf8dfdb22
    9824:	ldrbtmi	sl, [sl], #260	; 0x104
    9828:	strtmi	r2, [r1], -r0, lsl #4
    982c:			; <UNDEFINED> instruction: 0xf0124630
    9830:	andcs	pc, r9, #15040	; 0x3ac0
    9834:			; <UNDEFINED> instruction: 0xf7fa4651
    9838:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    983c:			; <UNDEFINED> instruction: 0xf04fab06
    9840:	movwls	r3, #4863	; 0x12ff
    9844:	andls	r4, r0, #34603008	; 0x2100000
    9848:	strbmi	r4, [r2], -fp, asr #12
    984c:			; <UNDEFINED> instruction: 0xf7ff4630
    9850:	stmdacs	r0, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    9854:	ldrbmi	sp, [r8], -r2, asr #32
    9858:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    985c:	ldrtmi	r4, [r0], -r1, lsr #12
    9860:	blx	ff5458b2 <fputs@plt+0xff541e56>
    9864:	ble	ff7d107c <fputs@plt+0xff7cd620>
    9868:	svceq	0x0008f114
    986c:			; <UNDEFINED> instruction: 0xf114bf18
    9870:	tstle	r7, fp, lsl #30
    9874:	strtmi	r4, [r1], -sp, lsr #22
    9878:	ldrtmi	r2, [r0], -r0, lsl #4
    987c:	movwls	r4, #25723	; 0x647b
    9880:			; <UNDEFINED> instruction: 0xf012461c
    9884:	cdp	13, 1, cr15, cr8, cr1, {6}
    9888:	andcs	r1, r0, #144, 20	; 0x90000
    988c:	ldrtmi	r9, [r0], -r3
    9890:	ldc2	0, cr15, [sl, #72]!	; 0x48
    9894:	blls	dbd34 <fputs@plt+0xd82d8>
    9898:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    989c:	andcs	r9, r1, r0
    98a0:	mrc	7, 0, APSR_nzcv, cr2, cr9, {7}
    98a4:	andcs	r4, r0, #42991616	; 0x2900000
    98a8:			; <UNDEFINED> instruction: 0xf0124638
    98ac:	stmdbmi	r1!, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    98b0:			; <UNDEFINED> instruction: 0x46024479
    98b4:			; <UNDEFINED> instruction: 0xf7f92001
    98b8:			; <UNDEFINED> instruction: 0xf04fee08
    98bc:	bmi	795cc0 <fputs@plt+0x792264>
    98c0:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    98c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    98c8:	subsmi	r9, sl, r7, lsl #22
    98cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    98d0:	andlt	sp, r9, sl, lsl r1
    98d4:	blhi	c4bd0 <fputs@plt+0xc1174>
    98d8:	svchi	0x00f0e8bd
    98dc:	blls	db940 <fputs@plt+0xd7ee4>
    98e0:	movwcc	r4, #5240	; 0x1478
    98e4:			; <UNDEFINED> instruction: 0xf7fa9303
    98e8:			; <UNDEFINED> instruction: 0x4629e812
    98ec:			; <UNDEFINED> instruction: 0xf0124638
    98f0:	vmlane.f64	d15, d21, d13
    98f4:	svcge	0x007cf6bf
    98f8:	tstlt	fp, r3, lsl #22
    98fc:	andcs	r9, r0, r5, lsl #22
    9900:	bfi	r6, r8, #0, #29
    9904:	ldrb	r2, [sl, r0]
    9908:	svc	0x00a0f7f9
    990c:	ldrdeq	r1, [r3], -r2
    9910:	andeq	r0, r0, r4, ror #4
    9914:	andeq	r9, r1, ip, ror #20
    9918:	andeq	r9, r1, r8, asr #24
    991c:	andeq	r9, r1, sl, asr #31
    9920:	andeq	sl, r1, r8, ror #28
    9924:	muleq	r1, lr, r0
    9928:	andeq	r9, r1, r2, lsl #20
    992c:			; <UNDEFINED> instruction: 0x00019eb4
    9930:	andeq	r9, r1, sl, lsl pc
    9934:	andeq	sl, r1, r8, ror #6
    9938:			; <UNDEFINED> instruction: 0x000314b6
    993c:	andeq	r9, r1, ip, asr #29
    9940:	svcmi	0x00f0e92d
    9944:	mcrrmi	6, 0, r4, pc, cr6
    9948:	blmi	13db190 <fputs@plt+0x13d7734>
    994c:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    9950:	addlt	r4, r7, lr, asr #20
    9954:	stmiapl	r3!, {r3, r7, r9, sl, lr}^
    9958:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    995c:	movwls	r6, #22555	; 0x581b
    9960:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9964:	ldc2l	0, cr15, [r4, #72]!	; 0x48
    9968:	vmull.p8	<illegal reg q8.5>, d0, d1
    996c:	ldrtmi	r8, [r8], -r1, lsl #1
    9970:	blx	7459c2 <fputs@plt+0x741f66>
    9974:	blle	1ed1190 <fputs@plt+0x1ecd734>
    9978:			; <UNDEFINED> instruction: 0xb114f8df
    997c:			; <UNDEFINED> instruction: 0xa114f8df
    9980:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    9984:	ldrbmi	r2, [sl], -r0, lsl #6
    9988:	ldrtmi	r4, [r8], -r9, lsr #12
    998c:			; <UNDEFINED> instruction: 0xff6ef012
    9990:	rsble	r2, r7, r0, lsl #16
    9994:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
    9998:	ldmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    999c:	cmnle	r1, r0, lsl #16
    99a0:			; <UNDEFINED> instruction: 0x46414b3e
    99a4:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    99a8:			; <UNDEFINED> instruction: 0xf0129304
    99ac:			; <UNDEFINED> instruction: 0x1e04faff
    99b0:			; <UNDEFINED> instruction: 0xf8dfdb1f
    99b4:	ldrbtmi	r9, [r9], #236	; 0xec
    99b8:	strtmi	r2, [r1], -r0, lsl #4
    99bc:			; <UNDEFINED> instruction: 0xf0124630
    99c0:	andcs	pc, r9, #2240	; 0x8c0
    99c4:			; <UNDEFINED> instruction: 0xf7f94649
    99c8:	stmdblt	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    99cc:	strbmi	sl, [r3], -r4, lsl #20
    99d0:	strtmi	r9, [r1], -r0, lsl #4
    99d4:	ldrtmi	r4, [r0], -sl, lsr #12
    99d8:	stc2l	7, cr15, [ip], {255}	; 0xff
    99dc:	eorsle	r2, sp, r0, lsl #16
    99e0:			; <UNDEFINED> instruction: 0xf7f94650
    99e4:	qadd8mi	lr, r1, r4
    99e8:			; <UNDEFINED> instruction: 0xf0124630
    99ec:	vmlane.f64	d15, d4, d15
    99f0:			; <UNDEFINED> instruction: 0xf114dae2
    99f4:	svclt	0x00180f08
    99f8:	svceq	0x000bf114
    99fc:			; <UNDEFINED> instruction: 0xf8ddd03a
    9a00:			; <UNDEFINED> instruction: 0x46219010
    9a04:	ldrtmi	r2, [r0], -r0, lsl #4
    9a08:	ldc2l	0, cr15, [lr], #72	; 0x48
    9a0c:	andcs	r4, r0, #68157440	; 0x4100000
    9a10:	ldrtmi	r9, [r0], -r3
    9a14:	ldc2l	0, cr15, [r8], #72	; 0x48
    9a18:	blls	dbea8 <fputs@plt+0xd844c>
    9a1c:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    9a20:	andcs	r9, r1, r0
    9a24:	ldcl	7, cr15, [r0, #-996]	; 0xfffffc1c
    9a28:	andcs	r4, r0, #42991616	; 0x2900000
    9a2c:			; <UNDEFINED> instruction: 0xf0124638
    9a30:	ldmdbmi	sp, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    9a34:			; <UNDEFINED> instruction: 0x46024479
    9a38:			; <UNDEFINED> instruction: 0xf7f92001
    9a3c:			; <UNDEFINED> instruction: 0xf04fed46
    9a40:	bmi	695e44 <fputs@plt+0x6923e8>
    9a44:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    9a48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9a4c:	subsmi	r9, sl, r5, lsl #22
    9a50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9a54:	andlt	sp, r7, r3, lsl r1
    9a58:	svchi	0x00f0e8bd
    9a5c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    9a60:	svc	0x0054f7f9
    9a64:	ldrtmi	r4, [r8], -r9, lsr #12
    9a68:	blx	ff445ab8 <fputs@plt+0xff44205c>
    9a6c:	ble	fe251288 <fputs@plt+0xfe24d82c>
    9a70:	strb	r2, [r6, r0]!
    9a74:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    9a78:	ldrmi	r9, [r9], r4, lsl #6
    9a7c:			; <UNDEFINED> instruction: 0xf7f9e7c1
    9a80:	svclt	0x0000eee6
    9a84:	andeq	r1, r3, sl, lsr #8
    9a88:	andeq	r0, r0, r4, ror #4
    9a8c:	andeq	r9, r1, lr, asr #17
    9a90:	andeq	r9, r1, ip, lsr #21
    9a94:	andeq	r9, r1, lr, lsr #28
    9a98:	andeq	r9, r1, lr, ror #18
    9a9c:	andeq	ip, r1, lr, lsl #30
    9aa0:	andeq	r9, r1, r2, ror r8
    9aa4:	andeq	sl, r1, r6, lsr #4
    9aa8:	andeq	sl, r1, r4, ror #3
    9aac:	andeq	r1, r3, r2, lsr r3
    9ab0:	andeq	r9, r1, lr, asr #26
    9ab4:			; <UNDEFINED> instruction: 0x00019cba
    9ab8:	bmi	11c6cc <fputs@plt+0x118c70>
    9abc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9ac0:			; <UNDEFINED> instruction: 0xf7ff681a
    9ac4:	svclt	0x0000bf3d
    9ac8:			; <UNDEFINED> instruction: 0x000312bc
    9acc:	andeq	r0, r0, r0, lsl #5
    9ad0:	ldmib	r0, {r4, r5, r6, r7, sl, ip, sp, pc}^
    9ad4:			; <UNDEFINED> instruction: 0xb1233460
    9ad8:	strpl	pc, [r0, #-260]	; 0xfffffefc
    9adc:	bl	d8ee8 <fputs@plt+0xd548c>
    9ae0:	ldmib	r0, {r0, r2, r6, r7, r8, r9}^
    9ae4:	tstlt	r6, r3, ror #12
    9ae8:	adcmi	fp, r5, #100, 18	; 0x190000
    9aec:	streq	pc, [r1], -r4, lsl #2
    9af0:	orrvs	pc, r4, r0, asr #17
    9af4:			; <UNDEFINED> instruction: 0x4618dd1a
    9af8:	andcs	fp, r0, r3, lsl r1
    9afc:	smullsvs	r6, sl, r9, r0
    9b00:			; <UNDEFINED> instruction: 0x4770bcf0
    9b04:	svclt	0x00b442a5
    9b08:	strcs	r2, [r1], -r0, lsl #12
    9b0c:	svclt	0x00082b00
    9b10:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    9b14:	ldmib	r3, {r0, r3, r5, r6, r7, ip, lr, pc}^
    9b18:	ldrtmi	r7, [lr], #-1536	; 0xfffffa00
    9b1c:	ble	21a55c <fputs@plt+0x216b00>
    9b20:			; <UNDEFINED> instruction: 0xf10442a5
    9b24:			; <UNDEFINED> instruction: 0xf8c00601
    9b28:	stflee	f6, [r6], #528	; 0x210
    9b2c:	rscscc	pc, pc, pc, asr #32
    9b30:	strmi	lr, [sl], #-2022	; 0xfffff81a
    9b34:	blne	ff5d1b3c <fputs@plt+0xff5ce0e0>
    9b38:	ubfx	r6, pc, #0, #2
    9b3c:	svcmi	0x00f0e92d
    9b40:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    9b44:	ldrmi	r8, [r4], -r2, lsl #22
    9b48:	addcs	r4, r0, #6291456	; 0x600000
    9b4c:	adfe	f2, f0, f0
    9b50:	adcslt	r0, r1, r0, lsl sl
    9b54:	strls	sl, [fp, #-2063]	; 0xfffff7f1
    9b58:	strls	r4, [r7], #-3557	; 0xfffff21b
    9b5c:	ldrbtmi	r4, [sp], #-3301	; 0xfffff31b
    9b60:	blls	f6e790 <fputs@plt+0xf6ad34>
    9b64:			; <UNDEFINED> instruction: 0xf8dd592c
    9b68:	stmdavs	r4!, {r2, r3, r4, r5, r6, r7, ip, pc}
    9b6c:			; <UNDEFINED> instruction: 0xf04f942f
    9b70:	movwls	r0, #25600	; 0x6400
    9b74:	mvnscc	pc, #79	; 0x4f
    9b78:	movwls	r9, #772	; 0x304
    9b7c:	stcl	7, cr15, [r8], #996	; 0x3e4
    9b80:			; <UNDEFINED> instruction: 0x210068b2
    9b84:	strmi	sl, [pc], -sp, lsl #24
    9b88:	andcs	pc, r7, r2, asr #7
    9b8c:	mnfeqs	f1, #5.0
    9b90:	andne	pc, r0, r9, lsl #17
    9b94:	movwvs	lr, #10819	; 0x2a43
    9b98:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
    9b9c:	bmi	fe4453c4 <fputs@plt+0xfe441968>
    9ba0:	movwmi	lr, #2627	; 0xa43
    9ba4:	ldrtmi	r4, [sl], ip, asr #12
    9ba8:	movwcs	lr, #6723	; 0x1a43
    9bac:	movwls	r9, #22274	; 0x5702
    9bb0:	bcs	fe445418 <fputs@plt+0xfe4419bc>
    9bb4:	mrc	6, 0, r4, cr8, cr9, {1}
    9bb8:			; <UNDEFINED> instruction: 0xf0120a10
    9bbc:	vstrls.16	s30, [sp, #-2]	; <UNPREDICTABLE>
    9bc0:	strmi	r1, [r6], -r3, asr #28
    9bc4:	stmdale	sl, {r3, r8, r9, fp, sp}
    9bc8:			; <UNDEFINED> instruction: 0xf013e8df
    9bcc:			; <UNDEFINED> instruction: 0x007d009a
    9bd0:	strdeq	r0, [lr], #-0
    9bd4:	andeq	r0, r9, r9
    9bd8:	andeq	r0, r9, r9
    9bdc:			; <UNDEFINED> instruction: 0x462f0133
    9be0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9be4:			; <UNDEFINED> instruction: 0xf1b29a00
    9be8:	svclt	0x000c3fff
    9bec:			; <UNDEFINED> instruction: 0xf0082300
    9bf0:	orrlt	r0, r3, r1, lsl #6
    9bf4:	ldrmi	r9, [sl, #2878]	; 0xb3e
    9bf8:	stmdbls	r6, {r3, r9, fp, ip, lr, pc}
    9bfc:	stmdals	r5, {r0, r2, r3, r5, r7, r9, fp, ip}
    9c00:	biceq	lr, sl, #1024	; 0x400
    9c04:			; <UNDEFINED> instruction: 0xf8414402
    9c08:	subsvs	r2, sp, sl, lsr r0
    9c0c:	beq	8603c <fputs@plt+0x825e0>
    9c10:	mvnscc	pc, #79	; 0x4f
    9c14:	cdpcs	3, 0, cr9, cr9, cr0, {0}
    9c18:	mnf<illegal precision>m	f5, #2.0
    9c1c:			; <UNDEFINED> instruction: 0x46554a10
    9c20:	vmull.u<illegal width 8>	q11, d2, d2[4]
    9c24:	vaddl.u8	q9, d2, d7
    9c28:	mufeqs	f4, f3, f7
    9c2c:	movwvs	lr, #10819	; 0x2a43
    9c30:	movwmi	lr, #2627	; 0xa43
    9c34:	movwcs	lr, #6723	; 0x1a43
    9c38:			; <UNDEFINED> instruction: 0xf040429f
    9c3c:	blls	faa190 <fputs@plt+0xfa6734>
    9c40:	vshl.s64	d20, d10, #0
    9c44:	stfnep	f0, [r8], #-168	; 0xffffff58
    9c48:	blmi	fea9c6fc <fputs@plt+0xfea98ca0>
    9c4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9c50:	blls	be3cc0 <fputs@plt+0xbe0264>
    9c54:			; <UNDEFINED> instruction: 0xf04f405a
    9c58:			; <UNDEFINED> instruction: 0xf0400300
    9c5c:	eorslt	r8, r1, r6, asr #2
    9c60:	blhi	c4f5c <fputs@plt+0xc1500>
    9c64:	svchi	0x00f0e8bd
    9c68:	ldrtmi	r9, [sl], -r2, lsl #22
    9c6c:	svclt	0x00d42b01
    9c70:	movwcs	r2, #4864	; 0x1300
    9c74:	movwls	r9, #13057	; 0x3301
    9c78:	movwne	lr, #2525	; 0x9dd
    9c7c:	svccc	0x00fff1b1
    9c80:	movwcs	fp, #3860	; 0xf14
    9c84:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    9c88:			; <UNDEFINED> instruction: 0xf0002b00
    9c8c:	blls	fa9ff0 <fputs@plt+0xfa6594>
    9c90:	svclt	0x00cc459a
    9c94:	movwcs	r2, #4864	; 0x1300
    9c98:	svceq	0x0000f1ba
    9c9c:	movwcs	fp, #3848	; 0xf08
    9ca0:			; <UNDEFINED> instruction: 0xf10ab173
    9ca4:	stmdbls	r6, {r8, r9, ip, lr}
    9ca8:	bl	588b4 <fputs@plt+0x54e58>
    9cac:			; <UNDEFINED> instruction: 0xf85102c3
    9cb0:	ldmdavs	r2, {r0, r1, r4, r5, ip, sp}^
    9cb4:	bls	15ad08 <fputs@plt+0x1572ac>
    9cb8:	adcsmi	r1, fp, #634880	; 0x9b000
    9cbc:	sbchi	pc, r6, r0
    9cc0:	strtmi	r9, [pc], -r0, lsl #14
    9cc4:	bls	143b68 <fputs@plt+0x14010c>
    9cc8:			; <UNDEFINED> instruction: 0xf0001c51
    9ccc:	ldmdbge	r0!, {r0, r1, r8, pc}
    9cd0:	orreq	lr, r2, #1024	; 0x400
    9cd4:			; <UNDEFINED> instruction: 0xf8533a01
    9cd8:	and	r1, r3, r4, lsl #25
    9cdc:	stccc	8, cr15, [r1, #-80]	; 0xffffffb0
    9ce0:	andle	r2, r1, pc, lsr #22
    9ce4:	ldmle	r9!, {r2, r3, r6, r8, sl, lr}^
    9ce8:	movwcs	r9, #516	; 0x204
    9cec:	eorvc	r9, r3, r2, lsl #20
    9cf0:	ldrdls	r1, [r2, -r0]
    9cf4:	strtmi	r9, [sl], -r3, lsl #4
    9cf8:	andcs	fp, r1, r8, lsl pc
    9cfc:	ldr	r9, [fp, r1]!
    9d00:	movwcc	r9, #6916	; 0x1b04
    9d04:	blcs	82e91c <fputs@plt+0x82aec0>
    9d08:	rschi	pc, r4, r0
    9d0c:	ldrtmi	sl, [r9], -lr, lsl #20
    9d10:	beq	445578 <fputs@plt+0x441b1c>
    9d14:	blx	1e45d66 <fputs@plt+0x1e4230a>
    9d18:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    9d1c:	movweq	lr, #39844	; 0x9ba4
    9d20:	movwcc	r9, #10816	; 0x2a40
    9d24:	addsmi	r4, r3, #1124073472	; 0x43000000
    9d28:	vsubhn.i16	d4, q0, <illegal reg q0.5>
    9d2c:			; <UNDEFINED> instruction: 0xf10980d8
    9d30:	addsmi	r0, ip, #67108864	; 0x4000000
    9d34:			; <UNDEFINED> instruction: 0x232fbf1c
    9d38:	blcc	87d50 <fputs@plt+0x842f4>
    9d3c:	strbmi	r4, [r4], #-1568	; 0xfffff9e0
    9d40:	ldcl	7, cr15, [r8], {249}	; 0xf9
    9d44:	bge	c30980 <fputs@plt+0xc2cf24>
    9d48:	blls	12e970 <fputs@plt+0x12af14>
    9d4c:	orreq	lr, r3, #2048	; 0x800
    9d50:	bcs	70560 <fputs@plt+0x6cb04>
    9d54:	stccs	8, cr15, [r4], {67}	; 0x43
    9d58:			; <UNDEFINED> instruction: 0xf0009b07
    9d5c:	blcs	29fa0 <fputs@plt+0x26544>
    9d60:	addhi	pc, r1, r0, asr #6
    9d64:			; <UNDEFINED> instruction: 0xf04f9b0b
    9d68:	strls	r0, [r1], #-2048	; 0xfffff800
    9d6c:	bleq	146400 <fputs@plt+0x1429a4>
    9d70:	stcls	6, cr4, [r7], {75}	; 0x4b
    9d74:			; <UNDEFINED> instruction: 0x462f46b9
    9d78:	and	r4, r3, sp, lsl r6
    9d7c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9d80:	cfstr64le	mvdx4, [fp, #-272]!	; 0xfffffef0
    9d84:	svceq	0x0004f85b
    9d88:			; <UNDEFINED> instruction: 0xf7f94629
    9d8c:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    9d90:			; <UNDEFINED> instruction: 0x462bd1f4
    9d94:	stcls	6, cr4, [r1], {61}	; 0x3d
    9d98:	strtmi	r4, [sl], -pc, asr #12
    9d9c:	stcls	6, cr4, [r8, #-612]	; 0xfffffd9c
    9da0:	movwls	r2, #8962	; 0x2302
    9da4:	movwcs	r9, #4867	; 0x1303
    9da8:	strb	r9, [r5, -r1, lsl #6]!
    9dac:	andcs	r9, r0, #2048	; 0x800
    9db0:	mrc	6, 0, r4, cr8, cr9, {1}
    9db4:	blcs	4c5fc <fputs@plt+0x48ba0>
    9db8:	movwcs	fp, #4052	; 0xfd4
    9dbc:	movwls	r2, #4865	; 0x1301
    9dc0:	mrrc2	0, 1, pc, r4, cr2	; <UNPREDICTABLE>
    9dc4:	cdp	8, 1, cr6, cr8, cr2, {4}
    9dc8:	vmov.i16	d16, #40960	; 0xa000
    9dcc:	vabal.u8	q9, d2, d7
    9dd0:	mufeqs	f4, f3, f7
    9dd4:	movwvs	lr, #10819	; 0x2a43
    9dd8:	b	10f05e4 <fputs@plt+0x10ecb88>
    9ddc:	b	10da9f8 <fputs@plt+0x10d6f9c>
    9de0:	andls	r2, r3, #1073741824	; 0x40000000
    9de4:	blx	fe3c5e34 <fputs@plt+0xfe3c23d8>
    9de8:	rsbsle	r2, r3, r0, lsl #16
    9dec:	vstrls	d9, [sp, #-240]	; 0xffffff10
    9df0:	vldmdble	r2!, {d18-d17}
    9df4:			; <UNDEFINED> instruction: 0xf04f9b0a
    9df8:	stmib	sp, {fp}^
    9dfc:	strmi	r4, [r4], -r8, lsl #10
    9e00:	bleq	146494 <fputs@plt+0x142a38>
    9e04:			; <UNDEFINED> instruction: 0xf8dd465d
    9e08:	strd	fp, [r3], -r0
    9e0c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9e10:	eorle	r4, pc, r3, asr #11
    9e14:	svceq	0x0004f855
    9e18:			; <UNDEFINED> instruction: 0xf7f94621
    9e1c:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    9e20:	ldmib	sp, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    9e24:			; <UNDEFINED> instruction: 0xf04f4508
    9e28:	strtmi	r0, [fp], -r1, lsl #16
    9e2c:			; <UNDEFINED> instruction: 0x461f463d
    9e30:	movwcs	lr, #5848	; 0x16d8
    9e34:	movwls	r4, #5674	; 0x162a
    9e38:	ldr	r9, [sp, -r3, lsl #6]
    9e3c:	strtmi	r9, [pc], -r3, lsl #22
    9e40:	blx	fecdb69c <fputs@plt+0xfecd7c40>
    9e44:	b	1408058 <fputs@plt+0x14045fc>
    9e48:			; <UNDEFINED> instruction: 0xe6cb1858
    9e4c:	bcc	627c <fputs@plt+0x2820>
    9e50:			; <UNDEFINED> instruction: 0xf851462f
    9e54:	bne	fe6d5f44 <fputs@plt+0xfe6d24e8>
    9e58:	ldrb	r9, [ip], r0, lsl #6
    9e5c:	strtmi	r9, [fp], -r1, lsl #24
    9e60:			; <UNDEFINED> instruction: 0x464f463d
    9e64:	blls	9b8d0 <fputs@plt+0x97e74>
    9e68:	ldrtmi	fp, [sp], -r3, ror #18
    9e6c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9e70:	ldrt	r9, [r7], r8, lsl #30
    9e74:	strmi	lr, [r8, #-2525]	; 0xfffff623
    9e78:			; <UNDEFINED> instruction: 0xe6fd463a
    9e7c:	ldrtmi	r2, [sp], -r0, lsl #22
    9e80:	svcge	0x0070f73f
    9e84:	strtmi	r9, [sl], -r2, lsl #22
    9e88:	blcc	712b0 <fputs@plt+0x6d854>
    9e8c:	movwls	r9, #13058	; 0x3302
    9e90:	tstcs	r1, r4, lsl pc
    9e94:	mrsls	r2, (UNDEF: 17)
    9e98:	stmdbls	r6, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    9e9c:	blls	16fea4 <fputs@plt+0x16c448>
    9ea0:	sbceq	lr, sl, #1024	; 0x400
    9ea4:	strmi	r1, [r3], #-2623	; 0xfffff5c1
    9ea8:	eorscc	pc, sl, r1, asr #16
    9eac:	subsvs	r9, r7, r1, asr #22
    9eb0:			; <UNDEFINED> instruction: 0xf43f2b00
    9eb4:	bvs	8759dc <fputs@plt+0x871f80>
    9eb8:	strcs	pc, [r7], #-961	; 0xfffffc3f
    9ebc:	andmi	pc, r7, r1, asr #7
    9ec0:	b	10cd6f4 <fputs@plt+0x10c9c98>
    9ec4:	b	10e2ad0 <fputs@plt+0x10df074>
    9ec8:	b	10daae0 <fputs@plt+0x10d7084>
    9ecc:	ldrmi	r2, [pc], #-768	; 9ed4 <fputs@plt+0x6478>
    9ed0:	ssat	r6, #25, r7, asr #0
    9ed4:	andeq	pc, sl, pc, rrx
    9ed8:			; <UNDEFINED> instruction: 0x463ae6b6
    9edc:			; <UNDEFINED> instruction: 0xf06fe6cc
    9ee0:	ldrt	r0, [r1], r2
    9ee4:	andeq	pc, fp, pc, rrx
    9ee8:			; <UNDEFINED> instruction: 0xf7f9e6ae
    9eec:	svclt	0x0000ecb0
    9ef0:	andeq	r1, r3, sl, lsl r2
    9ef4:	andeq	r0, r0, r4, ror #4
    9ef8:	andeq	r1, r3, ip, lsr #2
    9efc:	svcmi	0x00f0e92d
    9f00:	bmi	171b948 <fputs@plt+0x1717eec>
    9f04:	strmi	fp, [sl], r3, lsl #1
    9f08:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    9f0c:	stcls	8, cr6, [ip, #-540]	; 0xfffffde4
    9f10:	movwls	r4, #5636	; 0x1604
    9f14:	blx	745f66 <fputs@plt+0x74250a>
    9f18:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    9f1c:	adchi	pc, r7, r0, asr #5
    9f20:	strtmi	r4, [r0], -r9, asr #12
    9f24:			; <UNDEFINED> instruction: 0xf872f012
    9f28:			; <UNDEFINED> instruction: 0xf0001c43
    9f2c:	stmdacs	r0, {r1, r4, r7, pc}
    9f30:			; <UNDEFINED> instruction: 0x4606db73
    9f34:			; <UNDEFINED> instruction: 0xf04f9b01
    9f38:			; <UNDEFINED> instruction: 0xf8c50b00
    9f3c:	strbmi	sl, [r9], -r0, lsl #3
    9f40:			; <UNDEFINED> instruction: 0xf8c54620
    9f44:			; <UNDEFINED> instruction: 0xf8c58184
    9f48:	adfccd	f3, f4, #4.0
    9f4c:	orrslt	pc, r0, r5, asr #17
    9f50:	blx	445fa2 <fputs@plt+0x442546>
    9f54:	beq	4661c <fputs@plt+0x42bc0>
    9f58:	b	1400cc0 <fputs@plt+0x13fd264>
    9f5c:	vmov.i16	d22, #247	; 0x00f7
    9f60:	b	1212384 <fputs@plt+0x120e928>
    9f64:	vmlal.u8	q11, d7, d7
    9f68:	b	121a78c <fputs@plt+0x1216d30>
    9f6c:	ldrbmi	r4, [pc], -r1, lsl #16
    9f70:	stmdacs	r2, {r3, r6, r9, fp, sp, lr, pc}
    9f74:	andcs	r4, r0, #-1056964608	; 0xc1000000
    9f78:			; <UNDEFINED> instruction: 0x46204651
    9f7c:	blx	1dc5fce <fputs@plt+0x1dc2572>
    9f80:	strtmi	r6, [r0], -r2, lsl #17
    9f84:	stccs	3, cr15, [r7], {194}	; 0xc2
    9f88:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
    9f8c:	b	10cd7e0 <fputs@plt+0x10c9d84>
    9f90:	b	10e2ba0 <fputs@plt+0x10df144>
    9f94:	b	10dabcc <fputs@plt+0x10d7170>
    9f98:			; <UNDEFINED> instruction: 0xf0122101
    9f9c:			; <UNDEFINED> instruction: 0x4601f9b3
    9fa0:			; <UNDEFINED> instruction: 0xf0124620
    9fa4:	stmiavs	r1!, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    9fa8:	ldrd	pc, [r4, r5]
    9fac:	stccs	3, cr15, [r7], {193}	; 0xc1
    9fb0:	andmi	pc, r7, #67108867	; 0x4000003
    9fb4:			; <UNDEFINED> instruction: 0xf1be0e0b
    9fb8:	b	10cdbc0 <fputs@plt+0x10ca164>
    9fbc:			; <UNDEFINED> instruction: 0xf8d56301
    9fc0:	b	10ce5c8 <fputs@plt+0x10cab6c>
    9fc4:	b	10dabfc <fputs@plt+0x10d71a0>
    9fc8:	ldrmi	r2, [r8], #-770	; 0xfffffcfe
    9fcc:			; <UNDEFINED> instruction: 0xf101dd10
    9fd0:	movwcs	r0, #2820	; 0xb04
    9fd4:			; <UNDEFINED> instruction: 0xf85146a4
    9fd8:	addsmi	r2, r0, #51	; 0x33
    9fdc:			; <UNDEFINED> instruction: 0xf85bdb04
    9fe0:	strtmi	r4, [r2], #-51	; 0xffffffcd
    9fe4:	blle	6daa2c <fputs@plt+0x6d6fd0>
    9fe8:	ldrmi	r3, [lr, #769]	; 0x301
    9fec:			; <UNDEFINED> instruction: 0x4664d1f3
    9ff0:			; <UNDEFINED> instruction: 0x46204651
    9ff4:	blx	ff2c6044 <fputs@plt+0xff2c25e8>
    9ff8:	beq	466c0 <fputs@plt+0x42c64>
    9ffc:			; <UNDEFINED> instruction: 0xb12fdabb
    a000:	tsteq	r6, r8, lsl #22
    a004:	strtmi	r2, [r8], -r4, lsl #4
    a008:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    a00c:	ldrdeq	pc, [r4, r5]
    a010:	addsmi	r9, r8, #1024	; 0x400
    a014:			; <UNDEFINED> instruction: 0xf06fbfa8
    a018:	andlt	r0, r3, r2
    a01c:	svchi	0x00f0e8bd
    a020:			; <UNDEFINED> instruction: 0x46604651
    a024:			; <UNDEFINED> instruction: 0xf0124664
    a028:	b	c48af4 <fputs@plt+0xc45098>
    a02c:	svclt	0x00280b20
    a030:	strhlt	r4, [r7, #-99]	; 0xffffff9d
    a034:	andeq	lr, sl, #175104	; 0x2ac00
    a038:	tsteq	sl, r8, lsl #22
    a03c:	strcs	r4, [r1, -r8, lsr #12]
    a040:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    a044:	andcs	lr, ip, #212, 14	; 0x3500000
    a048:	strtmi	r4, [r8], -r9, asr #12
    a04c:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    a050:	bvs	1904018 <fputs@plt+0x19005bc>
    a054:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
    a058:	andmi	pc, r7, #201326595	; 0xc000003
    a05c:	b	118d8dc <fputs@plt+0x1189e80>
    a060:	b	11a3874 <fputs@plt+0x119fe18>
    a064:	b	119b870 <fputs@plt+0x1197e14>
    a068:	cfmadd32cc	mvax0, mvfx2, mvfx8, mvfx2
    a06c:			; <UNDEFINED> instruction: 0xf04fe762
    a070:			; <UNDEFINED> instruction: 0xe7d230ff
    a074:	andeq	r9, r1, lr, ror #26
    a078:	svcmi	0x00f0e92d
    a07c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    a080:	stmvs	r4, {r2, r8, r9, fp, pc}
    a084:	bcs	fe4458ac <fputs@plt+0xfe441e50>
    a088:	strcs	pc, [r7], -r4, asr #7
    a08c:	vshr.u64	d27, d3, #60
    a090:	tstls	r2, r7, lsl #10
    a094:	b	104d920 <fputs@plt+0x1049ec4>
    a098:			; <UNDEFINED> instruction: 0xf8df6204
    a09c:			; <UNDEFINED> instruction: 0xf8dd442c
    a0a0:	b	10ae2d8 <fputs@plt+0x10aa87c>
    a0a4:			; <UNDEFINED> instruction: 0xf8df4206
    a0a8:	ldrbtmi	r1, [ip], #-1060	; 0xfffffbdc
    a0ac:	andcs	lr, r5, #270336	; 0x42000
    a0b0:	ldrdlt	pc, [r0], sp
    a0b4:			; <UNDEFINED> instruction: 0x019cf8d9
    a0b8:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    a0bc:			; <UNDEFINED> instruction: 0xf04f9111
    a0c0:			; <UNDEFINED> instruction: 0xf8c90100
    a0c4:	movwcs	r3, #384	; 0x180
    a0c8:	andls	r4, r4, #152, 4	; 0x80000009
    a0cc:	orrcc	pc, r4, r9, asr #17
    a0d0:			; <UNDEFINED> instruction: 0x81aaf340
    a0d4:	cmple	r8, r1, lsl #16
    a0d8:			; <UNDEFINED> instruction: 0xf10d9b22
    a0dc:			; <UNDEFINED> instruction: 0xf5090830
    a0e0:			; <UNDEFINED> instruction: 0xf0137acc
    a0e4:	svclt	0x00140f08
    a0e8:	movwcs	r2, #8963	; 0x2303
    a0ec:	movwcs	r9, #773	; 0x305
    a0f0:	blge	42ed04 <fputs@plt+0x42b2a8>
    a0f4:	bcc	44591c <fputs@plt+0x441ec0>
    a0f8:			; <UNDEFINED> instruction: 0x46444655
    a0fc:	stmdavs	lr!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
    a100:	ldrtmi	ip, [r8], -pc, lsl #8
    a104:	bcs	44596c <fputs@plt+0x441f10>
    a108:	eorvs	r4, r6, r1, lsr r6
    a10c:	mrc2	0, 2, pc, cr8, cr1, {0}
    a110:	ldcls	6, cr4, [r0], {53}	; 0x35
    a114:	stmdacs	r8, {r0, fp, ip, sp}
    a118:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a11c:	msreq	CPSR_x, r0, lsl r0
    a120:	addeq	r0, r6, r4, lsl #2
    a124:	andeq	r0, sl, r4, ror r0
    a128:	andeq	r0, sl, sl
    a12c:	tsteq	r1, sl
    a130:			; <UNDEFINED> instruction: 0xf8d9462c
    a134:	stfnee	f1, [fp], {148}	; 0x94
    a138:	blls	13e174 <fputs@plt+0x13a718>
    a13c:	strbmi	r1, [r8], -r2, ror #20
    a140:			; <UNDEFINED> instruction: 0xf7ff4419
    a144:	stmdacs	r0, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    a148:	orrhi	pc, ip, r0, asr #32
    a14c:			; <UNDEFINED> instruction: 0xf04f2301
    a150:	stmib	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    a154:	strbmi	r3, [r5], -r4, ror #2
    a158:	stcgt	6, cr4, [pc, #-336]	; a010 <fputs@plt+0x65b4>
    a15c:			; <UNDEFINED> instruction: 0xf8d9c40f
    a160:	stmdavs	sp!, {r2, r3, r4, r7, r8}
    a164:	eorvs	r2, r5, r1, lsl #16
    a168:	stmdacs	r2, {r1, r2, r6, r7, r8, sl, fp, ip, lr, pc}
    a16c:	cmnhi	sp, r0	; <UNPREDICTABLE>
    a170:	stcle	8, cr2, [pc], #-12	; a16c <fputs@plt+0x6710>
    a174:	ldrbeq	r9, [sl, r2, lsr #22]
    a178:	ldmvs	fp!, {r0, r3, r5, r8, sl, ip, lr, pc}^
    a17c:			; <UNDEFINED> instruction: 0xf8c92200
    a180:	vsra.u64	d18, d0, #61
    a184:	vaddl.u8	q9, d3, d7
    a188:	cdpeq	2, 1, cr4, cr9, cr7, {0}
    a18c:	tstvs	r3, r1, asr #20
    a190:	ldrdcc	pc, [r8, r9]!
    a194:	tstmi	r0, r1, asr #20
    a198:	tstcs	r2, r1, asr #20
    a19c:	ldrmi	r9, [sl], #-2564	; 0xfffff5fc
    a1a0:	vhsub.s8	d4, d16, d10
    a1a4:	bvs	f2a7d4 <fputs@plt+0xf26d78>
    a1a8:	vmlsl.u<illegal width 8>	q10, d4, d0[2]
    a1ac:	vabal.u8	q9, d4, d7
    a1b0:	cdpeq	2, 2, cr4, cr3, cr7, {0}
    a1b4:	movwvs	lr, #19011	; 0x4a43
    a1b8:	movwmi	lr, #23107	; 0x5a43
    a1bc:	andcs	lr, r2, #274432	; 0x43000
    a1c0:	stc2	7, cr15, [r6], {255}	; 0xff
    a1c4:			; <UNDEFINED> instruction: 0xf0402800
    a1c8:			; <UNDEFINED> instruction: 0xf8d9814d
    a1cc:	mulcc	r1, ip, r1
    a1d0:	orrseq	pc, ip, r9, asr #17
    a1d4:	ldrdvc	pc, [r4, r9]
    a1d8:	mvnscc	pc, #79	; 0x4f
    a1dc:	svclt	0x00c82f00
    a1e0:	ldrmi	r2, [r9], -r0, lsl #6
    a1e4:	blmi	fee5ccd4 <fputs@plt+0xfee59278>
    a1e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a1ec:	blls	46425c <fputs@plt+0x460800>
    a1f0:			; <UNDEFINED> instruction: 0xf04f405a
    a1f4:			; <UNDEFINED> instruction: 0xf0400300
    a1f8:	strmi	r8, [r8], -r4, ror #2
    a1fc:	ldc	0, cr11, [sp], #76	; 0x4c
    a200:	pop	{r2, r8, r9, fp, pc}
    a204:	stmdals	lr, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a208:	stmdacs	r1, {r2, r3, r5, r9, sl, lr}
    a20c:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
    a210:	stmdacs	r0, {r0, sp}
    a214:			; <UNDEFINED> instruction: 0xf8d9d08d
    a218:	movwcc	r3, #4500	; 0x1194
    a21c:	blls	8be890 <fputs@plt+0x8bae34>
    a220:	ldrtle	r0, [r5], #-1944	; 0xfffff868
    a224:	orrspl	pc, r4, r9, asr #17
    a228:			; <UNDEFINED> instruction: 0x4631e795
    a22c:	ldrtmi	r2, [r8], -r0, lsl #4
    a230:	blx	746280 <fputs@plt+0x742824>
    a234:	ldrtmi	r6, [r8], -r2, lsl #17
    a238:	strcs	pc, [r7], #-962	; 0xfffffc3e
    a23c:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
    a240:	b	10cda94 <fputs@plt+0x10ca038>
    a244:	b	10e2e54 <fputs@plt+0x10df3f8>
    a248:	b	10dae60 <fputs@plt+0x10d7404>
    a24c:			; <UNDEFINED> instruction: 0xf0122101
    a250:			; <UNDEFINED> instruction: 0x4604f859
    a254:	ldmib	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a258:	movwcs	r9, #9216	; 0x2400
    a25c:	ldrtmi	r9, [r9], -r3, lsl #20
    a260:	andcc	r9, r1, r2, lsl #24
    a264:	cdp	0, 1, cr9, cr8, cr1, {0}
    a268:			; <UNDEFINED> instruction: 0x47a00a90
    a26c:	sbcle	r1, sl, r6, asr #24
    a270:	ldreq	r9, [ip, r2, lsr #22]
    a274:	sbchi	pc, ip, r0, asr #2
    a278:			; <UNDEFINED> instruction: 0xf43f2800
    a27c:	blls	3b5fe8 <fputs@plt+0x3b258c>
    a280:	movwcs	fp, #6411	; 0x190b
    a284:			; <UNDEFINED> instruction: 0xf8d9930e
    a288:	movwcc	r3, #4500	; 0x1194
    a28c:	svcge	0x0063f47f
    a290:	ldrdcc	pc, [r8, r9]
    a294:	ldmvs	sl, {r2, r3, sl, fp, ip, pc}
    a298:	vmull.u8	q9, d2, d0
    a29c:	vaddl.u8	q9, d2, d7
    a2a0:	b	13da6c4 <fputs@plt+0x13d6c68>
    a2a4:	b	10e2ef4 <fputs@plt+0x10df498>
    a2a8:	b	10e2eb8 <fputs@plt+0x10df45c>
    a2ac:	b	10daeb4 <fputs@plt+0x10d7458>
    a2b0:	strtmi	r2, [r3], -r1, lsl #4
    a2b4:	stmdbge	fp, {r1, r2, r4, r5, r7, r8, r9, fp, ip, lr, pc}
    a2b8:	bvc	445ae4 <fputs@plt+0x442088>
    a2bc:	strbmi	r4, [pc], -ip, asr #12
    a2c0:	eorge	pc, r0, sp, asr #17
    a2c4:			; <UNDEFINED> instruction: 0xf8cd2600
    a2c8:	ldrmi	r8, [r2], r4, lsr #32
    a2cc:	pkhbtmi	r4, r9, r8, lsl #13
    a2d0:			; <UNDEFINED> instruction: 0xf8cd9506
    a2d4:	and	fp, r8, ip, lsl r0
    a2d8:	stmdblt	fp, {r0, r1, r5, r6, fp, sp, lr}
    a2dc:	rsbvs	r2, r3, r1, lsl #6
    a2e0:	strcc	r3, [ip], #-1537	; 0xfffff9ff
    a2e4:	vshl.s64	d20, d16, #0
    a2e8:	stmiavs	r5!, {r0, r1, r2, r4, r7, pc}
    a2ec:	mvnsle	r2, r0, lsl #26
    a2f0:	ldrdlt	pc, [r0], -r4
    a2f4:			; <UNDEFINED> instruction: 0xf8d7464a
    a2f8:	ldrbmi	r0, [r9], -r8, lsl #3
    a2fc:	stc2l	0, cr15, [r0, #-68]!	; 0xffffffbc
    a300:	bl	2b0b34 <fputs@plt+0x2ad0d8>
    a304:	ldrtmi	r0, [r8], -fp, lsl #2
    a308:	andeq	lr, fp, #165888	; 0x28800
    a30c:	blx	ff848312 <fputs@plt+0xff8448b6>
    a310:			; <UNDEFINED> instruction: 0xf0402800
    a314:	movwcs	r8, #4261	; 0x10a5
    a318:			; <UNDEFINED> instruction: 0xf8c760a3
    a31c:	bfi	r3, r0, #3, #25
    a320:	movwls	r2, #54018	; 0xd302
    a324:	bls	344108 <fputs@plt+0x3406ac>
    a328:	bcs	30368 <fputs@plt+0x2c90c>
    a32c:	adcshi	pc, sp, r0, asr #5
    a330:	blls	892768 <fputs@plt+0x88ed0c>
    a334:	tstls	r2, r1, lsl #22	; <UNPREDICTABLE>
    a338:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
    a33c:	andls	r3, ip, #4096	; 0x1000
    a340:	blls	3daf54 <fputs@plt+0x3d74f8>
    a344:	ldrtmi	fp, [r4], -r8, lsl #30
    a348:	andls	r6, lr, #4849664	; 0x4a0000
    a34c:	blcc	82364 <fputs@plt+0x7e908>
    a350:	ldmdavc	sl, {r0, r1, r2, r3, r8, r9, ip, pc}
    a354:	andle	r2, r1, pc, lsr #20
    a358:	mvnsle	r4, #650117120	; 0x26c00000
    a35c:	andsvc	r2, sl, r0, lsl #4
    a360:	blls	3440c4 <fputs@plt+0x340668>
    a364:	movwls	r3, #49921	; 0xc301
    a368:			; <UNDEFINED> instruction: 0xf0002b20
    a36c:			; <UNDEFINED> instruction: 0x4631809e
    a370:	ldrtmi	sl, [r8], -sl, lsl #20
    a374:			; <UNDEFINED> instruction: 0xf848f012
    a378:	vmlals.f32	s18, s20, s30
    a37c:	movweq	lr, #48034	; 0xbba2
    a380:	ldrtmi	r3, [r3], #-770	; 0xfffffcfe
    a384:	stmdals	r1!, {r0, r9, sl, lr}
    a388:	vsubl.s8	q2, d16, d3
    a38c:			; <UNDEFINED> instruction: 0xf10b8092
    a390:	addmi	r0, r2, #1
    a394:	mrrcne	0, 0, sp, r3, cr4
    a398:			; <UNDEFINED> instruction: 0x232f930f
    a39c:	stmdals	pc, {r0, r1, r4, ip, sp, lr}	; <UNPREDICTABLE>
    a3a0:	stmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a3a4:	andcs	r9, ip, #12, 16	; 0xc0000
    a3a8:	movwne	lr, #59869	; 0xe9dd
    a3ac:	vqdmulh.s<illegal width 8>	d15, d0, d2
    a3b0:	stmdbcs	r1, {r1, r3, fp, ip, pc}
    a3b4:	movwls	r4, #62467	; 0xf403
    a3b8:	andeq	lr, r2, r9, lsl #22
    a3bc:			; <UNDEFINED> instruction: 0xf8496041
    a3c0:	andle	r5, r3, r2
    a3c4:			; <UNDEFINED> instruction: 0xf0129a22
    a3c8:	tstle	r2, ip, lsl #30
    a3cc:	andcs	r4, r0, #44, 12	; 0x2c00000
    a3d0:	bl	fe8eec10 <fputs@plt+0xfe8eb1b4>
    a3d4:	cdp	3, 1, cr0, cr8, cr11, {0}
    a3d8:	mrrcne	10, 9, r0, sl, cr0
    a3dc:	andls	r9, r1, #2, 28
    a3e0:	strtmi	r2, [sl], -r1, lsl #6
    a3e4:			; <UNDEFINED> instruction: 0xf8cd4639
    a3e8:	ldrmi	fp, [r0, r0]!
    a3ec:	blls	176914 <fputs@plt+0x172eb8>
    a3f0:	movwls	r4, #58904	; 0xe618
    a3f4:	andcs	r9, ip, #12, 22	; 0x3000
    a3f8:	blx	af80e <fputs@plt+0xabdb2>
    a3fc:	addsvs	r9, r8, r3, lsl #6
    a400:	stmdals	lr, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
    a404:	stmdacs	r3, {r4, r5, r8, ip, sp, pc}
    a408:	stmdacc	r1, {r2, r4, r5, r6, r7, ip, lr, pc}
    a40c:	ldrb	r9, [r1, lr]!
    a410:	ldrbt	r4, [lr], ip, lsr #12
    a414:	strb	r4, [sp, ip, lsr #12]!
    a418:	ldmib	sp, {r0, r3, r4, r5, r7, r9, sl, lr}^
    a41c:	vnmls.f64	d5, d9, d6
    a420:	ldmib	sp, {r4, r9, fp, ip, sp, lr}^
    a424:	ldrbt	sl, [sp], r8, lsl #16
    a428:	ldrbeq	r9, [fp], r2, lsr #22
    a42c:	mrcge	5, 2, APSR_nzcv, cr4, cr15, {3}
    a430:			; <UNDEFINED> instruction: 0x4648693b
    a434:	strcs	pc, [r7], #-963	; 0xfffffc3d
    a438:	andmi	pc, r7, #201326595	; 0xc000003
    a43c:	b	104dca8 <fputs@plt+0x104a24c>
    a440:	blls	122854 <fputs@plt+0x11edf8>
    a444:	tstmi	r4, r1, asr #20
    a448:	tstcs	r2, r1, asr #20
    a44c:			; <UNDEFINED> instruction: 0xf7ff1a5a
    a450:	ldmdblt	r8!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    a454:			; <UNDEFINED> instruction: 0xf8c92301
    a458:			; <UNDEFINED> instruction: 0xf8c90190
    a45c:			; <UNDEFINED> instruction: 0xe63b319c
    a460:	ldrt	r4, [pc], r9, lsr #12
    a464:	ldrmi	r2, [r9], -r0, lsl #6
    a468:	bvs	1e83f60 <fputs@plt+0x1e80504>
    a46c:	ldrdcs	pc, [r8, r9]!
    a470:	strcs	pc, [r7], #-961	; 0xfffffc3f
    a474:	andmi	pc, r7, r1, asr #7
    a478:	b	10cdcac <fputs@plt+0x10ca250>
    a47c:	b	10e3088 <fputs@plt+0x10df62c>
    a480:	b	10db098 <fputs@plt+0x10d763c>
    a484:	addsmi	r2, sl, #0, 6
    a488:			; <UNDEFINED> instruction: 0xf8d9d10f
    a48c:			; <UNDEFINED> instruction: 0x46481194
    a490:	bne	14b10a8 <fputs@plt+0x14ad64c>
    a494:			; <UNDEFINED> instruction: 0xf7ff4419
    a498:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    a49c:			; <UNDEFINED> instruction: 0xf8d9d1e2
    a4a0:	mulcc	r1, ip, r1
    a4a4:	orrseq	pc, ip, r9, asr #17
    a4a8:			; <UNDEFINED> instruction: 0xf06fe662
    a4ac:	ldrmi	r0, [r9], -sl, lsl #6
    a4b0:			; <UNDEFINED> instruction: 0xf06fe698
    a4b4:	ldrmi	r0, [r9], -r2, lsl #6
    a4b8:			; <UNDEFINED> instruction: 0xf06fe694
    a4bc:	ldrmi	r0, [r9], -fp, lsl #6
    a4c0:			; <UNDEFINED> instruction: 0xf7f9e690
    a4c4:	svclt	0x0000e9c4
    a4c8:	andeq	r0, r3, lr, asr #25
    a4cc:	andeq	r0, r0, r4, ror #4
    a4d0:	muleq	r3, r0, fp
    a4d4:			; <UNDEFINED> instruction: 0xf04fb4f0
    a4d8:	stcls	12, cr0, [r7], {1}
    a4dc:	svcls	0x00042500
    a4e0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    a4e4:	orreq	pc, r8, r4, asr #17
    a4e8:			; <UNDEFINED> instruction: 0x71a4f8c4
    a4ec:			; <UNDEFINED> instruction: 0xcc63e9c4
    a4f0:	orrsvs	pc, r4, r4, asr #17
    a4f4:	asrpl	pc, r4, #17	; <UNPREDICTABLE>
    a4f8:			; <UNDEFINED> instruction: 0xf8c4703d
    a4fc:	stmib	r4, {r3, r5, r7, r8, ip, lr}^
    a500:	cfldr64lt	mvdx6, [r0], #408	; 0x198
    a504:	ldclt	7, cr15, [r8, #1020]!	; 0x3fc
    a508:	svcmi	0x00f0e92d
    a50c:	bmi	19b67f0 <fputs@plt+0x19b2d94>
    a510:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    a514:			; <UNDEFINED> instruction: 0xf10d4b65
    a518:	ldrbtmi	r0, [sl], #-2880	; 0xfffff4c0
    a51c:	bmi	192ed50 <fputs@plt+0x192b2f4>
    a520:	cfldrdne	mvd4, [lr], {123}	; 0x7b
    a524:	ldrbtmi	r3, [sl], #-771	; 0xfffffcfd
    a528:	bmi	18aed60 <fputs@plt+0x18ab304>
    a52c:	movwls	r4, #30212	; 0x7604
    a530:	ldrbtmi	sl, [sl], #-2834	; 0xfffff4ee
    a534:	bmi	182ed70 <fputs@plt+0x182b314>
    a538:	movwls	r4, #38537	; 0x9689
    a53c:	movwls	sl, #35601	; 0x8b11
    a540:	blmi	179b730 <fputs@plt+0x1797cd4>
    a544:			; <UNDEFINED> instruction: 0xf04f2502
    a548:	ldmpl	r3, {r9, fp}^
    a54c:	teqls	r5, #1769472	; 0x1b0000
    a550:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a554:	andsge	pc, r8, sp, asr #17
    a558:	strbmi	r2, [r9], -r0, lsl #14
    a55c:			; <UNDEFINED> instruction: 0x4620463a
    a560:			; <UNDEFINED> instruction: 0xf0119710
    a564:	shsaxmi	pc, r9, r1	; <UNPREDICTABLE>
    a568:			; <UNDEFINED> instruction: 0xf04f2284
    a56c:	strmi	r0, [r3], -r1, lsl #20
    a570:	tstls	r0, #64, 12	; 0x4000000
    a574:	svc	0x00ecf7f8
    a578:	ldrtmi	r9, [sl], -r9, lsl #22
    a57c:	strbmi	r9, [r0], -r8, lsl #18
    a580:	strls	r9, [r0, -r3, lsl #14]
    a584:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    a588:	ldrbmi	r9, [fp], -r5, lsl #6
    a58c:	strtmi	r9, [r1], -r4, lsl #2
    a590:	strls	r9, [r2, -r1, lsl #10]
    a594:	sbcge	pc, ip, sp, asr #17
    a598:	blx	fe4c8598 <fputs@plt+0xfe4c4b3c>
    a59c:	blle	d11db8 <fputs@plt+0xd0e35c>
    a5a0:	eorseq	pc, lr, #1073741827	; 0x40000003
    a5a4:	strtmi	r4, [r0], -r9, lsr #12
    a5a8:			; <UNDEFINED> instruction: 0xffaaf7fc
    a5ac:	cmnle	r1, r0, lsl #16
    a5b0:	eorseq	pc, pc, #1073741827	; 0x40000003
    a5b4:	strtmi	r4, [r0], -r9, lsr #12
    a5b8:			; <UNDEFINED> instruction: 0xffd8f7fc
    a5bc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    a5c0:	blls	4beb3c <fputs@plt+0x4bb0e0>
    a5c4:	addcs	pc, r0, r3, lsl #10
    a5c8:	addeq	r9, r0, sl, lsl #6
    a5cc:	stmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a5d0:	bls	471200 <fputs@plt+0x46d7a4>
    a5d4:	movwls	r4, #9785	; 0x2639
    a5d8:	movwls	sl, #19219	; 0x4b13
    a5dc:	mlascc	lr, sp, r8, pc	; <UNPREDICTABLE>
    a5e0:	stmib	sp, {r0, r2, r9, sl, lr}^
    a5e4:	vst1.8	{d16-d19}, [pc], r0
    a5e8:	andls	r0, r3, r0
    a5ec:	mlaseq	pc, sp, r8, pc	; <UNPREDICTABLE>
    a5f0:	blx	9465fa <fputs@plt+0x942b9e>
    a5f4:	strtmi	r4, [r8], -r7, lsl #12
    a5f8:	svc	0x00f6f7f8
    a5fc:	blls	1f9220 <fputs@plt+0x1f57c4>
    a600:	mulle	sp, lr, r2
    a604:	blpl	88664 <fputs@plt+0x84c08>
    a608:	blls	1c44a8 <fputs@plt+0x1c0a4c>
    a60c:	mvnsle	r2, r0, lsl #22
    a610:	svceq	0x0002f115
    a614:	qadd16mi	fp, fp, r8
    a618:	blls	1ef238 <fputs@plt+0x1eb7dc>
    a61c:			; <UNDEFINED> instruction: 0xd1f1429e
    a620:	blmi	99cec4 <fputs@plt+0x999468>
    a624:			; <UNDEFINED> instruction: 0xf8dd447a
    a628:	ldmpl	r3, {r3, r4, sp, pc}^
    a62c:	blls	d6469c <fputs@plt+0xd60c40>
    a630:			; <UNDEFINED> instruction: 0xf04f405a
    a634:	teqle	r5, r0, lsl #6
    a638:	eorslt	r4, r7, r0, asr r6
    a63c:	svchi	0x00f0e8bd
    a640:	mlaseq	pc, sp, r8, pc	; <UNPREDICTABLE>
    a644:			; <UNDEFINED> instruction: 0xf0009d13
    a648:			; <UNDEFINED> instruction: 0xf117fdc7
    a64c:	sbcsle	r0, r6, r6, lsr #30
    a650:	svceq	0x0000f5b5
    a654:	stmdals	sp, {r2, r3, r8, r9, ip, lr, pc}
    a658:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a65c:			; <UNDEFINED> instruction: 0xf7f9980b
    a660:	blls	1c4bc0 <fputs@plt+0x1c1164>
    a664:	svclt	0x00082b00
    a668:	mvnscc	pc, #79	; 0x4f
    a66c:	strb	r9, [r6, r6, lsl #6]
    a670:	stmdbls	ip, {r1, r9, sl, lr}
    a674:			; <UNDEFINED> instruction: 0x4650463b
    a678:	svc	0x0026f7f8
    a67c:	ldmdami	r1, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a680:			; <UNDEFINED> instruction: 0xf7f94478
    a684:	blls	1c4b9c <fputs@plt+0x1c1140>
    a688:			; <UNDEFINED> instruction: 0xd1b82b00
    a68c:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    a690:	ldr	r9, [r4, r6, lsl #6]!
    a694:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    a698:	ldmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a69c:	blcs	312bc <fputs@plt+0x2d860>
    a6a0:	ldrb	sp, [r3, sp, lsr #3]!
    a6a4:	ldm	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6a8:	andeq	r9, r1, sl, ror #15
    a6ac:	andeq	r9, r1, r0, lsl #16
    a6b0:	andeq	r9, r1, r2, asr #15
    a6b4:	andeq	r9, r1, r6, lsl #15
    a6b8:	andeq	r0, r3, r8, lsr r8
    a6bc:	andeq	r0, r0, r4, ror #4
    a6c0:	andeq	r0, r3, r4, asr r7
    a6c4:	andeq	r9, r1, r8, lsl r6
    a6c8:	andeq	r9, r1, sl, ror #11
    a6cc:			; <UNDEFINED> instruction: 0x078cb470
    a6d0:	cmnlt	sl, r2, lsl r0
    a6d4:	ldrbtmi	r4, [ip], #-3109	; 0xfffff3db
    a6d8:	streq	lr, [fp, r1]
    a6dc:			; <UNDEFINED> instruction: 0xf811d00c
    a6e0:	bcc	592ec <fputs@plt+0x55890>
    a6e4:	movweq	lr, #2691	; 0xa83
    a6e8:			; <UNDEFINED> instruction: 0xf854b2db
    a6ec:	b	fe0d6780 <fputs@plt+0xfe0d2d24>
    a6f0:	mvnsle	r2, r0, lsl r0
    a6f4:			; <UNDEFINED> instruction: 0x4770bc70
    a6f8:	streq	pc, [r3, #-2]
    a6fc:			; <UNDEFINED> instruction: 0xf1a10892
    a700:	andsle	r0, pc, r4, lsl #8
    a704:	addmi	pc, r0, #-2147483648	; 0x80000000
    a708:	bcc	5df74 <fputs@plt+0x5a518>
    a70c:	bl	5b90c <fputs@plt+0x57eb0>
    a710:			; <UNDEFINED> instruction: 0xf8540282
    a714:	subsmi	r3, r8, r4, lsl #30
    a718:	sbclt	r4, r3, #148, 4	; 0x40000009
    a71c:	eorcc	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    a720:	tstcs	r0, #536576	; 0x83000
    a724:			; <UNDEFINED> instruction: 0xf856b2d9
    a728:	b	fe00a7b4 <fputs@plt+0xfe006d58>
    a72c:	sbcslt	r2, r9, #1275068416	; 0x4c000000
    a730:	eoreq	pc, r1, r6, asr r8	; <UNPREDICTABLE>
    a734:	andscs	lr, r3, r0, lsl #21
    a738:			; <UNDEFINED> instruction: 0xf856b2c3
    a73c:	b	fe0d67d0 <fputs@plt+0xfe0d2d74>
    a740:	mvnle	r2, r0, lsl r0
    a744:	sbcsle	r2, r5, r0, lsl #26
    a748:	strcc	r4, [r3, #-2570]	; 0xfffff5f6
    a74c:	strcc	r4, [r3], #-1061	; 0xfffffbdb
    a750:			; <UNDEFINED> instruction: 0xf814447a
    a754:	submi	r3, r3, r1, lsl #30
    a758:	sbcslt	r4, fp, #172, 4	; 0xc000000a
    a75c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    a760:	andscs	lr, r0, r3, lsl #21
    a764:	ldfltp	f5, [r0], #-980	; 0xfffffc2c
    a768:	svclt	0x00004770
    a76c:	andeq	r9, r1, lr, asr #12
    a770:	andeq	r9, r1, r8, lsl r6
    a774:	ldrdeq	r9, [r1], -r4
    a778:	bicmi	fp, r0, #8, 10	; 0x2000000
    a77c:			; <UNDEFINED> instruction: 0xffa6f7ff
    a780:	stclt	3, cr4, [r8, #-768]	; 0xfffffd00
    a784:	bicmi	fp, r0, #8, 10	; 0x2000000
    a788:			; <UNDEFINED> instruction: 0xffa0f7ff
    a78c:	stclt	3, cr4, [r8, #-768]	; 0xfffffd00
    a790:	strmi	r4, [r1], -fp, lsl #12
    a794:			; <UNDEFINED> instruction: 0xf04fb510
    a798:			; <UNDEFINED> instruction: 0x461430ff
    a79c:			; <UNDEFINED> instruction: 0xf7ff461a
    a7a0:	bicmi	pc, r0, #596	; 0x254
    a7a4:	eorvs	fp, r0, r0, lsl #20
    a7a8:	svclt	0x0000bd10
    a7ac:	sbclt	r3, r0, #65536	; 0x10000
    a7b0:	svclt	0x009f281f
    a7b4:	cmneq	pc, #536870916	; 0x20000004	; <UNPREDICTABLE>
    a7b8:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    a7bc:			; <UNDEFINED> instruction: 0xf000fa23
    a7c0:	svclt	0x009443c0
    a7c4:	andeq	pc, r1, r0
    a7c8:	ldrbmi	r2, [r0, -r1]!
    a7cc:	stmvs	r3, {r1, fp, sp, lr}
    a7d0:	cmplt	r3, sl, lsl r1
    a7d4:	ldrmi	r2, [r8], -r1, lsl #6
    a7d8:	stmdbvs	r2, {r4, r5, r6, r8, r9, sl, lr}
    a7dc:	rscsle	r2, sl, r0, lsl #22
    a7e0:	svclt	0x00181e13
    a7e4:	ldrmi	r2, [r8], -r1, lsl #6
    a7e8:	stmdbvs	r3, {r4, r5, r6, r8, r9, sl, lr}
    a7ec:	svclt	0x00183b00
    a7f0:	ldrmi	r2, [r8], -r1, lsl #6
    a7f4:	svclt	0x00004770
    a7f8:	mvnsmi	lr, sp, lsr #18
    a7fc:	stmdbmi	r4!, {r0, r2, r3, r9, sl, lr}
    a800:	bmi	936a20 <fputs@plt+0x932fc4>
    a804:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    a808:	cdpmi	15, 2, cr7, cr3, cr3, {4}
    a80c:	blcs	120a3c <fputs@plt+0x11cfe0>
    a810:	ldmdavs	r2, {r1, r2, r3, r4, r5, r6, sl, lr}
    a814:			; <UNDEFINED> instruction: 0xf04f9205
    a818:	andsle	r0, r5, r0, lsl #4
    a81c:			; <UNDEFINED> instruction: 0xf10068c2
    a820:	tstls	r3, r0, asr #2
    a824:	andls	fp, r4, #73728	; 0x12000
    a828:			; <UNDEFINED> instruction: 0xf0006d68
    a82c:	bmi	70a0b8 <fputs@plt+0x70665c>
    a830:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    a834:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a838:	subsmi	r9, sl, r5, lsl #22
    a83c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a840:	andlt	sp, r6, r3, lsr #2
    a844:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a848:			; <UNDEFINED> instruction: 0x8014f8d5
    a84c:			; <UNDEFINED> instruction: 0xf99cf000
    a850:	blge	135064 <fputs@plt+0x131608>
    a854:	strmi	r4, [r7], -r1, asr #12
    a858:			; <UNDEFINED> instruction: 0xf0004620
    a85c:	bls	148ee8 <fputs@plt+0x14548c>
    a860:	svclt	0x00182a00
    a864:	andle	r4, r1, #184, 10	; 0x2e000000
    a868:	ldrb	r9, [sp, r3, lsl #18]
    a86c:	tstcs	r1, ip, lsl #20
    a870:	tsteq	r3, #3489792	; 0x354000
    a874:	stmib	sp, {r1, r4, r5, r7, fp, ip, lr}^
    a878:	ldmdavs	r0, {pc}
    a87c:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    a880:	svc	0x00f8f7f8
    a884:	rscscc	pc, pc, pc, asr #32
    a888:			; <UNDEFINED> instruction: 0xf7f8e7d1
    a88c:	svclt	0x0000efe0
    a890:	andeq	r0, r3, r2, ror r5
    a894:	andeq	r0, r0, r4, ror #4
    a898:	andeq	r0, r3, r8, ror #10
    a89c:	andeq	r0, r3, r6, asr #10
    a8a0:	andeq	r0, r0, ip, ror #4
    a8a4:	andeq	r9, r1, r6, lsr #17
    a8a8:	ldrblt	r6, [r8, #2826]!	; 0xb0a
    a8ac:	strmi	r3, [r4], -r0, asr #20
    a8b0:			; <UNDEFINED> instruction: 0xf100460f
    a8b4:	andcs	r0, r0, r0, asr #2
    a8b8:			; <UNDEFINED> instruction: 0xf7ff461d
    a8bc:	ldcvs	15, cr15, [r9, #-372]!	; 0xfffffe8c
    a8c0:	stcvs	6, cr4, [r8, #-24]!	; 0xffffffe8
    a8c4:	cdp2	0, 9, cr15, cr0, cr0, {0}
    a8c8:	ldmib	r5, {r0, r1, r3, r5, r6, r7, r9, fp, sp, lr}^
    a8cc:	blt	d8f10c <fputs@plt+0xd8b6b0>
    a8d0:	blvs	ed5558 <fputs@plt+0xed1afc>
    a8d4:	svclt	0x000c6a6f
    a8d8:	movwpl	pc, #1283	; 0x503	; <UNPREDICTABLE>
    a8dc:	svccs	0x001a3b40
    a8e0:	blt	6e2f80 <fputs@plt+0x6df524>
    a8e4:	svclt	0x000860e3
    a8e8:	vadd.f32	d22, d0, d18
    a8ec:	vsubw.s8	<illegal reg q10.5>, <illegal reg q2.5>, d23
    a8f0:	eorvs	r6, r3, r9, lsl r3
    a8f4:			; <UNDEFINED> instruction: 0xf1a2bf08
    a8f8:	blt	48ad70 <fputs@plt+0x487314>
    a8fc:	cmnvs	r2, r9, lsl #20
    a900:	eorcs	r6, r0, #1073741832	; 0x40000008
    a904:	adcvs	fp, r0, r0, lsl #20
    a908:	stmiane	r0!, {r0, r1, r3, r5, r6, r9, fp, sp, lr}
    a90c:	bvs	feae85a0 <fputs@plt+0xfeae4b44>
    a910:	bvs	ffae86a4 <fputs@plt+0xffae4c48>
    a914:	blvs	ae87a8 <fputs@plt+0xae4d4c>
    a918:	stcvs	7, cr7, [r9], #-908	; 0xfffffc74
    a91c:	ldc	7, cr15, [r4, #992]!	; 0x3e0
    a920:	strtmi	r2, [r1], -r0, asr #4
    a924:			; <UNDEFINED> instruction: 0xf7ff2000
    a928:	blt	4a5cc <fputs@plt+0x46b70>
    a92c:	ldcllt	0, cr6, [r8, #384]!	; 0x180
    a930:	blmi	a5d1d8 <fputs@plt+0xa5977c>
    a934:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a938:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    a93c:	stfeqd	f7, [r4], {13}
    a940:	sqteqs	f7, f0
    a944:	ldmdavs	fp, {r2, r9, sl, lr}
    a948:			; <UNDEFINED> instruction: 0xf04f9311
    a94c:	strmi	r0, [pc], -r0, lsl #6
    a950:	stmdavs	r0!, {r1, r2, r5, r6, r9, sl, lr}
    a954:			; <UNDEFINED> instruction: 0xf8543410
    a958:	ldrtmi	r1, [r5], -ip, lsl #24
    a95c:	stccs	8, cr15, [r8], {84}	; 0x54
    a960:			; <UNDEFINED> instruction: 0xf8543610
    a964:	ldrbmi	r3, [r4, #-3076]!	; 0xfffff3fc
    a968:	mvnsle	ip, pc, lsl #10
    a96c:	vpmax.s8	d25, d0, d1
    a970:	vsubw.s8	<illegal reg q10.5>, <illegal reg q2.5>, d23
    a974:	addsmi	r6, sl, #1677721600	; 0x64000000
    a978:	blls	bee0c <fputs@plt+0xbb3b0>
    a97c:	strbtmi	r2, [r1], -r0, lsl #12
    a980:	subcs	r4, r0, #48, 12	; 0x3000000
    a984:			; <UNDEFINED> instruction: 0x9602ba1d
    a988:	mrc2	7, 7, pc, cr6, cr15, {7}
    a98c:	tstle	fp, r8, lsr #5
    a990:	strtmi	r9, [r1], -r7, lsl #22
    a994:	subeq	pc, r0, #-1073741783	; 0xc0000029
    a998:	blt	71c260 <fputs@plt+0x718804>
    a99c:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    a9a0:	svclt	0x000c42a0
    a9a4:			; <UNDEFINED> instruction: 0xf06f4630
    a9a8:	bmi	30a9d8 <fputs@plt+0x306f7c>
    a9ac:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    a9b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a9b4:	subsmi	r9, sl, r1, lsl fp
    a9b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a9bc:	andslt	sp, r3, r7, lsl #2
    a9c0:			; <UNDEFINED> instruction: 0xf06fbdf0
    a9c4:	ldrb	r0, [r0, r8]!
    a9c8:	andeq	pc, r6, pc, rrx
    a9cc:			; <UNDEFINED> instruction: 0xf7f8e7ed
    a9d0:	svclt	0x0000ef3e
    a9d4:	andeq	r0, r3, r4, asr #8
    a9d8:	andeq	r0, r0, r4, ror #4
    a9dc:	andeq	r0, r3, sl, asr #7
    a9e0:	addlt	fp, r2, r0, lsl r5
    a9e4:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a9e8:			; <UNDEFINED> instruction: 0xf8df461c
    a9ec:	strbtmi	ip, [fp], -r0, rrx
    a9f0:			; <UNDEFINED> instruction: 0xf85e44fe
    a9f4:			; <UNDEFINED> instruction: 0xf8dcc00c
    a9f8:			; <UNDEFINED> instruction: 0xf8cdc000
    a9fc:			; <UNDEFINED> instruction: 0xf04fc004
    aa00:			; <UNDEFINED> instruction: 0xf0110c00
    aa04:	tstlt	r0, r3, lsr pc	; <UNPREDICTABLE>
    aa08:	blcs	f1610 <fputs@plt+0xedbb4>
    aa0c:	bmi	440a44 <fputs@plt+0x43cfe8>
    aa10:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    aa14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aa18:	subsmi	r9, sl, r1, lsl #22
    aa1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aa20:	strtmi	sp, [r0], -pc, lsl #2
    aa24:	ldclt	0, cr11, [r0, #-8]
    aa28:	vmlal.u8	q11, d3, d3
    aa2c:	vaddw.u8	q9, <illegal reg q1.5>, d7
    aa30:	cdpeq	2, 1, cr4, cr12, cr7, {0}
    aa34:	strvs	lr, [r3], #-2628	; 0xfffff5bc
    aa38:	strmi	lr, [r1], #-2628	; 0xfffff5bc
    aa3c:	strcs	lr, [r2], #-2628	; 0xfffff5bc
    aa40:			; <UNDEFINED> instruction: 0xf7f8e7e5
    aa44:	svclt	0x0000ef04
    aa48:	andeq	r0, r3, r8, lsl #7
    aa4c:	andeq	r0, r0, r4, ror #4
    aa50:	andeq	r0, r3, r6, ror #6
    aa54:	addlt	fp, r2, r0, lsl r5
    aa58:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    aa5c:			; <UNDEFINED> instruction: 0xf8df461c
    aa60:	strbtmi	ip, [fp], -r0, rrx
    aa64:			; <UNDEFINED> instruction: 0xf85e44fe
    aa68:			; <UNDEFINED> instruction: 0xf8dcc00c
    aa6c:			; <UNDEFINED> instruction: 0xf8cdc000
    aa70:			; <UNDEFINED> instruction: 0xf04fc004
    aa74:			; <UNDEFINED> instruction: 0xf0110c00
    aa78:			; <UNDEFINED> instruction: 0xb110fef9
    aa7c:	blcs	f1684 <fputs@plt+0xedc28>
    aa80:	bmi	440ab8 <fputs@plt+0x43d05c>
    aa84:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    aa88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aa8c:	subsmi	r9, sl, r1, lsl #22
    aa90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aa94:	strtmi	sp, [r0], -pc, lsl #2
    aa98:	ldclt	0, cr11, [r0, #-8]
    aa9c:	vmlal.u8	q11, d3, d3
    aaa0:	vaddw.u8	q9, <illegal reg q1.5>, d7
    aaa4:	cdpeq	2, 1, cr4, cr12, cr7, {0}
    aaa8:	strvs	lr, [r3], #-2628	; 0xfffff5bc
    aaac:	strmi	lr, [r1], #-2628	; 0xfffff5bc
    aab0:	strcs	lr, [r2], #-2628	; 0xfffff5bc
    aab4:			; <UNDEFINED> instruction: 0xf7f8e7e5
    aab8:	svclt	0x0000eeca
    aabc:	andeq	r0, r3, r4, lsl r3
    aac0:	andeq	r0, r0, r4, ror #4
    aac4:	strdeq	r0, [r3], -r2
    aac8:			; <UNDEFINED> instruction: 0x4605b538
    aacc:	blx	1bc6b18 <fputs@plt+0x1bc30bc>
    aad0:	cfcpysne	mvf2, mvf1
    aad4:	strtmi	sp, [r8], -r5, lsl #22
    aad8:			; <UNDEFINED> instruction: 0xf0113401
    aadc:			; <UNDEFINED> instruction: 0x1e01fa97
    aae0:			; <UNDEFINED> instruction: 0x4620daf9
    aae4:	svclt	0x0000bd38
    aae8:	blmi	71d35c <fputs@plt+0x719900>
    aaec:	ldrblt	r4, [r0, #1146]!	; 0x47a
    aaf0:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    aaf4:	stfeqd	f7, [r4], {13}
    aaf8:	sqteqs	f7, f0
    aafc:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    ab00:			; <UNDEFINED> instruction: 0xf04f9311
    ab04:	strmi	r0, [r4], -r0, lsl #6
    ab08:	stmdavs	r0!, {r0, r1, r2, r5, r6, r9, sl, lr}
    ab0c:			; <UNDEFINED> instruction: 0xf8543410
    ab10:	ldrtmi	r1, [sp], -ip, lsl #24
    ab14:	stccs	8, cr15, [r8], {84}	; 0x54
    ab18:			; <UNDEFINED> instruction: 0xf8543710
    ab1c:	ldrbmi	r3, [r4, #-3076]!	; 0xfffff3fc
    ab20:	mvnsle	ip, pc, lsl #10
    ab24:	subcs	r2, r0, #0
    ab28:	andls	r4, r2, r1, ror #12
    ab2c:	mcr2	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    ab30:	bmi	2e4d04 <fputs@plt+0x2e12a8>
    ab34:	ldrbtmi	fp, [sl], #-2587	; 0xfffff5e5
    ab38:	blmi	211640 <fputs@plt+0x20dbe4>
    ab3c:			; <UNDEFINED> instruction: 0xf080fab0
    ab40:	stmdbeq	r0, {r0, r1, r4, r6, r7, fp, ip, lr}^
    ab44:	blls	464bb4 <fputs@plt+0x461158>
    ab48:			; <UNDEFINED> instruction: 0xf04f405a
    ab4c:	mrsle	r0, SP_irq
    ab50:	ldcllt	0, cr11, [r0, #76]!	; 0x4c
    ab54:	mrc	7, 3, APSR_nzcv, cr10, cr8, {7}
    ab58:	andeq	r0, r3, ip, lsl #5
    ab5c:	andeq	r0, r0, r4, ror #4
    ab60:	andeq	r0, r3, r2, asr #4
    ab64:			; <UNDEFINED> instruction: 0x4604b510
    ab68:			; <UNDEFINED> instruction: 0xf10468e2
    ab6c:	vst4.16	{d16,d18,d20,d22}, [pc], r0
    ab70:	andcs	r3, r0, r0, lsl #7
    ab74:			; <UNDEFINED> instruction: 0xf7ffba12
    ab78:	stmibvs	r3!, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
    ab7c:	bne	ff0393f0 <fputs@plt+0xff035994>
    ab80:			; <UNDEFINED> instruction: 0xf080fab0
    ab84:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    ab88:	movteq	pc, #256	; 0x100	; <UNPREDICTABLE>
    ab8c:			; <UNDEFINED> instruction: 0xb1286c00
    ab90:			; <UNDEFINED> instruction: 0xf8532000
    ab94:	andcc	r2, r1, r4, lsl #30
    ab98:	mvnsle	r2, r0, lsl #20
    ab9c:	svclt	0x00004770
    aba0:	mvnsmi	lr, sp, lsr #18
    aba4:	movtlt	r6, #19460	; 0x4c04
    aba8:	stfeqp	f7, [r0], {-0}
    abac:	strbtmi	r2, [r7], -r0, lsl #10
    abb0:	svcvs	0x0004f857
    abb4:	strcc	r4, [r1, #-1710]	; 0xfffff952
    abb8:	mvnsle	r2, r0, lsl #28
    abbc:	andsle	r4, ip, #-1879048182	; 0x9000000a
    abc0:	eorvc	pc, r1, ip, asr r8	; <UNPREDICTABLE>
    abc4:	mvfeqs	f7, #0.5
    abc8:	stmeq	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    abcc:	bl	3394d0 <fputs@plt+0x335a74>
    abd0:	andsvs	r0, pc, lr, lsl #11
    abd4:			; <UNDEFINED> instruction: 0xf108b171
    abd8:	strmi	r0, [r3], #-828	; 0xfffffcc4
    abdc:			; <UNDEFINED> instruction: 0xf85ce001
    abe0:	blt	91e7f8 <fputs@plt+0x91ad9c>
    abe4:			; <UNDEFINED> instruction: 0xf104459c
    abe8:			; <UNDEFINED> instruction: 0xf0240403
    abec:	strtmi	r0, [r6], #-1027	; 0xfffffbfd
    abf0:	ldrtmi	sp, [r5], #-501	; 0xfffffe0b
    abf4:	pop	{r0, r2, r4, sp, lr}
    abf8:	strdcs	r8, [r0, -r0]
    abfc:	andsvs	r6, r1, r9, lsl r0
    ac00:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ac04:	ldmdble	r4, {r0, r8, fp, sp}
    ac08:	ldrtlt	r4, [r0], #-2827	; 0xfffff4f5
    ac0c:			; <UNDEFINED> instruction: 0x4604447b
    ac10:	stmdavc	r1!, {r3, r8, r9, ip, sp}
    ac14:	and	r2, r3, r2
    ac18:	movwcc	r6, #51288	; 0xc858
    ac1c:	stcle	8, cr2, [r6, #-0]
    ac20:	addsmi	r7, r1, #1703936	; 0x1a0000
    ac24:	stmdavc	r5!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    ac28:	addsmi	r7, r5, #5898240	; 0x5a0000
    ac2c:	ldfltd	f5, [r0], #-976	; 0xfffffc30
    ac30:			; <UNDEFINED> instruction: 0xf06f4770
    ac34:			; <UNDEFINED> instruction: 0x47700015
    ac38:			; <UNDEFINED> instruction: 0x0002f6b8
    ac3c:	mvnsmi	lr, sp, lsr #18
    ac40:	sfmmi	f3, 1, [r5], #-876	; 0xfffffc94
    ac44:	svcls	0x000a4606
    ac48:	ldrbtmi	r4, [ip], #-1684	; 0xfffff96c
    ac4c:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    ac50:	andcs	r3, sp, ip, lsr r4
    ac54:	eorsvs	r4, r9, sp, lsl #12
    ac58:			; <UNDEFINED> instruction: 0xf854e003
    ac5c:	stmdacs	r0, {r2, r3, r8, r9, sl, fp}
    ac60:	addsmi	sp, r8, #37888	; 0x9400
    ac64:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    ac68:	strbmi	fp, [r5, #-2862]!	; 0xfffff4d2
    ac6c:	bmi	6ff0a0 <fputs@plt+0x6fb644>
    ac70:	ldmdbmi	fp, {r0, sp}
    ac74:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    ac78:	stc	7, cr15, [r6], #-992	; 0xfffffc20
    ac7c:	strbmi	r4, [r5], #-1584	; 0xfffff9d0
    ac80:	pop	{r0, r2, r3, r4, r5, sp, lr}
    ac84:	bmi	5eb44c <fputs@plt+0x5e79f0>
    ac88:	ldmdbmi	r7, {r0, sp}
    ac8c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    ac90:	ldc	7, cr15, [sl], {248}	; 0xf8
    ac94:	ldrmi	r9, [r8, #2825]	; 0xb09
    ac98:			; <UNDEFINED> instruction: 0xf06fbf88
    ac9c:	stmiale	lr!, {r0, r1, r3, r4}^
    aca0:	ldrdeq	lr, [r6, -sp]
    aca4:			; <UNDEFINED> instruction: 0xf7f84642
    aca8:	ldrtmi	lr, [r0], -r4, lsr #28
    acac:	blmi	404c50 <fputs@plt+0x4011f4>
    acb0:	mcrcs	4, 0, r4, cr0, cr11, {3}
    acb4:	stmdbmi	lr, {r0, r3, r4, r6, r7, ip, lr, pc}
    acb8:	andcs	r4, r1, sl, lsl r6
    acbc:			; <UNDEFINED> instruction: 0xf7f84479
    acc0:	stmdbmi	ip, {r2, sl, fp, sp, lr, pc}
    acc4:	andcs	r4, r1, r2, lsr r6
    acc8:			; <UNDEFINED> instruction: 0xf7f84479
    accc:			; <UNDEFINED> instruction: 0xf06febfe
    acd0:	pop	{r0, r2, r5}
    acd4:	svclt	0x000081f0
    acd8:	andeq	pc, r2, sl, ror r6	; <UNPREDICTABLE>
    acdc:	andeq	r9, r1, ip, asr #10
    ace0:	andeq	r9, r1, lr, lsr r5
    ace4:	andeq	r9, r1, r0, lsr #10
    ace8:	andeq	r9, r1, r6, lsr #10
    acec:			; <UNDEFINED> instruction: 0x000194b0
    acf0:			; <UNDEFINED> instruction: 0x000194b4
    acf4:	andeq	r9, r1, r0, asr #9
    acf8:	ldcllt	7, cr15, [r8, #992]!	; 0x3e0
    acfc:	ldc	6, cr4, [pc, #8]	; ad0c <fputs@plt+0x72b0>
    ad00:	strlt	r5, [r0, #-2830]	; 0xfffff4f2
    ad04:	cdp	0, 0, cr11, cr7, cr5, {4}
    ad08:	stmdbmi	pc, {r4, r7, r9, fp, sp}	; <UNPREDICTABLE>
    ad0c:	blvs	346390 <fputs@plt+0x342934>
    ad10:	ldrbtmi	r2, [r9], #-1
    ad14:	blvc	1a067fc <fputs@plt+0x1a02da0>
    ad18:	blvs	1c65bc <fputs@plt+0x1c2b60>
    ad1c:	blvc	1865c0 <fputs@plt+0x182b64>
    ad20:	blvs	c635c <fputs@plt+0xc2900>
    ad24:	blvc	46360 <fputs@plt+0x42904>
    ad28:	bl	ff3c8d10 <fputs@plt+0xff3c52b4>
    ad2c:			; <UNDEFINED> instruction: 0xf85db005
    ad30:	svclt	0x0000fb04
    ad34:	andhi	pc, r0, pc, lsr #7
    ad38:	andeq	r0, r0, r0
    ad3c:	svccc	0x00500000
    ad40:	andeq	r0, r0, r0
    ad44:	cdpcc	0, 11, cr0, cr0, cr0, {0}
    ad48:			; <UNDEFINED> instruction: 0x000194b2
    ad4c:	addlt	fp, r3, r0, lsl #10
    ad50:	stmdage	r1, {r0, ip, pc}
    ad54:	stcl	7, cr15, [r0], #992	; 0x3e0
    ad58:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    ad5c:	andcs	r4, r1, r2, lsl #12
    ad60:	bl	fecc8d48 <fputs@plt+0xfecc52ec>
    ad64:			; <UNDEFINED> instruction: 0xf85db003
    ad68:	svclt	0x0000fb04
    ad6c:	ldrdeq	lr, [r1], -r6
    ad70:	svcmi	0x00f0e92d
    ad74:	cdpmi	0, 8, cr11, cr3, cr9, {4}
    ad78:	stcmi	3, cr2, [r3, #128]	; 0x80
    ad7c:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    ad80:	stmibmi	r3, {r1, r7, r9, fp, lr}
    ad84:	ldrbtmi	r4, [sl], #-1048	; 0xfffffbe8
    ad88:	andls	r9, r3, #0
    ad8c:	ldmdbpl	r5!, {r0, r3, r4, r5, r6, sl, lr}^
    ad90:	stmdavs	sp!, {r0, sp}
    ad94:			; <UNDEFINED> instruction: 0xf04f9507
    ad98:			; <UNDEFINED> instruction: 0xf7f80500
    ad9c:	ldmdbmi	sp!, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    ada0:	bls	d2dac <fputs@plt+0xcf350>
    ada4:			; <UNDEFINED> instruction: 0xf7f84479
    ada8:	stmiavs	r0!, {r4, r7, r8, r9, fp, sp, lr, pc}
    adac:			; <UNDEFINED> instruction: 0xf7ffba00
    adb0:	ldmdbmi	r9!, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    adb4:	andcs	r9, r1, r3, lsl #20
    adb8:			; <UNDEFINED> instruction: 0xf7f84479
    adbc:	bmi	1e05bdc <fputs@plt+0x1e02180>
    adc0:	movwcs	r7, #3873	; 0xf21
    adc4:			; <UNDEFINED> instruction: 0xf502447a
    adc8:	and	r7, r4, r7, lsl #4
    adcc:	svccc	0x000cf852
    add0:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    add4:	addsmi	r8, r9, #179	; 0xb3
    add8:	ldmvs	r3, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    addc:	andcs	r4, r0, #112, 18	; 0x1c0000
    ade0:	ldrbtmi	r7, [r9], #-3936	; 0xfffff0a0
    ade4:	cmpvc	fp, r1, lsl #10	; <UNPREDICTABLE>
    ade8:			; <UNDEFINED> instruction: 0xf851e004
    adec:	bcs	16a24 <fputs@plt+0x12fc8>
    adf0:	adchi	pc, sp, r0, asr #5
    adf4:			; <UNDEFINED> instruction: 0xd1f84290
    adf8:	stmdami	sl!, {r1, r3, r7, fp, sp, lr}^
    adfc:	svcvc	0x00a5210d
    ae00:	eorscc	r4, ip, r8, ror r4
    ae04:			; <UNDEFINED> instruction: 0xf850e004
    ae08:	stmdbcs	r0, {r2, r3, r8, r9, sl, fp, ip}
    ae0c:	addshi	pc, ip, r0, asr #5
    ae10:	mvnsle	r4, sp, lsl #5
    ae14:	stmdami	r4!, {r1, r2, r7, fp, sp, lr}^
    ae18:	svcvc	0x00e52100
    ae1c:			; <UNDEFINED> instruction: 0xf5004478
    ae20:	mul	r4, r6, r0
    ae24:	svcne	0x000cf850
    ae28:	vqdmlal.s<illegal width 8>	q9, d0, d0
    ae2c:	addmi	r8, sp, #138	; 0x8a
    ae30:	stmvs	r1, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    ae34:	smlabtvs	r0, sp, r9, lr
    ae38:	ldmdbmi	ip, {r0, sp}^
    ae3c:	ldrbtmi	r4, [r9], #-3420	; 0xfffff2a4
    ae40:	bl	10c8e28 <fputs@plt+0x10c53cc>
    ae44:	ldmdbmi	fp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    ae48:	strtmi	r2, [sl], -r1
    ae4c:			; <UNDEFINED> instruction: 0xf7f84479
    ae50:	stmiavs	r0!, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    ae54:			; <UNDEFINED> instruction: 0xf7ffba00
    ae58:	stmdbvs	r3!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ae5c:			; <UNDEFINED> instruction: 0x462a4956
    ae60:	andcs	fp, r1, fp, lsl sl
    ae64:			; <UNDEFINED> instruction: 0xf7f84479
    ae68:	stmdbvs	r3!, {r4, r5, r8, r9, fp, sp, lr, pc}^
    ae6c:			; <UNDEFINED> instruction: 0x462a4953
    ae70:	andcs	fp, r1, fp, lsl sl
    ae74:			; <UNDEFINED> instruction: 0xf7f84479
    ae78:	svcvc	0x00a3eb28
    ae7c:	rscseq	pc, sp, #3
    ae80:	cmnle	r7, r4, lsl #20
    ae84:			; <UNDEFINED> instruction: 0xf1046c22
    ae88:	bcs	bb90 <fputs@plt+0x8134>
    ae8c:			; <UNDEFINED> instruction: 0x2600d071
    ae90:	svcvc	0x0004f853
    ae94:	svccs	0x00003601
    ae98:			; <UNDEFINED> instruction: 0xf8dfd1fa
    ae9c:			; <UNDEFINED> instruction: 0xf10da124
    aea0:	stmdbmi	r8, {r3, r4, r8, fp}^
    aea4:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    aea8:	strdcs	r4, [r1], -sl
    aeac:			; <UNDEFINED> instruction: 0xf8df4479
    aeb0:			; <UNDEFINED> instruction: 0x4652b118
    aeb4:			; <UNDEFINED> instruction: 0xf7f8463d
    aeb8:	ldrtmi	lr, [r9], -r8, lsl #22
    aebc:	strbmi	r4, [r2], -fp, asr #12
    aec0:	ldrbtmi	r4, [fp], #1568	; 0x620
    aec4:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    aec8:	ldrtmi	r4, [fp], -r0, asr #18
    aecc:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
    aed0:			; <UNDEFINED> instruction: 0xf7f82001
    aed4:	stmdals	r6, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    aed8:			; <UNDEFINED> instruction: 0xff10f7ff
    aedc:			; <UNDEFINED> instruction: 0xf8df4f3c
    aee0:	ldrbtmi	sl, [pc], #-244	; aee8 <fputs@plt+0x748c>
    aee4:	strcc	r4, [r1, #-1274]	; 0xfffffb06
    aee8:			; <UNDEFINED> instruction: 0xd01a42b5
    aeec:	strbmi	r4, [r2], -fp, asr #12
    aef0:	strtmi	r4, [r0], -r9, lsr #12
    aef4:	mrc2	7, 2, pc, cr4, cr15, {7}
    aef8:	ldrtmi	r4, [sl], -fp, lsr #12
    aefc:	andcs	r4, r1, r1, asr r6
    af00:	b	ff8c8ee8 <fputs@plt+0xff8c548c>
    af04:			; <UNDEFINED> instruction: 0xf7ff9806
    af08:	svcvc	0x00a3fef9
    af0c:	mvnle	r2, r6, lsl #22
    af10:	strcc	r9, [r1, #-2821]	; 0xfffff4fb
    af14:			; <UNDEFINED> instruction: 0x4659463a
    af18:			; <UNDEFINED> instruction: 0xf7f82001
    af1c:	adcsmi	lr, r5, #876544	; 0xd6000
    af20:	bmi	b7f6b8 <fputs@plt+0xb7bc5c>
    af24:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    af28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    af2c:	subsmi	r9, sl, r7, lsl #22
    af30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    af34:	andlt	sp, r9, r4, lsr #2
    af38:	svchi	0x00f0e8bd
    af3c:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    af40:	stmdbmi	r7!, {r2, r3, r6, r8, r9, sl, sp, lr, pc}
    af44:			; <UNDEFINED> instruction: 0xe7754479
    af48:	ldrbtmi	r4, [lr], #-3622	; 0xfffff1da
    af4c:	bmi	9c4ce0 <fputs@plt+0x9c1284>
    af50:			; <UNDEFINED> instruction: 0xe752447a
    af54:	mvnle	r2, r0, lsr #22
    af58:	andcs	r6, r1, r2, lsr #18
    af5c:	stmdbmi	r3!, {r0, r1, r5, r6, r7, fp, sp, lr}
    af60:	blt	6f97b0 <fputs@plt+0x6f5d54>
    af64:	ldrbtmi	r3, [r9], #-2624	; 0xfffff5c0
    af68:	movwpl	pc, #1443	; 0x5a3	; <UNPREDICTABLE>
    af6c:	b	feb48f54 <fputs@plt+0xfeb454f8>
    af70:	ldmdbmi	pc, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    af74:	andcs	r4, r1, sl, lsr #12
    af78:			; <UNDEFINED> instruction: 0xf7f84479
    af7c:	ldrb	lr, [r0, r6, lsr #21]
    af80:	stcl	7, cr15, [r4], #-992	; 0xfffffc20
    af84:	strdeq	pc, [r2], -sl
    af88:	andeq	r0, r0, r4, ror #4
    af8c:	andeq	fp, r1, lr, lsr #22
    af90:	muleq	r1, r0, r4
    af94:	muleq	r1, r0, r4
    af98:	muleq	r1, r0, r4
    af9c:	andeq	pc, r2, r0, lsl #10
    afa0:	andeq	pc, r2, r2, ror #9
    afa4:	andeq	pc, r2, r4, asr #9
    afa8:	andeq	pc, r2, r8, lsr #9
    afac:	andeq	r9, r1, lr, lsl r4
    afb0:	andeq	fp, r1, r0, ror sl
    afb4:	andeq	r9, r1, r0, lsr #8
    afb8:	andeq	r9, r1, ip, lsl r4
    afbc:	andeq	r9, r1, r4, lsr #8
    afc0:	andeq	fp, r1, ip, lsl #20
    afc4:	andeq	r9, r1, r4, lsl #8
    afc8:	andeq	r9, r1, lr, lsl #8
    afcc:	strdeq	r9, [r1], -r2
    afd0:	ldrdeq	fp, [r1], -r2
    afd4:	ldrdeq	r9, [r1], -ip
    afd8:	andeq	pc, r2, r2, asr lr	; <UNPREDICTABLE>
    afdc:	andeq	r9, r1, r6, lsr #5
    afe0:	andeq	r9, r1, r4, asr #5
    afe4:	andeq	r9, r1, r6, lsl r2
    afe8:	andeq	r9, r1, r0, lsr #5
    afec:	andeq	r9, r1, r2, lsl #7
    aff0:	andeq	r9, r1, r8, lsr r3
    aff4:	blcs	25008 <fputs@plt+0x215ac>
    aff8:	strmi	sp, [r2], -sl, lsl #22
    affc:	stmiavs	r3, {r1, sp, lr, pc}^
    b000:	blle	155c08 <fputs@plt+0x1521ac>
    b004:			; <UNDEFINED> instruction: 0x46104299
    b008:	andeq	pc, ip, #-2147483648	; 0x80000000
    b00c:			; <UNDEFINED> instruction: 0x4770d1f7
    b010:	ldrbmi	r2, [r0, -r0]!
    b014:	movwcs	r4, #51732	; 0xca14
    b018:	blx	dc20a <fputs@plt+0xd87ae>
    b01c:			; <UNDEFINED> instruction: 0xf8d32300
    b020:	ldmdavs	r3, {r3, r4, r8, sl, sp}
    b024:	ble	115c2c <fputs@plt+0x1121d0>
    b028:			; <UNDEFINED> instruction: 0xf852e007
    b02c:	blcs	1ac64 <fputs@plt+0x17208>
    b030:	addsmi	sp, r9, #3072	; 0xc00
    b034:	ldmvs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b038:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    b03c:	stcmi	3, cr2, [fp, #-48]	; 0xffffffd0
    b040:	ldrbtmi	r4, [sp], #-2571	; 0xfffff5f5
    b044:	ldrbtmi	r4, [sl], #-3083	; 0xfffff3f5
    b048:	strpl	pc, [r0, #-2819]	; 0xfffff4fd
    b04c:	bgt	1dc244 <fputs@plt+0x1d87e8>
    b050:	tstcs	lr, #39845888	; 0x2600000
    b054:	strtmi	ip, [r0], -r3, lsl #12
    b058:	andscs	r7, r5, #50	; 0x32
    b05c:	ldrne	pc, [r0, #-2261]	; 0xfffff72b
    b060:	b	febc9048 <fputs@plt+0xfebc55ec>
    b064:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    b068:	andeq	pc, r2, ip, lsr #5
    b06c:	andeq	pc, r2, r2, lsl #5
    b070:	andeq	r9, r1, sl, asr #5
    b074:	andeq	r0, r3, r8, lsr lr
    b078:	movwcs	r4, #51732	; 0xca14
    b07c:	blx	dc26e <fputs@plt+0xd8812>
    b080:			; <UNDEFINED> instruction: 0xf8d32300
    b084:	ldmdavs	r3, {r3, r4, r8, sl, sp}
    b088:	ble	115c90 <fputs@plt+0x112234>
    b08c:			; <UNDEFINED> instruction: 0xf852e007
    b090:	blcs	1acc8 <fputs@plt+0x1726c>
    b094:	addsmi	sp, r9, #3072	; 0xc00
    b098:	ldmdavs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    b09c:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    b0a0:	stcmi	3, cr2, [fp, #-48]	; 0xffffffd0
    b0a4:	ldrbtmi	r4, [sp], #-2571	; 0xfffff5f5
    b0a8:	ldrbtmi	r4, [sl], #-3083	; 0xfffff3f5
    b0ac:	strpl	pc, [r0, #-2819]	; 0xfffff4fd
    b0b0:	bgt	1dc2a8 <fputs@plt+0x1d884c>
    b0b4:	tstcs	lr, #39845888	; 0x2600000
    b0b8:	strtmi	ip, [r0], -r3, lsl #12
    b0bc:	andscs	r7, r5, #50	; 0x32
    b0c0:	ldrne	pc, [r0, #-2261]	; 0xfffff72b
    b0c4:	b	1f490ac <fputs@plt+0x1f45650>
    b0c8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    b0cc:	andeq	pc, r2, r8, asr #4
    b0d0:	andeq	pc, r2, lr, lsl r2	; <UNPREDICTABLE>
    b0d4:	andeq	r9, r1, r6, ror #4
    b0d8:	ldrdeq	r0, [r3], -r4
    b0dc:	andcs	r4, ip, #3072	; 0xc00
    b0e0:	blx	9c2d6 <fputs@plt+0x9887a>
    b0e4:			; <UNDEFINED> instruction: 0xf8d03000
    b0e8:			; <UNDEFINED> instruction: 0x47700514
    b0ec:	andeq	pc, r2, r4, ror #3
    b0f0:	andcs	r4, ip, #3072	; 0xc00
    b0f4:	blx	9c2ea <fputs@plt+0x9888e>
    b0f8:			; <UNDEFINED> instruction: 0xf8d03000
    b0fc:			; <UNDEFINED> instruction: 0x47700510
    b100:	ldrdeq	pc, [r2], -r0
    b104:	ldrtlt	r6, [r0], #-2051	; 0xfffff7fd
    b108:	addlt	r2, r2, r0, lsl #22
    b10c:	strmi	r4, [r8], -r4, lsl #12
    b110:	blle	26f91c <fputs@plt+0x26bec0>
    b114:			; <UNDEFINED> instruction: 0x46224615
    b118:			; <UNDEFINED> instruction: 0xf852e003
    b11c:	blcs	1ad54 <fputs@plt+0x172f8>
    b120:	addsmi	sp, sp, #2048	; 0x800
    b124:	ldmvs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b128:	ldclt	0, cr11, [r0], #-8
    b12c:	svclt	0x00004770
    b130:	movwcs	r4, #2568	; 0xa08
    b134:			; <UNDEFINED> instruction: 0xf502447a
    b138:	and	r7, r3, r7, lsl #4
    b13c:	svccc	0x000cf852
    b140:	blle	d5d48 <fputs@plt+0xd22ec>
    b144:			; <UNDEFINED> instruction: 0xd1f94298
    b148:			; <UNDEFINED> instruction: 0x47706890
    b14c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    b150:	svclt	0x00004770
    b154:	muleq	r2, r0, r1
    b158:	muleq	r1, r6, r0
    b15c:	movwcs	r4, #2568	; 0xa08
    b160:			; <UNDEFINED> instruction: 0xf502447a
    b164:	and	r7, r3, fp, asr r2
    b168:	svccc	0x000cf852
    b16c:	blle	d5d74 <fputs@plt+0xd2318>
    b170:			; <UNDEFINED> instruction: 0xd1f94298
    b174:			; <UNDEFINED> instruction: 0x47706890
    b178:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    b17c:	svclt	0x00004770
    b180:	andeq	pc, r2, r4, ror #2
    b184:	andeq	r9, r1, r6, ror r0
    b188:	movwcs	r4, #55815	; 0xda07
    b18c:	eorscc	r4, ip, #2046820352	; 0x7a000000
    b190:			; <UNDEFINED> instruction: 0xf852e003
    b194:	blcs	1adcc <fputs@plt+0x17370>
    b198:	addsmi	sp, r8, #3072	; 0xc00
    b19c:	ldmvs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b1a0:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    b1a4:			; <UNDEFINED> instruction: 0x47704478
    b1a8:	andeq	pc, r2, r8, lsr r1	; <UNPREDICTABLE>
    b1ac:			; <UNDEFINED> instruction: 0x00018fbc
    b1b0:	movwcs	r4, #55815	; 0xda07
    b1b4:	eorscc	r4, ip, #2046820352	; 0x7a000000
    b1b8:			; <UNDEFINED> instruction: 0xf852e003
    b1bc:	blcs	1adf4 <fputs@plt+0x17398>
    b1c0:	addsmi	sp, r8, #3072	; 0xc00
    b1c4:	ldmdavs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    b1c8:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    b1cc:			; <UNDEFINED> instruction: 0x47704478
    b1d0:	andeq	pc, r2, r0, lsl r1	; <UNPREDICTABLE>
    b1d4:			; <UNDEFINED> instruction: 0x000186b0
    b1d8:	movwcs	r4, #2568	; 0xa08
    b1dc:			; <UNDEFINED> instruction: 0xf502447a
    b1e0:	mul	r3, r6, r2
    b1e4:	svccc	0x000cf852
    b1e8:	blle	d5df0 <fputs@plt+0xd2394>
    b1ec:			; <UNDEFINED> instruction: 0xd1f94298
    b1f0:			; <UNDEFINED> instruction: 0x47706890
    b1f4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    b1f8:	svclt	0x00004770
    b1fc:	andeq	pc, r2, r8, ror #1
    b200:	andeq	r9, r1, r2, lsl r0
    b204:	movwcs	r4, #2568	; 0xa08
    b208:			; <UNDEFINED> instruction: 0xf502447a
    b20c:	mul	r3, r6, r2
    b210:	svccc	0x000cf852
    b214:	blle	d5e1c <fputs@plt+0xd23c0>
    b218:			; <UNDEFINED> instruction: 0xd1f94298
    b21c:			; <UNDEFINED> instruction: 0x47706850
    b220:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    b224:	svclt	0x00004770
    b228:	strheq	pc, [r2], -ip	; <UNPREDICTABLE>
    b22c:	andeq	r8, r1, sl, asr r6
    b230:	movwcs	r4, #2568	; 0xa08
    b234:			; <UNDEFINED> instruction: 0xf502447a
    b238:	and	r7, r3, r7, lsl #4
    b23c:	svccc	0x000cf852
    b240:	blle	d5e48 <fputs@plt+0xd23ec>
    b244:			; <UNDEFINED> instruction: 0xd1f94298
    b248:			; <UNDEFINED> instruction: 0x47706850
    b24c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    b250:	svclt	0x00004770
    b254:	muleq	r2, r0, r0
    b258:	andeq	r8, r1, lr, lsr #12
    b25c:	movwcs	r4, #2568	; 0xa08
    b260:			; <UNDEFINED> instruction: 0xf502447a
    b264:	and	r7, r3, fp, asr r2
    b268:	svccc	0x000cf852
    b26c:	blle	d5e74 <fputs@plt+0xd2418>
    b270:			; <UNDEFINED> instruction: 0xd1f94298
    b274:			; <UNDEFINED> instruction: 0x47706850
    b278:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    b27c:	svclt	0x00004770
    b280:	andeq	pc, r2, r4, rrx
    b284:	andeq	r8, r1, r2, lsl #12
    b288:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
    b28c:	blle	2d6694 <fputs@plt+0x2d2c38>
    b290:			; <UNDEFINED> instruction: 0x46044616
    b294:	ldrtmi	r6, [r1], -r0, ror #16
    b298:			; <UNDEFINED> instruction: 0xf7f8b110
    b29c:			; <UNDEFINED> instruction: 0xb128e934
    b2a0:	svcpl	0x000cf854
    b2a4:	ble	ffd566ac <fputs@plt+0xffd52c50>
    b2a8:	ldrbcc	pc, [pc, #79]!	; b2ff <fputs@plt+0x78a3>	; <UNPREDICTABLE>
    b2ac:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    b2b0:	strmi	r4, [r2], -r4, lsl #22
    b2b4:	ldrbtmi	r4, [fp], #-2308	; 0xfffff6fc
    b2b8:			; <UNDEFINED> instruction: 0xf5034479
    b2bc:			; <UNDEFINED> instruction: 0xf7ff7007
    b2c0:	svclt	0x0000bfe3
    b2c4:	andeq	pc, r2, lr
    b2c8:	andeq	r9, r1, ip, asr #12
    b2cc:	strmi	r4, [r2], -r4, lsl #22
    b2d0:	ldrbtmi	r4, [fp], #-2308	; 0xfffff6fc
    b2d4:			; <UNDEFINED> instruction: 0xf5034479
    b2d8:			; <UNDEFINED> instruction: 0xf7ff705b
    b2dc:	svclt	0x0000bfd5
    b2e0:	strdeq	lr, [r2], -r2
    b2e4:	andeq	r9, r1, r8, asr #32
    b2e8:	strmi	r4, [r2], -r4, lsl #22
    b2ec:	ldrbtmi	r4, [fp], #-2308	; 0xfffff6fc
    b2f0:			; <UNDEFINED> instruction: 0xf1034479
    b2f4:			; <UNDEFINED> instruction: 0xf7ff003c
    b2f8:	svclt	0x0000bfc7
    b2fc:	ldrdeq	lr, [r2], -r6
    b300:	andeq	r9, r1, r8, ror r1
    b304:	strmi	r4, [r2], -r4, lsl #22
    b308:	ldrbtmi	r4, [fp], #-2308	; 0xfffff6fc
    b30c:			; <UNDEFINED> instruction: 0xf5034479
    b310:			; <UNDEFINED> instruction: 0xf7ff6096
    b314:	svclt	0x0000bfb9
    b318:			; <UNDEFINED> instruction: 0x0002efba
    b31c:	andeq	r8, r1, r4, lsl #30
    b320:	blmi	2f8b08 <fputs@plt+0x2f50ac>
    b324:	bmi	31d758 <fputs@plt+0x319cfc>
    b328:	ldmdapl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b32c:	adcsmi	r5, ip, #10420224	; 0x9f0000
    b330:	sbclt	sp, r6, #10
    b334:	strtmi	r6, [r5], -r3, lsr #16
    b338:	strcc	r4, [r4], #-1584	; 0xfffff9d0
    b33c:	tstlt	fp, fp, lsl sl
    b340:			; <UNDEFINED> instruction: 0xb1184798
    b344:	ldrhle	r4, [r5, #44]!	; 0x2c
    b348:	ldcllt	0, cr2, [r8]
    b34c:	ldcllt	8, cr6, [r8, #160]!	; 0xa0
    b350:	andeq	pc, r2, r0, asr sl	; <UNPREDICTABLE>
    b354:	andeq	r0, r0, r8, asr r2
    b358:	andeq	r0, r0, ip, asr r2
    b35c:	svcmi	0x00f0e92d
    b360:	ldcmi	0, cr11, [ip, #-532]	; 0xfffffdec
    b364:	ldcmi	6, cr4, [ip], {138}	; 0x8a
    b368:	bmi	71cd7c <fputs@plt+0x719320>
    b36c:			; <UNDEFINED> instruction: 0x4698447d
    b370:	strtmi	r9, [r9], -r3, lsl #10
    b374:			; <UNDEFINED> instruction: 0xf855592c
    b378:			; <UNDEFINED> instruction: 0xf04f9002
    b37c:	strbmi	r3, [ip, #-1535]	; 0xfffffa01
    b380:	stmdavs	r1!, {r0, r2, r4, ip, lr, pc}
    b384:	strbmi	r4, [r2], -r7, lsr #12
    b388:	ldrbmi	r3, [r8], -r4, lsl #8
    b38c:	vmlacs.f16	s12, s0, s28	; <UNPREDICTABLE>
    b390:			; <UNDEFINED> instruction: 0xf8dad0f5
    b394:			; <UNDEFINED> instruction: 0x47b01030
    b398:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b39c:	ldmdavs	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    b3a0:	cmplt	r2, r2, asr #18
    b3a4:	umullne	pc, r5, r8, r8	; <UNPREDICTABLE>
    b3a8:	ldrbmi	fp, [r8], -r9, lsl #18
    b3ac:			; <UNDEFINED> instruction: 0x46284790
    b3b0:	pop	{r0, r2, ip, sp, pc}
    b3b4:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b3b8:	bmi	2537c4 <fputs@plt+0x24fd68>
    b3bc:			; <UNDEFINED> instruction: 0xf8d89803
    b3c0:	stmpl	r0, {r4, r6, ip, sp}
    b3c4:	strls	r4, [r0], #-2567	; 0xfffff5f9
    b3c8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    b3cc:	b	14c93b4 <fputs@plt+0x14c5958>
    b3d0:	svclt	0x0000e7ed
    b3d4:	andeq	pc, r2, ip, lsl #20
    b3d8:	andeq	r0, r0, r8, asr r2
    b3dc:	andeq	r0, r0, ip, asr r2
    b3e0:	andeq	r0, r0, ip, ror #4
    b3e4:			; <UNDEFINED> instruction: 0x000198b4
    b3e8:	mvnsmi	lr, sp, lsr #18
    b3ec:	blvs	25cc6c <fputs@plt+0x259210>
    b3f0:	ldmdbvs	r3, {r1, r7, ip, sp, pc}
    b3f4:			; <UNDEFINED> instruction: 0x46324615
    b3f8:	ldrmi	r4, [r8, r7, lsl #12]
    b3fc:	ldrdhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b400:			; <UNDEFINED> instruction: 0x460444f8
    b404:	stmdbvs	fp!, {r4, r6, r8, fp, ip, sp, pc}^
    b408:			; <UNDEFINED> instruction: 0xf896b1cb
    b40c:	stmdblt	sl, {r0, r2, r7, sp}
    b410:			; <UNDEFINED> instruction: 0x47984638
    b414:	andlt	r4, r2, r0, lsr #12
    b418:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b41c:	tstcs	r1, r1, lsl sl
    b420:	ldcvs	8, cr6, [r3, #-160]!	; 0xffffff60
    b424:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    b428:	streq	lr, [r0], #-2509	; 0xfffff633
    b42c:	bmi	3a5474 <fputs@plt+0x3a1a18>
    b430:			; <UNDEFINED> instruction: 0xf7f8447a
    b434:	strtmi	lr, [r0], -r0, lsr #20
    b438:	pop	{r1, ip, sp, pc}
    b43c:	bmi	26bc04 <fputs@plt+0x2681a8>
    b440:	stmdavs	sp!, {r0, r8, sp}
    b444:			; <UNDEFINED> instruction: 0xf8586d33
    b448:	bmi	20b458 <fputs@plt+0x2079fc>
    b44c:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    b450:			; <UNDEFINED> instruction: 0xf7f86800
    b454:			; <UNDEFINED> instruction: 0x4620ea10
    b458:	pop	{r1, ip, sp, pc}
    b45c:	svclt	0x000081f0
    b460:	andeq	pc, r2, r8, ror r9	; <UNPREDICTABLE>
    b464:	andeq	r0, r0, ip, ror #4
    b468:	andeq	r9, r1, r0, ror r8
    b46c:	andeq	r9, r1, lr, lsr #16
    b470:	mvnsmi	lr, sp, lsr #18
    b474:	addlt	r4, r2, sp, lsl #12
    b478:	vmin.s8	d20, d0, d4
    b47c:	vst4.16	{d18,d20,d22,d24}, [pc], r2
    b480:	strmi	r7, [r0], r0, asr #5
    b484:	stmdb	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b488:	ldrbtmi	r4, [pc], #-3869	; b490 <fputs@plt+0x7a34>
    b48c:	blle	8d2cac <fputs@plt+0x8cf250>
    b490:	strtmi	r4, [r2], -r9, lsr #12
    b494:	ldm	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b498:	smlatble	r6, r0, r2, r4
    b49c:			; <UNDEFINED> instruction: 0xf7f84630
    b4a0:	andcs	lr, r0, r0, lsl #19
    b4a4:	pop	{r1, ip, sp, pc}
    b4a8:	blmi	5abc70 <fputs@plt+0x5a8214>
    b4ac:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    b4b0:	b	fedc9498 <fputs@plt+0xfedc5a3c>
    b4b4:			; <UNDEFINED> instruction: 0xf7f76800
    b4b8:	strbmi	lr, [r3], -r0, lsl #31
    b4bc:	strmi	r2, [r2], -r1, lsl #2
    b4c0:	bmi	46fcc8 <fputs@plt+0x46c26c>
    b4c4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    b4c8:	ldmib	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b4cc:			; <UNDEFINED> instruction: 0xf7f84630
    b4d0:			; <UNDEFINED> instruction: 0xf04fe968
    b4d4:			; <UNDEFINED> instruction: 0xe7e530ff
    b4d8:	ldmpl	fp!, {r1, r3, r8, r9, fp, lr}^
    b4dc:			; <UNDEFINED> instruction: 0xf7f8681c
    b4e0:	stmdavs	r0, {r5, r7, r9, fp, sp, lr, pc}
    b4e4:	svc	0x0068f7f7
    b4e8:	tstcs	r1, r3, asr #12
    b4ec:	andls	r4, r0, #2097152	; 0x200000
    b4f0:	strtmi	r4, [r0], -r6, lsl #20
    b4f4:			; <UNDEFINED> instruction: 0xf7f8447a
    b4f8:			; <UNDEFINED> instruction: 0xf04fe9be
    b4fc:			; <UNDEFINED> instruction: 0xe7d130ff
    b500:	andeq	pc, r2, lr, ror #17
    b504:	andeq	r0, r0, ip, ror #4
    b508:	andeq	r9, r1, lr, lsl #16
    b50c:	strdeq	lr, [r1], -ip
    b510:	blmi	bdddd0 <fputs@plt+0xbda374>
    b514:	ldrblt	r4, [r0, #1146]!	; 0x47a
    b518:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
    b51c:	strmi	fp, [r4], -r1, lsr #1
    b520:	ldrtmi	r2, [r0], -r0, lsl #2
    b524:	tstls	pc, #1769472	; 0x1b0000
    b528:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b52c:	ldm	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b530:	ldrbtmi	r4, [pc], #-3880	; b538 <fputs@plt+0x7adc>
    b534:	blle	592d50 <fputs@plt+0x58f2f4>
    b538:	strtmi	sl, [r9], -r4, lsl #20
    b53c:			; <UNDEFINED> instruction: 0xf7f82003
    b540:	stmdacs	r0, {r1, r4, r5, fp, sp, lr, pc}
    b544:	strtmi	sp, [r8], -r6, lsr #22
    b548:	stmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b54c:	bmi	8b1594 <fputs@plt+0x8adb38>
    b550:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    b554:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b558:	subsmi	r9, sl, pc, lsl fp
    b55c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b560:	eorlt	sp, r1, r2, lsr r1
    b564:	stcvs	13, cr11, [r3, #-960]!	; 0xfffffc40
    b568:	movwls	r4, #14876	; 0x3a1c
    b56c:	ldmdavs	r4, {r1, r3, r4, r5, r7, fp, ip, lr}
    b570:	b	15c9558 <fputs@plt+0x15c5afc>
    b574:			; <UNDEFINED> instruction: 0xf7f76800
    b578:	blls	107200 <fputs@plt+0x1037a4>
    b57c:	strls	r2, [r0], -r1, lsl #2
    b580:	andls	r4, r1, #2097152	; 0x200000
    b584:			; <UNDEFINED> instruction: 0x46204a16
    b588:			; <UNDEFINED> instruction: 0xf7f8447a
    b58c:			; <UNDEFINED> instruction: 0xf04fe974
    b590:			; <UNDEFINED> instruction: 0xe7dc30ff
    b594:	bmi	466a28 <fputs@plt+0x462fcc>
    b598:	ldmpl	sl!, {r0, r1, r8, r9, ip, pc}
    b59c:			; <UNDEFINED> instruction: 0xf7f86814
    b5a0:	stmdavs	r0, {r6, r9, fp, sp, lr, pc}
    b5a4:	svc	0x0008f7f7
    b5a8:	tstcs	r1, r3, lsl #22
    b5ac:	strmi	r9, [r2], -r0, lsl #12
    b5b0:	bmi	32fdbc <fputs@plt+0x32c360>
    b5b4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    b5b8:	ldmdb	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5bc:			; <UNDEFINED> instruction: 0xf7f84628
    b5c0:			; <UNDEFINED> instruction: 0xf04fe8f0
    b5c4:			; <UNDEFINED> instruction: 0xe7c230ff
    b5c8:	stmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5cc:	andeq	pc, r2, r4, ror #16
    b5d0:	andeq	r0, r0, r4, ror #4
    b5d4:	andeq	pc, r2, r6, asr #16
    b5d8:	andeq	pc, r2, r6, lsr #16
    b5dc:	andeq	r0, r0, ip, ror #4
    b5e0:	andeq	r6, r1, r8, lsl fp
    b5e4:	andeq	r6, r1, r2, lsl #22
    b5e8:	blmi	75de60 <fputs@plt+0x75a404>
    b5ec:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    b5f0:	ldmdami	ip, {r1, r2, r9, sl, lr}
    b5f4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    b5f8:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
    b5fc:	ldmdavs	fp, {r1, r3, r4, r8, sl, fp, lr}
    b600:			; <UNDEFINED> instruction: 0xf04f9301
    b604:			; <UNDEFINED> instruction: 0xf7f70300
    b608:	ldrbtmi	lr, [sp], #-3922	; 0xfffff0ae
    b60c:	andcs	fp, sl, #184, 2	; 0x2e
    b610:			; <UNDEFINED> instruction: 0xf7f82100
    b614:	strmi	lr, [r3], -sl, ror #16
    b618:	movwls	r4, #1640	; 0x668
    b61c:	ldmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b620:	cmnlt	r0, r4, lsl #12
    b624:	bmi	47162c <fputs@plt+0x46dbd0>
    b628:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    b62c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b630:	subsmi	r9, sl, r1, lsl #22
    b634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b638:	andlt	sp, r2, lr, lsl #2
    b63c:			; <UNDEFINED> instruction: 0x4620bd70
    b640:	stmdami	fp, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b644:	bmi	2dcf18 <fputs@plt+0x2d94bc>
    b648:	stmdapl	r8!, {r0, r8, sp}
    b64c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    b650:	ldmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b654:	strb	r4, [r6, r0, lsr #12]!
    b658:	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b65c:	andeq	pc, r2, ip, lsl #15
    b660:	andeq	r0, r0, r4, ror #4
    b664:	strdeq	r9, [r1], -r6
    b668:	andeq	pc, r2, lr, ror #14
    b66c:	andeq	pc, r2, lr, asr #14
    b670:	andeq	r0, r0, ip, ror #4
    b674:			; <UNDEFINED> instruction: 0x000196b8
    b678:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    b67c:	cmnlt	r9, r9, lsl r8
    b680:			; <UNDEFINED> instruction: 0x3001f8b1
    b684:	blt	16d9e9c <fputs@plt+0x16d6440>
    b688:	blcs	1380fc <fputs@plt+0x1346a0>
    b68c:	ldmdane	fp, {r2, r3, r7, r8, r9, sl, fp, ip, sp, pc}^
    b690:	bcs	11cec4 <fputs@plt+0x119468>
    b694:	ldm	pc, {r0, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b698:	stcne	0, cr15, [lr, #-8]
    b69c:	andeq	r3, r6, ip, lsr #22
    b6a0:	teqeq	r0, r0, lsl #2	; <UNPREDICTABLE>
    b6a4:	sbccs	lr, pc, #236, 14	; 0x3b00000
    b6a8:	andmi	pc, r4, #192, 4
    b6ac:	bmi	76371c <fputs@plt+0x75fcc0>
    b6b0:	andsvs	r4, r3, sl, ror r4
    b6b4:	stmdavs	sl, {r4, r5, r6, r8, r9, sl, lr}
    b6b8:	vmla.i<illegal width 8>	d18, d16, d0[3]
    b6bc:	vld4.8	{d4-d7}, [r2], r0
    b6c0:	vld1.16	{d0-d3}, [r2 :256]
    b6c4:	addmi	r4, r2, #-268435449	; 0xf0000007
    b6c8:	sbccs	sp, ip, #39	; 0x27
    b6cc:	andmi	pc, r4, #192, 4
    b6d0:			; <UNDEFINED> instruction: 0xe7ec601a
    b6d4:	sbccs	r6, ip, sl, lsl #16
    b6d8:	andmi	pc, r0, r0, asr #13
    b6dc:	rsbseq	pc, pc, #570425344	; 0x22000000
    b6e0:	rsbsmi	pc, pc, #570425344	; 0x22000000
    b6e4:	andsle	r4, r8, r2, lsl #5
    b6e8:			; <UNDEFINED> instruction: 0xf6c022cc
    b6ec:	andsvs	r4, sl, r4, lsl #4
    b6f0:	stmdavs	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b6f4:			; <UNDEFINED> instruction: 0xf6c120cc
    b6f8:	vld4.8	{d4-d7}, [r2], r0
    b6fc:	vld1.16	{d0-d3}, [r2 :256]
    b700:	addmi	r4, r2, #-268435449	; 0xf0000007
    b704:	sbccs	sp, ip, #9
    b708:	andmi	pc, r4, #202375168	; 0xc100000
    b70c:	bfi	r6, sl, #0, #15
    b710:	vmlal.s<illegal width 8>	q9, d17, d3[3]
    b714:	andsvs	r4, sl, r4, lsl #4
    b718:	strmi	lr, [fp], -r9, asr #15
    b71c:	svclt	0x0000e7c7
    b720:	andeq	r0, r3, sl, lsr #16
    b724:	strdeq	r0, [r3], -r4
    b728:	blcs	9df7c <fputs@plt+0x9a520>
    b72c:	ldrbtmi	fp, [sl], #-1040	; 0xfffffbf0
    b730:			; <UNDEFINED> instruction: 0xf8b16811
    b734:	blt	1493740 <fputs@plt+0x148fce4>
    b738:			; <UNDEFINED> instruction: 0xf1a2b292
    b73c:	b	13cbf54 <fputs@plt+0x13c84f8>
    b740:	andsle	r0, r1, r2, ror #5
    b744:	tstle	ip, r3, lsl #22
    b748:	blls	4ba90 <fputs@plt+0x48034>
    b74c:	bl	57784 <fputs@plt+0x53d28>
    b750:	vmlal.u<illegal width 8>	q8, d16, d2[0]
    b754:	blt	6d4778 <fputs@plt+0x6d0d1c>
    b758:	andcs	lr, r0, r4, asr #20
    b75c:			; <UNDEFINED> instruction: 0xf8a16093
    b760:			; <UNDEFINED> instruction: 0xf85d0001
    b764:	ldrbmi	r4, [r0, -r4, lsl #22]!
    b768:	bl	72374 <fputs@plt+0x6e918>
    b76c:			; <UNDEFINED> instruction: 0xf85d02c2
    b770:	blt	6de388 <fputs@plt+0x6da92c>
    b774:			; <UNDEFINED> instruction: 0x47706053
    b778:	andeq	r0, r3, r6, ror r7
    b77c:	blx	d43b6 <fputs@plt+0xd095a>
    b780:			; <UNDEFINED> instruction: 0xf641f101
    b784:	vqdmlal.s<illegal width 8>	<illegal reg q8.5>, d27, d1[6]
    b788:	stmib	r0, {r1, r4, r5, r6, r8, r9, ip}^
    b78c:	ldrbmi	r3, [r0, -r7, lsl #2]!
    b790:	strcs	fp, [ip], #-1072	; 0xfffffbd0
    b794:	blx	5ebca <fputs@plt+0x5b16e>
    b798:	ldrbtmi	r4, [sp], #-260	; 0xfffffefc
    b79c:	stmdavs	ip!, {r1, sp, lr}^
    b7a0:	blne	517c08 <fputs@plt+0x5141ac>
    b7a4:	strtmi	r4, [r3], #-1025	; 0xfffffbff
    b7a8:			; <UNDEFINED> instruction: 0x618422b1
    b7ac:	subvs	r6, r2, r9, lsr #1
    b7b0:	andseq	pc, r4, #-1073741824	; 0xc0000000
    b7b4:	tstcc	ip, #48, 24	; 0x3000
    b7b8:	smlalbtvs	r6, r3, r2, r0
    b7bc:	addvs	r2, r3, r0, lsl #6
    b7c0:	ldrbmi	r6, [r0, -r3, lsl #2]!
    b7c4:	andeq	r0, r3, sl, lsl #14
    b7c8:	svclt	0x0018380a
    b7cc:	ldrbmi	r2, [r0, -r1]!
    b7d0:	blcs	fec658e4 <fputs@plt+0xfec61e88>
    b7d4:	stmdavc	r3, {r0, r2, ip, lr, pc}
    b7d8:	ldrdle	r2, [fp], -r1
    b7dc:	andeq	pc, sl, pc, rrx
    b7e0:	stmibvs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    b7e4:	mvnne	pc, #68157440	; 0x4100000
    b7e8:	cmnne	r2, #-1342177268	; 0xb000000c	; <UNPREDICTABLE>
    b7ec:			; <UNDEFINED> instruction: 0xd1f2429a
    b7f0:	ldrbmi	r2, [r0, -r0]!
    b7f4:	mlacc	ip, r0, r8, pc	; <UNPREDICTABLE>
    b7f8:	ldrsbtle	r2, [r9], #178	; 0xb2
    b7fc:	blcs	26210 <fputs@plt+0x227b4>
    b800:			; <UNDEFINED> instruction: 0xf06fbf0c
    b804:	andcs	r0, r0, sl
    b808:	svclt	0x00004770
    b80c:	mvnsmi	lr, sp, lsr #18
    b810:	bvs	fe11535c <fputs@plt+0xfe111900>
    b814:	strteq	pc, [r0], -r4, asr #5
    b818:	andvs	r4, r6, r0, lsr sp
    b81c:	stmiblt	ip, {r0, r2, r3, r4, r5, r6, sl, lr}^
    b820:	stmib	r0, {r0, r1, r2, r3, r5, r8, sl, fp, lr}^
    b824:	ldrbtmi	r2, [sp], #-1025	; 0xfffffbff
    b828:	blne	4a59e0 <fputs@plt+0x4a1f84>
    b82c:	cmpvs	r3, r3, lsl r4
    b830:	cmple	r3, r0, lsl #18
    b834:			; <UNDEFINED> instruction: 0x33204c2b
    b838:	streq	pc, [r4, #-256]!	; 0xffffff00
    b83c:	ldrbtmi	r6, [ip], #-193	; 0xffffff3f
    b840:	tsteq	r8, r0, lsl #2	; <UNPREDICTABLE>
    b844:	movwcs	r6, #259	; 0x103
    b848:	stmib	r4, {r1, r9, sp, lr}^
    b84c:	orrvs	r5, r3, r2, lsl #2
    b850:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b854:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    b858:	bllt	fe465884 <fputs@plt+0xfe461e28>
    b85c:	ldrd	pc, [ip], pc	; <UNPREDICTABLE>
    b860:	strcc	pc, [r0, r2, lsr #11]
    b864:	addvs	r3, r1, ip, lsr #30
    b868:	strdvs	r4, [r1, #78]	; 0x4e
    b86c:	ldmib	lr, {r0, r6, r7, sp, lr}^
    b870:	orrvs	r5, r1, r4, lsl #24
    b874:	streq	lr, [ip], #-2816	; 0xfffff500
    b878:	ldrmi	r6, [sp], #-517	; 0xfffffdfb
    b87c:	stmdaeq	r4!, {r2, r8, ip, sp, lr, pc}
    b880:	andhi	pc, r8, lr, asr #17
    b884:	abseqe	f7, f5
    b888:	and	pc, r4, r0, asr #17
    b88c:	vmlaeq.f64	d14, d7, d12
    b890:	bne	ffee3dac <fputs@plt+0xffee0350>
    b894:	tstvs	r5, r0, lsr #10
    b898:	strcc	pc, [r0, #1103]	; 0x44f
    b89c:			; <UNDEFINED> instruction: 0xf10e6245
    b8a0:			; <UNDEFINED> instruction: 0xf8400520
    b8a4:	stmib	r4, {r2, r3, sp, lr}^
    b8a8:	mvnvs	r2, r1, lsl #2
    b8ac:	vmlspl.f16	s28, s9, s8	; <UNPREDICTABLE>
    b8b0:	adcvs	r6, r1, #225	; 0xe1
    b8b4:	eorvs	r6, r3, #1073741864	; 0x40000028
    b8b8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b8bc:	msreq	CPSR_fs, r3, lsl #2
    b8c0:	blmi	3057a8 <fputs@plt+0x301d4c>
    b8c4:	stmdami	fp, {r2, r3, r4, r5, r9, sp}
    b8c8:	stmiapl	fp!, {r0, r8, sp}^
    b8cc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    b8d0:	svc	0x006ef7f7
    b8d4:			; <UNDEFINED> instruction: 0xf7f82001
    b8d8:	svclt	0x0000e89e
    b8dc:	andeq	pc, r2, ip, asr r5	; <UNPREDICTABLE>
    b8e0:	andeq	r0, r3, lr, ror r6
    b8e4:	andeq	r0, r3, r6, ror #12
    b8e8:	andeq	pc, r2, r6, ror #19
    b8ec:	andeq	r0, r3, ip, lsr r6
    b8f0:	andeq	r0, r0, ip, ror #4
    b8f4:	andeq	r9, r1, ip, asr r4
    b8f8:	tstcs	r1, r7, lsl #24
    b8fc:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
    b900:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
    b904:	strtmi	r4, [r0], -r3, lsl #12
    b908:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    b90c:			; <UNDEFINED> instruction: 0xf7f76800
    b910:			; <UNDEFINED> instruction: 0x2001efb2
    b914:	ldmda	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b918:	andeq	pc, r2, sl, ror r4	; <UNPREDICTABLE>
    b91c:	andeq	r0, r0, ip, ror #4
    b920:	andeq	r9, r1, lr, asr r4
    b924:	ldrblt	r6, [r0, #-2114]!	; 0xfffff7be
    b928:			; <UNDEFINED> instruction: 0x4dac2ab1
    b92c:	strmi	fp, [r4], -r4, lsl #1
    b930:	andle	r4, r6, sp, ror r4
    b934:	blcs	ff4699c8 <fputs@plt+0xff465f6c>
    b938:			; <UNDEFINED> instruction: 0xf04fd03e
    b93c:			; <UNDEFINED> instruction: 0xf7ff30ff
    b940:	stmibvs	r1, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    b944:	mvnne	pc, #68157440	; 0x4100000
    b948:	cmnne	r2, #-1342177268	; 0xb000000c	; <UNPREDICTABLE>
    b94c:			; <UNDEFINED> instruction: 0xd1f14299
    b950:			; <UNDEFINED> instruction: 0xf64a6a02
    b954:			; <UNDEFINED> instruction: 0xf6ca23ab
    b958:			; <UNDEFINED> instruction: 0xf5b223aa
    b95c:	blx	fe8eb636 <fputs@plt+0xfe8e7bda>
    b960:	b	13d0570 <fputs@plt+0x13ccb14>
    b964:	vmin.s8	q0, q8, <illegal reg q1.5>
    b968:	ldmmi	sp, {r0, r1, r2, r3, r8, pc}
    b96c:			; <UNDEFINED> instruction: 0xf7f74478
    b970:	ldmibmi	ip, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b974:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    b978:			; <UNDEFINED> instruction: 0xf7f74610
    b97c:	ldmmi	sl, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    b980:	tstcs	r0, r1, lsl #4
    b984:			; <UNDEFINED> instruction: 0xf7ff4478
    b988:			; <UNDEFINED> instruction: 0xf7f7fbbd
    b98c:	ldmibmi	r7, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b990:	ldrbtmi	r2, [r9], #-1
    b994:	ldc	7, cr15, [r8, #988]	; 0x3dc
    b998:	blx	d45d2 <fputs@plt+0xd0b76>
    b99c:	bvs	1c1d1bc <fputs@plt+0x1c19760>
    b9a0:			; <UNDEFINED> instruction: 0xf9acf7ff
    b9a4:	stmibvs	r2!, {r1, r4, r7, r8, fp, lr}
    b9a8:	ldrbtmi	r2, [r9], #-1
    b9ac:	stc	7, cr15, [ip, #988]	; 0x3dc
    b9b0:	stmdavs	r2!, {r4, r7, r8, fp, lr}
    b9b4:	subs	r4, sl, r9, ror r4
    b9b8:	mlacc	ip, r4, r8, pc	; <UNPREDICTABLE>
    b9bc:	blcs	ff4a645c <fputs@plt+0xff4a2a00>
    b9c0:	mcrcs	0, 0, sp, cr0, cr11, {2}
    b9c4:	bcs	fec7fcb0 <fputs@plt+0xfec7c254>
    b9c8:	stmibvs	r2!, {r0, r1, r2, r8, ip, lr, pc}^
    b9cc:	mvnne	pc, #68157440	; 0x4100000
    b9d0:	cmnne	r2, #-1342177268	; 0xb000000c	; <UNPREDICTABLE>
    b9d4:			; <UNDEFINED> instruction: 0xf000429a
    b9d8:	stmmi	r7, {r0, r4, r5, r7, pc}
    b9dc:			; <UNDEFINED> instruction: 0xf7f74478
    b9e0:	stmibmi	r6, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    b9e4:	andcs	r2, r1, r2, lsl #4
    b9e8:			; <UNDEFINED> instruction: 0xf7f74479
    b9ec:	stmmi	r4, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    b9f0:	tstcs	r0, r2, lsl #4
    b9f4:			; <UNDEFINED> instruction: 0xf7ff4478
    b9f8:			; <UNDEFINED> instruction: 0xf7f7fb85
    b9fc:	bmi	fe087824 <fputs@plt+0xfe083dc8>
    ba00:	stmibmi	r1, {r0, sp}
    ba04:	cfstrsmi	mvf4, [r1, #488]	; 0x1e8
    ba08:			; <UNDEFINED> instruction: 0xf7f74479
    ba0c:	stmibmi	r0, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    ba10:	ldrbtmi	r2, [sp], #-1
    ba14:			; <UNDEFINED> instruction: 0xf7f74479
    ba18:	bvs	1846f80 <fputs@plt+0x1843524>
    ba1c:			; <UNDEFINED> instruction: 0xf96ef7ff
    ba20:	andcs	r4, r1, ip, ror r9
    ba24:			; <UNDEFINED> instruction: 0xf7f74479
    ba28:	stmdbvs	r8!, {r4, r6, r8, sl, fp, sp, lr, pc}^
    ba2c:			; <UNDEFINED> instruction: 0xf966f7ff
    ba30:	bvs	89e01c <fputs@plt+0x89a5c0>
    ba34:	ldrbtmi	r2, [r9], #-1
    ba38:	stcl	7, cr15, [r6, #-988]	; 0xfffffc24
    ba3c:	stmdavs	r2!, {r0, r1, r2, r4, r5, r6, r8, fp, lr}^
    ba40:	ldrbtmi	r2, [r9], #-1
    ba44:	stcl	7, cr15, [r0, #-988]	; 0xfffffc24
    ba48:	ldmdbmi	r5!, {r0, r1, r3, r5, r6, r8, fp, sp, lr}^
    ba4c:	ldrmi	r2, [ip], #-1
    ba50:			; <UNDEFINED> instruction: 0xf7f74479
    ba54:	bvs	1846f44 <fputs@plt+0x18434e8>
    ba58:			; <UNDEFINED> instruction: 0xf950f7ff
    ba5c:	bvs	89e028 <fputs@plt+0x89a5cc>
    ba60:	ldrbtmi	r2, [r9], #-1
    ba64:	ldc	7, cr15, [r0, #-988]!	; 0xfffffc24
    ba68:	stmdavs	r2!, {r0, r1, r2, r3, r5, r6, r8, fp, lr}^
    ba6c:	andcs	r4, r1, r9, ror r4
    ba70:	pop	{r2, ip, sp, pc}
    ba74:			; <UNDEFINED> instruction: 0xf7f74070
    ba78:	cdpcs	13, 0, cr11, cr0, cr5, {1}
    ba7c:	addshi	pc, r8, r0, asr #32
    ba80:	strhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
    ba84:	addslt	fp, fp, #372736	; 0x5b000
    ba88:	svcvs	0x00dcf5b3
    ba8c:	addhi	pc, sl, r0, lsl #4
    ba90:	strhle	r2, [r6, #-161]!	; 0xffffff5f
    ba94:			; <UNDEFINED> instruction: 0xf64169e2
    ba98:	stmdami	r4!, {r0, r3, r5, r6, r7, r8, r9, ip}^
    ba9c:	cmnne	r2, #-1342177268	; 0xb000000c	; <UNPREDICTABLE>
    baa0:	ldrbtmi	r4, [r8], #-666	; 0xfffffd66
    baa4:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
    baa8:	strls	r2, [r3, #-1282]	; 0xfffffafe
    baac:	svc	0x002ef7f7
    bab0:	andcs	r4, r1, pc, asr r9
    bab4:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    bab8:	stc	7, cr15, [r6, #-988]	; 0xfffffc24
    babc:			; <UNDEFINED> instruction: 0x462a485d
    bac0:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    bac4:	blx	7c9aca <fputs@plt+0x7c606e>
    bac8:	svc	0x0020f7f7
    bacc:	orrsle	r2, r6, r0, lsl #28
    bad0:	andcs	r4, r1, r9, asr sl
    bad4:	ldrbtmi	r4, [sl], #-2393	; 0xfffff6a7
    bad8:			; <UNDEFINED> instruction: 0xf7f74479
    badc:	ldmdbmi	r8, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    bae0:	ldrbtmi	r2, [r9], #-1
    bae4:	ldcl	7, cr15, [r0], #988	; 0x3dc
    bae8:			; <UNDEFINED> instruction: 0xf7ff6a60
    baec:	ldmdbmi	r5, {r0, r1, r2, r8, fp, ip, sp, lr, pc}^
    baf0:	andcs	r6, r1, r2, lsr #18
    baf4:			; <UNDEFINED> instruction: 0xf7f74479
    baf8:	ldmdbmi	r3, {r3, r5, r6, r7, sl, fp, sp, lr, pc}^
    bafc:	andcs	r6, r1, r2, ror #16
    bb00:			; <UNDEFINED> instruction: 0xf7f74479
    bb04:	stmibvs	r5!, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    bb08:	andlt	fp, r4, sp, lsl #18
    bb0c:			; <UNDEFINED> instruction: 0xf8b4bd70
    bb10:	movwcs	r1, #45	; 0x2d
    bb14:	andcs	r6, r1, r2, ror #18
    bb18:	stmdbmi	ip, {r2, r3, r6, r9, fp, ip, sp, pc}^
    bb1c:	strls	r1, [r0, #-2733]	; 0xfffff553
    bb20:	adclt	r4, r4, #2030043136	; 0x79000000
    bb24:	ldcl	7, cr15, [r0], {247}	; 0xf7
    bb28:			; <UNDEFINED> instruction: 0x232c4949
    bb2c:	andseq	pc, r1, #1325400064	; 0x4f000000
    bb30:	strls	r4, [r0], #-1145	; 0xfffffb87
    bb34:			; <UNDEFINED> instruction: 0xf7f72001
    bb38:	strb	lr, [r6, r8, asr #25]!
    bb3c:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    bb40:	mcr	7, 7, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    bb44:	andcs	r4, r1, #68, 18	; 0x110000
    bb48:			; <UNDEFINED> instruction: 0x46104479
    bb4c:	ldc	7, cr15, [ip], #988	; 0x3dc
    bb50:	andcs	r4, r1, #4325376	; 0x420000
    bb54:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    bb58:	blx	ff549b5c <fputs@plt+0xff546100>
    bb5c:	mrc	7, 6, APSR_nzcv, cr6, cr7, {7}
    bb60:	ldmdami	pc!, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    bb64:			; <UNDEFINED> instruction: 0xf7f74478
    bb68:	ldmdbmi	lr!, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    bb6c:	andcs	r2, r1, r2, lsl #4
    bb70:			; <UNDEFINED> instruction: 0xf7f74479
    bb74:	ldmdami	ip!, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    bb78:	andcs	r4, r2, #51380224	; 0x3100000
    bb7c:			; <UNDEFINED> instruction: 0xf7ff4478
    bb80:			; <UNDEFINED> instruction: 0xf7f7fac1
    bb84:	str	lr, [r3, r4, asr #29]!
    bb88:			; <UNDEFINED> instruction: 0x46334a38
    bb8c:	ldrtcs	r4, [ip], #-2104	; 0xfffff7c8
    bb90:	stmdapl	r8!, {r1, r3, r4, r5, r6, sl, lr}
    bb94:	strls	r2, [r0], #-257	; 0xfffffeff
    bb98:			; <UNDEFINED> instruction: 0xf7f76800
    bb9c:	andcs	lr, r1, ip, ror #28
    bba0:	svc	0x0038f7f7
    bba4:	ldmeq	fp, {r0, r1, r4, r5, r9, fp, lr}^
    bba8:	ldrbcs	r4, [ip], #2097	; 0x831
    bbac:			; <UNDEFINED> instruction: 0xe7f0447a
    bbb0:			; <UNDEFINED> instruction: 0xf43f2ab1
    bbb4:	ldmdami	r0!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    bbb8:			; <UNDEFINED> instruction: 0xf7f74478
    bbbc:	stmdbmi	pc!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    bbc0:	andcs	r2, r1, r2, lsl #4
    bbc4:			; <UNDEFINED> instruction: 0xf7f74479
    bbc8:	stmdami	sp!, {r7, sl, fp, sp, lr, pc}
    bbcc:	tstcs	r0, r2, lsl #4
    bbd0:			; <UNDEFINED> instruction: 0xf7ff4478
    bbd4:			; <UNDEFINED> instruction: 0xf7f7fa97
    bbd8:			; <UNDEFINED> instruction: 0xe710ee9a
    bbdc:	andeq	pc, r2, r8, asr #8
    bbe0:	andeq	r9, r1, r8, asr r4
    bbe4:	andeq	r9, r1, r6, ror r4
    bbe8:	andeq	pc, r2, r4, asr #17
    bbec:	andeq	r7, r1, r6, lsl #23
    bbf0:	andeq	r9, r1, r6, asr r4
    bbf4:	andeq	r9, r1, r0, ror #8
    bbf8:	andeq	r9, r1, r8, ror #7
    bbfc:	andeq	r9, r1, r4, lsl #8
    bc00:	andeq	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    bc04:	andeq	r9, r1, r4, lsr #8
    bc08:	andeq	r9, r1, r8, lsr #8
    bc0c:	muleq	r3, r2, r4
    bc10:	andeq	r9, r1, r0, lsr r4
    bc14:	andeq	r9, r1, r8, lsr r4
    bc18:	andeq	r9, r1, lr, lsr r4
    bc1c:	andeq	r9, r1, lr, asr #8
    bc20:	andeq	r9, r1, ip, asr r4
    bc24:	andeq	r9, r1, r2, ror #8
    bc28:	andeq	r9, r1, r4, ror r4
    bc2c:	andeq	r9, r1, r2, lsr #6
    bc30:	andeq	r9, r1, r6, lsr r3
    bc34:	andeq	pc, r2, r6, lsl #15
    bc38:	andeq	r9, r1, r6, lsr #8
    bc3c:	andeq	r9, r1, r8, asr r3
    bc40:	andeq	r7, r1, r6, lsr sl
    bc44:	andeq	r9, r1, ip, lsl #6
    bc48:	andeq	r9, r1, r4, lsl r3
    bc4c:	andeq	r9, r1, r0, ror #7
    bc50:	strdeq	r9, [r1], -r4
    bc54:	andeq	r9, r1, r6, lsl #5
    bc58:	andeq	r9, r1, r4, lsr #5
    bc5c:	strdeq	pc, [r2], -r2
    bc60:	andeq	r9, r1, r0, ror #4
    bc64:	andeq	r9, r1, ip, ror r2
    bc68:	andeq	pc, r2, ip, asr #13
    bc6c:	andeq	r9, r1, r0, lsl #4
    bc70:	andeq	r0, r0, ip, ror #4
    bc74:	andeq	r9, r1, r4, ror #3
    bc78:	andeq	r9, r1, ip, lsl #4
    bc7c:	andeq	r9, r1, r8, lsr #4
    bc80:	andeq	pc, r2, r8, ror r6	; <UNPREDICTABLE>
    bc84:	stmiblt	fp!, {r0, r1, r7, r9, fp, sp, lr}
    bc88:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    bc8c:	orrslt	r6, r3, fp, lsl r8
    bc90:			; <UNDEFINED> instruction: 0x2001f8b3
    bc94:	blt	14943e4 <fputs@plt+0x1490988>
    bc98:	bcs	1386e8 <fputs@plt+0x134c8c>
    bc9c:	ldmne	fp, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
    bca0:			; <UNDEFINED> instruction: 0xf8024602
    bca4:	bne	fe6d395c <fputs@plt+0xfe6cff00>
    bca8:	subcs	fp, r0, #372736	; 0x5b000
    bcac:	eorcc	pc, sp, r0, lsr #17
    bcb0:	eorcs	pc, pc, r0, lsl #17
    bcb4:			; <UNDEFINED> instruction: 0xf1004770
    bcb8:			; <UNDEFINED> instruction: 0xe7e90330
    bcbc:	andeq	r0, r3, sl, lsl r2
    bcc0:	cfldr32mi	mvfx11, [r3], {56}	; 0x38
    bcc4:	orrslt	r4, r8, ip, ror r4
    bcc8:	ldmdavc	fp, {r0, r1, sl, fp, sp, lr}
    bccc:	stmdavs	r3, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    bcd0:	stmdblt	fp!, {r1, r7, fp, sp, lr}
    bcd4:	stmibvs	r0, {r1, r3, r4, r5, r8, fp, ip, sp, pc}^
    bcd8:	svclt	0x00183800
    bcdc:	ldclt	0, cr2, [r8, #-4]!
    bce0:	andcs	fp, r1, sl, lsl #2
    bce4:	stmdbvs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    bce8:	rscsle	r2, r4, r0, lsl #22
    bcec:	ldrb	r2, [r9, r1]!
    bcf0:	rscscc	pc, pc, pc, asr #32
    bcf4:	stcmi	13, cr11, [r7, #-224]	; 0xffffff20
    bcf8:	stfvss	f2, [r3, #-4]
    bcfc:	stmdbpl	r0!, {r1, r2, r9, fp, lr}^
    bd00:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    bd04:	ldc	7, cr15, [r6, #988]!	; 0x3dc
    bd08:	rscscc	pc, pc, pc, asr #32
    bd0c:	svclt	0x0000bd38
    bd10:	strheq	pc, [r2], -r4	; <UNPREDICTABLE>
    bd14:	andeq	r0, r0, ip, ror #4
    bd18:	andeq	r9, r1, r8, asr #4
    bd1c:	blcs	b94e4 <fputs@plt+0xb5a88>
    bd20:	addlt	r4, r3, sl, lsl pc
    bd24:	mcrls	4, 0, r4, cr8, cr15, {3}
    bd28:	blcs	ffd48 <fputs@plt+0xfc2ec>
    bd2c:	andsle	r4, r6, ip, lsl r6
    bd30:	andle	r2, r8, r1, lsl #22
    bd34:	ldcllt	0, cr11, [r0, #12]!
    bd38:	movwcs	r9, #51721	; 0xca09
    bd3c:	andeq	pc, r2, r3, lsl #22
    bd40:	andlt	r6, r3, r6, lsl #5
    bd44:	mrcne	13, 3, fp, cr3, cr0, {7}
    bd48:	svclt	0x00182e04
    bd4c:	stmdale	sp, {r0, r8, r9, fp, sp}
    bd50:	movwcs	r9, #51721	; 0xca09
    bd54:	andeq	pc, r2, r3, lsl #22
    bd58:	andlt	r6, r3, r6, asr #4
    bd5c:	bls	27b524 <fputs@plt+0x277ac8>
    bd60:	blx	d499a <fputs@plt+0xd0f3e>
    bd64:	sbcvs	r0, r6, #2
    bd68:	ldcllt	0, cr11, [r0, #12]!
    bd6c:	ldrmi	r4, [r5], -r8, lsl #16
    bd70:	strmi	r4, [fp], -r8, lsl #20
    bd74:	ldmdapl	r8!, {r0, r5, r9, sl, lr}
    bd78:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bd7c:	stmdavs	r0, {r9, sl, ip, lr}
    bd80:	ldcl	7, cr15, [r8, #-988]!	; 0xfffffc24
    bd84:			; <UNDEFINED> instruction: 0xf7f74620
    bd88:	svclt	0x0000ee46
    bd8c:	andeq	pc, r2, r4, asr r0	; <UNPREDICTABLE>
    bd90:	andeq	r0, r0, ip, ror #4
    bd94:	andeq	r9, r1, r4, lsr #4
    bd98:	ldrblt	r4, [r0, #-2836]!	; 0xfffff4ec
    bd9c:	ldmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    bda0:	andsle	r2, r2, r1, lsl #16
    bda4:	tstle	lr, r2, lsl #16
    bda8:			; <UNDEFINED> instruction: 0x26004c11
    bdac:	ldrbcs	r4, [ip, #2065]	; 0x811
    bdb0:	ldrbtmi	r4, [ip], #-2321	; 0xfffff6ef
    bdb4:	ldrbtmi	r4, [r8], #-2577	; 0xfffff5ef
    bdb8:	stmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
    bdbc:	ldrbtmi	r4, [sl], #-7
    bdc0:	stmib	r3, {r1, r2, r3, r4, sp, lr}^
    bdc4:	sbcsvs	r1, sp, #-1879048192	; 0x90000000
    bdc8:	stmdami	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    bdcc:	stmdbmi	sp, {r8, sl, sp}
    bdd0:	bmi	354ec8 <fputs@plt+0x35146c>
    bdd4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    bdd8:	ldrbtmi	r6, [sl], #-472	; 0xfffffe28
    bddc:	stmib	r3, {r0, r2, r3, r4, r9, sp, lr}^
    bde0:	sbcsvs	r1, ip, #-1879048192	; 0x90000000
    bde4:			; <UNDEFINED> instruction: 0xf7ffbd70
    bde8:	svclt	0x0000fd87
    bdec:	andeq	r0, r3, r8, lsl #2
    bdf0:			; <UNDEFINED> instruction: 0xfffff973
    bdf4:			; <UNDEFINED> instruction: 0xfffff8bf
    bdf8:			; <UNDEFINED> instruction: 0xfffffec9
    bdfc:			; <UNDEFINED> instruction: 0xfffffa4b
    be00:			; <UNDEFINED> instruction: 0xffffff45
    be04:			; <UNDEFINED> instruction: 0xfffff9a3
    be08:			; <UNDEFINED> instruction: 0xfffff9b3
    be0c:	mvnsmi	lr, sp, lsr #18
    be10:	bmi	71d858 <fputs@plt+0x719dfc>
    be14:	blmi	73802c <fputs@plt+0x7345d0>
    be18:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    be1c:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx15
    be20:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    be24:	movwls	r6, #14363	; 0x381b
    be28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    be2c:	ldcl	7, cr15, [r8, #988]!	; 0x3dc
    be30:	stmdbge	r2, {r8, r9, sp}
    be34:			; <UNDEFINED> instruction: 0x46052210
    be38:	eorvs	r4, fp, r0, lsr #12
    be3c:	ldc	7, cr15, [r6], {247}	; 0xf7
    be40:	ldmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
    be44:	adcmi	r9, r3, #2048	; 0x800
    be48:	bmi	47fe80 <fputs@plt+0x47c424>
    be4c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    be50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    be54:	subsmi	r9, sl, r3, lsl #22
    be58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    be5c:	andlt	sp, r4, r0, lsl r1
    be60:	ldrhhi	lr, [r0, #141]!	; 0x8d
    be64:	ldrtmi	r4, [fp], -fp, lsl #16
    be68:	tstcs	r1, fp, lsl #20
    be6c:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    be70:	strhi	lr, [r0], #-2509	; 0xfffff633
    be74:			; <UNDEFINED> instruction: 0xf7f76800
    be78:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    be7c:	stcl	7, cr15, [sl, #988]	; 0x3dc
    be80:	stcl	7, cr15, [r4], #988	; 0x3dc
    be84:	andeq	lr, r2, lr, asr pc
    be88:	andeq	r0, r0, r4, ror #4
    be8c:	andeq	lr, r2, r6, asr pc
    be90:	andeq	lr, r2, sl, lsr #30
    be94:	andeq	r0, r0, ip, ror #4
    be98:	andeq	r6, r1, r6, asr #5
    be9c:	svcmi	0x00f0e92d
    bea0:	stc	6, cr4, [sp, #-12]!
    bea4:	strmi	r8, [pc], -r8, lsl #22
    bea8:	strbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    beac:			; <UNDEFINED> instruction: 0xf8df4638
    beb0:	strcs	r1, [r0], #-1516	; 0xfffffa14
    beb4:	bcc	fe4476dc <fputs@plt+0xfe443c80>
    beb8:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    bebc:	adclt	r4, fp, sl, ror r4
    bec0:	ldmpl	r3, {r0, r3, r4, r5, r6, sl, lr}^
    bec4:			; <UNDEFINED> instruction: 0x9329681b
    bec8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    becc:			; <UNDEFINED> instruction: 0xf7f7940a
    bed0:			; <UNDEFINED> instruction: 0xf8dfebe2
    bed4:	ldrbtmi	r3, [fp], #-1488	; 0xfffffa30
    bed8:	stmdacs	r0, {r0, r3, r8, r9, ip, pc}
    bedc:	addshi	pc, r3, #0
    bee0:	strbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    bee4:			; <UNDEFINED> instruction: 0xf8dfa90d
    bee8:	cfsh32	mvfx3, mvfx9, #-28
    beec:	ldrbtmi	r0, [sl], #-2704	; 0xfffff570
    bef0:	adccc	r9, r8, #8, 4	; 0x80000000
    bef4:			; <UNDEFINED> instruction: 0x3324447b
    bef8:	bne	fe447728 <fputs@plt+0xfe443ccc>
    befc:	bcs	447730 <fputs@plt+0x443cd4>
    bf00:	vmla.f32	s20, s18, s20
    bf04:	ssatmi	r3, #4, r0, lsl #20
    bf08:	bcs	447738 <fputs@plt+0x443cdc>
    bf0c:	cdp	4, 0, cr9, cr8, cr4, {0}
    bf10:	vmov	r7, s18
    bf14:	andcs	r3, sl, #144, 20	; 0x90000
    bf18:	bne	fe447788 <fputs@plt+0xfe443d2c>
    bf1c:	beq	44778c <fputs@plt+0x443d30>
    bf20:	stc	7, cr15, [lr], #988	; 0x3dc
    bf24:	vsub.i8	d18, d0, d0
    bf28:			; <UNDEFINED> instruction: 0xf8df81bc
    bf2c:	bge	2d1544 <fputs@plt+0x2cdae8>
    bf30:			; <UNDEFINED> instruction: 0xf10b980a
    bf34:	ldrbtmi	r0, [r9], #-2817	; 0xfffff4ff
    bf38:	ldcl	7, cr15, [r2], {247}	; 0xf7
    bf3c:	rscle	r2, r8, r0, lsl #16
    bf40:	ldrbls	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    bf44:			; <UNDEFINED> instruction: 0xf8df2700
    bf48:	cfstr32ge	mvfx3, [ip], {112}	; 0x70
    bf4c:			; <UNDEFINED> instruction: 0x46b844f9
    bf50:	andls	r4, sl, fp, ror r4
    bf54:	ands	r9, r2, r5, lsl #6
    bf58:	svceq	0x0000f1b8
    bf5c:	orrshi	pc, ip, r0, asr #32
    bf60:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    bf64:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx2
    bf68:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    bf6c:			; <UNDEFINED> instruction: 0xf98cf7ff
    bf70:	vmull.p8	<illegal reg q8.5>, d0, d7
    bf74:			; <UNDEFINED> instruction: 0xf04f81ef
    bf78:	andcs	r0, r0, r1, lsl #16
    bf7c:	strtmi	r9, [r2], -sl
    bf80:			; <UNDEFINED> instruction: 0xf7f74649
    bf84:	strmi	lr, [r6], -lr, lsr #25
    bf88:	sbcle	r2, r2, r0, lsl #16
    bf8c:	blcs	8e9fa0 <fputs@plt+0x8e6544>
    bf90:			; <UNDEFINED> instruction: 0xf1b8d0bf
    bf94:	eorsle	r0, r7, r1, lsl #30
    bf98:			; <UNDEFINED> instruction: 0xf1a8ddde
    bf9c:	blcs	4cbac <fputs@plt+0x49150>
    bfa0:	svccs	0x0008d87b
    bfa4:	svccs	0x0003dc76
    bfa8:	mrc	13, 0, sp, cr8, cr7, {3}
    bfac:			; <UNDEFINED> instruction: 0x46301a10
    bfb0:			; <UNDEFINED> instruction: 0xf7ff465a
    bfb4:			; <UNDEFINED> instruction: 0xf8dfff2b
    bfb8:	ldrbtmi	r3, [fp], #-1288	; 0xfffffaf8
    bfbc:			; <UNDEFINED> instruction: 0x46056a1b
    bfc0:	mnfep	f3, f3
    bfc4:			; <UNDEFINED> instruction: 0x463a0a90
    bfc8:	ldrmi	r9, [r8, r4, lsl #18]
    bfcc:	ldrbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    bfd0:	bls	11d8e4 <fputs@plt+0x119e88>
    bfd4:	strls	r4, [r0, #-1150]	; 0xfffffb82
    bfd8:	bne	447840 <fputs@plt+0x443de4>
    bfdc:	ldrbmi	r9, [sl], -r1, lsl #4
    bfe0:	beq	fe447848 <fputs@plt+0xfe443dec>
    bfe4:			; <UNDEFINED> instruction: 0x47a869f5
    bfe8:	svceq	0x0003f1b8
    bfec:			; <UNDEFINED> instruction: 0xf04fbf18
    bff0:	bicle	r0, r2, r3, lsl #16
    bff4:	bvs	ffc32c0c <fputs@plt+0xffc2f1b0>
    bff8:	movwls	r3, #17153	; 0x4301
    bffc:	vhsub.s8	d4, d16, d3
    c000:			; <UNDEFINED> instruction: 0xf04f8217
    c004:	ldr	r0, [r8, r4, lsl #16]!
    c008:	blcs	2539fc <fputs@plt+0x24ffa0>
    c00c:	ldm	pc, {r0, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    c010:	adceq	pc, sl, r3, lsl r0	; <UNPREDICTABLE>
    c014:	rsbseq	r0, r3, r2, lsl #1
    c018:	subeq	r0, r7, r7, asr #32
    c01c:	subeq	r0, r7, r7, asr #32
    c020:	andeq	r0, sl, r7, asr #32
    c024:			; <UNDEFINED> instruction: 0xf8df00cf
    c028:	ldrbtmi	r3, [fp], #-1184	; 0xfffffb60
    c02c:	blcs	a66a0 <fputs@plt+0xa2c44>
    c030:	andhi	pc, lr, #64	; 0x40
    c034:	mrc	6, 0, r4, cr8, cr10, {2}
    c038:			; <UNDEFINED> instruction: 0xf7ff1a10
    c03c:			; <UNDEFINED> instruction: 0xf8dffee7
    c040:	ldrbtmi	r3, [fp], #-1164	; 0xfffffb74
    c044:	bcs	661b4 <fputs@plt+0x62758>
    c048:			; <UNDEFINED> instruction: 0xf0406018
    c04c:			; <UNDEFINED> instruction: 0xf8df815f
    c050:	ldrbtmi	r1, [r9], #-1152	; 0xfffffb80
    c054:	strtmi	r2, [r2], -r0, lsl #10
    c058:	strls	r4, [sl, #-1576]	; 0xfffff9d8
    c05c:			; <UNDEFINED> instruction: 0xf7f79106
    c060:	stmdacs	r0, {r6, sl, fp, sp, lr, pc}
    c064:	svcge	0x0055f43f
    c068:	stmdbls	r6, {r0, r1, fp, ip, sp, lr}
    c06c:			; <UNDEFINED> instruction: 0xf43f2b23
    c070:	qsaxmi	sl, r8, r0
    c074:	strls	r4, [sl, #-1570]	; 0xfffff9de
    c078:	ldc	7, cr15, [r2], #-988	; 0xfffffc24
    c07c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    c080:	svcge	0x0047f43f
    c084:	blcs	8ea098 <fputs@plt+0x8e663c>
    c088:	svcge	0x0043f43f
    c08c:			; <UNDEFINED> instruction: 0xf04f2f08
    c090:	stcle	8, cr0, [r8, #12]
    c094:			; <UNDEFINED> instruction: 0xf0002f0a
    c098:			; <UNDEFINED> instruction: 0xf10880de
    c09c:	strb	r0, [ip, -r1, lsl #16]!
    c0a0:	bne	447908 <fputs@plt+0x443eac>
    c0a4:			; <UNDEFINED> instruction: 0xf7ff465a
    c0a8:			; <UNDEFINED> instruction: 0xf8dffeb1
    c0ac:	ldrbtmi	r3, [fp], #-1064	; 0xfffffbd8
    c0b0:			; <UNDEFINED> instruction: 0x46056a1b
    c0b4:	mnfep	f3, f3
    c0b8:			; <UNDEFINED> instruction: 0x463a0a90
    c0bc:	ldrmi	r9, [r8, r4, lsl #18]
    c0c0:	ldreq	pc, [r4], #-2271	; 0xfffff721
    c0c4:	bls	114cd0 <fputs@plt+0x111274>
    c0c8:	strls	r4, [r0, #-1144]	; 0xfffffb88
    c0cc:	bne	447934 <fputs@plt+0x443ed8>
    c0d0:	ldrbmi	r9, [sl], -r1, lsl #4
    c0d4:	vnmla.f16	s12, s17, s10
    c0d8:			; <UNDEFINED> instruction: 0x47a80a90
    c0dc:	ldrbtmi	r4, [fp], #-3071	; 0xfffff401
    c0e0:	bcs	66250 <fputs@plt+0x627f4>
    c0e4:	andcs	fp, r0, #30, 30	; 0x78
    c0e8:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c0ec:			; <UNDEFINED> instruction: 0xf47f605a
    c0f0:			; <UNDEFINED> instruction: 0xf04faf44
    c0f4:	strb	r0, [r0, -r2, lsl #16]
    c0f8:	mrc	6, 0, r4, cr8, cr10, {2}
    c0fc:			; <UNDEFINED> instruction: 0xf7ff1a10
    c100:	blmi	ffe0bb1c <fputs@plt+0xffe080c0>
    c104:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c108:	addsvs	r2, r8, r1, lsl #20
    c10c:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    c110:	ldrbtmi	r4, [r9], #-2548	; 0xfffff60c
    c114:	ldmibmi	r4!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    c118:	cfmsub32	mvax0, mvfx4, mvfx11, mvfx2
    c11c:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    c120:			; <UNDEFINED> instruction: 0xf7ff9106
    c124:	ldclmi	8, cr15, [r1, #708]!	; 0x2c4
    c128:	ldrbtmi	r9, [sp], #-2310	; 0xfffff6fa
    c12c:	andcc	r6, r1, r8, lsr #1
    c130:	teqhi	r8, r0	; <UNPREDICTABLE>
    c134:	ldrtmi	r9, [r2], -r8, lsl #22
    c138:	addvc	pc, r4, r3, lsl #10
    c13c:			; <UNDEFINED> instruction: 0xf8a4f7ff
    c140:	ldrbtmi	r4, [fp], #-3051	; 0xfffff415
    c144:	subsvs	r1, r8, r2, asr #24
    c148:	orrhi	pc, r9, r0
    c14c:	addsmi	r6, r0, #11141120	; 0xaa0000
    c150:	subsvs	fp, sl, r8, lsr pc
    c154:	ldrbtmi	r4, [fp], #-3047	; 0xfffff419
    c158:	bcs	662c8 <fputs@plt+0x6286c>
    c15c:	rscshi	pc, r7, r0, asr #32
    c160:	ldrbtmi	r4, [r9], #-2533	; 0xfffff61b
    c164:	mrc	7, 0, lr, cr8, cr6, {3}
    c168:			; <UNDEFINED> instruction: 0x465a1a10
    c16c:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    c170:	blmi	ff8ded00 <fputs@plt+0xff8db2a4>
    c174:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    c178:	orrsvs	r6, r8, r1, asr r8
    c17c:			; <UNDEFINED> instruction: 0xf0002900
    c180:	stmibmi	r0!, {r0, r1, r2, r6, r8, pc}^
    c184:	movwcs	r2, #5376	; 0x1500
    c188:	ldrbtmi	r6, [r9], #-83	; 0xffffffad
    c18c:			; <UNDEFINED> instruction: 0xf7ff9106
    c190:	stmdbls	r6, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    c194:	strtmi	r4, [r2], -r8, lsr #12
    c198:			; <UNDEFINED> instruction: 0xf7f7950a
    c19c:	stmdbls	r6, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    c1a0:			; <UNDEFINED> instruction: 0xf43f2800
    c1a4:	stmdavc	r3, {r1, r2, r4, r5, r7, r9, sl, fp, sp, pc}
    c1a8:			; <UNDEFINED> instruction: 0xf47f2b23
    c1ac:	ldrt	sl, [r0], r2, ror #30
    c1b0:	bcs	fe447a18 <fputs@plt+0xfe443fbc>
    c1b4:	blmi	ff5145bc <fputs@plt+0xff510b60>
    c1b8:	beq	882fc <fputs@plt+0x848a0>
    c1bc:	movwls	r4, #29819	; 0x747b
    c1c0:	eorsge	pc, r0, r3, asr #17
    c1c4:	stmdaeq	ip!, {r1, r8, ip, sp, lr, pc}
    c1c8:	b	feb4a1ac <fputs@plt+0xfeb46750>
    c1cc:	vmull.p8	<illegal reg q8.5>, d0, d5
    c1d0:	bge	3ac5ec <fputs@plt+0x3a8b90>
    c1d4:	andcs	r4, r3, r9, lsr #12
    c1d8:	stmib	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c1dc:	vmlal.s8	q9, d0, d0
    c1e0:	andcs	r8, r0, r8, ror #1
    c1e4:	ldrbmi	r2, [r3], -r0, lsl #2
    c1e8:	smlabteq	r2, sp, r9, lr
    c1ec:	ldmdbls	sl, {r1, r4, r6, r9, sl, lr}
    c1f0:			; <UNDEFINED> instruction: 0xf7f79500
    c1f4:	vmovne	d10, lr, r3
    c1f8:			; <UNDEFINED> instruction: 0xf0004601
    c1fc:	ldmib	sp, {r0, r1, r2, r4, r5, r8, pc}^
    c200:			; <UNDEFINED> instruction: 0xf1b6671a
    c204:			; <UNDEFINED> instruction: 0xf1771f01
    c208:	vsubw.s8	q0, q0, d0
    c20c:	ldrtmi	r8, [r2], -r4, asr #1
    c210:	tstls	r6, r0, asr #12
    c214:	b	cca1f8 <fputs@plt+0xcc679c>
    c218:	blls	1f2638 <fputs@plt+0x1eebdc>
    c21c:	ldrtmi	r4, [r1], -r8, lsl #12
    c220:			; <UNDEFINED> instruction: 0xf7f7615e
    c224:			; <UNDEFINED> instruction: 0x4628eb98
    c228:	b	feeca20c <fputs@plt+0xfeec67b0>
    c22c:	bcc	fe447a94 <fputs@plt+0xfe444038>
    c230:			; <UNDEFINED> instruction: 0x200049b6
    c234:	andls	r4, sl, r2, lsr #12
    c238:			; <UNDEFINED> instruction: 0xf8c34479
    c23c:			; <UNDEFINED> instruction: 0xf7f7a028
    c240:			; <UNDEFINED> instruction: 0x4606eb50
    c244:			; <UNDEFINED> instruction: 0xf43f2800
    c248:	stmdavc	r3, {r2, r5, r6, r9, sl, fp, sp, pc}
    c24c:			; <UNDEFINED> instruction: 0xf43f2b23
    c250:			; <UNDEFINED> instruction: 0xf04fae60
    c254:	ldrtmi	r0, [r0], -r2, lsl #16
    c258:	bvs	447ac0 <fputs@plt+0x444064>
    c25c:	strcs	r4, [r0, #-4012]	; 0xfffff054
    c260:			; <UNDEFINED> instruction: 0x465a447f
    c264:			; <UNDEFINED> instruction: 0xf7ff4631
    c268:	blls	18b9b4 <fputs@plt+0x187f58>
    c26c:	ldrtmi	r4, [r9], -r2, lsr #12
    c270:	strmi	r9, [r4], sl, lsl #10
    c274:			; <UNDEFINED> instruction: 0xf8c32000
    c278:			; <UNDEFINED> instruction: 0xf7f7c010
    c27c:	stmdacs	r0, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    c280:	mcrge	4, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    c284:	blcs	8ea298 <fputs@plt+0x8e683c>
    c288:	mcrge	4, 2, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    c28c:	svceq	0x0002f1b8
    c290:			; <UNDEFINED> instruction: 0xf04fd12a
    c294:	strb	r0, [r4, r3, lsl #16]!
    c298:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c29c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    c2a0:	ldcmi	6, cr14, [ip], {107}	; 0x6b
    c2a4:	mrc	6, 0, r4, cr8, cr11, {2}
    c2a8:	ldrbtmi	r0, [ip], #-2704	; 0xfffff570
    c2ac:	bcs	447b14 <fputs@plt+0x4440b8>
    c2b0:	bvs	19326c8 <fputs@plt+0x192ec6c>
    c2b4:	cdp	7, 1, cr4, cr9, cr0, {5}
    c2b8:			; <UNDEFINED> instruction: 0xf7f70a90
    c2bc:	blmi	fe5c6674 <fputs@plt+0xfe5c2c18>
    c2c0:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c2c4:	subsle	r3, r8, r1, lsl #6
    c2c8:	blmi	1d5ed20 <fputs@plt+0x1d5b2c4>
    c2cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c2d0:	blls	a66340 <fputs@plt+0xa628e4>
    c2d4:			; <UNDEFINED> instruction: 0xf04f405a
    c2d8:	mrsle	r0, SPSR_mon
    c2dc:	eorlt	r9, fp, r4, lsl #16
    c2e0:	blhi	2475dc <fputs@plt+0x243b80>
    c2e4:	svchi	0x00f0e8bd
    c2e8:			; <UNDEFINED> instruction: 0x46224639
    c2ec:	strls	r2, [sl, #-0]
    c2f0:	b	ffdca2d4 <fputs@plt+0xffdc6878>
    c2f4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    c2f8:	cfmvdhrge	mvd11, pc
    c2fc:			; <UNDEFINED> instruction: 0xf04f7803
    c300:	strcs	r0, [sl, -r5, lsl #16]
    c304:			; <UNDEFINED> instruction: 0xf47f2b23
    c308:	str	sl, [r2], -r8, asr #28
    c30c:	strcs	r4, [r0, #-2436]	; 0xfffff67c
    c310:	strtmi	r4, [r2], -r8, lsr #12
    c314:	subsvs	r4, sp, r9, ror r4
    c318:	strls	r9, [sl, #-262]	; 0xfffffefa
    c31c:	b	ff84a300 <fputs@plt+0xff8468a4>
    c320:			; <UNDEFINED> instruction: 0xf43f2800
    c324:	stmdavc	r3, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, pc}
    c328:			; <UNDEFINED> instruction: 0xf43f2b23
    c32c:	stmdbls	r6, {r1, r4, r5, r6, r7, r8, sl, fp, sp, pc}
    c330:	ldmdbmi	ip!, {r0, r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}^
    c334:	strcs	r4, [r0, #-1145]	; 0xfffffb87
    c338:	strtmi	r4, [r8], -r2, lsr #12
    c33c:	qaddls	r6, sp, r6
    c340:			; <UNDEFINED> instruction: 0xf7f7950a
    c344:	stmdacs	r0, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    c348:	mcrge	4, 4, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    c34c:	ldmdbmi	r6!, {r0, r5, r6, r7, r8, sl, sp, lr, pc}^
    c350:			; <UNDEFINED> instruction: 0xe7f04479
    c354:	bcc	447bbc <fputs@plt+0x444160>
    c358:	bmi	1d1de20 <fputs@plt+0x1d1a3c4>
    c35c:	ldrbtmi	r4, [sl], #-2164	; 0xfffff78c
    c360:	tstcs	r1, r9, lsl #24
    c364:	stmib	sp, {r5, fp, ip, lr}^
    c368:	stmdavs	r0, {fp, ip, sp, pc}
    c36c:	b	fe0ca350 <fputs@plt+0xfe0c68f4>
    c370:			; <UNDEFINED> instruction: 0xf7f72001
    c374:			; <UNDEFINED> instruction: 0xf7f7eb50
    c378:	vnmla.f32	s28, s16, s21
    c37c:	bmi	1b5abc4 <fputs@plt+0x1b57168>
    c380:	ldrbtmi	r4, [sl], #-2155	; 0xfffff795
    c384:	tstcs	r1, r9, lsl #24
    c388:	stmdavs	r0, {r5, fp, ip, lr}
    c38c:	b	1cca370 <fputs@plt+0x1cc6914>
    c390:			; <UNDEFINED> instruction: 0xf7f72001
    c394:	stmdami	r8!, {r6, r8, r9, fp, sp, lr, pc}^
    c398:			; <UNDEFINED> instruction: 0xf7f74478
    c39c:			; <UNDEFINED> instruction: 0x4650eab8
    c3a0:	bl	e4a384 <fputs@plt+0xe46928>
    c3a4:	ldrtmi	r4, [r0], r5, ror #20
    c3a8:	bcc	447c10 <fputs@plt+0x4441b4>
    c3ac:	ldrbtmi	r4, [sl], #-2144	; 0xfffff7a0
    c3b0:	bls	286310 <fputs@plt+0x2828b4>
    c3b4:	ldmpl	r3, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
    c3b8:			; <UNDEFINED> instruction: 0xf7f7681c
    c3bc:	stmdavs	r0, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    c3c0:	svc	0x00faf7f6
    c3c4:			; <UNDEFINED> instruction: 0x46514633
    c3c8:	andls	r4, r0, #2097152	; 0x200000
    c3cc:			; <UNDEFINED> instruction: 0x46204a5c
    c3d0:			; <UNDEFINED> instruction: 0xf7f7447a
    c3d4:			; <UNDEFINED> instruction: 0x4650ea50
    c3d8:	bl	74a3bc <fputs@plt+0x746960>
    c3dc:	blmi	1532c08 <fputs@plt+0x152f1ac>
    c3e0:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    c3e4:	bl	74a3c8 <fputs@plt+0x74696c>
    c3e8:			; <UNDEFINED> instruction: 0xf7f66800
    c3ec:	ldrtmi	lr, [r3], -r6, ror #31
    c3f0:			; <UNDEFINED> instruction: 0x46024651
    c3f4:	bmi	14f0bfc <fputs@plt+0x14ed1a0>
    c3f8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    c3fc:	b	eca3e0 <fputs@plt+0xec6984>
    c400:			; <UNDEFINED> instruction: 0xf7f74650
    c404:	bmi	144702c <fputs@plt+0x14435d0>
    c408:	stmdami	r9, {r0, r1, r3, r4, r5, r9, sl, lr}^
    c40c:			; <UNDEFINED> instruction: 0xe7b9447a
    c410:	tstcs	r1, r9, lsl #24
    c414:	bmi	135e534 <fputs@plt+0x135aad8>
    c418:	bcc	447c80 <fputs@plt+0x444224>
    c41c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    c420:	andlt	pc, r0, sp, asr #17
    c424:			; <UNDEFINED> instruction: 0xf7f76800
    c428:	andcs	lr, r1, r6, lsr #20
    c42c:	b	ffcca410 <fputs@plt+0xffcc69b4>
    c430:	tstcs	r1, r9, lsl #26
    c434:	bmi	119f534 <fputs@plt+0x119bad8>
    c438:	bcc	447ca0 <fputs@plt+0x444244>
    c43c:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
    c440:	andlt	lr, r0, sp, asr #19
    c444:			; <UNDEFINED> instruction: 0xf7f76820
    c448:	andcs	lr, r1, r6, lsl sl
    c44c:	b	ff8ca430 <fputs@plt+0xff8c69d4>
    c450:	strmi	r4, [r0], r0, asr #20
    c454:	bcc	447cbc <fputs@plt+0x444260>
    c458:	ldrbtmi	r4, [sl], #-2101	; 0xfffff7cb
    c45c:	bmi	fc6264 <fputs@plt+0xfc2808>
    c460:	mrc	6, 0, r4, cr8, cr0, {5}
    c464:	ldmdami	r2!, {r4, r9, fp, ip, sp}
    c468:			; <UNDEFINED> instruction: 0xe779447a
    c46c:	blmi	c32c98 <fputs@plt+0xc2f23c>
    c470:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    c474:	b	ff54a458 <fputs@plt+0xff5469fc>
    c478:			; <UNDEFINED> instruction: 0xf7f66800
    c47c:	shadd8mi	lr, r3, lr
    c480:			; <UNDEFINED> instruction: 0x46024651
    c484:	bmi	d70c8c <fputs@plt+0xd6d230>
    c488:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    c48c:	ldmib	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c490:			; <UNDEFINED> instruction: 0xf7f74650
    c494:	svclt	0x0000eac0
    c498:			; <UNDEFINED> instruction: 0x0002eebc
    c49c:	ldrdeq	ip, [r1], -r8
    c4a0:	andeq	r0, r0, r4, ror #4
    c4a4:	andeq	lr, r2, r2, lsr #29
    c4a8:	andeq	pc, r2, sl, asr r3	; <UNPREDICTABLE>
    c4ac:	andeq	pc, r2, r4, asr r3	; <UNPREDICTABLE>
    c4b0:			; <UNDEFINED> instruction: 0x000161ba
    c4b4:	andeq	r6, r1, r8, lsr #3
    c4b8:	andeq	pc, r2, r4, asr pc	; <UNPREDICTABLE>
    c4bc:	andeq	r9, r1, r2, lsl #1
    c4c0:	andeq	pc, r2, sl, ror #29
    c4c4:	ldrdeq	pc, [r2], -r0
    c4c8:	andeq	pc, r2, sl, ror lr	; <UNPREDICTABLE>
    c4cc:	strdeq	pc, [r2], -sl
    c4d0:	andeq	r6, r1, r2, lsr #1
    c4d4:	strdeq	pc, [r2], -r6
    c4d8:	ldrdeq	pc, [r2], -ip
    c4dc:	andeq	pc, r2, lr, asr r1	; <UNPREDICTABLE>
    c4e0:	andeq	pc, r2, r8, lsr r1	; <UNPREDICTABLE>
    c4e4:	andeq	r5, r1, r2, ror #31
    c4e8:	andeq	r8, r1, r2, asr #30
    c4ec:	andeq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    c4f0:	andeq	pc, r2, r2, ror #26
    c4f4:	andeq	pc, r2, r6, ror #1
    c4f8:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    c4fc:	andeq	pc, r2, r8, asr #1
    c500:	andeq	pc, r2, lr, lsr #26
    c504:	andeq	r5, r1, sl, ror #30
    c508:	andeq	pc, r2, r8, ror #25
    c50c:			; <UNDEFINED> instruction: 0x00015ebc
    c510:	muleq	r1, r4, lr
    c514:	strdeq	pc, [r2], -sl
    c518:	andeq	lr, r2, ip, ror pc
    c51c:	andeq	lr, r2, ip, lsr #21
    c520:	andeq	r5, r1, r0, ror #27
    c524:	andeq	r5, r1, r0, asr #27
    c528:	andeq	r5, r1, r4, lsr #27
    c52c:	andeq	r5, r1, lr, lsr #27
    c530:	andeq	r0, r0, ip, ror #4
    c534:	andeq	r8, r1, sl, lsr #27
    c538:	andeq	r8, r1, r0, asr #26
    c53c:	andeq	r8, r1, sl, asr #25
    c540:	andeq	r5, r1, ip, ror #25
    c544:	andeq	r5, r1, sl, lsr #25
    c548:			; <UNDEFINED> instruction: 0x00018bbc
    c54c:	andeq	r8, r1, r2, ror #23
    c550:			; <UNDEFINED> instruction: 0x00018cba
    c554:	andeq	r8, r1, r6, asr #24
    c558:	andeq	r8, r1, r0, lsl ip
    c55c:	andeq	r6, r1, lr, ror #6
    c560:			; <UNDEFINED> instruction: 0x4605b5f8
    c564:	ldrmi	r4, [ip], -r5, lsr #30
    c568:	movwcs	r4, #6693	; 0x1a25
    c56c:			; <UNDEFINED> instruction: 0x460e447f
    c570:			; <UNDEFINED> instruction: 0xf04f447a
    c574:			; <UNDEFINED> instruction: 0x61bb31ff
    c578:	addsvs	r4, r1, r3, lsl r6
    c57c:	andsvs	r2, sl, r0, lsl #4
    c580:	stc2	7, cr15, [sl], {255}	; 0xff
    c584:	strtmi	r6, [r8], -r1, lsr #24
    c588:	stc2	7, cr15, [r8], {255}	; 0xff
    c58c:	blcs	66c80 <fputs@plt+0x63224>
    c590:	andscs	fp, ip, #8, 30
    c594:	andle	r4, r7, r1, lsl #12
    c598:	eorcs	r6, ip, #60416	; 0xec00
    c59c:	andeq	pc, r1, #192, 4
    c5a0:	svclt	0x00082b00
    c5a4:	rscvs	pc, r3, #1325400064	; 0x4f000000
    c5a8:	svcmi	0x00174b16
    c5ac:	ldrbtmi	r4, [pc], #-1147	; c5b4 <fputs@plt+0x8b58>
    c5b0:	ldmdavs	r8!, {r0, r1, r3, r4, r7, fp, sp, lr}^
    c5b4:	addmi	r4, r2, #436207616	; 0x1a000000
    c5b8:	rsbsvs	fp, sl, r8, lsl #31
    c5bc:	qadd16mi	r4, r8, r3
    c5c0:	ldrbtmi	r6, [pc], #-3042	; c5c8 <fputs@plt+0x8b6c>
    c5c4:			; <UNDEFINED> instruction: 0x47a86abd
    c5c8:	blvs	d9e614 <fputs@plt+0xd9abb8>
    c5cc:	ldmvs	fp!, {r3, r4, r5, r6, sl, lr}
    c5d0:	stmvs	r1, {r0, r2, r3, r4, r5, r6, r7, fp, sp, lr}
    c5d4:	rscsvc	pc, pc, #1048576	; 0x100000
    c5d8:	vld3.8	{d4-d6}, [r2 :256], r2
    c5dc:			; <UNDEFINED> instruction: 0xf022627f
    c5e0:	andsvs	r0, sl, pc, lsl #4
    c5e4:	stmdavs	r0, {r0, r2, r3, r6, r8, ip, sp, pc}
    c5e8:	blvs	ff878ad0 <fputs@plt+0xff875074>
    c5ec:	blne	2667e4 <fputs@plt+0x262d88>
    c5f0:	eorvs	r4, sl, sl, lsl #8
    c5f4:	ldrmi	r6, [r0], #-2074	; 0xfffff7e6
    c5f8:	ldcllt	0, cr6, [r8, #96]!	; 0x60
    c5fc:	andeq	pc, r2, r8, lsr r9	; <UNPREDICTABLE>
    c600:	andeq	lr, r2, ip, asr #25
    c604:	muleq	r2, r0, ip
    c608:	strdeq	pc, [r2], -r6
    c60c:	andeq	pc, r2, r2, ror #17
    c610:	andeq	lr, r2, r0, ror ip
    c614:	mvnsmi	lr, #737280	; 0xb4000
    c618:	svcmi	0x0055222c
    c61c:	mrrcmi	0, 10, fp, r5, cr1
    c620:	blmi	155de3c <fputs@plt+0x155a3e0>
    c624:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
    c628:	andeq	pc, r1, #192, 4
    c62c:	tstcs	r0, lr, lsl #12
    c630:			; <UNDEFINED> instruction: 0x462058fb
    c634:	ldrdls	pc, [r4, #-143]	; 0xffffff71
    c638:	tstls	pc, #1769472	; 0x1b0000
    c63c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c640:			; <UNDEFINED> instruction: 0xf7f66caf
    c644:	blmi	13c8464 <fputs@plt+0x13c4a08>
    c648:			; <UNDEFINED> instruction: 0xf04f44f9
    c64c:	ldrbtmi	r3, [fp], #-511	; 0xfffffe01
    c650:			; <UNDEFINED> instruction: 0xf8c92201
    c654:	andcs	r2, r0, #24
    c658:	mulsvs	sl, r9, r0
    c65c:	blx	fe74a662 <fputs@plt+0xfe746c06>
    c660:	strtmi	r6, [r0], -r9, lsr #24
    c664:	ldc2	7, cr15, [sl], {255}	; 0xff
    c668:			; <UNDEFINED> instruction: 0x3018f8d9
    c66c:			; <UNDEFINED> instruction: 0x8114f8df
    c670:	ldrbtmi	r2, [r8], #2817	; 0xb01
    c674:			; <UNDEFINED> instruction: 0xf44fbf08
    c678:	andle	r7, r8, lr, lsr r3
    c67c:	ldrsbtcs	pc, [r0], -r9	; <UNPREDICTABLE>
    c680:	vsubw.s8	q9, q0, d28
    c684:	bcs	d290 <fputs@plt+0x9834>
    c688:			; <UNDEFINED> instruction: 0xf44fbf08
    c68c:	bmi	fa5620 <fputs@plt+0xfa1bc4>
    c690:	ldrbtmi	r4, [sl], #-2366	; 0xfffff6c2
    c694:	ldmvs	r0, {r0, r3, r4, r5, r6, sl, lr}
    c698:	stmiane	r2, {r2, r3, r6, fp, sp, lr}^
    c69c:	stmdale	r6!, {r1, r5, r7, r9, lr}
    c6a0:	adcmi	r1, r3, #36, 20	; 0x24000
    c6a4:	tstcs	r1, r6, lsr #16
    c6a8:			; <UNDEFINED> instruction: 0xf7f64620
    c6ac:	stmdacs	r0, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    c6b0:	adcsvs	sp, r0, r7, asr #32
    c6b4:	ldrtmi	sl, [r9], -r4, lsl #20
    c6b8:	rsbsvs	r2, r4, r3
    c6bc:	ldm	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c6c0:	blle	9966c8 <fputs@plt+0x992c6c>
    c6c4:	bmi	cb330c <fputs@plt+0xcaf8b0>
    c6c8:	rscsvc	pc, pc, r3, lsl #12
    c6cc:	rsbsvs	pc, pc, r0, lsr #8
    c6d0:			; <UNDEFINED> instruction: 0xf020447a
    c6d4:	bne	ff00c718 <fputs@plt+0xff008cbc>
    c6d8:	ldmpl	r3, {r0, r1, r2, r5, r8, r9, fp, lr}^
    c6dc:	blls	7e674c <fputs@plt+0x7e2cf0>
    c6e0:			; <UNDEFINED> instruction: 0xf04f405a
    c6e4:	tstle	r2, r0, lsl #6
    c6e8:	pop	{r0, r5, ip, sp, pc}
    c6ec:			; <UNDEFINED> instruction: 0x461c83f0
    c6f0:	ldrb	r6, [r8, sl, asr #32]
    c6f4:	tstcs	r1, r7, lsr #16
    c6f8:	vstmdbvs	fp!, {s8-s46}
    c6fc:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    c700:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c704:	ldm	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c708:			; <UNDEFINED> instruction: 0xf7f72001
    c70c:			; <UNDEFINED> instruction: 0xf7f7e984
    c710:	stcvs	8, cr14, [fp, #-632]!	; 0xfffffd88
    c714:	movwls	r4, #14879	; 0x3a1f
    c718:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c71c:			; <UNDEFINED> instruction: 0xf7f76814
    c720:	stmdavs	r0, {r7, r8, fp, sp, lr, pc}
    c724:	mcr	7, 2, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    c728:	tstcs	r1, r3, lsl #22
    c72c:	strmi	r9, [r2], -r0, lsl #14
    c730:	bmi	6b0f3c <fputs@plt+0x6ad4e0>
    c734:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    c738:	ldm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c73c:			; <UNDEFINED> instruction: 0xf7f72001
    c740:			; <UNDEFINED> instruction: 0x6d2be96a
    c744:	movwls	r4, #14867	; 0x3a13
    c748:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c74c:			; <UNDEFINED> instruction: 0xf7f76814
    c750:	stmdavs	r0, {r3, r5, r6, r8, fp, sp, lr, pc}
    c754:	mrc	7, 1, APSR_nzcv, cr0, cr6, {7}
    c758:	tstcs	r1, r3, lsl #22
    c75c:	andls	r4, r0, #2097152	; 0x200000
    c760:	strtmi	r4, [r0], -pc, lsl #20
    c764:			; <UNDEFINED> instruction: 0xf7f7447a
    c768:	andcs	lr, r1, r6, lsl #17
    c76c:	ldmdb	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c770:	andeq	lr, r2, r4, asr r7
    c774:			; <UNDEFINED> instruction: 0x0002f8b2
    c778:	andeq	r0, r0, r4, ror #4
    c77c:	andeq	pc, r2, ip, asr r8	; <UNPREDICTABLE>
    c780:	andeq	lr, r2, lr, ror #23
    c784:	andeq	lr, r2, r6, lsl #14
    c788:	andeq	lr, r2, sl, lsr #23
    c78c:	andeq	pc, r2, r0, lsl r8	; <UNPREDICTABLE>
    c790:	andeq	lr, r2, r8, lsr #13
    c794:	andeq	r0, r0, ip, ror #4
    c798:	andeq	r8, r1, ip, asr #20
    c79c:	andeq	r5, r1, r2, lsl #19
    c7a0:	andeq	r5, r1, ip, ror #18
    c7a4:	ldrbmi	r2, [r0, -r0]!
    c7a8:	svclt	0x00004770
    c7ac:	svclt	0x00004770
    c7b0:	svclt	0x00183826
    c7b4:	ldrbmi	r2, [r0, -r1]!
    c7b8:			; <UNDEFINED> instruction: 0x460db5f0
    c7bc:	strmi	fp, [r6], -r3, lsl #1
    c7c0:	strtmi	r2, [r8], -r0, lsl #2
    c7c4:	svc	0x00aef7f6
    c7c8:	ldrbtmi	r4, [pc], #-3868	; c7d0 <fputs@plt+0x8d74>
    c7cc:	blle	313fe4 <fputs@plt+0x310588>
    c7d0:			; <UNDEFINED> instruction: 0x46214632
    c7d4:			; <UNDEFINED> instruction: 0xf7f62003
    c7d8:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    c7dc:			; <UNDEFINED> instruction: 0x4620db19
    c7e0:	pop	{r0, r1, ip, sp, pc}
    c7e4:			; <UNDEFINED> instruction: 0xf7f640f0
    c7e8:	blmi	57c754 <fputs@plt+0x578cf8>
    c7ec:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    c7f0:	ldmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c7f4:			; <UNDEFINED> instruction: 0xf7f66800
    c7f8:	strtmi	lr, [fp], -r0, ror #27
    c7fc:	strmi	r2, [r2], -r1, lsl #2
    c800:	bmi	431008 <fputs@plt+0x42d5ac>
    c804:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    c808:	ldmda	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c80c:			; <UNDEFINED> instruction: 0xf7f72001
    c810:	blmi	306c20 <fputs@plt+0x3031c4>
    c814:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    c818:	stmdb	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c81c:			; <UNDEFINED> instruction: 0xf7f66800
    c820:	strtmi	lr, [fp], -ip, asr #27
    c824:	strmi	r2, [r2], -r1, lsl #2
    c828:	bmi	1f1030 <fputs@plt+0x1ed5d4>
    c82c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    c830:	stmda	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c834:			; <UNDEFINED> instruction: 0xf7f72001
    c838:	svclt	0x0000e8ee
    c83c:	andeq	lr, r2, lr, lsr #11
    c840:	andeq	r0, r0, ip, ror #4
    c844:	andeq	r8, r1, lr, lsr fp
    c848:	andeq	r8, r1, sl, lsr #22
    c84c:	svcmi	0x00f0e92d
    c850:	stmmi	r6, {r0, r1, r2, r9, sl, lr}
    c854:	cfstr32mi	mvfx15, [r1, #692]	; 0x2b4
    c858:	stmibmi	r5, {r3, r7, r9, sl, lr}
    c85c:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    c860:	svcmi	0x0080f5b3
    c864:			; <UNDEFINED> instruction: 0xf50d9204
    c868:	stmdapl	r1, {r0, r7, r9, lr}^
    c86c:	andeq	pc, r4, #-2147483648	; 0x80000000
    c870:	andsvs	r6, r1, r9, lsl #16
    c874:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    c878:	ldrbtmi	r4, [sl], #-2686	; 0xfffff582
    c87c:	vhsub.u8	d9, d0, d5
    c880:	stcge	0, cr8, [r2], #-600	; 0xfffffda8
    c884:	addmi	pc, r0, #1325400064	; 0x4f000000
    c888:	bleq	148f20 <fputs@plt+0x1454c4>
    c88c:	ldrmi	r2, [lr], -r0, lsl #2
    c890:			; <UNDEFINED> instruction: 0xf7f64658
    c894:	tstcs	r0, lr, asr lr
    c898:			; <UNDEFINED> instruction: 0xf7f64640
    c89c:	cdpne	15, 0, cr14, cr5, cr4, {2}
    c8a0:			; <UNDEFINED> instruction: 0x3c70db70
    c8a4:	andcs	r4, r3, r9, lsr #12
    c8a8:			; <UNDEFINED> instruction: 0xf7f64622
    c8ac:	stmdacs	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    c8b0:	ldmib	r4, {r0, r1, r4, r6, r8, r9, fp, ip, lr, pc}^
    c8b4:	b	14510ec <fputs@plt+0x144d690>
    c8b8:	tstle	r4, r2, lsl #6
    c8bc:			; <UNDEFINED> instruction: 0xf7f64628
    c8c0:	stmdbmi	sp!, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    c8c4:			; <UNDEFINED> instruction: 0xf50d4a6a
    c8c8:	ldrbtmi	r4, [r9], #-897	; 0xfffffc7f
    c8cc:	stmpl	sl, {r2, r8, r9, ip, sp}
    c8d0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    c8d4:			; <UNDEFINED> instruction: 0xf04f4051
    c8d8:	cmnle	r4, r0, lsl #4
    c8dc:	cfstr32mi	mvfx15, [r1, #52]	; 0x34
    c8e0:	pop	{r0, r1, ip, sp, pc}
    c8e4:	movwcs	r8, #8176	; 0x1ff0
    c8e8:	beq	48a2c <fputs@plt+0x44fd0>
    c8ec:			; <UNDEFINED> instruction: 0xf04f461a
    c8f0:	andcs	r0, r0, r0, lsl #18
    c8f4:	bls	c7030 <fputs@plt+0xc35d4>
    c8f8:			; <UNDEFINED> instruction: 0xf7f69500
    c8fc:			; <UNDEFINED> instruction: 0xf1b0ef96
    c900:			; <UNDEFINED> instruction: 0x46823fff
    c904:	addhi	pc, sl, r0
    c908:	tstcs	r0, r4, lsl #22
    c90c:	tstls	r0, r8, lsr r6
    c910:	ldrsbthi	pc, [r0], -r4	; <UNPREDICTABLE>
    c914:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    c918:			; <UNDEFINED> instruction: 0x464b461a
    c91c:	svc	0x0078f7f6
    c920:	blle	1956928 <fputs@plt+0x1952ecc>
    c924:	ldrbmi	r4, [r1], -r2, asr #12
    c928:			; <UNDEFINED> instruction: 0xf7f64638
    c92c:	strbmi	lr, [r0, #-3690]	; 0xfffff196
    c930:			; <UNDEFINED> instruction: 0xf0404684
    c934:	cdpne	0, 7, cr8, cr2, cr8, {4}
    c938:	strmi	r4, [r2], #-630	; 0xfffffd8a
    c93c:	eorsmi	r4, r2, r9, asr r6
    c940:	bl	fe89e228 <fputs@plt+0xfe89a7cc>
    c944:	ldrtmi	r0, [r2], -ip, lsl #12
    c948:	mrc	7, 2, APSR_nzcv, cr10, cr6, {7}
    c94c:	teqle	ip, r0	; <illegal shifter operand>
    c950:	ldrbmi	r6, [r0], -r1, lsr #22
    c954:	svc	0x00fef7f6
    c958:	bls	186820 <fputs@plt+0x182dc4>
    c95c:	ldmpl	r3, {r0, r1, r2, r6, r8, r9, fp, lr}^
    c960:			; <UNDEFINED> instruction: 0xf7f7681c
    c964:	stmdavs	r0, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
    c968:	stc	7, cr15, [r6, #-984]!	; 0xfffffc28
    c96c:	tstcs	r1, r3, asr #12
    c970:	andls	r4, r0, #2097152	; 0x200000
    c974:	strtmi	r4, [r0], -r2, asr #20
    c978:			; <UNDEFINED> instruction: 0xf7f6447a
    c97c:	andcs	lr, r1, ip, ror pc
    c980:	stmda	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c984:	blmi	f731a0 <fputs@plt+0xf6f744>
    c988:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    c98c:	stmda	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c990:			; <UNDEFINED> instruction: 0xf7f66800
    c994:			; <UNDEFINED> instruction: 0x4643ed12
    c998:	strmi	r2, [r2], -r1, lsl #2
    c99c:	bmi	e711a4 <fputs@plt+0xe6d748>
    c9a0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    c9a4:	svc	0x0066f7f6
    c9a8:			; <UNDEFINED> instruction: 0xf7f72001
    c9ac:	stcls	8, cr14, [r5], {52}	; 0x34
    c9b0:	ldmdami	r2!, {r0, r8, sp}
    c9b4:	stmdapl	r0!, {r2, r4, r5, r9, fp, lr}
    c9b8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c9bc:	svc	0x005af7f6
    c9c0:			; <UNDEFINED> instruction: 0xf7f72001
    c9c4:			; <UNDEFINED> instruction: 0xf7f6e828
    c9c8:	bls	1886d8 <fputs@plt+0x184c7c>
    c9cc:	ldmpl	r3, {r0, r1, r3, r5, r8, r9, fp, lr}^
    c9d0:			; <UNDEFINED> instruction: 0xf7f7681c
    c9d4:	stmdavs	r0, {r1, r2, r5, fp, sp, lr, pc}
    c9d8:	stcl	7, cr15, [lr], #984	; 0x3d8
    c9dc:	tstcs	r1, fp, lsr #20
    c9e0:			; <UNDEFINED> instruction: 0x4603447a
    c9e4:			; <UNDEFINED> instruction: 0xf7f64620
    c9e8:	andcs	lr, r1, r6, asr #30
    c9ec:	ldmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9f0:	blmi	8b320c <fputs@plt+0x8af7b0>
    c9f4:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    c9f8:	ldmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9fc:			; <UNDEFINED> instruction: 0xf7f66800
    ca00:	blmi	907d78 <fputs@plt+0x90431c>
    ca04:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    ca08:	andls	r4, r0, #2097152	; 0x200000
    ca0c:	strtmi	r4, [r0], -r1, lsr #20
    ca10:			; <UNDEFINED> instruction: 0xf7f6447a
    ca14:	andcs	lr, r1, r0, lsr pc
    ca18:	svc	0x00fcf7f6
    ca1c:	blmi	5f3238 <fputs@plt+0x5ef7dc>
    ca20:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    ca24:	svc	0x00fcf7f6
    ca28:			; <UNDEFINED> instruction: 0xf7f66800
    ca2c:	strbmi	lr, [r3], -r6, asr #25
    ca30:	strmi	r2, [r2], -r1, lsl #2
    ca34:	bmi	63123c <fputs@plt+0x62d7e0>
    ca38:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    ca3c:	svc	0x001af7f6
    ca40:			; <UNDEFINED> instruction: 0xf7f62001
    ca44:	bls	1889ec <fputs@plt+0x184f90>
    ca48:	ldmpl	r3, {r2, r3, r8, r9, fp, lr}^
    ca4c:			; <UNDEFINED> instruction: 0xf7f6681c
    ca50:	stmdavs	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    ca54:	ldc	7, cr15, [r0], #984	; 0x3d8
    ca58:	tstcs	r1, r0, lsl sl
    ca5c:			; <UNDEFINED> instruction: 0x4603447a
    ca60:			; <UNDEFINED> instruction: 0xf7f64620
    ca64:	andcs	lr, r1, r8, lsl #30
    ca68:	svc	0x00d4f7f6
    ca6c:	andeq	lr, r2, sl, lsl r5
    ca70:	andeq	r0, r0, r4, ror #4
    ca74:	strdeq	lr, [r2], -lr	; <UNPREDICTABLE>
    ca78:	andeq	lr, r2, lr, lsr #9
    ca7c:	andeq	r0, r0, ip, ror #4
    ca80:	andeq	r5, r1, r4, asr #14
    ca84:	andeq	r5, r1, r2, lsl #14
    ca88:			; <UNDEFINED> instruction: 0x000189b4
    ca8c:	ldrdeq	r8, [r1], -r0
    ca90:	strdeq	r9, [r1], -sl
    ca94:	andeq	r8, r1, ip, ror r9
    ca98:			; <UNDEFINED> instruction: 0x00015dbe
    ca9c:	andeq	r8, r1, r4, asr #18
    caa0:	ldrbmi	lr, [r0, sp, lsr #18]!
    caa4:	stmdbmi	sl, {r0, r2, r3, r9, sl, lr}^
    caa8:	cfstr32vc	mvfx15, [r6, #-692]!	; 0xfffffd4c
    caac:	vnmulge.f32	s8, s10, s18
    cab0:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
    cab4:	ldrdge	pc, [r0, -pc]!	; <UNPREDICTABLE>
    cab8:	stmpl	sl, {r2, r9, sl, lr}
    cabc:	ldmdavs	r2, {r1, r3, r4, r5, r6, r7, sl, lr}
    cac0:			; <UNDEFINED> instruction: 0xf04f92a5
    cac4:	blcs	d2cc <fputs@plt+0x9870>
    cac8:	blmi	1140ffc <fputs@plt+0x113d5a0>
    cacc:	bicvc	pc, r0, pc, asr #8
    cad0:	andvc	pc, r0, #1325400064	; 0x4f000000
    cad4:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
    cad8:	tstcs	r1, r0, lsr r6
    cadc:	svc	0x0058f7f6
    cae0:			; <UNDEFINED> instruction: 0xf10469a3
    cae4:	subcs	r0, r0, #32, 14	; 0x800000
    cae8:	vst4.8	{d18,d20,d22,d24}, [r3], r0
    caec:	ldrtmi	r7, [r8], -r0, lsl #7
    caf0:			; <UNDEFINED> instruction: 0xf7f661a3
    caf4:	ldmdbmi	sl!, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
    caf8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    cafc:	mrc	7, 7, APSR_nzcv, cr14, cr6, {7}
    cb00:	stmdacs	r0, {r0, r7, r9, sl, lr}
    cb04:	mcrge	0, 0, sp, cr4, cr5, {2}
    cb08:	cmncs	r1, r2, lsl #12
    cb0c:			; <UNDEFINED> instruction: 0xf7f64630
    cb10:	stmdacs	r0, {r3, r6, r7, sl, fp, sp, lr, pc}
    cb14:			; <UNDEFINED> instruction: 0xf8dfd040
    cb18:	ldrtmi	r8, [r5], -ip, asr #1
    cb1c:	ldrbtmi	r2, [r8], #1024	; 0x400
    cb20:	strtmi	lr, [r8], -r8
    cb24:			; <UNDEFINED> instruction: 0x4641193a
    cb28:			; <UNDEFINED> instruction: 0xf7f63502
    cb2c:	stmdacs	r0, {r2, r4, r7, sl, fp, sp, lr, pc}
    cb30:	strcc	sp, [r1], #-2853	; 0xfffff4db
    cb34:			; <UNDEFINED> instruction: 0xf7f64630
    cb38:	bl	fed48148 <fputs@plt+0xfed446ec>
    cb3c:	mvnsle	r0, #80, 30	; 0x140
    cb40:			; <UNDEFINED> instruction: 0xf7f64648
    cb44:	bmi	a47ee4 <fputs@plt+0xa44488>
    cb48:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    cb4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cb50:	subsmi	r9, sl, r5, lsr #23
    cb54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cb58:			; <UNDEFINED> instruction: 0xf50dd138
    cb5c:	pop	{r1, r2, r5, r8, sl, fp, ip, sp, lr}
    cb60:	stmib	sp, {r4, r5, r6, r7, r8, r9, sl, pc}^
    cb64:	vst3.8	{d19,d21,d23}, [pc], r0
    cb68:	movwls	r7, #9152	; 0x23c0
    cb6c:	blmi	7de434 <fputs@plt+0x7da9d8>
    cb70:	andvc	pc, r0, #1325400064	; 0x4f000000
    cb74:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    cb78:	svc	0x000af7f6
    cb7c:	ldcmi	7, cr14, [ip], {176}	; 0xb0
    cb80:	bmi	71e394 <fputs@plt+0x71a938>
    cb84:			; <UNDEFINED> instruction: 0xf85a2101
    cb88:	ldrbtmi	r0, [sl], #-4
    cb8c:			; <UNDEFINED> instruction: 0xf7f66800
    cb90:	andcs	lr, r1, r2, ror lr
    cb94:	svc	0x003ef7f6
    cb98:			; <UNDEFINED> instruction: 0x462b4815
    cb9c:	tstcs	r1, r6, lsl sl
    cba0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    cba4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    cba8:	mcr	7, 3, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    cbac:			; <UNDEFINED> instruction: 0xf7f62001
    cbb0:	blmi	408880 <fputs@plt+0x404e24>
    cbb4:	ldmdami	r1, {r0, r1, r3, r4, r9, sp}
    cbb8:			; <UNDEFINED> instruction: 0xf85a2101
    cbbc:	ldrbtmi	r3, [r8], #-3
    cbc0:			; <UNDEFINED> instruction: 0xf7f6681b
    cbc4:	strdcs	lr, [r1], -r6
    cbc8:	svc	0x0024f7f6
    cbcc:	mrc	7, 1, APSR_nzcv, cr14, cr6, {7}
    cbd0:	andeq	lr, r2, r8, asr #5
    cbd4:	andeq	r0, r0, r4, ror #4
    cbd8:			; <UNDEFINED> instruction: 0x0002e2bc
    cbdc:	andeq	r8, r1, lr, ror #17
    cbe0:	muleq	r1, lr, r5
    cbe4:	andeq	r8, r1, r6, ror #18
    cbe8:	andeq	lr, r2, lr, lsr #4
    cbec:	andeq	r8, r1, r2, ror #16
    cbf0:	andeq	r0, r0, ip, ror #4
    cbf4:	andeq	r8, r1, r2, lsl #18
    cbf8:	andeq	r8, r1, r4, asr #17
    cbfc:	andeq	r8, r1, lr, lsl #17
    cc00:	rsbsgt	pc, r0, #14614528	; 0xdf0000
    cc04:	addpl	pc, r0, #1325400064	; 0x4f000000
    cc08:	svcmi	0x00f0e92d
    cc0c:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    cc10:	umulllt	r4, r5, r9, lr
    cc14:	svcge	0x002344fc
    cc18:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cc1c:			; <UNDEFINED> instruction: 0xf85cac0c
    cc20:			; <UNDEFINED> instruction: 0xf50d6006
    cc24:	strmi	r5, [r9], r4, lsl #7
    cc28:	strbmi	r4, [r1], -r5, lsl #12
    cc2c:	ldmdavs	r6!, {r3, r4, r5, r9, sl, lr}
    cc30:			; <UNDEFINED> instruction: 0xf04f60de
    cc34:	movwcc	r0, #50688	; 0xc600
    cc38:	ldchi	8, cr15, [r4], {68}	; 0x44
    cc3c:	stc	7, cr15, [r8], {246}	; 0xf6
    cc40:	strbmi	r4, [r8], -r1, asr #12
    cc44:	tsteq	r4, #164, 2	; 0x29	; <UNPREDICTABLE>
    cc48:			; <UNDEFINED> instruction: 0xf7f69305
    cc4c:			; <UNDEFINED> instruction: 0xf8dfed6c
    cc50:	ldrbtmi	sl, [sl], #556	; 0x22c
    cc54:	vmull.p8	<illegal reg q8.5>, d0, d6
    cc58:	ldccc	0, cr8, [r0], {182}	; 0xb6
    cc5c:	andcs	r4, r3, r1, lsr r6
    cc60:			; <UNDEFINED> instruction: 0xf7f64622
    cc64:	stmdacs	r0, {r5, r7, sl, fp, sp, lr, pc}
    cc68:	addshi	pc, r8, r0, asr #5
    cc6c:	andne	lr, ip, #212, 18	; 0x350000
    cc70:	movweq	lr, #10833	; 0x2a51
    cc74:			; <UNDEFINED> instruction: 0x4630d115
    cc78:	ldc	7, cr15, [r2, #984]	; 0x3d8
    cc7c:	bmi	1f9f284 <fputs@plt+0x1f9b828>
    cc80:	orrpl	pc, r4, #54525952	; 0x3400000
    cc84:	movwcc	r4, #50297	; 0xc479
    cc88:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    cc8c:	subsmi	r6, r1, sl, lsl r8
    cc90:	andeq	pc, r0, #79	; 0x4f
    cc94:	adchi	pc, ip, r0, asr #32
    cc98:	cfstr32pl	mvfx15, [r4, #52]	; 0x34
    cc9c:	pop	{r0, r2, ip, sp, pc}
    cca0:	movwcs	r8, #8176	; 0x1ff0
    cca4:	bleq	48de8 <fputs@plt+0x4538c>
    cca8:	stceq	0, cr15, [r0], {79}	; 0x4f
    ccac:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    ccb0:	strbmi	fp, [r0], -r2, lsl #24
    ccb4:			; <UNDEFINED> instruction: 0xf7f69600
    ccb8:			; <UNDEFINED> instruction: 0xf1b0edb8
    ccbc:			; <UNDEFINED> instruction: 0x46833fff
    ccc0:	addshi	pc, r8, r0
    ccc4:	andhi	pc, r0, sp, asr #17
    ccc8:	movwcs	r2, #512	; 0x200
    cccc:			; <UNDEFINED> instruction: 0xf8d44628
    ccd0:			; <UNDEFINED> instruction: 0xf7f68030
    ccd4:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    ccd8:	adchi	pc, r1, r0, asr #5
    ccdc:	ldrbmi	r4, [r9], -r2, asr #12
    cce0:			; <UNDEFINED> instruction: 0xf7f64628
    cce4:	strmi	lr, [r0, #3214]	; 0xc8e
    cce8:			; <UNDEFINED> instruction: 0xf018d145
    ccec:	svclt	0x00180303
    ccf0:			; <UNDEFINED> instruction: 0xf1b82301
    ccf4:	svclt	0x00143fff
    ccf8:			; <UNDEFINED> instruction: 0xf0032300
    ccfc:	bllt	1ccd908 <fputs@plt+0x1cc9eac>
    cd00:	svccc	0x00fff1b8
    cd04:			; <UNDEFINED> instruction: 0xf1c8da32
    cd08:	and	r0, fp, r0, lsl #16
    cd0c:	addpl	pc, r0, #1325400064	; 0x4f000000
    cd10:			; <UNDEFINED> instruction: 0x46284639
    cd14:	ldcl	7, cr15, [r4], #-984	; 0xfffffc28
    cd18:	svcpl	0x0080f5b0
    cd1c:			; <UNDEFINED> instruction: 0xf5b8d10c
    cd20:	eorle	r5, r3, r0, lsl #17
    cd24:	svcpl	0x0080f5b8
    cd28:			; <UNDEFINED> instruction: 0x4639daf0
    cd2c:	strbmi	r4, [r2], -r8, lsr #12
    cd30:	stcl	7, cr15, [r6], #-984	; 0xfffffc28
    cd34:	andsle	r4, r9, r0, asr #10
    cd38:			; <UNDEFINED> instruction: 0xf85a4b52
    cd3c:	ldmdavs	ip, {r0, r1, ip, sp}
    cd40:	mcr	7, 3, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    cd44:			; <UNDEFINED> instruction: 0xf7f66800
    cd48:	bmi	1407a30 <fputs@plt+0x1403fd4>
    cd4c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    cd50:	strtmi	r4, [r0], -r3, lsl #12
    cd54:	stc	7, cr15, [lr, #984]	; 0x3d8
    cd58:			; <UNDEFINED> instruction: 0xf7f62001
    cd5c:	stmdbls	r5, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    cd60:	andcs	r4, r5, #40, 12	; 0x2800000
    cd64:	mcrr	7, 15, pc, ip, cr6	; <UNPREDICTABLE>
    cd68:	cmnle	pc, r5, lsl #16
    cd6c:	ldrbmi	r6, [r8], -r1, lsr #22
    cd70:	ldcl	7, cr15, [r0, #984]!	; 0x3d8
    cd74:	blmi	1106b78 <fputs@plt+0x110311c>
    cd78:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    cd7c:			; <UNDEFINED> instruction: 0xf7f6681c
    cd80:	stmdavs	r0, {r4, r6, r9, sl, fp, sp, lr, pc}
    cd84:	bl	64ad64 <fputs@plt+0x647308>
    cd88:	tstcs	r1, r0, asr #20
    cd8c:			; <UNDEFINED> instruction: 0x4603447a
    cd90:			; <UNDEFINED> instruction: 0xf7f64620
    cd94:	andcs	lr, r1, r0, ror sp
    cd98:	mrc	7, 1, APSR_nzcv, cr12, cr6, {7}
    cd9c:			; <UNDEFINED> instruction: 0xf85a4b39
    cda0:	ldmdavs	ip, {r0, r1, ip, sp}
    cda4:	mrc	7, 1, APSR_nzcv, cr12, cr6, {7}
    cda8:			; <UNDEFINED> instruction: 0xf7f66800
    cdac:	strbmi	lr, [fp], -r6, lsl #22
    cdb0:	strmi	r2, [r2], -r1, lsl #2
    cdb4:	bmi	db15bc <fputs@plt+0xdadb60>
    cdb8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    cdbc:	ldcl	7, cr15, [sl, #-984]	; 0xfffffc28
    cdc0:			; <UNDEFINED> instruction: 0xf7f62001
    cdc4:	blmi	c0866c <fputs@plt+0xc04c10>
    cdc8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    cdcc:			; <UNDEFINED> instruction: 0xf7f6681c
    cdd0:	stmdavs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    cdd4:	b	ffc4adb4 <fputs@plt+0xffc47358>
    cdd8:	tstcs	r1, fp, asr #12
    cddc:	andls	r4, r0, #2097152	; 0x200000
    cde0:	strtmi	r4, [r0], -ip, lsr #20
    cde4:			; <UNDEFINED> instruction: 0xf7f6447a
    cde8:	andcs	lr, r1, r6, asr #26
    cdec:	mrc	7, 0, APSR_nzcv, cr2, cr6, {7}
    cdf0:	stc	7, cr15, [ip, #-984]!	; 0xfffffc28
    cdf4:			; <UNDEFINED> instruction: 0xf85a4b23
    cdf8:	ldmdavs	ip, {r0, r1, ip, sp}
    cdfc:	mrc	7, 0, APSR_nzcv, cr0, cr6, {7}
    ce00:			; <UNDEFINED> instruction: 0xf7f66800
    ce04:			; <UNDEFINED> instruction: 0x464beada
    ce08:	strmi	r2, [r2], -r1, lsl #2
    ce0c:	bmi	8b1614 <fputs@plt+0x8adbb8>
    ce10:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    ce14:	stc	7, cr15, [lr, #-984]!	; 0xfffffc28
    ce18:			; <UNDEFINED> instruction: 0xf7f62001
    ce1c:	blmi	688614 <fputs@plt+0x684bb8>
    ce20:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    ce24:			; <UNDEFINED> instruction: 0xf7f6681c
    ce28:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    ce2c:	b	ff14ae0c <fputs@plt+0xff1473b0>
    ce30:	tstcs	r1, sl, lsl fp
    ce34:	tstcc	r4, #2063597568	; 0x7b000000
    ce38:	andls	r4, r0, #2097152	; 0x200000
    ce3c:			; <UNDEFINED> instruction: 0x46204a18
    ce40:			; <UNDEFINED> instruction: 0xf7f6447a
    ce44:	andcs	lr, r1, r8, lsl sp
    ce48:	stcl	7, cr15, [r4, #984]!	; 0x3d8
    ce4c:			; <UNDEFINED> instruction: 0xf85a4b0d
    ce50:	ldmdavs	ip, {r0, r1, ip, sp}
    ce54:	stcl	7, cr15, [r4, #984]!	; 0x3d8
    ce58:			; <UNDEFINED> instruction: 0xf7f66800
    ce5c:	bmi	48791c <fputs@plt+0x483ec0>
    ce60:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    ce64:	strtmi	r4, [r0], -r3, lsl #12
    ce68:	stc	7, cr15, [r4, #-984]	; 0xfffffc28
    ce6c:			; <UNDEFINED> instruction: 0xf7f62001
    ce70:	svclt	0x0000edd2
    ce74:	andeq	lr, r2, r4, ror #2
    ce78:	andeq	r0, r0, r4, ror #4
    ce7c:	andeq	lr, r2, r6, lsr #2
    ce80:	strdeq	lr, [r2], -r4
    ce84:	andeq	r0, r0, ip, ror #4
    ce88:	andeq	r8, r1, r2, ror #12
    ce8c:	andeq	r8, r1, r4, lsl r6
    ce90:	andeq	r5, r1, r2, lsl #6
    ce94:	andeq	r5, r1, r0, asr #5
    ce98:	andeq	r5, r1, r6, ror #19
    ce9c:	andeq	r8, r1, ip, asr #25
    cea0:	andeq	r8, r1, ip, asr #10
    cea4:	andeq	r8, r1, r2, asr #12
    cea8:	tstcs	r0, ip, lsr sl
    ceac:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    ceb0:	adclt	fp, r0, r0, ror r5
    ceb4:			; <UNDEFINED> instruction: 0x460558d3
    ceb8:	ldmdavs	fp, {r1, r3, r4, r5, r9, sl, fp, lr}
    cebc:			; <UNDEFINED> instruction: 0xf04f931f
    cec0:			; <UNDEFINED> instruction: 0xf7f60300
    cec4:	ldrbtmi	lr, [lr], #-3120	; 0xfffff3d0
    cec8:	blle	a146e0 <fputs@plt+0xa10c84>
    cecc:	strtmi	sl, [r1], -r4, lsl #20
    ced0:			; <UNDEFINED> instruction: 0xf7f62003
    ced4:	stmdacs	r0, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    ced8:	movwcs	sp, #6987	; 0x1b4b
    cedc:	ldrmi	r2, [sl], -r0
    cee0:	strls	r2, [r0], #-256	; 0xffffff00
    cee4:	smlabteq	r2, sp, r9, lr
    cee8:			; <UNDEFINED> instruction: 0xf7f69910
    ceec:	mcrrne	12, 9, lr, r2, cr14
    cef0:	ldmdbls	r0, {r0, r1, r3, r5, ip, lr, pc}
    cef4:	subpl	pc, r0, #208, 16	; 0xd00000
    cef8:	stc	7, cr15, [ip, #-984]!	; 0xfffffc28
    cefc:			; <UNDEFINED> instruction: 0xf7f64620
    cf00:	bmi	a88048 <fputs@plt+0xa845ec>
    cf04:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    cf08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cf0c:	subsmi	r9, sl, pc, lsl fp
    cf10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cf14:			; <UNDEFINED> instruction: 0x4628d117
    cf18:	eorlt	r2, r0, r0, lsl #2
    cf1c:	blmi	8fc4e4 <fputs@plt+0x8f8a88>
    cf20:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    cf24:	ldcl	7, cr15, [ip, #-984]!	; 0xfffffc28
    cf28:			; <UNDEFINED> instruction: 0xf7f66800
    cf2c:	strtmi	lr, [fp], -r6, asr #20
    cf30:	strmi	r2, [r2], -r1, lsl #2
    cf34:	bmi	7b173c <fputs@plt+0x7adce0>
    cf38:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    cf3c:	ldc	7, cr15, [sl], {246}	; 0xf6
    cf40:			; <UNDEFINED> instruction: 0xf7f62001
    cf44:			; <UNDEFINED> instruction: 0xf7f6ed68
    cf48:	blmi	648158 <fputs@plt+0x6446fc>
    cf4c:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    cf50:	stcl	7, cr15, [r6, #-984]!	; 0xfffffc28
    cf54:			; <UNDEFINED> instruction: 0xf7f66800
    cf58:			; <UNDEFINED> instruction: 0x462bea30
    cf5c:	strmi	r2, [r2], -r1, lsl #2
    cf60:	bmi	531768 <fputs@plt+0x52dd0c>
    cf64:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    cf68:	stc	7, cr15, [r4], {246}	; 0xf6
    cf6c:			; <UNDEFINED> instruction: 0xf7f62001
    cf70:	blmi	3c84c0 <fputs@plt+0x3c4a64>
    cf74:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    cf78:	ldcl	7, cr15, [r2, #-984]	; 0xfffffc28
    cf7c:			; <UNDEFINED> instruction: 0xf7f66800
    cf80:			; <UNDEFINED> instruction: 0x462bea1c
    cf84:	strmi	r2, [r2], -r1, lsl #2
    cf88:	bmi	2f1790 <fputs@plt+0x2edd34>
    cf8c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    cf90:	ldcl	7, cr15, [r0], #-984	; 0xfffffc28
    cf94:			; <UNDEFINED> instruction: 0xf7f62001
    cf98:	svclt	0x0000ed3e
    cf9c:	andeq	sp, r2, sl, asr #29
    cfa0:	andeq	r0, r0, r4, ror #4
    cfa4:			; <UNDEFINED> instruction: 0x0002deb2
    cfa8:	andeq	sp, r2, r2, ror lr
    cfac:	andeq	r0, r0, ip, ror #4
    cfb0:	andeq	r5, r1, sl, ror #2
    cfb4:	muleq	r1, r2, r8
    cfb8:	andeq	r5, r1, lr, lsr #2
    cfbc:	svcmi	0x00f0e92d
    cfc0:	bvc	ff01e7d8 <fputs@plt+0xff01ad7c>
    cfc4:	ldmib	r2, {r0, r1, r2, r7, ip, sp, pc}^
    cfc8:	strmi	sl, [pc], -r8, lsl #22
    cfcc:	ldrdhi	pc, [r0], -r2
    cfd0:	ldmib	r2, {r1, r2, r3, r4, r9, sl, lr}^
    cfd4:	biceq	r9, r5, r6, lsl #2
    cfd8:	bl	133820 <fputs@plt+0x12fdc4>
    cfdc:	stmib	sp, {r6, r7, ip}^
    cfe0:	strmi	sl, [r3], -r4, lsl #22
    cfe4:	tstvs	lr, r3, lsl #2
    cfe8:	cmpvs	sl, r0, lsl r0
    cfec:			; <UNDEFINED> instruction: 0xf8df9911
    cff0:			; <UNDEFINED> instruction: 0xf7ffa2fc
    cff4:			; <UNDEFINED> instruction: 0xf1a8fd55
    cff8:	ldrbtmi	r0, [sl], #770	; 0x302
    cffc:	vqdmulh.s<illegal width 8>	d2, d0, d15
    d000:	ldm	pc, {r2, r3, r4, r5, r8, pc}^	; <UNPREDICTABLE>
    d004:	rsbseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
    d008:	andseq	r0, r0, r9, ror #1
    d00c:	subseq	r0, r0, r0, lsl r0
    d010:	teqeq	sl, sl, lsr r1
    d014:	teqeq	sl, sl, lsr r1
    d018:	teqeq	sl, sl, lsr r1
    d01c:	sbceq	r0, sl, sl, lsr r1
    d020:	teqeq	sl, sl, lsr r1
    d024:	ldmib	sp, {r1, r2, r4, r6, r7}^
    d028:	tstmi	r3, #4, 6	; 0x10000000
    d02c:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    d030:	vqdmulh.s<illegal width 8>	d20, d26, d31
    d034:	vmov.i32	d21, #6	; 0x00000006
    d038:			; <UNDEFINED> instruction: 0x21200004
    d03c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d040:	andpl	lr, r3, r0, asr #20
    d044:			; <UNDEFINED> instruction: 0xf0094425
    d048:			; <UNDEFINED> instruction: 0xf04f0207
    d04c:	strtmi	r0, [pc], -r0, lsl #24
    d050:			; <UNDEFINED> instruction: 0xf8574663
    d054:	tstmi	r3, #40, 30	; 0xa0
    d058:	tsteq	r1, lr, asr #20
    d05c:	tsteq	r3, r1, asr #32	; <UNPREDICTABLE>
    d060:			; <UNDEFINED> instruction: 0xf04062a9
    d064:	blmi	fe8ed4ec <fputs@plt+0xfe8e9a90>
    d068:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    d06c:	andsls	pc, r8, r5, asr #17
    d070:	eorls	pc, r0, r5, asr #17
    d074:	andgt	pc, r0, r3, asr #17
    d078:			; <UNDEFINED> instruction: 0x61ea4b9f
    d07c:	rsbvs	r4, sl, #2063597568	; 0x7b000000
    d080:	ldmmi	lr, {r3, r4, r5, r6, sp, lr}
    d084:	ldflss	f2, [r0, #-4]
    d088:			; <UNDEFINED> instruction: 0xf85a4a9d
    d08c:	ldrbtmi	r0, [sl], #-0
    d090:	strvs	lr, [r0, #-2509]	; 0xfffff633
    d094:			; <UNDEFINED> instruction: 0xf7f66800
    d098:	bvc	ff908058 <fputs@plt+0xff9045fc>
    d09c:	rscvc	r3, r3, #67108864	; 0x4000000
    d0a0:	pop	{r0, r1, r2, ip, sp, pc}
    d0a4:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    d0a8:	blcs	15cc0 <fputs@plt+0x12264>
    d0ac:	bcs	13cccc <fputs@plt+0x139270>
    d0b0:	movwcs	r2, #769	; 0x301
    d0b4:	svclt	0x00142f01
    d0b8:			; <UNDEFINED> instruction: 0xf0032200
    d0bc:	bcs	d8c8 <fputs@plt+0x9e6c>
    d0c0:	adchi	pc, lr, r0
    d0c4:	vqdmulh.s<illegal width 8>	d20, d21, d15
    d0c8:	ldrbtmi	r5, [fp], #-252	; 0xffffff04
    d0cc:	blcs	27140 <fputs@plt+0x236e4>
    d0d0:	adcshi	pc, sp, r0, asr #32
    d0d4:	andseq	pc, r3, r0, asr #5
    d0d8:	svcls	0x00034425
    d0dc:	strtmi	r4, [fp], -sl, lsl #21
    d0e0:	svcne	0x0028f853
    d0e4:			; <UNDEFINED> instruction: 0xf8c5447a
    d0e8:			; <UNDEFINED> instruction: 0xf0419018
    d0ec:	mvnvs	r0, r3, asr #2
    d0f0:	smlatbcs	r0, r9, r2, r6
    d0f4:	eorls	pc, r0, r5, asr #17
    d0f8:	subsvs	r6, r8, pc, ror #4
    d0fc:	andsvs	r4, r1, r3, lsl #23
    d100:			; <UNDEFINED> instruction: 0xe7be447b
    d104:	strtmi	r4, [r5], #-3970	; 0xfffff07e
    d108:			; <UNDEFINED> instruction: 0xf06f2300
    d10c:	ldrbtmi	r0, [pc], #-3073	; d114 <fputs@plt+0x96b8>
    d110:	ldrd	pc, [r8], -r5	; <UNPREDICTABLE>
    d114:	ldmdavs	sl!, {r0, r1, r3, r5, r9, sl, ip, sp, lr}^
    d118:			; <UNDEFINED> instruction: 0x766b271f
    d11c:	ldceq	7, cr7, [r2], {43}	; 0x2b
    d120:	strvc	r7, [fp, fp, ror #14]!
    d124:			; <UNDEFINED> instruction: 0x77eb0412
    d128:	andeq	lr, lr, #270336	; 0x42000
    d12c:	andsgt	pc, sl, r5, lsl #17
    d130:	eorcc	pc, r0, r5, lsl #17
    d134:	andseq	pc, r3, #66	; 0x42
    d138:	eorcc	pc, r1, r5, lsl #17
    d13c:			; <UNDEFINED> instruction: 0xf88562aa
    d140:			; <UNDEFINED> instruction: 0xf885c022
    d144:			; <UNDEFINED> instruction: 0xf8853024
    d148:			; <UNDEFINED> instruction: 0xf8853025
    d14c:			; <UNDEFINED> instruction: 0xf8853026
    d150:	strbtvc	r3, [pc], r7, lsr #32
    d154:	eorvc	pc, r3, r5, lsl #17
    d158:	stmdbmi	lr!, {r5, r6, r7, r9, fp, ip, sp, lr}^
    d15c:	ldrbtmi	r3, [r9], #-1
    d160:	rscvc	fp, r0, #192, 4
    d164:	strbne	lr, [r0, #2820]	; 0xb04
    d168:	strtmi	r6, [r8], -fp, lsr #21
    d16c:			; <UNDEFINED> instruction: 0xf0433010
    d170:	adcvs	r0, fp, #1409286144	; 0x54000000
    d174:	ldc2	7, cr15, [r4], {255}	; 0xff
    d178:	ldmdals	r1, {r0, r1, r3, r5, r6, r8, fp, sp, lr}
    d17c:			; <UNDEFINED> instruction: 0x612b4433
    d180:	mrc2	7, 4, pc, cr2, cr15, {7}
    d184:	mvnscc	pc, #16, 2
    d188:	blmi	18e583c <fputs@plt+0x18e1de0>
    d18c:	rscscc	pc, pc, #1073741840	; 0x40000010
    d190:	ldrbtmi	r6, [fp], #-552	; 0xfffffdd8
    d194:	mvnvs	r6, r9, ror #4
    d198:	strtmi	lr, [r5], #-1907	; 0xfffff88d
    d19c:	blmi	17f35b0 <fputs@plt+0x17efb54>
    d1a0:	ldrbtmi	r6, [fp], #-2730	; 0xfffff556
    d1a4:	andsls	pc, r8, r5, asr #17
    d1a8:	subeq	pc, r4, #66	; 0x42
    d1ac:	adcvs	r6, sl, #1073741882	; 0x4000003a
    d1b0:	strtmi	lr, [r5], #-1895	; 0xfffff899
    d1b4:	strtmi	r9, [sl], -r4, lsl #22
    d1b8:	svcne	0x0028f852
    d1bc:	stmcs	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    d1c0:			; <UNDEFINED> instruction: 0xf0414b57
    d1c4:	adcvs	r0, r9, #68, 2
    d1c8:	andhi	pc, r4, r2, asr #17
    d1cc:	bls	de3c0 <fputs@plt+0xda964>
    d1d0:	andsls	pc, r8, r5, asr #17
    d1d4:	ldrb	r6, [r4, -sl, ror #3]
    d1d8:	blmi	149e274 <fputs@plt+0x149a818>
    d1dc:	bvs	fea159e4 <fputs@plt+0xfea11f88>
    d1e0:			; <UNDEFINED> instruction: 0x762a447b
    d1e4:	rsbeq	pc, r6, r0, asr #32
    d1e8:	adcvs	r7, r8, #111149056	; 0x6a00000
    d1ec:	eorseq	pc, pc, pc, rrx
    d1f0:	strtvc	r7, [r8], sl, lsr #14
    d1f4:	strbvc	r2, [sl, -r0, lsr #32]!
    d1f8:	strbvc	r7, [sl, sl, lsr #15]!
    d1fc:			; <UNDEFINED> instruction: 0xf88576e8
    d200:			; <UNDEFINED> instruction: 0xf8852020
    d204:			; <UNDEFINED> instruction: 0xf8852021
    d208:			; <UNDEFINED> instruction: 0xf8852022
    d20c:			; <UNDEFINED> instruction: 0xf8850023
    d210:			; <UNDEFINED> instruction: 0xf8852024
    d214:			; <UNDEFINED> instruction: 0xf8852025
    d218:			; <UNDEFINED> instruction: 0xf8852026
    d21c:	ldr	r2, [r0, -r7, lsr #32]!
    d220:	streq	pc, [r2, -r7, lsr #3]
    d224:			; <UNDEFINED> instruction: 0xf787fab7
    d228:	eorsmi	r0, fp, #2080768	; 0x1fc000
    d22c:	ldmib	sp, {r1, r4, r5, r8, ip, lr, pc}^
    d230:	blcs	15e48 <fputs@plt+0x123ec>
    d234:	bcs	17ce6c <fputs@plt+0x179410>
    d238:	svccs	0x00002700
    d23c:	blmi	ec1344 <fputs@plt+0xebd8e8>
    d240:	andmi	pc, r6, r5, asr #4
    d244:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d248:			; <UNDEFINED> instruction: 0xf43f2b00
    d24c:	vqrdmlsh.s<illegal width 8>	d26, d0, d3[0]
    d250:	b	100d264 <fputs@plt+0x1009808>
    d254:	ldr	r5, [pc, -r3]!
    d258:	movwcs	lr, #18909	; 0x49dd
    d25c:	svclt	0x00082b00
    d260:	teqle	sp, r1, lsl #20
    d264:	vpadd.i8	d20, d15, d17
    d268:	vaddl.s8	<illegal reg q10.5>, d0, d26
    d26c:	teqcs	r0, r4
    d270:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d274:	andpl	lr, r3, r0, asr #20
    d278:	stmdami	sp!, {r2, r5, r6, r7, r9, sl, sp, lr, pc}
    d27c:	bmi	b5eb90 <fputs@plt+0xb5b134>
    d280:			; <UNDEFINED> instruction: 0xf85a2101
    d284:	ldrbtmi	r0, [sl], #-0
    d288:			; <UNDEFINED> instruction: 0xf7f66800
    d28c:	strdcs	lr, [r1], -r4
    d290:	bl	ff04b270 <fputs@plt+0xff047814>
    d294:	vqdmulh.s<illegal width 8>	d20, d5, d24
    d298:	ldrbtmi	r4, [fp], #-1
    d29c:	blcs	27310 <fputs@plt+0x238b4>
    d2a0:	svcge	0x0018f43f
    d2a4:	blmi	8c71f8 <fputs@plt+0x8c379c>
    d2a8:	stmdami	r4!, {r0, r3, r4, r5, r9, sp}
    d2ac:			; <UNDEFINED> instruction: 0xf85a2101
    d2b0:	ldrbtmi	r3, [r8], #-3
    d2b4:			; <UNDEFINED> instruction: 0xf7f6681b
    d2b8:	andcs	lr, r1, ip, ror sl
    d2bc:	bl	feacb29c <fputs@plt+0xfeac7840>
    d2c0:	tstcs	r1, pc, lsl sl
    d2c4:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    d2c8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d2cc:	strmi	lr, [r4, #-2525]	; 0xfffff623
    d2d0:	strmi	lr, [r0, #-2509]	; 0xfffff633
    d2d4:			; <UNDEFINED> instruction: 0xf7f66818
    d2d8:	andcs	lr, r1, lr, asr #21
    d2dc:	bl	fe6cb2bc <fputs@plt+0xfe6c7860>
    d2e0:	tstcs	r1, r8, lsl sl
    d2e4:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    d2e8:	svclt	0x0000e7ee
    d2ec:	andeq	sp, r2, lr, ror sp
    d2f0:	andeq	lr, r3, r8, asr #29
    d2f4:	muleq	r3, sl, lr
    d2f8:	andeq	r8, r1, r8, asr #8
    d2fc:	andeq	r0, r0, r8, ror #4
    d300:	strdeq	r8, [r1], -lr
    d304:	andeq	lr, r3, sl, lsr lr
    d308:	andeq	lr, r3, r0, lsr #28
    d30c:	andeq	r8, r1, r0, asr #7
    d310:	strdeq	lr, [r3], -r6
    d314:	andeq	r8, r1, r2, lsl #8
    d318:	andeq	r8, r1, r2, asr #6
    d31c:	strdeq	r5, [r1], -lr
    d320:	strdeq	r8, [r1], -ip
    d324:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    d328:	andeq	lr, r3, r0, asr #25
    d32c:	muleq	r3, r4, ip
    d330:	andeq	r0, r0, ip, ror #4
    d334:	andeq	r8, r1, r6, ror #5
    d338:	andeq	lr, r3, sl, ror #24
    d33c:	andeq	r8, r1, r2, ror r2
    d340:	andeq	r8, r1, r6, lsl r2
    d344:	andeq	r8, r1, sl, lsl r2
    d348:	svcmi	0x00f0e92d
    d34c:	cfldr64vc	mvdx15, [r7, #-692]!	; 0xfffffd4c
    d350:			; <UNDEFINED> instruction: 0x460cf8df
    d354:	ldrmi	r4, [r5], -r3, lsl #13
    d358:	movwpl	lr, #31181	; 0x79cd
    d35c:			; <UNDEFINED> instruction: 0xf8df447c
    d360:			; <UNDEFINED> instruction: 0xf1043604
    d364:			; <UNDEFINED> instruction: 0xf8df0008
    d368:	strmi	r4, [r8], r0, lsl #12
    d36c:	sbcvs	pc, sl, #1325400064	; 0x4f000000
    d370:	tstcs	r0, ip, ror r4
    d374:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    d378:			; <UNDEFINED> instruction: 0xf04f93f5
    d37c:			; <UNDEFINED> instruction: 0xf8df0300
    d380:	ldrbtmi	r3, [fp], #-1516	; 0xfffffa14
    d384:			; <UNDEFINED> instruction: 0xf7f6930f
    d388:			; <UNDEFINED> instruction: 0xf1bbe8e4
    d38c:			; <UNDEFINED> instruction: 0xf0000f01
    d390:			; <UNDEFINED> instruction: 0xf1bb8259
    d394:			; <UNDEFINED> instruction: 0xf0000f02
    d398:			; <UNDEFINED> instruction: 0xf8df8260
    d39c:	ldrdcs	r4, [r7, r4]
    d3a0:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    d3a4:			; <UNDEFINED> instruction: 0x3658f8d4
    d3a8:			; <UNDEFINED> instruction: 0xf88472e1
    d3ac:	eorvc	r1, r2, #-872415232	; 0xcc000000
    d3b0:	teqcs	r0, #132, 16	; 0x840000	; <UNPREDICTABLE>
    d3b4:			; <UNDEFINED> instruction: 0xf0002b00
    d3b8:			; <UNDEFINED> instruction: 0xf8df8271
    d3bc:			; <UNDEFINED> instruction: 0xf50495b8
    d3c0:	svcge	0x002b64cb
    d3c4:	strpl	pc, [r0, #-1103]	; 0xfffffbb1
    d3c8:	strd	r4, [r2], -r9
    d3cc:	svccc	0x0028f854
    d3d0:	blcs	37a164 <fputs@plt+0x376708>
    d3d4:	stmdavs	r0!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    d3d8:			; <UNDEFINED> instruction: 0xf7f64649
    d3dc:			; <UNDEFINED> instruction: 0x4606e95c
    d3e0:			; <UNDEFINED> instruction: 0xf0002800
    d3e4:			; <UNDEFINED> instruction: 0x46038290
    d3e8:	vst1.8	{d18-d21}, [pc], r1
    d3ec:	ldrtmi	r7, [r8], -sl, asr #2
    d3f0:	b	ff54b3d0 <fputs@plt+0xff547974>
    d3f4:	strmi	r2, [r2], r1, lsl #16
    d3f8:	rsbhi	pc, r3, #64	; 0x40
    d3fc:			; <UNDEFINED> instruction: 0xf7f64630
    d400:	ldmvc	fp!, {r1, r3, r6, fp, sp, lr, pc}^
    d404:			; <UNDEFINED> instruction: 0xf0402b87
    d408:	bvc	ffe6dd4c <fputs@plt+0xffe6a2f0>
    d40c:	mvnscc	pc, #8, 2
    d410:	andeq	pc, r0, #200, 2	; 0x32
    d414:	bicne	lr, r1, r7, lsl #22
    d418:	stclne	8, cr15, [ip], #-324	; 0xfffffebc
    d41c:	strtmi	r4, [fp], #-1037	; 0xfffffbf3
    d420:	andsmi	r4, sp, r5, lsl r6
    d424:	svccc	0x0028f854
    d428:	bicsle	r2, r2, r0, lsl #22
    d42c:	strtmi	r9, [fp], -pc, lsl #24
    d430:	strbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    d434:			; <UNDEFINED> instruction: 0xf8df2101
    d438:	stmdapl	r0!, {r2, r6, r8, sl, sp}
    d43c:			; <UNDEFINED> instruction: 0xf8df447a
    d440:	ldrbtmi	r4, [ip], #-1344	; 0xfffffac0
    d444:	stmdavs	r0, {r1, r2, ip, pc}
    d448:	b	54b428 <fputs@plt+0x5479cc>
    d44c:			; <UNDEFINED> instruction: 0x6658f8d4
    d450:			; <UNDEFINED> instruction: 0xf0002e00
    d454:			; <UNDEFINED> instruction: 0xf1188226
    d458:	strdls	r3, [sp], -pc	; <UNPREDICTABLE>
    d45c:	streq	pc, [r4, #-2271]!	; 0xfffff721
    d460:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d464:	strne	pc, [r0, #-2271]!	; 0xfffff721
    d468:	strbvs	pc, [fp], #1284	; 0x504	; <UNPREDICTABLE>
    d46c:	andls	r4, r9, r8, ror r4
    d470:	rscscc	pc, pc, r3, asr #2
    d474:	andeq	pc, r0, #216, 2	; 0x36
    d478:	uxtab16mi	r4, r2, r9, ror #8
    d47c:	tsteq	r8, r1, lsl #2	; <UNPREDICTABLE>
    d480:	movteq	lr, #15203	; 0x3b63
    d484:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    d488:	tstls	ip, lr
    d48c:	movwcs	lr, #43469	; 0xa9cd
    d490:	cdpne	7, 11, cr9, cr3, cr3, {0}
    d494:	vqdmulh.s<illegal width 8>	d2, d0, d15
    d498:	ldm	pc, {r2, r4, r5, r6, r7, r8, pc}^	; <UNPREDICTABLE>
    d49c:	andseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
    d4a0:	andseq	r0, r0, sl, ror #1
    d4a4:	andseq	r0, r0, r0, lsl r0
    d4a8:	ldrsheq	r0, [r2, #18]!
    d4ac:	strdeq	r0, [r3], #18	; <UNPREDICTABLE>
    d4b0:			; <UNDEFINED> instruction: 0x009b01f2
    d4b4:	andseq	r0, r0, ip, lsr r0
    d4b8:	ldrdeq	r0, [r3], #15
    d4bc:	blls	cd504 <fputs@plt+0xc9aa8>
    d4c0:			; <UNDEFINED> instruction: 0xf0003301
    d4c4:			; <UNDEFINED> instruction: 0xf10d821a
    d4c8:	stmdavs	r1!, {r6, fp}^
    d4cc:	streq	pc, [r0], -sl, asr #3
    d4d0:			; <UNDEFINED> instruction: 0xf7ff4640
    d4d4:			; <UNDEFINED> instruction: 0xf8d8f971
    d4d8:	stmdavs	r1!, {r4, r5, ip, sp}^
    d4dc:	subvc	pc, sl, pc, asr #8
    d4e0:	strtcs	pc, [r8], #2271	; 0x8df
    d4e4:	ldrbmi	r3, [r3], #-2817	; 0xfffff4ff
    d4e8:	ldrbtmi	r4, [sl], #-51	; 0xffffffcd
    d4ec:	smlabtcc	r0, sp, r9, lr
    d4f0:	stmdbls	r3, {r3, r9, ip, sp}
    d4f4:	blx	1edaa <fputs@plt+0x1b34e>
    d4f8:	ldrbmi	r2, [r9], -r1
    d4fc:			; <UNDEFINED> instruction: 0xf7ff4622
    d500:			; <UNDEFINED> instruction: 0xf8d8fd5d
    d504:			; <UNDEFINED> instruction: 0x17e93030
    d508:	blcc	5edb0 <fputs@plt+0x5b354>
    d50c:	smlabteq	r2, r4, r9, lr
    d510:	andsmi	r4, lr, r3, asr r4
    d514:			; <UNDEFINED> instruction: 0xf8544435
    d518:	cdpcs	15, 0, cr6, cr0, cr8, {1}
    d51c:			; <UNDEFINED> instruction: 0xf8dfd1b9
    d520:			; <UNDEFINED> instruction: 0x46d03470
    d524:	ldrbtmi	r9, [fp], #-3843	; 0xfffff0fd
    d528:			; <UNDEFINED> instruction: 0x6658f8d3
    d52c:	strbtmi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d530:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d534:	strge	pc, [r0], #-2269	; 0xfffff723
    d538:			; <UNDEFINED> instruction: 0xf504447c
    d53c:	strtmi	r6, [r5], -fp, asr #9
    d540:			; <UNDEFINED> instruction: 0xf855e002
    d544:	cmplt	lr, r8, lsr #30
    d548:	mvnsle	r2, sp, lsl #28
    d54c:	ldrbmi	r6, [r0], -r9, ror #16
    d550:	blx	15cb556 <fputs@plt+0x15c7afa>
    d554:	svcvs	0x0028f855
    d558:	stmibvs	r0, {r0, r3, r8, sl, ip, sp, lr, pc}
    d55c:	mvnsle	r2, r0, lsl #28
    d560:	streq	pc, [r0], #-2269	; 0xfffff723
    d564:	ldrtmi	r4, [r3], -sl, asr #12
    d568:			; <UNDEFINED> instruction: 0xf7f69600
    d56c:	stmdacs	r0, {r1, r4, r6, r8, fp, sp, lr, pc}
    d570:	bicshi	pc, lr, r0, asr #5
    d574:			; <UNDEFINED> instruction: 0xf0401c7a
    d578:			; <UNDEFINED> instruction: 0xf8df809b
    d57c:	ldrbtmi	r3, [fp], #-1052	; 0xfffffbe4
    d580:			; <UNDEFINED> instruction: 0x3658f8d3
    d584:			; <UNDEFINED> instruction: 0xf8ddb1b3
    d588:	vshl.s8	d22, d0, d4
    d58c:	vbic.i32	<illegal reg q8.5>, #786432	; 0x000c0000
    d590:	ldrmi	r0, [sl], -r2, lsl #10
    d594:	stmdale	r9, {r0, r4, r9, fp, sp}
    d598:	vpmax.s8	d15, d2, d21
    d59c:	strle	r0, [r5, #-2003]	; 0xfffff82d
    d5a0:	andne	lr, r1, #212, 18	; 0x350000
    d5a4:	ldrtmi	r4, [r0], -r3, asr #12
    d5a8:			; <UNDEFINED> instruction: 0xf950f7ff
    d5ac:	svccs	0x0028f854
    d5b0:	mvnle	r2, r0, lsl #20
    d5b4:	blmi	ffae01a0 <fputs@plt+0xffadc744>
    d5b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d5bc:	blls	ffd6762c <fputs@plt+0xffd63bd0>
    d5c0:			; <UNDEFINED> instruction: 0xf04f405a
    d5c4:			; <UNDEFINED> instruction: 0xf0400300
    d5c8:	andcs	r8, r0, sl, lsr #3
    d5cc:	cfldr64vc	mvdx15, [r7, #-52]!	; 0xffffffcc
    d5d0:	svchi	0x00f0e8bd
    d5d4:	vst1.8	{d25-d26}, [pc], r3
    d5d8:			; <UNDEFINED> instruction: 0xf8df764a
    d5dc:	tstcs	r0, #196, 6	; 0x10000003
    d5e0:	svcls	0x00083201
    d5e4:	stmdals	r6, {r3, r4, r5, r6, r7, sl, lr}
    d5e8:			; <UNDEFINED> instruction: 0xf04f9203
    d5ec:	blx	191036 <fputs@plt+0x18d5da>
    d5f0:	bmi	ffb2ee00 <fputs@plt+0xffb2b3a4>
    d5f4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d5f8:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
    d5fc:	eorshi	r2, r7, #1073741824	; 0x40000000
    d600:			; <UNDEFINED> instruction: 0xf8869f07
    d604:	rscsvs	lr, r3, fp, lsl r3
    d608:	vst3.32	{d23-d25}, [pc :256], r7
    d60c:			; <UNDEFINED> instruction: 0xf8866780
    d610:			; <UNDEFINED> instruction: 0xf8c63319
    d614:			; <UNDEFINED> instruction: 0xf886732c
    d618:			; <UNDEFINED> instruction: 0xf7f6931a
    d61c:			; <UNDEFINED> instruction: 0xf8c8e92c
    d620:	ldrb	r9, [r8, -r4]!
    d624:	movwcs	lr, #18900	; 0x49d4
    d628:	addmi	r1, fp, #61079552	; 0x3a40000
    d62c:	adcmi	fp, sl, #8, 30
    d630:	cmphi	sp, r0, asr #1	; <UNPREDICTABLE>
    d634:	ldmib	sp, {r0, r2, r3, r8, fp, ip, pc}^
    d638:	stmne	r9, {r1, r3, r9, sl, ip, lr}
    d63c:	tsteq	r5, r1, lsl #20
    d640:	stmdbls	lr, {r2, r8, ip, pc}
    d644:	eorsmi	r4, r1, r9, asr r1
    d648:	ldmib	sp, {r0, r2, r8, ip, pc}^
    d64c:	addmi	r0, fp, #4, 2
    d650:	addmi	fp, r2, #8, 30
    d654:	teqhi	lr, r0, asr #32	; <UNPREDICTABLE>
    d658:	ldrb	r9, [ip, -r4, lsl #26]
    d65c:	bls	267cf0 <fputs@plt+0x264294>
    d660:	smmla	r8, r3, r0, r6
    d664:	bmi	ff427cf8 <fputs@plt+0xff42429c>
    d668:	ldrbtmi	r0, [sl], #-3099	; 0xfffff3e5
    d66c:	subsvs	r0, r3, fp, lsl r4
    d670:	svcls	0x0003e751
    d674:	movwcc	r4, #5691	; 0x163b
    d678:	teqhi	pc, r0	; <UNPREDICTABLE>
    d67c:	stmdavs	r1!, {r4, r9, sl, fp, sp, pc}^
    d680:			; <UNDEFINED> instruction: 0xf7ff4630
    d684:	blvs	ccb8f0 <fputs@plt+0xcc7e94>
    d688:	vst2.16	{d22-d23}, [pc :128], r3
    d68c:	stmdbls	ip, {r1, r3, r6, ip, sp, lr}
    d690:	movwcs	lr, #2509	; 0x9cd
    d694:	blx	1ef4a <fputs@plt+0x1b4ee>
    d698:	strtmi	r1, [r2], -r7
    d69c:			; <UNDEFINED> instruction: 0xf7ff4659
    d6a0:	blvs	d0c8dc <fputs@plt+0xd08e80>
    d6a4:	strtmi	r1, [r8], -r9, ror #15
    d6a8:	stmib	r4, {r0, r2, r3, r4, sl, lr}^
    d6ac:	ldr	r0, [r2, -r2, lsl #2]!
    d6b0:			; <UNDEFINED> instruction: 0xf0173701
    d6b4:	movwls	r0, #17407	; 0x43ff
    d6b8:	sbcshi	pc, sl, r0
    d6bc:	blmi	fef201b0 <fputs@plt+0xfef1c754>
    d6c0:			; <UNDEFINED> instruction: 0xf8cd447a
    d6c4:			; <UNDEFINED> instruction: 0xf1028024
    d6c8:	ldrbtmi	r0, [fp], #-2568	; 0xfffff5f8
    d6cc:	strge	lr, [r7], #-2509	; 0xfffff633
    d6d0:			; <UNDEFINED> instruction: 0x465546b0
    d6d4:			; <UNDEFINED> instruction: 0xa018f8dd
    d6d8:	andls	r4, r3, #162529280	; 0x9b00000
    d6dc:			; <UNDEFINED> instruction: 0xf44f9b03
    d6e0:	bvc	ffaa9c10 <fputs@plt+0xffaa61b4>
    d6e4:	streq	lr, [r9], #-2822	; 0xfffff4fa
    d6e8:	ldrdeq	pc, [r0], -sl
    d6ec:	tstcc	r8, r1, lsl #22	; <UNPREDICTABLE>
    d6f0:	cps	#18
    d6f4:			; <UNDEFINED> instruction: 0x46430c10
    d6f8:	andgt	pc, ip, r5, lsr #17
    d6fc:			; <UNDEFINED> instruction: 0xf1013220
    d700:			; <UNDEFINED> instruction: 0xf5050708
    d704:			; <UNDEFINED> instruction: 0xf8a1754a
    d708:	ldrbmi	r2, [sl], -r9
    d70c:	strls	r2, [r0], #-257	; 0xfffffeff
    d710:	ldm	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d714:			; <UNDEFINED> instruction: 0x2001f8b7
    d718:			; <UNDEFINED> instruction: 0xf8da4643
    d71c:	ldrmi	r0, [r4], #-0
    d720:	smlatbcs	r1, r4, sl, r4
    d724:	ldrbtmi	r3, [sl], #-3088	; 0xfffff3f0
    d728:			; <UNDEFINED> instruction: 0xf7f69400
    d72c:			; <UNDEFINED> instruction: 0xf8b7e8a4
    d730:			; <UNDEFINED> instruction: 0xf8352001
    d734:			; <UNDEFINED> instruction: 0xf1081c04
    d738:	bcc	4f744 <fputs@plt+0x4bce8>
    d73c:	strmi	r9, [sl], #-2820	; 0xfffff4fc
    d740:	andmi	r4, sl, r9, asr #4
    d744:	ldrmi	r4, [r6], #-1432	; 0xfffffa68
    d748:	blle	ff1fa228 <fputs@plt+0xff1f67cc>
    d74c:	ldrtmi	r2, [r0], -r1, lsl #2
    d750:	strge	lr, [r7], #-2525	; 0xfffff623
    d754:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    d758:			; <UNDEFINED> instruction: 0xf7f59608
    d75c:	strmi	lr, [r5], -r0, ror #29
    d760:	stmdacs	r0, {r0, r1, ip, pc}
    d764:	sbcshi	pc, pc, r0
    d768:	movtvc	pc, #42063	; 0xa44f	; <UNPREDICTABLE>
    d76c:	movwls	r4, #31378	; 0x7a92
    d770:	ldrmi	r2, [fp], r0, lsl #6
    d774:			; <UNDEFINED> instruction: 0x9609447a
    d778:	strls	r9, [sl], #-518	; 0xfffffdfa
    d77c:	eorshi	pc, r0, sp, asr #17
    d780:			; <UNDEFINED> instruction: 0xf89a4654
    d784:	stcgt	0, cr6, [pc], {11}
    d788:	ldreq	pc, [r0, -r5, lsl #2]
    d78c:	blne	b347a0 <fputs@plt+0xb30d44>
    d790:	rsbvs	r6, r9, r8, lsr #32
    d794:	rscvs	r6, fp, sl, lsr #1
    d798:	strbmi	fp, [ip], #-502	; 0xfffffe0a
    d79c:	tstcs	r0, r3, asr r6
    d7a0:	ldmdbvs	sl, {r0, r8, ip, sp}
    d7a4:			; <UNDEFINED> instruction: 0xf10342b1
    d7a8:	bl	fe88e5b0 <fputs@plt+0xfe88ab54>
    d7ac:			; <UNDEFINED> instruction: 0xf8430204
    d7b0:	mvnsle	r2, r0, ror ip
    d7b4:			; <UNDEFINED> instruction: 0xf10ab209
    d7b8:			; <UNDEFINED> instruction: 0x463c0810
    d7bc:	cps	#14
    d7c0:	ldrmi	r0, [r5], #-528	; 0xfffffdf0
    d7c4:	strbmi	r2, [r1], -r0, lsl #5
    d7c8:	ldrmi	r4, [r4], #-1568	; 0xfffff9e0
    d7cc:			; <UNDEFINED> instruction: 0xf7f54490
    d7d0:	adcmi	lr, r5, #344	; 0x158
    d7d4:	ldrtmi	sp, [r7], #-502	; 0xfffffe0a
    d7d8:	movwcs	lr, #27101	; 0x69dd
    d7dc:	bvc	12cac0c <fputs@plt+0x12c71b0>
    d7e0:	ldcpl	8, cr15, [r8], {90}	; 0x5a
    d7e4:	ldcmi	8, cr15, [r4], {90}	; 0x5a
    d7e8:	tstcs	fp, r3, lsl #22	; <UNPREDICTABLE>
    d7ec:	ldccs	8, cr15, [r0], {90}	; 0x5a
    d7f0:	stceq	8, cr15, [ip], {90}	; 0x5a
    d7f4:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    d7f8:			; <UNDEFINED> instruction: 0xf04f603d
    d7fc:	adcsvs	r0, sl, r1, lsl #22
    d800:	stccs	8, cr15, [r4], {58}	; 0x3a
    d804:	rscsvs	r6, r8, ip, ror r0
    d808:			; <UNDEFINED> instruction: 0xf8b11e55
    d80c:	subsmi	r1, r2, #9
    d810:	andsmi	r4, r5, sp, lsl #8
    d814:	bne	1b7402c <fputs@plt+0x1b705d0>
    d818:			; <UNDEFINED> instruction: 0xf1054293
    d81c:	ldrtmi	r0, [sp], #-1296	; 0xfffffaf0
    d820:	ldmib	sp, {r1, r2, r3, r5, r7, r8, r9, fp, ip, lr, pc}^
    d824:			; <UNDEFINED> instruction: 0xf8dd6409
    d828:	stcls	0, cr8, [r8, #-192]	; 0xffffff40
    d82c:	ldrtmi	r9, [r2], -r3, lsl #18
    d830:	streq	pc, [r0], #-2269	; 0xfffff723
    d834:	mcr	7, 7, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    d838:	cmnle	sl, r8, lsr #5
    d83c:			; <UNDEFINED> instruction: 0xf7f59803
    d840:			; <UNDEFINED> instruction: 0xe69aeed4
    d844:	andscs	r9, r6, #3840	; 0xf00
    d848:	ldrbmi	r4, [r9], -fp, asr #22
    d84c:	stmiapl	r3!, {r0, r1, r3, r4, r6, fp, lr}^
    d850:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d854:	svc	0x00acf7f5
    d858:	cfstr32ls	mvfx14, [pc], {159}	; 0x9f
    d85c:	blmi	11960b8 <fputs@plt+0x119265c>
    d860:	ldmdami	r7, {r0, r8, sp}^
    d864:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    d868:			; <UNDEFINED> instruction: 0xf7f5681b
    d86c:	ldr	lr, [r4, #4002]	; 0xfa2
    d870:	ldrtmi	r2, [r0], -r1, lsl #2
    d874:	mrc	7, 2, APSR_nzcv, cr2, cr5, {7}
    d878:	stmdacs	r0, {r0, r1, ip, pc}
    d87c:			; <UNDEFINED> instruction: 0x4635d051
    d880:	bmi	14477d8 <fputs@plt+0x1443d7c>
    d884:	ldmdami	r0, {r0, r1, r4, r5, r9, sl, lr}^
    d888:	tstcs	r1, sl, ror r4
    d88c:	stmdapl	r0!, {r0, r1, r2, r3, sl, fp, ip, pc}
    d890:			; <UNDEFINED> instruction: 0xf7f56800
    d894:	strdcs	lr, [r1], -r0
    d898:	ldm	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d89c:	strpl	pc, [r0, #-1103]	; 0xfffffbb1
    d8a0:			; <UNDEFINED> instruction: 0xf04fe5c4
    d8a4:			; <UNDEFINED> instruction: 0xe64137ff
    d8a8:	andscs	r9, r7, #3840	; 0xf00
    d8ac:	ldrbmi	r4, [r1], -r6, asr #22
    d8b0:	stmiapl	r3!, {r1, r2, r6, fp, lr}^
    d8b4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d8b8:	svc	0x007af7f5
    d8bc:			; <UNDEFINED> instruction: 0xf7f64650
    d8c0:	stmdbmi	r3, {r1, r3, r5, r7, fp, sp, lr, pc}^
    d8c4:	andcs	r4, r1, r2, lsl #12
    d8c8:			; <UNDEFINED> instruction: 0xf7f54479
    d8cc:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    d8d0:	stmia	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d8d4:	eorscs	r4, r1, #4128768	; 0x3f0000
    d8d8:	tstcs	r1, fp, lsr fp
    d8dc:	cfstrsls	mvf4, [pc], {120}	; 0x78
    d8e0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    d8e4:	svc	0x0064f7f5
    d8e8:			; <UNDEFINED> instruction: 0xf7f62001
    d8ec:	ldmdami	sl!, {r2, r4, r7, fp, sp, lr, pc}
    d8f0:	blmi	d561bc <fputs@plt+0xd52760>
    d8f4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d8f8:	ldmdami	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d8fc:	blmi	c96150 <fputs@plt+0xc926f4>
    d900:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d904:	bmi	dc78b8 <fputs@plt+0xdc3e5c>
    d908:	stmdami	pc!, {r0, r8, sp}	; <UNPREDICTABLE>
    d90c:	ldrbtmi	r6, [sl], #-2147	; 0xfffff79d
    d910:	ldmdami	r4!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    d914:	blmi	b1617c <fputs@plt+0xb12720>
    d918:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d91c:			; <UNDEFINED> instruction: 0xf7f5e7df
    d920:	blls	109780 <fputs@plt+0x105d24>
    d924:	bmi	c3254c <fputs@plt+0xc2eaf0>
    d928:	blls	21f9cc <fputs@plt+0x21bf70>
    d92c:			; <UNDEFINED> instruction: 0xe7ac447a
    d930:	blmi	974174 <fputs@plt+0x970718>
    d934:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    d938:	ldmda	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d93c:			; <UNDEFINED> instruction: 0xf7f56800
    d940:	blmi	ac8e38 <fputs@plt+0xac53dc>
    d944:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    d948:	strmi	r3, [r2], -r0, lsr #6
    d94c:	bmi	a32154 <fputs@plt+0xa2e6f8>
    d950:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    d954:	svc	0x008ef7f5
    d958:			; <UNDEFINED> instruction: 0xf7f62001
    d95c:	svclt	0x0000e85c
    d960:	andeq	lr, r3, r8, lsr #23
    d964:	andeq	r0, r0, r4, ror #4
    d968:	andeq	sp, r2, r8, lsl #20
    d96c:	strdeq	sp, [r2], -r6
    d970:	andeq	lr, r3, r2, ror #22
    d974:	ldrdeq	sl, [r1], -r0
    d978:	andeq	r0, r0, r8, ror #4
    d97c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    d980:	andeq	lr, r3, r2, asr #21
    d984:	muleq	r3, r8, sl
    d988:	andeq	lr, r3, ip, lsl #21
    d98c:	andeq	lr, r3, sl, lsl sl
    d990:	ldrdeq	lr, [r3], -lr	; <UNPREDICTABLE>
    d994:	andeq	lr, r3, ip, asr #19
    d998:	andeq	lr, r3, r6, lsl #19
    d99c:	andeq	sp, r2, r0, asr #15
    d9a0:	andeq	lr, r3, r0, lsr #18
    d9a4:	andeq	r8, r1, r6, ror r0
    d9a8:	muleq	r3, sl, r8
    d9ac:	andeq	lr, r3, r4, asr #16
    d9b0:	andeq	r8, r1, r2, asr r0
    d9b4:	andeq	r8, r1, r6, lsl r0
    d9b8:	muleq	r3, r0, r7
    d9bc:	andeq	r7, r1, r0, ror #26
    d9c0:	andeq	r7, r1, r2, ror #26
    d9c4:	andeq	r7, r1, r8, ror #28
    d9c8:	andeq	r0, r0, ip, ror #4
    d9cc:	andeq	r7, r1, r8, ror #26
    d9d0:	andeq	r7, r1, ip, lsr sp
    d9d4:	andeq	r7, r1, r0, ror #27
    d9d8:	muleq	r1, r2, sp
    d9dc:	andeq	r7, r1, sl, asr sp
    d9e0:	ldrdeq	r7, [r1], -r2
    d9e4:	andeq	r7, r1, sl, ror lr
    d9e8:	andeq	r7, r1, r8, asr #28
    d9ec:			; <UNDEFINED> instruction: 0x000181ba
    d9f0:	andeq	r7, r1, sl, lsr sl
    d9f4:	cfstrsmi	mvf11, [lr], {112}	; 0x70
    d9f8:			; <UNDEFINED> instruction: 0x600cf8bd
    d9fc:	ldrbtmi	r4, [ip], #-3341	; 0xfffff2f3
    da00:	tstcs	r0, r1, lsl #2
    da04:	msrcs	CPSR_s, #192, 16	; 0xc00000
    da08:	addvc	r2, r6, #144, 4
    da0c:	tstcs	r3, #128, 16	; 0x800000	; <UNPREDICTABLE>
    da10:			; <UNDEFINED> instruction: 0xf8802200
    da14:	tstcs	r1, r1, lsl r3
    da18:	tstcs	r2, #128, 16	; 0x800000	; <UNPREDICTABLE>
    da1c:	subvs	r4, r3, r2, lsr #12
    da20:	bmi	163fa8 <fputs@plt+0x16054c>
    da24:	ldrbtmi	fp, [sl], #-3184	; 0xfffff390
    da28:			; <UNDEFINED> instruction: 0xf7f56800
    da2c:	svclt	0x0000bf21
    da30:	andeq	sp, r2, sl, ror r3
    da34:	andeq	r0, r0, r8, ror #4
    da38:	andeq	r7, r1, sl, asr #24
    da3c:	svcmi	0x00f0e92d
    da40:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    da44:			; <UNDEFINED> instruction: 0xf8df8b06
    da48:			; <UNDEFINED> instruction: 0xf8df28a8
    da4c:	ldrbtmi	r3, [sl], #-2216	; 0xfffff758
    da50:	stmiami	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    da54:	ldrbtmi	fp, [ip], #-143	; 0xffffff71
    da58:	ldmpl	r3, {r0, r1, r2, sl, ip, pc}^
    da5c:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    da60:	movwls	r6, #55323	; 0xd81b
    da64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    da68:	tstcs	r1, fp, lsl #24
    da6c:	strcs	r5, [r0], #-2215	; 0xfffff759
    da70:	stmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    da74:	ldrbtmi	r9, [sl], #-5
    da78:			; <UNDEFINED> instruction: 0xf7f56838
    da7c:	stcvs	14, cr14, [fp], #-1008	; 0xfffffc10
    da80:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    da84:	ldrbtmi	r9, [r9], #-1033	; 0xfffffbf7
    da88:	mcr	6, 0, r4, cr10, cr8, {0}
    da8c:			; <UNDEFINED> instruction: 0xf7f53a10
    da90:	stmdacs	r0, {r1, r9, sl, fp, sp, lr, pc}
    da94:	mvnshi	pc, #0
    da98:			; <UNDEFINED> instruction: 0xf8dfaa0c
    da9c:			; <UNDEFINED> instruction: 0xf8df386c
    daa0:	strmi	r9, [r0], ip, ror #16
    daa4:	bcs	fe4492d0 <fputs@plt+0xfe445874>
    daa8:	ldrbtmi	sl, [fp], #-2569	; 0xfffff5f7
    daac:	mcr	4, 0, r4, cr9, cr9, {7}
    dab0:	ssatmi	r2, #27, r0, lsl #20
    dab4:			; <UNDEFINED> instruction: 0xf5039306
    dab8:	stmib	sp, {r0, r1, r3, r6, r7, r8, r9, sp, lr}^
    dabc:			; <UNDEFINED> instruction: 0xf5094302
    dac0:	movwls	r6, #17355	; 0x43cb
    dac4:	bne	fe449330 <fputs@plt+0xfe4458d4>
    dac8:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx3
    dacc:	andcs	r0, sl, #16, 20	; 0x10000
    dad0:	mrc	7, 6, APSR_nzcv, cr6, cr5, {7}
    dad4:	vsub.i8	d18, d0, d0
    dad8:			; <UNDEFINED> instruction: 0xf8df8365
    dadc:	bge	293bb4 <fputs@plt+0x290158>
    dae0:	stmdals	r9, {r1, r8, r9, fp, ip, pc}
    dae4:	movwcc	r4, #5241	; 0x1479
    dae8:			; <UNDEFINED> instruction: 0xf7f59302
    daec:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    daf0:			; <UNDEFINED> instruction: 0xf8dfd0e8
    daf4:	stcge	8, cr3, [fp, #-128]	; 0xffffff80
    daf8:	blcc	9c3c <fputs@plt+0x61e0>
    dafc:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    db00:	cdp	0, 0, cr9, cr8, cr9, {0}
    db04:			; <UNDEFINED> instruction: 0xf8df3a10
    db08:	ldrbtmi	r3, [fp], #-2064	; 0xfffff7f0
    db0c:	bcc	fe449334 <fputs@plt+0xfe4458d8>
    db10:	bne	449378 <fputs@plt+0x44591c>
    db14:			; <UNDEFINED> instruction: 0xf7f5462a
    db18:	strmi	lr, [r4], -r4, ror #29
    db1c:	sbcsle	r2, r1, r0, lsl #16
    db20:	blcs	8ebb34 <fputs@plt+0x8e80d8>
    db24:	cdpcs	0, 0, cr13, cr3, cr14, {6}
    db28:	ldm	pc, {r1, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    db2c:	strbvs	pc, [r5, #-6]	; <UNPREDICTABLE>
    db30:	blls	1975fc <fputs@plt+0x193ba0>
    db34:	andcs	r2, r5, #40, 12	; 0x2800000
    db38:	svceq	0x000cf1bb
    db3c:	andeq	pc, r0, pc, asr #32
    db40:			; <UNDEFINED> instruction: 0xf8d39009
    db44:			; <UNDEFINED> instruction: 0xf04f1b58
    db48:	svclt	0x000c0300
    db4c:	strcs	r2, [r6, -lr, lsl #14]
    db50:			; <UNDEFINED> instruction: 0xf101fb06
    db54:	strmi	r9, [lr], #-3587	; 0xfffff1fd
    db58:	movwcs	lr, #35270	; 0x89c6
    db5c:	blls	df40c <fputs@plt+0xdb9b0>
    db60:			; <UNDEFINED> instruction: 0xf8df505f
    db64:	ldrhtvs	r1, [r4], #-120	; 0xffffff88
    db68:			; <UNDEFINED> instruction: 0xf7f54479
    db6c:			; <UNDEFINED> instruction: 0x4604eeba
    db70:	adcle	r2, r7, r0, lsl #16
    db74:	blcs	8ebc08 <fputs@plt+0x8e81ac>
    db78:			; <UNDEFINED> instruction: 0xf1bbd0a4
    db7c:			; <UNDEFINED> instruction: 0xf0000f04
    db80:			; <UNDEFINED> instruction: 0xf8df80b4
    db84:	ldrbtmi	r6, [lr], #-1948	; 0xfffff864
    db88:	blcc	1a4bee8 <fputs@plt+0x1a4848c>
    db8c:	blcs	11c79c <fputs@plt+0x118d40>
    db90:	sbcshi	pc, r4, #64, 4
    db94:			; <UNDEFINED> instruction: 0x178cf8df
    db98:	strtmi	r2, [sl], -r0
    db9c:	ldrbtmi	r9, [r9], #-9
    dba0:	mrc	7, 4, APSR_nzcv, cr14, cr5, {7}
    dba4:	addle	r2, sp, r0, lsl #16
    dba8:	blcs	8ebbbc <fputs@plt+0x8e8160>
    dbac:	strcs	sp, [r4], -sl, lsl #1
    dbb0:	strcc	r2, [r1], -r0
    dbb4:	str	r9, [fp, r9]!
    dbb8:			; <UNDEFINED> instruction: 0xf8df4602
    dbbc:			; <UNDEFINED> instruction: 0xf8df176c
    dbc0:	ldrbtmi	r0, [r9], #-1900	; 0xfffff894
    dbc4:			; <UNDEFINED> instruction: 0xf7fd4478
    dbc8:			; <UNDEFINED> instruction: 0xf1b0fb5f
    dbcc:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    dbd0:			; <UNDEFINED> instruction: 0xf1bb8343
    dbd4:	eorle	r0, r1, sl, lsl #30
    dbd8:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
    dbdc:	strtmi	r2, [sl], -r0
    dbe0:	ldrbtmi	r9, [r9], #-9
    dbe4:	mrc	7, 3, APSR_nzcv, cr12, cr5, {7}
    dbe8:	stmdacs	r0, {r2, r9, sl, lr}
    dbec:	svcge	0x006af43f
    dbf0:	blcs	8ebc04 <fputs@plt+0x8e81a8>
    dbf4:	svcge	0x0066f43f
    dbf8:	mvnscc	pc, #-1073741822	; 0xc0000002
    dbfc:	ldmdale	r8!, {r0, r1, r3, r8, r9, fp, sp}
    dc00:			; <UNDEFINED> instruction: 0xf013e8df
    dc04:			; <UNDEFINED> instruction: 0x01bc01d4
    dc08:	adcseq	r0, r7, sp, ror #3
    dc0c:			; <UNDEFINED> instruction: 0x0180019e
    dc10:	teqeq	r9, r0, ror #2
    dc14:	eorseq	r0, r7, r4, lsl r1
    dc18:	ldrsbeq	r0, [r8], #8
    dc1c:			; <UNDEFINED> instruction: 0x4714f8df
    dc20:			; <UNDEFINED> instruction: 0xf8df2101
    dc24:	ldrbtmi	r2, [ip], #-1812	; 0xfffff8ec
    dc28:	ldrdeq	pc, [r0], -sl
    dc2c:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
    dc30:	eorvs	r4, r3, fp, lsl #8
    dc34:	mrc	7, 0, APSR_nzcv, cr14, cr5, {7}
    dc38:			; <UNDEFINED> instruction: 0x2700f8df
    dc3c:	andcs	r2, r0, r8, lsr #2
    dc40:	strcs	r4, [ip], #-1146	; 0xfffffb86
    dc44:			; <UNDEFINED> instruction: 0xf8d29009
    dc48:	mrrcne	11, 5, r3, lr, cr8
    dc4c:	blvs	164bf5c <fputs@plt+0x1648500>
    dc50:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
    dc54:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    dc58:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    dc5c:	ldrbmi	pc, [r8], -r3, asr #17	; <UNPREDICTABLE>
    dc60:	mrc	7, 1, APSR_nzcv, cr14, cr5, {7}
    dc64:			; <UNDEFINED> instruction: 0xf43f2800
    dc68:	stmdavc	r3, {r0, r2, r3, r5, r8, r9, sl, fp, sp, pc}
    dc6c:			; <UNDEFINED> instruction: 0xf43f2b23
    dc70:	andcs	sl, r0, r9, lsr #30
    dc74:	bne	fe4494dc <fputs@plt+0xfe445a80>
    dc78:	andls	r4, r9, sl, lsr #12
    dc7c:	mrc	7, 1, APSR_nzcv, cr0, cr5, {7}
    dc80:	stmdacs	r0, {r2, r9, sl, lr}
    dc84:	svcge	0x001ef43f
    dc88:	blcs	8ebc9c <fputs@plt+0x8e8240>
    dc8c:	svcge	0x001af43f
    dc90:	svceq	0x0004f1bb
    dc94:	adcshi	pc, r0, r0, asr #32
    dc98:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    dc9c:	strtmi	r2, [r0], -r4, lsl #4
    dca0:			; <UNDEFINED> instruction: 0xf7f54479
    dca4:	stmdacs	r0, {r3, r7, r9, sl, fp, sp, lr, pc}
    dca8:	rsbhi	pc, r5, #64	; 0x40
    dcac:			; <UNDEFINED> instruction: 0x4698f8df
    dcb0:	stceq	0, cr15, [r8], #-316	; 0xfffffec4
    dcb4:			; <UNDEFINED> instruction: 0x1694f8df
    dcb8:	ldrbtmi	r4, [ip], #-1578	; 0xfffff9d6
    dcbc:	strbtne	pc, [r5], -r0, asr #4	; <UNPREDICTABLE>
    dcc0:	smlsdxcs	r0, r9, r4, r4
    dcc4:	blcc	164c01c <fputs@plt+0x16485c0>
    dcc8:	blx	331cf6 <fputs@plt+0x32e29a>
    dccc:			; <UNDEFINED> instruction: 0xf5034303
    dcd0:	stmib	r3, {r0, r1, r3, r6, r7, r8, r9, sp, lr}^
    dcd4:			; <UNDEFINED> instruction: 0xf7f56708
    dcd8:	strmi	lr, [r4], -r4, lsl #28
    dcdc:			; <UNDEFINED> instruction: 0xf43f2800
    dce0:	stmdavc	r3, {r0, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    dce4:			; <UNDEFINED> instruction: 0xf43f2b23
    dce8:	andcs	sl, r0, #3792	; 0xed0
    dcec:	ldrmi	r4, [r1], -r0, lsr #12
    dcf0:			; <UNDEFINED> instruction: 0x665cf8df
    dcf4:	mcrr	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
    dcf8:			; <UNDEFINED> instruction: 0x1658f8df
    dcfc:	ldrbtmi	r2, [lr], #-808	; 0xfffffcd8
    dd00:	strcs	r4, [r0], #-1145	; 0xfffffb87
    dd04:			; <UNDEFINED> instruction: 0xf8d19409
    dd08:	blx	d8a72 <fputs@plt+0xd5016>
    dd0c:	andcc	r1, r1, #134217728	; 0x8000000
    dd10:	blcs	164c01c <fputs@plt+0x16485c0>
    dd14:			; <UNDEFINED> instruction: 0x462a4631
    dd18:	ldrbtmi	pc, [r4], -r3, asr #17	; <UNPREDICTABLE>
    dd1c:	strtmi	r4, [r0], -r7, lsl #12
    dd20:	ldrbtvc	pc, [r0], -r3, asr #17	; <UNPREDICTABLE>
    dd24:	ldcl	7, cr15, [ip, #980]	; 0x3d4
    dd28:			; <UNDEFINED> instruction: 0xf43f2800
    dd2c:	stmdavc	r3, {r0, r1, r3, r6, r7, r9, sl, fp, sp, pc}
    dd30:			; <UNDEFINED> instruction: 0xf43f2b23
    dd34:	strtmi	sl, [sl], -r7, asr #29
    dd38:			; <UNDEFINED> instruction: 0x46204631
    dd3c:			; <UNDEFINED> instruction: 0xf7f59409
    dd40:	stmdacs	r0, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    dd44:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {1}
    dd48:	blcs	8ebd5c <fputs@plt+0x8e8300>
    dd4c:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {1}
    dd50:			; <UNDEFINED> instruction: 0x46204631
    dd54:	strls	r4, [r9], #-1578	; 0xfffff9d6
    dd58:	stcl	7, cr15, [r2, #980]	; 0x3d4
    dd5c:			; <UNDEFINED> instruction: 0xf43f2800
    dd60:	stmdavc	r3, {r0, r4, r5, r7, r9, sl, fp, sp, pc}
    dd64:			; <UNDEFINED> instruction: 0xf43f2b23
    dd68:			; <UNDEFINED> instruction: 0xf04faead
    dd6c:	strcs	r0, [r6], -r4, lsl #22
    dd70:			; <UNDEFINED> instruction: 0xf8dfe71e
    dd74:			; <UNDEFINED> instruction: 0x232825e4
    dd78:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    dd7c:	ldrbtmi	r2, [sl], #-0
    dd80:			; <UNDEFINED> instruction: 0xf5022711
    dd84:	ldrbtmi	r6, [r9], #-1739	; 0xfffff935
    dd88:	blcs	164c0d8 <fputs@plt+0x164867c>
    dd8c:	blx	f1dba <fputs@plt+0xee35e>
    dd90:	strtmi	pc, [sl], -r2, lsl #6
    dd94:			; <UNDEFINED> instruction: 0x0c03eb06
    dd98:			; <UNDEFINED> instruction: 0xf8cc50f7
    dd9c:			; <UNDEFINED> instruction: 0xf7f54004
    dda0:	strmi	lr, [r4], -r0, lsr #27
    dda4:			; <UNDEFINED> instruction: 0xf43f2800
    dda8:	stmdavc	r3, {r0, r2, r3, r7, r9, sl, fp, sp, pc}
    ddac:			; <UNDEFINED> instruction: 0xf47f2b23
    ddb0:			; <UNDEFINED> instruction: 0xe687af73
    ddb4:	streq	pc, [r8, #2271]!	; 0x8df
    ddb8:			; <UNDEFINED> instruction: 0xf8df4622
    ddbc:	ldrbtmi	r1, [r8], #-1448	; 0xfffffa58
    ddc0:	rscscc	r4, r0, r9, ror r4
    ddc4:	blx	184bdc0 <fputs@plt+0x1848364>
    ddc8:	ldrcc	pc, [ip, #2271]	; 0x8df
    ddcc:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    ddd0:	bleq	1a4c0e4 <fputs@plt+0x1a48688>
    ddd4:	rsbshi	pc, r3, #192, 4
    ddd8:	ldrne	pc, [r0, #2271]	; 0x8df
    dddc:	strtmi	r2, [sl], -r0
    dde0:	ldrbtmi	r9, [r9], #-9
    dde4:	ldcl	7, cr15, [ip, #-980]!	; 0xfffffc2c
    dde8:	stmdacs	r0, {r2, r9, sl, lr}
    ddec:	mcrge	4, 3, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    ddf0:	blcs	8ebe84 <fputs@plt+0x8e8428>
    ddf4:	mcrge	4, 3, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    ddf8:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    ddfc:			; <UNDEFINED> instruction: 0xf8d3447b
    de00:	blcc	5cba8 <fputs@plt+0x5914c>
    de04:	vqdmulh.s<illegal width 8>	d2, d0, d5
    de08:	andge	r8, r2, #1342177286	; 0x50000006
    de0c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    de10:			; <UNDEFINED> instruction: 0x4710441a
    de14:	andeq	r0, r0, sp, ror #5
    de18:	andeq	r0, r0, r7, asr #5
    de1c:	andeq	r0, r0, r7, lsl #5
    de20:	andeq	r0, r0, r9, lsr r2
    de24:	strdeq	r0, [r0], -r9
    de28:			; <UNDEFINED> instruction: 0xfffffd1f
    de2c:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    de30:	strtmi	r2, [r0], -r6, lsl #4
    de34:			; <UNDEFINED> instruction: 0xf7f54479
    de38:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    de3c:	andhi	pc, r4, #0
    de40:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
    de44:	andcs	r4, r6, #32, 12	; 0x2000000
    de48:			; <UNDEFINED> instruction: 0xf7f54479
    de4c:	stmdacs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    de50:	eorshi	pc, sl, #64	; 0x40
    de54:	strmi	pc, [r4, #-2271]!	; 0xfffff721
    de58:			; <UNDEFINED> instruction: 0xf8df462a
    de5c:	strcs	r1, [r2], -r4, lsr #10
    de60:	andls	r4, r9, ip, ror r4
    de64:			; <UNDEFINED> instruction: 0xf8c44479
    de68:			; <UNDEFINED> instruction: 0xf7f56b64
    de6c:			; <UNDEFINED> instruction: 0x4604ed3a
    de70:			; <UNDEFINED> instruction: 0xd1bd2800
    de74:			; <UNDEFINED> instruction: 0xf8dfe626
    de78:	strtmi	r6, [r0], -ip, lsl #10
    de7c:	andcs	r2, r0, #40, 6	; 0xa0000000
    de80:			; <UNDEFINED> instruction: 0xf04f447e
    de84:			; <UNDEFINED> instruction: 0xf5060e0f
    de88:	ldrmi	r6, [r1], -fp, asr #25
    de8c:	blmi	164c1ec <fputs@plt+0x1648790>
    de90:	vqrdmulh.s<illegal width 8>	d15, d4, d3
    de94:	streq	lr, [r3, -ip, lsl #22]
    de98:	and	pc, r3, ip, asr #16
    de9c:	bl	1dcbe78 <fputs@plt+0x1dc841c>
    dea0:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    dea4:	strtmi	r2, [sl], -r0, lsl #6
    dea8:	mvnsvs	r4, r9, ror r4
    deac:			; <UNDEFINED> instruction: 0x461861b8
    deb0:	movwls	r3, #37889	; 0x9401
    deb4:	blmi	164c1d4 <fputs@plt+0x1648778>
    deb8:	ldc	7, cr15, [r2, #-980]	; 0xfffffc2c
    debc:	stmdacs	r0, {r2, r9, sl, lr}
    dec0:	ldrb	sp, [pc, #406]!	; e05e <fputs@plt+0xa602>
    dec4:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    dec8:	andcs	r2, r0, r8, lsr #12
    decc:	stceq	0, cr15, [sp], {79}	; 0x4f
    ded0:	andls	r4, r9, fp, ror r4
    ded4:	bicvs	pc, fp, #12582912	; 0xc00000
    ded8:	strcs	pc, [r0, #-2259]	; 0xfffff72d
    dedc:			; <UNDEFINED> instruction: 0xf8c31c51
    dee0:	blx	1932ea <fputs@plt+0x18f88e>
    dee4:			; <UNDEFINED> instruction: 0xf8dff602
    dee8:	strtmi	r1, [sl], -r8, lsr #9
    deec:	ldmibne	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    def0:	andgt	pc, r6, r3, asr #16
    def4:			; <UNDEFINED> instruction: 0xf7f5607c
    def8:			; <UNDEFINED> instruction: 0x4604ecf4
    defc:			; <UNDEFINED> instruction: 0xf47f2800
    df00:	ldrb	sl, [pc, #3959]	; ee7f <fputs@plt+0xb423>
    df04:	strvs	pc, [ip], #2271	; 0x8df
    df08:			; <UNDEFINED> instruction: 0x23284620
    df0c:	ldrbtmi	r2, [lr], #-512	; 0xfffffe00
    df10:	cdpeq	0, 0, cr15, cr10, cr15, {2}
    df14:	cfstr64vs	mvdx15, [fp], {6}
    df18:			; <UNDEFINED> instruction: 0xf8d64611
    df1c:	blx	e0c86 <fputs@plt+0xdd22a>
    df20:	bl	34ab38 <fputs@plt+0x3470dc>
    df24:			; <UNDEFINED> instruction: 0xf84c0703
    df28:			; <UNDEFINED> instruction: 0xf7f5e003
    df2c:			; <UNDEFINED> instruction: 0xf8dfeb30
    df30:	movwcs	r1, #1128	; 0x468
    df34:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    df38:			; <UNDEFINED> instruction: 0x61b861fb
    df3c:			; <UNDEFINED> instruction: 0xe7b74618
    df40:	ldrbvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    df44:			; <UNDEFINED> instruction: 0x23284620
    df48:	ldrbtmi	r2, [lr], #-512	; 0xfffffe00
    df4c:	cdpeq	0, 1, cr15, cr0, cr15, {2}
    df50:	cfstr64vs	mvdx15, [fp], {6}
    df54:			; <UNDEFINED> instruction: 0xf8d64611
    df58:	blx	e0cc2 <fputs@plt+0xdd266>
    df5c:	bl	34ab74 <fputs@plt+0x347118>
    df60:			; <UNDEFINED> instruction: 0xf84c0703
    df64:			; <UNDEFINED> instruction: 0xf7f5e003
    df68:			; <UNDEFINED> instruction: 0xf8dfeb12
    df6c:	movwcs	r1, #1076	; 0x434
    df70:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    df74:	teqvs	r8, fp, ror r1
    df78:			; <UNDEFINED> instruction: 0xe7994618
    df7c:	strtmi	r2, [r0], -r0, lsl #4
    df80:			; <UNDEFINED> instruction: 0xf7f54611
    df84:			; <UNDEFINED> instruction: 0xf8dfeb04
    df88:			; <UNDEFINED> instruction: 0x462a341c
    df8c:			; <UNDEFINED> instruction: 0x4601447b
    df90:	blne	184c1a4 <fputs@plt+0x1848748>
    df94:	ldrne	pc, [r0], #-2271	; 0xfffff721
    df98:	andls	r2, r9, r0
    df9c:			; <UNDEFINED> instruction: 0xf7f54479
    dfa0:	strmi	lr, [r4], -r0, lsr #25
    dfa4:			; <UNDEFINED> instruction: 0xf47f2800
    dfa8:	str	sl, [fp, #3875]	; 0xf23
    dfac:			; <UNDEFINED> instruction: 0x462248ff
    dfb0:	ldrbtmi	r4, [r8], #-2559	; 0xfffff601
    dfb4:	addscc	r4, ip, r9, ror r4
    dfb8:			; <UNDEFINED> instruction: 0xf966f7fd
    dfbc:	ldmibmi	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
    dfc0:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    dfc4:			; <UNDEFINED> instruction: 0x46044479
    dfc8:			; <UNDEFINED> instruction: 0xf8c32000
    dfcc:	andls	r4, r9, ip, asr fp
    dfd0:	stc	7, cr15, [r6], {245}	; 0xf5
    dfd4:	stmdacs	r0, {r2, r9, sl, lr}
    dfd8:	svcge	0x000af47f
    dfdc:	andcs	lr, r0, #478150656	; 0x1c800000
    dfe0:	ldrmi	r4, [r1], -r0, lsr #12
    dfe4:	b	ff4cbfc0 <fputs@plt+0xff4c8564>
    dfe8:			; <UNDEFINED> instruction: 0x462a4bf4
    dfec:			; <UNDEFINED> instruction: 0x4601447b
    dff0:	sbclt	r2, r9, #0
    dff4:	blne	18cc288 <fputs@plt+0x18c882c>
    dff8:	strdls	r4, [r9], -r1
    dffc:			; <UNDEFINED> instruction: 0xf7f54479
    e000:			; <UNDEFINED> instruction: 0x4604ec70
    e004:			; <UNDEFINED> instruction: 0xf47f2800
    e008:	ldrb	sl, [fp, #-3827]	; 0xfffff10d
    e00c:	blne	164c378 <fputs@plt+0x164891c>
    e010:	andcs	r2, r4, #40, 12	; 0x2800000
    e014:			; <UNDEFINED> instruction: 0xf1bb2300
    e018:			; <UNDEFINED> instruction: 0xf04f0f0c
    e01c:	blx	18e026 <fputs@plt+0x18a5ca>
    e020:	mvflss	f7, f1
    e024:	strcs	fp, [lr, -ip, lsl #30]
    e028:	andls	r2, r9, r6, lsl #14
    e02c:	stmib	r6, {r1, r2, r3, sl, lr}^
    e030:	strtmi	r2, [sl], -r8, lsl #6
    e034:	subspl	r9, pc, r4, lsl #22
    e038:	rsbsvs	r4, r4, r2, ror #19
    e03c:			; <UNDEFINED> instruction: 0xf7f54479
    e040:			; <UNDEFINED> instruction: 0x4604ec50
    e044:			; <UNDEFINED> instruction: 0xf47f2800
    e048:	ldr	sl, [fp, #-3477]!	; 0xfffff26b
    e04c:			; <UNDEFINED> instruction: 0x262849de
    e050:	svceq	0x000cf1bb
    e054:	andeq	pc, r4, #79	; 0x4f
    e058:			; <UNDEFINED> instruction: 0xf04f4479
    e05c:			; <UNDEFINED> instruction: 0xf5010300
    e060:	svclt	0x000867cb
    e064:	stceq	0, cr15, [lr], {79}	; 0x4f
    e068:	blne	164c3b4 <fputs@plt+0x1648958>
    e06c:			; <UNDEFINED> instruction: 0xf04fbf18
    e070:	andcs	r0, r0, r6, lsl #24
    e074:	blx	1b20a2 <fputs@plt+0x1ae646>
    e078:	ldmdane	lr!, {r0, r8, ip, sp, lr, pc}^
    e07c:	movwcs	lr, #35270	; 0x89c6
    e080:			; <UNDEFINED> instruction: 0xf847462a
    e084:	ldmibmi	r1, {r0, lr, pc}^
    e088:	ldrbtmi	r6, [r9], #-116	; 0xffffff8c
    e08c:	stc	7, cr15, [r8], #-980	; 0xfffffc2c
    e090:	stmdacs	r0, {r2, r9, sl, lr}
    e094:	cfstrdge	mvd15, [lr, #-508]!	; 0xfffffe04
    e098:	bmi	ff3874f0 <fputs@plt+0xff383a94>
    e09c:	stceq	0, cr15, [r8], #-316	; 0xfffffec4
    e0a0:			; <UNDEFINED> instruction: 0xf04f49cc
    e0a4:	ldrbtmi	r0, [sl], #-3589	; 0xfffff1fb
    e0a8:			; <UNDEFINED> instruction: 0xf5022601
    e0ac:	ldrbtmi	r6, [r9], #-971	; 0xfffffc35
    e0b0:	blcs	164c400 <fputs@plt+0x16489a4>
    e0b4:	andls	r2, r9, r0
    e0b8:	stc2	11, cr15, [r2], {12}	; <UNPREDICTABLE>
    e0bc:			; <UNDEFINED> instruction: 0xf843462a
    e0c0:	strbtmi	lr, [r3], #-12
    e0c4:	subsvs	r2, ip, r0, lsl #14
    e0c8:	strvs	lr, [r8, -r3, asr #19]
    e0cc:	stc	7, cr15, [r8], {245}	; 0xf5
    e0d0:	stmdacs	r0, {r2, r9, sl, lr}
    e0d4:	cfstrdge	mvd15, [lr, #-508]	; 0xfffffe04
    e0d8:	bmi	ff0074b0 <fputs@plt+0xff003a54>
    e0dc:	stceq	0, cr15, [r8], #-316	; 0xfffffec4
    e0e0:			; <UNDEFINED> instruction: 0x200049be
    e0e4:			; <UNDEFINED> instruction: 0xf04f447a
    e0e8:			; <UNDEFINED> instruction: 0xf5020e04
    e0ec:	ldrbtmi	r6, [r9], #-971	; 0xfffffc35
    e0f0:	blcs	164c440 <fputs@plt+0x16489e4>
    e0f4:	andls	r2, r9, r0, lsl #12
    e0f8:	stc2	11, cr15, [r2], {12}	; <UNPREDICTABLE>
    e0fc:	ldrb	r4, [lr, sl, lsr #12]
    e100:			; <UNDEFINED> instruction: 0x26284bb7
    e104:			; <UNDEFINED> instruction: 0xf04f2000
    e108:	ldrbtmi	r0, [fp], #-3074	; 0xfffff3fe
    e10c:			; <UNDEFINED> instruction: 0xf5039009
    e110:			; <UNDEFINED> instruction: 0xf8d363cb
    e114:	cfldr64ne	mvdx2, [r1], {-0}
    e118:	strne	pc, [r0, #-2243]	; 0xfffff73d
    e11c:			; <UNDEFINED> instruction: 0xf602fb06
    e120:			; <UNDEFINED> instruction: 0x462a49b0
    e124:	ldmibne	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    e128:	andgt	pc, r6, r3, asr #16
    e12c:			; <UNDEFINED> instruction: 0xf7f5607c
    e130:			; <UNDEFINED> instruction: 0x4604ebd8
    e134:			; <UNDEFINED> instruction: 0xf47f2800
    e138:	strb	sl, [r3], #3357	; 0xd1d
    e13c:	strtmi	r2, [r0], -r0, lsl #4
    e140:			; <UNDEFINED> instruction: 0xf7f54611
    e144:			; <UNDEFINED> instruction: 0xf8d6ea24
    e148:			; <UNDEFINED> instruction: 0x23282b58
    e14c:	blx	e07ee <fputs@plt+0xdcd92>
    e150:	ldrbtmi	r6, [r9], #-770	; 0xfffffcfe
    e154:			; <UNDEFINED> instruction: 0xf8c63201
    e158:			; <UNDEFINED> instruction: 0x462a2b58
    e15c:	andcs	r4, r0, r4, lsl #12
    e160:	ldrbtmi	pc, [r0], -r3, asr #17	; <UNPREDICTABLE>
    e164:	ldrbteq	pc, [r4], -r3, asr #17	; <UNPREDICTABLE>
    e168:			; <UNDEFINED> instruction: 0xf7f59009
    e16c:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    e170:	cfldrsge	mvf15, [sl, #-508]	; 0xfffffe04
    e174:	ldmibmi	sp, {r1, r2, r5, r7, sl, sp, lr, pc}
    e178:	strtmi	r2, [r0], -r5, lsl #4
    e17c:			; <UNDEFINED> instruction: 0xf7f54479
    e180:	stmdacs	r0, {r1, r3, r4, sl, fp, sp, lr, pc}
    e184:	ldmibmi	sl, {r0, r3, r6, r8, ip, lr, pc}
    e188:	strtmi	r2, [sl], -r8, lsr #8
    e18c:	ldrtvc	pc, [r1], pc, asr #8	; <UNPREDICTABLE>
    e190:	smlsdxcs	r0, r9, r4, r4
    e194:			; <UNDEFINED> instruction: 0xf8d19009
    e198:	blx	11cf02 <fputs@plt+0x1194a6>
    e19c:	ldmibmi	r5, {r0, r1, r8, r9, ip}
    e1a0:	ldr	r4, [r4, #1145]	; 0x479
    e1a4:	ldrbtmi	r4, [ip], #-3220	; 0xfffff36c
    e1a8:	blcc	174c500 <fputs@plt+0x1748aa4>
    e1ac:	rsbsle	r2, r4, r0, lsl #22
    e1b0:			; <UNDEFINED> instruction: 0x21014a92
    e1b4:	ldrdeq	pc, [r0], -sl
    e1b8:			; <UNDEFINED> instruction: 0xf7f5447a
    e1bc:	bmi	fe448f34 <fputs@plt+0xfe4454d8>
    e1c0:	blcc	184c418 <fputs@plt+0x18489bc>
    e1c4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e1c8:	ldrdeq	pc, [r0], -sl
    e1cc:	bl	14cc1a8 <fputs@plt+0x14c874c>
    e1d0:			; <UNDEFINED> instruction: 0xf8b44a8c
    e1d4:	tstcs	r1, r2, ror #22
    e1d8:			; <UNDEFINED> instruction: 0xf8da447a
    e1dc:			; <UNDEFINED> instruction: 0xf7f50000
    e1e0:			; <UNDEFINED> instruction: 0xf8b4eb4a
    e1e4:			; <UNDEFINED> instruction: 0xf8943b62
    e1e8:			; <UNDEFINED> instruction: 0xf8d42b60
    e1ec:			; <UNDEFINED> instruction: 0xf8d41b5c
    e1f0:			; <UNDEFINED> instruction: 0x9c050b64
    e1f4:			; <UNDEFINED> instruction: 0xf7ff9400
    e1f8:	bmi	fe10c49c <fputs@plt+0xfe108a40>
    e1fc:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
    e200:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e204:	subsmi	r9, sl, sp, lsl #22
    e208:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e20c:	andcs	sp, r0, r3, asr #2
    e210:	ldc	0, cr11, [sp], #60	; 0x3c
    e214:	pop	{r1, r2, r8, r9, fp, pc}
    e218:	ldmdbmi	ip!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    e21c:	strtmi	r2, [r0], -r5, lsl #4
    e220:			; <UNDEFINED> instruction: 0xf7f54479
    e224:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    e228:	ldfmip	f5, [r9], #-272	; 0xfffffef0
    e22c:	stceq	0, cr15, [r8], #-316	; 0xfffffec4
    e230:			; <UNDEFINED> instruction: 0x462a4978
    e234:	uxtabcs	r4, ip, ip, ror #8
    e238:	smlsdxcs	r0, r9, r4, r4
    e23c:	blcc	164c594 <fputs@plt+0x1648b38>
    e240:	blx	33226e <fputs@plt+0x32e812>
    e244:	strb	r4, [r2, #-771]	; 0xfffffcfd
    e248:			; <UNDEFINED> instruction: 0x462a4c73
    e24c:			; <UNDEFINED> instruction: 0x26014973
    e250:	andls	r4, r9, ip, ror r4
    e254:			; <UNDEFINED> instruction: 0xe6064479
    e258:	tstcs	r1, r7, lsl #26
    e25c:	bmi	1c60424 <fputs@plt+0x1c5c9c8>
    e260:	bcc	449ad0 <fputs@plt+0x446074>
    e264:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    e268:	cfstrsls	mvf9, [r2], {1}
    e26c:	stmdavs	r0, {sl, ip, pc}
    e270:	bl	4c24c <fputs@plt+0x487f0>
    e274:			; <UNDEFINED> instruction: 0xf7f52001
    e278:	vnmla.f64	d14, d26, d14
    e27c:	bmi	1a9cac4 <fputs@plt+0x1a99068>
    e280:	ldrbtmi	r4, [sl], #-2151	; 0xfffff799
    e284:	tstcs	r1, r7, lsl #24
    e288:	stmdavs	r0, {r5, fp, ip, lr}
    e28c:	b	ffccc268 <fputs@plt+0xffcc880c>
    e290:			; <UNDEFINED> instruction: 0xf7f52001
    e294:			; <UNDEFINED> instruction: 0xf7f5ebc0
    e298:	stmdami	r4!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    e29c:	blmi	1816aec <fputs@plt+0x1813090>
    e2a0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    e2a4:	stmiapl	r3!, {r0, r1, r2, sl, fp, ip, pc}^
    e2a8:			; <UNDEFINED> instruction: 0xf7f5681b
    e2ac:	andcs	lr, r1, r2, lsl #21
    e2b0:	bl	fec4c28c <fputs@plt+0xfec48830>
    e2b4:			; <UNDEFINED> instruction: 0x46234a5e
    e2b8:	ldrbtmi	r4, [sl], #-2137	; 0xfffff7a7
    e2bc:	bmi	178824c <fputs@plt+0x17847f0>
    e2c0:	ldmdami	r7, {r0, r1, r5, r9, sl, lr}^
    e2c4:			; <UNDEFINED> instruction: 0xe7dd447a
    e2c8:	andscs	r4, r4, #5963776	; 0x5b0000
    e2cc:	tstcs	r1, r4, asr fp
    e2d0:			; <UNDEFINED> instruction: 0xe7e74478
    e2d4:	andcs	r4, r0, r9, asr r9
    e2d8:	andls	r4, r9, sl, lsr #12
    e2dc:			; <UNDEFINED> instruction: 0xf7f54479
    e2e0:	strmi	lr, [r4], -r0, lsl #22
    e2e4:			; <UNDEFINED> instruction: 0xf47f2800
    e2e8:			; <UNDEFINED> instruction: 0xf7ffac45
    e2ec:	svclt	0x0000bbeb
    e2f0:	andeq	sp, r2, sl, lsr #6
    e2f4:	andeq	r0, r0, r4, ror #4
    e2f8:	andeq	sp, r2, r2, lsr #6
    e2fc:	andeq	r0, r0, r8, ror #4
    e300:	andeq	r7, r1, sl, lsr sp
    e304:	andeq	sl, r1, r2, lsl r6
    e308:	andeq	lr, r3, sl, asr r4
    e30c:	andeq	lr, r3, r8, asr r4
    e310:	andeq	r4, r1, ip, lsl #12
    e314:	strdeq	r4, [r1], -r6
    e318:	andeq	r4, r1, sl, ror #11
    e31c:	andeq	r4, r1, ip, lsl #11
    e320:	andeq	lr, r3, lr, ror r3
    e324:	andeq	r4, r1, r6, asr r5
    e328:	andeq	r7, r1, lr, lsl ip
    e32c:	andeq	sp, r2, ip, lsl r8
    e330:	andeq	r4, r1, r2, lsl r5
    e334:			; <UNDEFINED> instruction: 0x0002d7b6
    e338:	andeq	r7, r1, ip, ror #23
    e33c:	andeq	lr, r3, r4, asr #5
    e340:	muleq	r1, sl, r4
    e344:	andeq	r7, r1, r8, ror #23
    e348:	andeq	lr, r3, sl, asr #4
    e34c:	andeq	r4, r1, r4, lsr r4
    e350:	strdeq	r4, [r1], -r6
    e354:	andeq	lr, r3, r4, lsl #4
    e358:	andeq	lr, r3, r6, lsl #3
    e35c:	andeq	r4, r1, lr, ror #6
    e360:	andeq	sp, r2, r2, lsr #12
    e364:	muleq	r1, r4, sl
    e368:	andeq	lr, r3, r8, lsr r1
    e36c:	andeq	r4, r1, r2, lsl r3
    e370:	andeq	lr, r3, r8, lsl #2
    e374:	strdeq	r7, [r1], -r8
    e378:	andeq	r7, r1, ip, ror #19
    e37c:	andeq	lr, r3, r4, lsr #1
    e380:	muleq	r1, r0, r2
    e384:	andeq	lr, r3, r4, lsl #1
    e388:	andeq	r4, r1, ip, asr #4
    e38c:	andeq	lr, r3, r4, lsr r0
    e390:	andeq	r4, r1, r8, lsl #4
    e394:	strdeq	sp, [r3], -r6
    e398:			; <UNDEFINED> instruction: 0x000141be
    e39c:			; <UNDEFINED> instruction: 0x0003dfba
    e3a0:	andeq	r4, r1, r2, lsl #3
    e3a4:	andeq	sp, r3, r8, ror pc
    e3a8:	andeq	r4, r1, r8, asr r1
    e3ac:	andeq	sp, r2, lr, lsr #8
    e3b0:	andeq	r7, r1, ip, lsr #1
    e3b4:	andeq	sp, r3, r2, asr #30
    e3b8:	andeq	r4, r1, r0, lsr r1
    e3bc:	andeq	sp, r3, r8, lsl pc
    e3c0:	strdeq	r4, [r1], -r8
    e3c4:	strheq	r4, [r1], -r8
    e3c8:	andeq	sp, r3, ip, lsr #29
    e3cc:	andeq	r4, r1, sl, rrx
    e3d0:	andeq	sp, r3, lr, asr lr
    e3d4:	andeq	r4, r1, r6, asr #32
    e3d8:	andeq	sp, r3, r0, lsr #28
    e3dc:	andeq	r4, r1, r6
    e3e0:	strdeq	sp, [r3], -sl
    e3e4:	ldrdeq	r3, [r1], -r0
    e3e8:	andeq	r3, r1, r2, lsr #31
    e3ec:	andeq	r7, r1, r4, lsl r7
    e3f0:	andeq	sp, r3, r4, ror sp
    e3f4:	andeq	r3, r1, r4, asr pc
    e3f8:	andeq	sp, r3, lr, asr sp
    e3fc:	andeq	r7, r1, r4, lsl r7
    e400:	andeq	r7, r1, r6, lsr #14
    e404:	andeq	r7, r1, r4, lsr r7
    e408:	andeq	ip, r2, sl, ror fp
    e40c:	andeq	r7, r1, r8, ror r6
    e410:	ldrdeq	sp, [r3], -r0
    e414:			; <UNDEFINED> instruction: 0x00013ebc
    e418:			; <UNDEFINED> instruction: 0x0003dcb4
    e41c:	andeq	r3, r1, r0, lsr #29
    e420:	andeq	r0, r0, ip, ror #4
    e424:	andeq	r7, r1, sl, lsl #11
    e428:	andeq	r7, r1, sl, lsr r5
    e42c:	andeq	r7, r1, r6, lsl r6
    e430:	andeq	r7, r1, r6, ror #11
    e434:	andeq	r7, r1, r8, lsr #11
    e438:	andeq	r7, r1, ip, ror #10
    e43c:	andeq	r3, r1, r8, lsl lr
    e440:	ldrbmi	r2, [r0, -r0]!
    e444:	svclt	0x00004770
    e448:	svclt	0x00004770
    e44c:	svclt	0x00183825
    e450:	ldrbmi	r2, [r0, -r1]!
    e454:	mvnsmi	lr, sp, lsr #18
    e458:	bmi	71fea0 <fputs@plt+0x71c444>
    e45c:	blmi	73a674 <fputs@plt+0x736c18>
    e460:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    e464:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx15
    e468:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    e46c:	movwls	r6, #14363	; 0x381b
    e470:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e474:	b	ff54c450 <fputs@plt+0xff5489f4>
    e478:	stmdbge	r2, {r8, r9, sp}
    e47c:			; <UNDEFINED> instruction: 0x46052210
    e480:	eorvs	r4, fp, r0, lsr #12
    e484:	ldm	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e488:	ldmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
    e48c:	adcmi	r9, r3, #2048	; 0x800
    e490:	bmi	4824c8 <fputs@plt+0x47ea6c>
    e494:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    e498:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e49c:	subsmi	r9, sl, r3, lsl #22
    e4a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e4a4:	andlt	sp, r4, r0, lsl r1
    e4a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e4ac:	ldrtmi	r4, [fp], -fp, lsl #16
    e4b0:	tstcs	r1, fp, lsl #20
    e4b4:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    e4b8:	strhi	lr, [r0], #-2509	; 0xfffff633
    e4bc:			; <UNDEFINED> instruction: 0xf7f56800
    e4c0:	ldrdcs	lr, [r1], -sl
    e4c4:	b	fe9cc4a0 <fputs@plt+0xfe9c8a44>
    e4c8:	stmib	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e4cc:	andeq	ip, r2, r6, lsl r9
    e4d0:	andeq	r0, r0, r4, ror #4
    e4d4:	andeq	ip, r2, lr, lsl #18
    e4d8:	andeq	ip, r2, r2, ror #17
    e4dc:	andeq	r0, r0, ip, ror #4
    e4e0:	andeq	r3, r1, lr, ror ip
    e4e4:			; <UNDEFINED> instruction: 0x4605b530
    e4e8:	addlt	r4, r5, r6, asr #16
    e4ec:	ldrbtmi	r4, [r8], #-2630	; 0xfffff5ba
    e4f0:	stmdbmi	r7, {r1, r2, r6, r8, r9, fp, lr}^
    e4f4:	ldrbtmi	r5, [fp], #-2178	; 0xfffff77e
    e4f8:	ldrbtmi	r4, [r9], #-3142	; 0xfffff3ba
    e4fc:	andls	r6, r3, #1179648	; 0x120000
    e500:	andeq	pc, r0, #79	; 0x4f
    e504:	tstls	r1, r4, asr #20
    e508:	stmdage	r4, {r2, r3, r4, r5, r6, sl, lr}
    e50c:	ldmpl	ip, {r1, sl, ip, pc}
    e510:	addeq	lr, r5, r0, lsl #22
    e514:	tstcs	r1, r1, asr #20
    e518:	stccc	8, cr15, [ip], {80}	; 0x50
    e51c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    e520:	stmib	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e524:			; <UNDEFINED> instruction: 0x01ab493e
    e528:	ldrbtmi	r4, [r9], #-2622	; 0xfffff5c2
    e52c:	stmiane	sp, {r5, fp, sp, lr}^
    e530:	cfstrdpl	mvd4, [fp], {122}	; 0x7a
    e534:			; <UNDEFINED> instruction: 0xf7f52101
    e538:	bmi	f08bb8 <fputs@plt+0xf0515c>
    e53c:			; <UNDEFINED> instruction: 0x3001f8b5
    e540:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e544:			; <UNDEFINED> instruction: 0xf7f56820
    e548:	bmi	e48ba8 <fputs@plt+0xe4514c>
    e54c:	smlattcs	r1, fp, r8, r7
    e550:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    e554:	stmib	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e558:	stmdavs	fp!, {r0, r2, r4, r5, r9, fp, lr}^
    e55c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e560:			; <UNDEFINED> instruction: 0xf7f56820
    e564:	bmi	d08b8c <fputs@plt+0xd05130>
    e568:	smlatbcs	r1, fp, r8, r6
    e56c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    e570:	stmib	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e574:	stmiavs	fp!, {r4, r5, r9, fp, lr}^
    e578:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e57c:			; <UNDEFINED> instruction: 0xf7f56820
    e580:	bmi	bc8b70 <fputs@plt+0xbc5114>
    e584:	tstcs	r1, fp, lsr #18
    e588:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    e58c:	ldmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e590:	stmdbvs	fp!, {r0, r1, r3, r5, r9, fp, lr}^
    e594:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e598:			; <UNDEFINED> instruction: 0xf7f56820
    e59c:	bmi	a88b54 <fputs@plt+0xa850f8>
    e5a0:	smlatbcs	r1, fp, r9, r6
    e5a4:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    e5a8:	stmdb	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e5ac:	stmibvs	fp!, {r1, r2, r5, r9, fp, lr}^
    e5b0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e5b4:			; <UNDEFINED> instruction: 0xf7f56820
    e5b8:	bmi	948b38 <fputs@plt+0x9450dc>
    e5bc:	tstcs	r1, fp, lsr #20
    e5c0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    e5c4:	ldmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e5c8:	bvs	1ae0e54 <fputs@plt+0x1add3f8>
    e5cc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e5d0:			; <UNDEFINED> instruction: 0xf7f56820
    e5d4:	bmi	808b1c <fputs@plt+0x8050c0>
    e5d8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    e5dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e5e0:	subsmi	r9, sl, r3, lsl #22
    e5e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e5e8:	bmi	702a14 <fputs@plt+0x6fefb8>
    e5ec:	bvs	fead69f8 <fputs@plt+0xfead2f9c>
    e5f0:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    e5f4:	pop	{r0, r2, ip, sp, pc}
    e5f8:			; <UNDEFINED> instruction: 0xf7f54030
    e5fc:			; <UNDEFINED> instruction: 0xf7f5b939
    e600:	svclt	0x0000e926
    e604:	andeq	ip, r2, sl, lsl #17
    e608:	andeq	r0, r0, r4, ror #4
    e60c:	andeq	ip, r2, r2, lsl #17
    e610:	andeq	r7, r1, r6, lsr r6
    e614:	andeq	r7, r1, r0, lsr r6
    e618:	andeq	r0, r0, r8, ror #4
    e61c:	andeq	r7, r1, ip, lsr #12
    e620:	andeq	lr, r3, r6, asr #10
    e624:	andeq	r7, r1, r0, asr #12
    e628:	andeq	r7, r1, r2, asr #12
    e62c:	andeq	r7, r1, ip, asr #12
    e630:	andeq	r7, r1, r6, asr r6
    e634:	andeq	r7, r1, r8, asr r6
    e638:	andeq	r7, r1, lr, asr r6
    e63c:	andeq	r7, r1, r4, ror #12
    e640:	andeq	r7, r1, lr, ror #12
    e644:	andeq	r7, r1, r0, ror r6
    e648:	andeq	r7, r1, r2, ror r6
    e64c:	andeq	r7, r1, r8, ror r6
    e650:	andeq	r7, r1, r2, lsl #13
    e654:	muleq	r2, lr, r7
    e658:	andeq	r7, r1, r6, ror r6
    e65c:	ldrdgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    e660:	addpl	pc, r0, #1325400064	; 0x4f000000
    e664:	mvnsmi	lr, sp, lsr #18
    e668:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    e66c:	addlt	r4, r4, r7, lsr sp
    e670:	svcge	0x000344fc
    e674:	orrpl	pc, r0, #54525952	; 0x3400000
    e678:			; <UNDEFINED> instruction: 0xf85c460c
    e67c:	strmi	r5, [r6], -r5
    e680:	ldrtmi	r2, [r8], -r0, lsl #2
    e684:	stmdavs	sp!, {r2, r3, r8, r9, ip, sp}
    e688:			; <UNDEFINED> instruction: 0xf04f601d
    e68c:			; <UNDEFINED> instruction: 0xf7f40500
    e690:	tstcs	r0, r0, ror #30
    e694:	strtmi	r1, [r2], -r3, ror #15
    e698:	tstls	r0, r0, lsr r6
    e69c:	ldm	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e6a0:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    e6a4:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, lr}
    e6a8:			; <UNDEFINED> instruction: 0xf44fbfa8
    e6ac:	blle	ce3ab4 <fputs@plt+0xce0058>
    e6b0:	svcpl	0x0080f5b5
    e6b4:	ldrtmi	r4, [r9], -ip, lsr #12
    e6b8:	svclt	0x00a84630
    e6bc:	strpl	pc, [r0], #1103	; 0x44f
    e6c0:			; <UNDEFINED> instruction: 0xf7f44622
    e6c4:	addmi	lr, r4, #632	; 0x278
    e6c8:	blne	b82b1c <fputs@plt+0xb7f0c0>
    e6cc:	stmdbmi	r1!, {r4, r5, r6, r7, r8, ip, lr, pc}
    e6d0:	orrpl	pc, r0, #54525952	; 0x3400000
    e6d4:	movwcc	r4, #51741	; 0xca1d
    e6d8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    e6dc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    e6e0:			; <UNDEFINED> instruction: 0xf04f4051
    e6e4:			; <UNDEFINED> instruction: 0xd12d0200
    e6e8:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    e6ec:	pop	{r2, ip, sp, pc}
    e6f0:	blmi	66eeb8 <fputs@plt+0x66b45c>
    e6f4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e6f8:			; <UNDEFINED> instruction: 0xf7f5681c
    e6fc:	stmdavs	r0, {r1, r4, r7, r8, fp, sp, lr, pc}
    e700:	mrc	7, 2, APSR_nzcv, cr10, cr4, {7}
    e704:	tstcs	r1, r5, lsl sl
    e708:			; <UNDEFINED> instruction: 0x4603447a
    e70c:			; <UNDEFINED> instruction: 0xf7f54620
    e710:			; <UNDEFINED> instruction: 0x2001e8b2
    e714:	ldmdb	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e718:			; <UNDEFINED> instruction: 0xf8584b0f
    e71c:	ldmdavs	ip, {r0, r1, ip, sp}
    e720:	ldmdb	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e724:			; <UNDEFINED> instruction: 0xf7f46800
    e728:	blmi	38a050 <fputs@plt+0x3865f4>
    e72c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    e730:	andls	r4, r0, #2097152	; 0x200000
    e734:	strtmi	r4, [r0], -fp, lsl #20
    e738:			; <UNDEFINED> instruction: 0xf7f5447a
    e73c:	mulcs	r1, ip, r8
    e740:	stmdb	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e744:	stm	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e748:	andeq	ip, r2, r8, lsl #14
    e74c:	andeq	r0, r0, r4, ror #4
    e750:	ldrdeq	ip, [r2], -r4
    e754:	andeq	ip, r2, r0, lsr #13
    e758:	andeq	r0, r0, ip, ror #4
    e75c:	andeq	r6, r1, r8, lsr #25
    e760:	andeq	r7, r1, sl, ror #16
    e764:	andeq	r7, r1, ip, asr #10
    e768:	svcmi	0x00f0e92d
    e76c:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    e770:			; <UNDEFINED> instruction: 0xf04f8b02
    e774:			; <UNDEFINED> instruction: 0xf8df0800
    e778:	ldrmi	ip, [fp], r0, ror #4
    e77c:	vst1.32	{d20-d22}, [pc], r9
    e780:	ldrbtmi	r5, [ip], #640	; 0x280
    e784:	bne	449fac <fputs@plt+0x446550>
    e788:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    e78c:	addlt	r4, r7, r1, asr #12
    e790:	cfmadda32ge	mvax0, mvax4, mvfx5, mvfx4
    e794:	strls	sl, [r5, -lr, lsl #26]
    e798:	orrpl	pc, r4, #54525952	; 0x3400000
    e79c:	tstcc	r4, #572	; 0x23c
    e7a0:			; <UNDEFINED> instruction: 0xf8df4630
    e7a4:			; <UNDEFINED> instruction: 0xf85ca23c
    e7a8:	ldrbtmi	r7, [sl], #7
    e7ac:	andsvs	r6, pc, pc, lsr r8	; <UNPREDICTABLE>
    e7b0:	streq	pc, [r0, -pc, asr #32]
    e7b4:	ldchi	8, cr15, [r4], {69}	; 0x45
    e7b8:	mcr	7, 6, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    e7bc:	strbmi	r4, [r8], -r1, asr #12
    e7c0:	tsteq	r4, #1073741865	; 0x40000029	; <UNPREDICTABLE>
    e7c4:			; <UNDEFINED> instruction: 0xf7f49307
    e7c8:	cdpne	15, 0, cr14, cr7, cr14, {5}
    e7cc:	sbcshi	pc, r9, r0, asr #5
    e7d0:			; <UNDEFINED> instruction: 0x46393d10
    e7d4:	strtmi	r2, [sl], -r3
    e7d8:	mcr	7, 7, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    e7dc:	vmlal.s8	q9, d0, d0
    e7e0:	movwcs	r8, #4283	; 0x10bb
    e7e4:	mrscs	r2, (UNDEF: 0)
    e7e8:	stmib	sp, {r8, r9, sl, ip, pc}^
    e7ec:	ldrmi	r0, [sl], -r2, lsl #2
    e7f0:	strbmi	r6, [r0], -r9, lsr #22
    e7f4:	ldmda	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e7f8:	svccc	0x00fff1b0
    e7fc:			; <UNDEFINED> instruction: 0xf0004681
    e800:	blls	16ea5c <fputs@plt+0x16b000>
    e804:	blvs	a6008c <fputs@plt+0xa5c630>
    e808:	andhi	pc, r0, sp, asr #17
    e80c:	ldrdls	r1, [r6, -sl]
    e810:			; <UNDEFINED> instruction: 0x46134619
    e814:	stmdbls	r6, {r1, r3, r9, sl, lr}
    e818:	stmdaeq	fp, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
    e81c:	svc	0x00f8f7f4
    e820:	blle	1d98828 <fputs@plt+0x1d94dcc>
    e824:	tsteq	fp, r9, lsl #22
    e828:	strtmi	r4, [r0], -r2, asr #12
    e82c:	mcr	7, 7, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    e830:	cmple	fp, r0, lsl #11
    e834:	movweq	pc, #12312	; 0x3018	; <UNPREDICTABLE>
    e838:	movwcs	fp, #7960	; 0x1f18
    e83c:	svccc	0x00fff1b8
    e840:	movwcs	fp, #3860	; 0xf14
    e844:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    e848:			; <UNDEFINED> instruction: 0xf1b8bb73
    e84c:	ble	c9e850 <fputs@plt+0xc9adf4>
    e850:	stmdaeq	r0, {r3, r6, r7, r8, ip, sp, lr, pc}
    e854:	vst4.8	{d30-d33}, [pc], fp
    e858:	ldrtmi	r5, [r1], -r0, lsl #5
    e85c:			; <UNDEFINED> instruction: 0xf7f44620
    e860:			; <UNDEFINED> instruction: 0xf5b0eed0
    e864:	smlabble	ip, r0, pc, r5	; <UNPREDICTABLE>
    e868:	stmpl	r0, {r3, r4, r5, r7, r8, sl, ip, sp, lr, pc}
    e86c:			; <UNDEFINED> instruction: 0xf5b8d023
    e870:	ble	ffc26678 <fputs@plt+0xffc22c1c>
    e874:			; <UNDEFINED> instruction: 0x46204631
    e878:			; <UNDEFINED> instruction: 0xf7f44642
    e87c:	strbmi	lr, [r0, #-3778]	; 0xfffff13e
    e880:	blmi	16428ec <fputs@plt+0x163ee90>
    e884:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e888:			; <UNDEFINED> instruction: 0xf7f5681c
    e88c:	stmdavs	r0, {r1, r3, r6, r7, fp, sp, lr, pc}
    e890:	ldc	7, cr15, [r2, #976]	; 0x3d0
    e894:	tstcs	r1, r4, asr sl
    e898:			; <UNDEFINED> instruction: 0x4603447a
    e89c:			; <UNDEFINED> instruction: 0xf7f44620
    e8a0:	andcs	lr, r1, sl, ror #31
    e8a4:	ldm	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e8a8:	strtmi	r9, [r0], -r7, lsl #18
    e8ac:			; <UNDEFINED> instruction: 0xf7f42205
    e8b0:	stmdacs	r5, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    e8b4:	blvs	a82eac <fputs@plt+0xa7f450>
    e8b8:			; <UNDEFINED> instruction: 0xf7f54648
    e8bc:	ldrtmi	lr, [r8], -ip, asr #16
    e8c0:	svc	0x006ef7f4
    e8c4:	bmi	1160df0 <fputs@plt+0x115d394>
    e8c8:	orrpl	pc, r4, #54525952	; 0x3400000
    e8cc:	tstcc	r4, #2030043136	; 0x79000000
    e8d0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    e8d4:	subsmi	r6, r1, sl, lsl r8
    e8d8:	andeq	pc, r0, #79	; 0x4f
    e8dc:			; <UNDEFINED> instruction: 0xf50dd166
    e8e0:	andlt	r5, r7, r4, lsl #27
    e8e4:	blhi	c9be0 <fputs@plt+0xc6184>
    e8e8:	svchi	0x00f0e8bd
    e8ec:			; <UNDEFINED> instruction: 0xf85a4b3d
    e8f0:	ldmdavs	ip, {r0, r1, ip, sp}
    e8f4:	ldm	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e8f8:			; <UNDEFINED> instruction: 0xf7f46800
    e8fc:	bmi	f49e7c <fputs@plt+0xf46420>
    e900:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e904:	strtmi	r4, [r0], -r3, lsl #12
    e908:	svc	0x00b4f7f4
    e90c:			; <UNDEFINED> instruction: 0xf7f52001
    e910:	blmi	d48b20 <fputs@plt+0xd450c4>
    e914:	ldmdami	r7!, {r0, r1, r2, r3, r9, sp}
    e918:			; <UNDEFINED> instruction: 0xf85a2101
    e91c:	ldrbtmi	r3, [r8], #-3
    e920:			; <UNDEFINED> instruction: 0xf7f4681b
    e924:	andcs	lr, r1, r6, asr #30
    e928:	ldmda	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e92c:			; <UNDEFINED> instruction: 0xf85a4b2d
    e930:	ldmdavs	ip, {r0, r1, ip, sp}
    e934:	ldmda	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e938:			; <UNDEFINED> instruction: 0xf7f46800
    e93c:	mrc	13, 0, lr, cr8, cr14, {1}
    e940:	tstcs	r1, r0, lsl sl
    e944:	andls	r4, r0, #2097152	; 0x200000
    e948:	strtmi	r4, [r0], -fp, lsr #20
    e94c:			; <UNDEFINED> instruction: 0xf7f4447a
    e950:	mulcs	r1, r2, pc	; <UNPREDICTABLE>
    e954:	ldmda	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e958:			; <UNDEFINED> instruction: 0xf85a4b22
    e95c:	ldmdavs	ip, {r0, r1, ip, sp}
    e960:	ldmda	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e964:			; <UNDEFINED> instruction: 0xf7f46800
    e968:	strbmi	lr, [fp], -r8, lsr #26
    e96c:	strmi	r2, [r2], -r1, lsl #2
    e970:	bmi	8b3178 <fputs@plt+0x8af71c>
    e974:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    e978:	svc	0x007cf7f4
    e97c:			; <UNDEFINED> instruction: 0xf7f52001
    e980:	blmi	648ab0 <fputs@plt+0x645054>
    e984:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e988:			; <UNDEFINED> instruction: 0xf7f5681c
    e98c:	stmdavs	r0, {r1, r3, r6, fp, sp, lr, pc}
    e990:	ldc	7, cr15, [r2, #-976]	; 0xfffffc30
    e994:	tstcs	r1, fp, asr #12
    e998:	andls	r4, r0, #2097152	; 0x200000
    e99c:			; <UNDEFINED> instruction: 0x46204a18
    e9a0:			; <UNDEFINED> instruction: 0xf7f4447a
    e9a4:	andcs	lr, r1, r8, ror #30
    e9a8:	ldmda	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e9ac:	svc	0x004ef7f4
    e9b0:			; <UNDEFINED> instruction: 0xf85a4b0c
    e9b4:	ldmdavs	ip, {r0, r1, ip, sp}
    e9b8:	ldmda	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e9bc:			; <UNDEFINED> instruction: 0xf7f46800
    e9c0:	bmi	449db8 <fputs@plt+0x44635c>
    e9c4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e9c8:	strtmi	r4, [r0], -r3, lsl #12
    e9cc:	svc	0x0052f7f4
    e9d0:			; <UNDEFINED> instruction: 0xf7f52001
    e9d4:	svclt	0x0000e820
    e9d8:	strdeq	ip, [r2], -r6
    e9dc:	andeq	r0, r0, r4, ror #4
    e9e0:	andeq	ip, r2, lr, asr #11
    e9e4:	andeq	r0, r0, ip, ror #4
    e9e8:	andeq	r6, r1, r8, lsl fp
    e9ec:	andeq	ip, r2, ip, lsr #9
    e9f0:	muleq	r1, lr, sl
    e9f4:	andeq	r7, r1, r6, ror r3
    e9f8:	andeq	r3, r1, ip, lsr #29
    e9fc:	andeq	r3, r1, r6, asr #14
    ea00:	andeq	r3, r1, r4, lsl #14
    ea04:	ldrdeq	r6, [r1], -lr
    ea08:	ldrbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    ea0c:	svcmi	0x00f0e92d
    ea10:			; <UNDEFINED> instruction: 0xf8df447a
    ea14:	ldrshtlt	r4, [sp], r0
    ea18:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    ea1c:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    ea20:			; <UNDEFINED> instruction: 0xf8d458d3
    ea24:	ldmdavs	fp, {r7}
    ea28:			; <UNDEFINED> instruction: 0xf04f933b
    ea2c:			; <UNDEFINED> instruction: 0xf8df0300
    ea30:	ldrbtmi	r3, [fp], #-1500	; 0xfffffa24
    ea34:	stmdacs	r0, {r0, r1, r8, r9, ip, pc}
    ea38:	mvnshi	pc, r0
    ea3c:			; <UNDEFINED> instruction: 0x7321e9d4
    ea40:	svccs	0x00009302
    ea44:	cmnhi	r4, r0	; <UNPREDICTABLE>
    ea48:	tstcs	r0, r8, lsr r6
    ea4c:			; <UNDEFINED> instruction: 0xf7f4469a
    ea50:	cdpne	14, 0, cr14, cr5, cr10, {3}
    ea54:	subhi	pc, lr, #192, 4
    ea58:			; <UNDEFINED> instruction: 0x4629aa10
    ea5c:			; <UNDEFINED> instruction: 0xf7f42003
    ea60:	stmdacs	r0, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
    ea64:	eorhi	pc, lr, #192, 4
    ea68:	vst1.8	{d20-d22}, [pc :128], r8
    ea6c:			; <UNDEFINED> instruction: 0xf7f447c0
    ea70:	blls	74a4d8 <fputs@plt+0x746a7c>
    ea74:	ldrdcs	pc, [r8], r4
    ea78:	ldrbvc	pc, [lr, pc, asr #13]!	; <UNPREDICTABLE>
    ea7c:	biccc	pc, pc, #12582912	; 0xc00000
    ea80:	ldrdeq	pc, [r0], r4
    ea84:	mvnsne	pc, #805306368	; 0x30000000
    ea88:	andls	r4, r2, #31
    ea8c:	stmdbeq	r2, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    ea90:			; <UNDEFINED> instruction: 0xf7f42100
    ea94:	cdpne	14, 0, cr14, cr5, cr8, {2}
    ea98:	mvnhi	pc, r0, asr #5
    ea9c:			; <UNDEFINED> instruction: 0x4629ac10
    eaa0:	strtmi	r2, [r2], -r3
    eaa4:	ldcl	7, cr15, [lr, #-976]!	; 0xfffffc30
    eaa8:	vmlal.s8	q9, d0, d0
    eaac:	strtmi	r8, [r8], -r3, asr #3
    eab0:	mrc	7, 3, APSR_nzcv, cr6, cr4, {7}
    eab4:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    eab8:	sbcscs	r9, r1, ip, lsl r9
    eabc:	vmvn.i32	q10, #4915200	; 0x004b0000
    eac0:			; <UNDEFINED> instruction: 0xf1091020
    eac4:	ldmib	r3, {r6, sl, fp}^
    eac8:	ldrvs	r8, [r8], #-546	; 0xfffffdde
    eacc:	ldrcs	pc, [pc, #-520]!	; e8cc <fputs@plt+0xae70>
    ead0:			; <UNDEFINED> instruction: 0x0094f8d3
    ead4:	ldrbvs	r4, [sl], #-1037	; 0xfffffbf3
    ead8:	msreq	CPSR_, r2, lsr #3
    eadc:	ldrbvc	pc, [pc, #1061]!	; ef09 <fputs@plt+0xb4ad>	; <UNPREDICTABLE>
    eae0:			; <UNDEFINED> instruction: 0xf0253a40
    eae4:	stmib	r3, {r0, r8, sl}^
    eae8:	bl	fe893340 <fputs@plt+0xfe88f8e4>
    eaec:			; <UNDEFINED> instruction: 0xf5050208
    eaf0:			; <UNDEFINED> instruction: 0xf8c35100
    eaf4:			; <UNDEFINED> instruction: 0x661ac090
    eaf8:			; <UNDEFINED> instruction: 0x0c05eb02
    eafc:	andcs	r6, r0, #93323264	; 0x5900000
    eb00:	subsgt	pc, r8, r3, asr #17
    eb04:			; <UNDEFINED> instruction: 0x669a64da
    eb08:			; <UNDEFINED> instruction: 0xf8d3b368
    eb0c:	bcs	16d74 <fputs@plt+0x13318>
    eb10:	bicshi	pc, r2, r0
    eb14:	ldrbtgt	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    eb18:	ldrdne	pc, [r0], r3	; <UNPREDICTABLE>
    eb1c:			; <UNDEFINED> instruction: 0xf8d344fc
    eb20:			; <UNDEFINED> instruction: 0xf8dc209c
    eb24:	bne	14beb2c <fputs@plt+0x14bb0d0>
    eb28:			; <UNDEFINED> instruction: 0xf8c32100
    eb2c:			; <UNDEFINED> instruction: 0xf1bc20a4
    eb30:	svclt	0x00040f01
    eb34:	andeq	lr, r9, #165888	; 0x28800
    eb38:			; <UNDEFINED> instruction: 0xf7f4649a
    eb3c:			; <UNDEFINED> instruction: 0xf1b0edf4
    eb40:	vmlal.s8	q8, d0, d0
    eb44:	strtmi	r8, [r2], -pc, lsl #4
    eb48:	andcs	r4, r3, r1, asr #12
    eb4c:	stc	7, cr15, [sl, #-976]!	; 0xfffffc30
    eb50:	vmlal.s8	q9, d0, d0
    eb54:	strbmi	r8, [r0], -sp, ror #3
    eb58:	mcr	7, 1, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    eb5c:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    eb60:			; <UNDEFINED> instruction: 0xf8d3447b
    eb64:			; <UNDEFINED> instruction: 0xf8df8088
    eb68:	ldrbtmi	r4, [ip], #-1204	; 0xfffffb4c
    eb6c:	ldrdlt	pc, [r4], r4
    eb70:	svceq	0x0000f1bb
    eb74:	bl	feac2bcc <fputs@plt+0xfeabf170>
    eb78:	tstcs	r0, r8, lsl #20
    eb7c:	tstls	r0, r0, lsr r6
    eb80:			; <UNDEFINED> instruction: 0x17d34652
    eb84:	mcr	7, 2, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    eb88:	vmlal.s8	q9, d0, d0
    eb8c:	ldrbmi	r8, [r9], -fp, asr #3
    eb90:	orrvs	pc, r0, #1325400064	; 0x4f000000
    eb94:			; <UNDEFINED> instruction: 0x46304652
    eb98:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    eb9c:	ldrdhi	pc, [r8], r4
    eba0:	ldrbtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    eba4:	stmdbeq	r8, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    eba8:	bleq	4acec <fputs@plt+0x47290>
    ebac:	andlt	pc, r0, sp, asr #17
    ebb0:			; <UNDEFINED> instruction: 0x464a447c
    ebb4:			; <UNDEFINED> instruction: 0x463017d3
    ebb8:			; <UNDEFINED> instruction: 0x1090f8d4
    ebbc:	smlatbeq	r8, r1, fp, lr
    ebc0:	addsne	pc, r0, r4, asr #17
    ebc4:	mcr	7, 1, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    ebc8:	vorr.i32	q10, #524288	; 0x00080000
    ebcc:	subcs	r8, r0, #1073741851	; 0x4000001b
    ebd0:	stmiane	r1!, {r4, r5, r9, sl, lr}
    ebd4:	ldc	7, cr15, [r4, #-976]	; 0xfffffc30
    ebd8:	andls	r2, r5, r0, asr #16
    ebdc:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
    ebe0:			; <UNDEFINED> instruction: 0x2090f8d4
    ebe4:			; <UNDEFINED> instruction: 0xf8d4465b
    ebe8:	ldrtmi	r1, [r0], -r0, lsl #1
    ebec:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    ebf0:	ldrdcc	pc, [r8], r4
    ebf4:	bne	ffae04bc <fputs@plt+0xffadca60>
    ebf8:	ldrmi	r9, [pc], #-772	; ec00 <fputs@plt+0xb1a4>
    ebfc:			; <UNDEFINED> instruction: 0xf7ff4639
    ec00:			; <UNDEFINED> instruction: 0xf8d4fd2d
    ec04:			; <UNDEFINED> instruction: 0xb1b55094
    ec08:	ldrdne	pc, [r4], r4	; <UNPREDICTABLE>
    ec0c:			; <UNDEFINED> instruction: 0xf8d4465b
    ec10:	ldrtmi	r2, [r0], -r8, lsl #1
    ec14:	andlt	pc, r0, sp, asr #17
    ec18:			; <UNDEFINED> instruction: 0xf8c41a8a
    ec1c:	andls	r2, r6, #164	; 0xa4
    ec20:	ldcl	7, cr15, [r6, #976]!	; 0x3d0
    ec24:	stmdacs	r0, {r1, r2, r9, fp, ip, pc}
    ec28:			; <UNDEFINED> instruction: 0x81b6f2c0
    ec2c:			; <UNDEFINED> instruction: 0x3098f8d4
    ec30:			; <UNDEFINED> instruction: 0xf0402b00
    ec34:	strcs	r8, [r0], -r1, lsl #1
    ec38:	blmi	ffea070c <fputs@plt+0xffe9ccb0>
    ec3c:			; <UNDEFINED> instruction: 0xf8d3447b
    ec40:	stmdacs	r0, {r2, r7}
    ec44:	rschi	pc, sp, r0
    ec48:			; <UNDEFINED> instruction: 0xf7ff2001
    ec4c:	blmi	ffdcdd80 <fputs@plt+0xffdca324>
    ec50:	andscs	r9, pc, #768	; 0x300
    ec54:	strdcs	r4, [r1, -r5]
    ec58:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
    ec5c:			; <UNDEFINED> instruction: 0xf7f46823
    ec60:	blmi	ffd0a308 <fputs@plt+0xffd068ac>
    ec64:			; <UNDEFINED> instruction: 0xf8d3447b
    ec68:	cmnlt	fp, r4, lsl #1
    ec6c:	andscs	r4, r1, #15794176	; 0xf10000
    ec70:	tstcs	r1, r3, lsr #16
    ec74:			; <UNDEFINED> instruction: 0xf7f44478
    ec78:	bmi	ffc0a2f0 <fputs@plt+0xffc06894>
    ec7c:	ldrbmi	r6, [r3], -r0, lsr #16
    ec80:	tstcs	r1, sl, ror r4
    ec84:	ldcl	7, cr15, [r6, #976]!	; 0x3d0
    ec88:	movsge	pc, #14614528	; 0xdf0000
    ec8c:	stmiami	ip!, {r0, r1, r2, r3, r9, sp}^
    ec90:	ldrbtmi	r2, [sl], #257	; 0x101
    ec94:	ldrbtmi	r6, [r8], #-2083	; 0xfffff7dd
    ec98:	stc	7, cr15, [sl, #976]	; 0x3d0
    ec9c:			; <UNDEFINED> instruction: 0x2090f8da
    eca0:	strbmi	r6, [fp], -r0, lsr #16
    eca4:	strls	r2, [r1, -r1, lsl #2]
    eca8:	bmi	ff9b34b0 <fputs@plt+0xff9afa54>
    ecac:			; <UNDEFINED> instruction: 0xf7f4447a
    ecb0:	bls	14a440 <fputs@plt+0x1469e4>
    ecb4:			; <UNDEFINED> instruction: 0xf8da9902
    ecb8:	bne	155ae10 <fputs@plt+0x15573b4>
    ecbc:	stmdavs	r0!, {r1, r5, r6, r7, r9, fp, lr}
    ecc0:	ldrbtmi	r4, [sl], #-1093	; 0xfffffbbb
    ecc4:	stmib	sp, {r0, r8, sp}^
    ecc8:			; <UNDEFINED> instruction: 0xf7f49500
    eccc:	ldmmi	pc, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    ecd0:	andscs	r6, r6, #2293760	; 0x230000
    ecd4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    ecd8:	stcl	7, cr15, [sl, #-976]!	; 0xfffffc30
    ecdc:			; <UNDEFINED> instruction: 0xf8da4adc
    ece0:	smlatbcs	r1, r4, r0, r3
    ece4:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    ece8:	stcl	7, cr15, [r4, #976]	; 0x3d0
    ecec:	stmdavs	r0!, {r0, r3, r4, r6, r7, r9, fp, lr}
    ecf0:	ldrbtmi	r4, [sl], #-1627	; 0xfffff9a5
    ecf4:			; <UNDEFINED> instruction: 0xf7f42101
    ecf8:			; <UNDEFINED> instruction: 0xf8daedbe
    ecfc:	bmi	ff5a2f94 <fputs@plt+0xff59f538>
    ed00:	stmdavs	r0!, {r0, r1, r4, r5, r9, sl, lr}
    ed04:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    ed08:	streq	lr, [r5], #-2987	; 0xfffff455
    ed0c:	strls	r9, [r1], #-1280	; 0xfffffb00
    ed10:	ldc	7, cr15, [r0, #976]!	; 0x3d0
    ed14:	blmi	fef21860 <fputs@plt+0xfef1de04>
    ed18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ed1c:	blls	ee8d8c <fputs@plt+0xee5330>
    ed20:			; <UNDEFINED> instruction: 0xf04f405a
    ed24:			; <UNDEFINED> instruction: 0xf0400300
    ed28:	eorslt	r8, sp, r5, asr #1
    ed2c:	svchi	0x00f0e8bd
    ed30:	ldrdls	pc, [r8], -sp
    ed34:			; <UNDEFINED> instruction: 0xe6ab46ba
    ed38:	ldrbmi	r4, [fp], -r9, lsr #12
    ed3c:			; <UNDEFINED> instruction: 0xf7ff4630
    ed40:			; <UNDEFINED> instruction: 0xf8d4fd13
    ed44:			; <UNDEFINED> instruction: 0xf8cd30a4
    ed48:	ldrtmi	fp, [r0], -r0
    ed4c:			; <UNDEFINED> instruction: 0x461917da
    ed50:	ldrmi	r9, [r3], -r6, lsl #6
    ed54:			; <UNDEFINED> instruction: 0xf8d4460a
    ed58:	smlatbls	r7, r8, r0, r1
    ed5c:	ldcl	7, cr15, [r8, #-976]	; 0xfffffc30
    ed60:	vmlal.s8	q9, d0, d0
    ed64:	bls	16f200 <fputs@plt+0x16b7a4>
    ed68:	ldrtmi	sl, [r0], -fp, lsr #18
    ed6c:	mcrr	7, 15, pc, r2, cr4	; <UNPREDICTABLE>
    ed70:			; <UNDEFINED> instruction: 0xf0402840
    ed74:	bls	aef244 <fputs@plt+0xaeb7e8>
    ed78:	cmpvs	sp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    ed7c:	mvnspl	pc, #216006656	; 0xce00000
    ed80:			; <UNDEFINED> instruction: 0xf040429a
    ed84:	stflsd	f0, [ip], #-108	; 0xffffff94
    ed88:			; <UNDEFINED> instruction: 0x4630465b
    ed8c:	andlt	pc, r0, sp, asr #17
    ed90:	smlabtcs	r7, r4, r3, pc	; <UNPREDICTABLE>
    ed94:	andmi	pc, r7, #196, 6	; 0x10000003
    ed98:	b	1152634 <fputs@plt+0x114ebd8>
    ed9c:	b	11681b4 <fputs@plt+0x1164758>
    eda0:	b	11601ac <fputs@plt+0x115c750>
    eda4:	bls	1981b4 <fputs@plt+0x194758>
    eda8:	ldrbvc	pc, [pc, #1541]!	; f3b5 <fputs@plt+0xb959>	; <UNPREDICTABLE>
    edac:	ldrbvs	pc, [pc, #-1061]!	; e98f <fputs@plt+0xaf33>	; <UNPREDICTABLE>
    edb0:	streq	pc, [pc, #-37]	; ed93 <fputs@plt+0xb337>
    edb4:	ldrmi	r4, [r4], -sl, lsr #8
    edb8:	stc	7, cr15, [sl, #-976]!	; 0xfffffc30
    edbc:	vmlal.s8	q9, d0, d0
    edc0:	blls	1ef18c <fputs@plt+0x1eb730>
    edc4:	eorcs	r4, r0, #48, 12	; 0x3000000
    edc8:	tsteq	r2, sp, lsl #22
    edcc:	movwpl	pc, #34211	; 0x85a3	; <UNPREDICTABLE>
    edd0:	eorlt	pc, r8, sp, asr #17
    edd4:			; <UNDEFINED> instruction: 0xf8cd3b3f
    edd8:	blne	17bae90 <fputs@plt+0x17b7434>
    eddc:	eorslt	pc, r0, sp, asr #17
    ede0:	ldrteq	pc, [pc], -r6, lsr #32	; <UNPREDICTABLE>
    ede4:	ldrtmi	r2, [r5], #-977	; 0xfffffc2f
    ede8:	msreq	CPSR_, #196, 4	; 0x4000000c
    edec:	ldrmi	r9, [r5], #-1293	; 0xfffffaf3
    edf0:	stmib	sp, {r0, r3, r9, sl, ip, pc}^
    edf4:	movwls	r5, #35598	; 0x8b0e
    edf8:	stc	7, cr15, [r2], {244}	; 0xf4
    edfc:	svclt	0x00082820
    ee00:	bleq	84b218 <fputs@plt+0x8477bc>
    ee04:	svcge	0x0019f43f
    ee08:	andscs	r4, pc, #9764864	; 0x950000
    ee0c:			; <UNDEFINED> instruction: 0x21014b95
    ee10:	cfstrsls	mvf4, [r3], {120}	; 0x78
    ee14:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ee18:	stcl	7, cr15, [sl], {244}	; 0xf4
    ee1c:			; <UNDEFINED> instruction: 0xf7f42001
    ee20:			; <UNDEFINED> instruction: 0xf7ffedfa
    ee24:	smusd	pc, pc, fp	; <UNPREDICTABLE>
    ee28:	andscs	r4, fp, #9371648	; 0x8f0000
    ee2c:	smlabbcs	r1, sp, fp, r4
    ee30:			; <UNDEFINED> instruction: 0xe7ee4478
    ee34:	stmdbls	r3, {r0, r2, r3, r7, r8, r9, fp, lr}
    ee38:	ldrbtmi	r4, [fp], #-2698	; 0xfffff576
    ee3c:	ldrdcc	pc, [r0], r3
    ee40:	movwls	r5, #10378	; 0x288a
    ee44:			; <UNDEFINED> instruction: 0xf7f46814
    ee48:	stmdavs	r0, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    ee4c:	b	fed4ce24 <fputs@plt+0xfed493c8>
    ee50:	tstcs	r1, r2, lsl #22
    ee54:	andls	r4, r0, #2097152	; 0x200000
    ee58:	strtmi	r4, [r0], -r5, lsl #21
    ee5c:			; <UNDEFINED> instruction: 0xf7f4447a
    ee60:	andcs	lr, r1, sl, lsl #26
    ee64:	ldcl	7, cr15, [r6, #976]	; 0x3d0
    ee68:	stmdbls	r3, {r1, r7, r8, r9, fp, lr}
    ee6c:	ldrbtmi	r4, [fp], #-2685	; 0xfffff583
    ee70:	ldrdcc	pc, [r0], r3
    ee74:	movwls	r5, #10378	; 0x288a
    ee78:			; <UNDEFINED> instruction: 0xf7f46814
    ee7c:	stmdavs	r0, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    ee80:	b	fe6cce58 <fputs@plt+0xfe6c93fc>
    ee84:	tstcs	r1, r2, lsl #22
    ee88:	andls	r4, r0, #2097152	; 0x200000
    ee8c:			; <UNDEFINED> instruction: 0x46204a7a
    ee90:			; <UNDEFINED> instruction: 0xf7f4447a
    ee94:	strdcs	lr, [r1], -r0
    ee98:	ldc	7, cr15, [ip, #976]!	; 0x3d0
    ee9c:	andscs	r4, r8, #7798784	; 0x770000
    eea0:	tstcs	r1, r0, ror fp
    eea4:			; <UNDEFINED> instruction: 0xe7b44478
    eea8:	andcs	r4, pc, #7667712	; 0x750000
    eeac:	tstcs	r1, sp, ror #22
    eeb0:			; <UNDEFINED> instruction: 0xe7ae4478
    eeb4:	stcl	7, cr15, [sl], {244}	; 0xf4
    eeb8:	andscs	r4, r3, #7471104	; 0x720000
    eebc:	tstcs	r1, r9, ror #22
    eec0:			; <UNDEFINED> instruction: 0xe7a64478
    eec4:	ldrdcc	pc, [r4], r4
    eec8:	movwls	r4, #10854	; 0x2a66
    eecc:	ldmpl	sl, {r0, r1, r8, r9, fp, ip, pc}
    eed0:			; <UNDEFINED> instruction: 0xf7f46814
    eed4:	stmdavs	r0, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    eed8:	b	1bcceb0 <fputs@plt+0x1bc9454>
    eedc:	tstcs	r1, r2, lsl #22
    eee0:	andls	r4, r0, #2097152	; 0x200000
    eee4:	strtmi	r4, [r0], -r8, ror #20
    eee8:			; <UNDEFINED> instruction: 0xf7f4447a
    eeec:	andcs	lr, r1, r4, asr #25
    eef0:	ldc	7, cr15, [r0, #976]	; 0x3d0
    eef4:	ldrdcc	pc, [r4], r4
    eef8:	movwls	r4, #10842	; 0x2a5a
    eefc:	ldmpl	sl, {r0, r1, r8, r9, fp, ip, pc}
    ef00:			; <UNDEFINED> instruction: 0xf7f46814
    ef04:	stmdavs	r0, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    ef08:	b	15ccee0 <fputs@plt+0x15c9484>
    ef0c:	tstcs	r1, r2, lsl #22
    ef10:	andls	r4, r0, #2097152	; 0x200000
    ef14:			; <UNDEFINED> instruction: 0x46204a5d
    ef18:			; <UNDEFINED> instruction: 0xf7f4447a
    ef1c:	andcs	lr, r1, ip, lsr #25
    ef20:	ldcl	7, cr15, [r8, #-976]!	; 0xfffffc30
    ef24:	andscs	r4, r8, #5898240	; 0x5a0000
    ef28:	tstcs	r1, lr, asr #22
    ef2c:			; <UNDEFINED> instruction: 0xe7704478
    ef30:	stmdbls	r3, {r3, r4, r6, r8, r9, fp, lr}
    ef34:	ldrbtmi	r4, [fp], #-2635	; 0xfffff5b5
    ef38:			; <UNDEFINED> instruction: 0x3094f8d3
    ef3c:	movwls	r5, #10378	; 0x288a
    ef40:			; <UNDEFINED> instruction: 0xf7f46814
    ef44:	stmdavs	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    ef48:	b	dccf20 <fputs@plt+0xdc94c4>
    ef4c:	tstcs	r1, r2, lsl #22
    ef50:	andls	r4, r0, #2097152	; 0x200000
    ef54:			; <UNDEFINED> instruction: 0x46204a50
    ef58:			; <UNDEFINED> instruction: 0xf7f4447a
    ef5c:	andcs	lr, r1, ip, lsl #25
    ef60:	ldcl	7, cr15, [r8, #-976]	; 0xfffffc30
    ef64:	stmdbls	r3, {r0, r2, r3, r6, r8, r9, fp, lr}
    ef68:	ldrbtmi	r4, [fp], #-2622	; 0xfffff5c2
    ef6c:			; <UNDEFINED> instruction: 0x3094f8d3
    ef70:	movwls	r5, #10378	; 0x288a
    ef74:			; <UNDEFINED> instruction: 0xf7f46814
    ef78:	stmdavs	r0, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    ef7c:	b	74cf54 <fputs@plt+0x7494f8>
    ef80:	tstcs	r1, r2, lsl #22
    ef84:	andls	r4, r0, #2097152	; 0x200000
    ef88:	strtmi	r4, [r0], -r5, asr #20
    ef8c:			; <UNDEFINED> instruction: 0xf7f4447a
    ef90:	andcs	lr, r1, r2, ror ip
    ef94:	ldc	7, cr15, [lr, #-976]!	; 0xfffffc30
    ef98:	andscs	r4, fp, #4325376	; 0x420000
    ef9c:	tstcs	r1, r1, lsr fp
    efa0:			; <UNDEFINED> instruction: 0xe7364478
    efa4:	andscs	r4, r6, #64, 16	; 0x400000
    efa8:	tstcs	r1, lr, lsr #22
    efac:			; <UNDEFINED> instruction: 0xe7304478
    efb0:	andscs	r4, r6, #4063232	; 0x3e0000
    efb4:	tstcs	r1, fp, lsr #22
    efb8:			; <UNDEFINED> instruction: 0xe72a4478
    efbc:	tstcs	r1, r3, lsl #24
    efc0:	blmi	ee1068 <fputs@plt+0xedd60c>
    efc4:	stmdapl	r0!, {r0, r1, r3, r4, r5, r9, fp, lr}
    efc8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    efcc:	stmdavs	r0, {r2, r3, r8, r9, ip, sp}
    efd0:	mrrc	7, 15, pc, r0, cr4	; <UNPREDICTABLE>
    efd4:			; <UNDEFINED> instruction: 0xf7f42001
    efd8:	bls	10a458 <fputs@plt+0x1069fc>
    efdc:	ldmpl	r3, {r0, r5, r8, r9, fp, lr}^
    efe0:			; <UNDEFINED> instruction: 0xf7f4681c
    efe4:	stmdavs	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    efe8:	stmib	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    efec:	tstcs	r1, r2, lsr sl
    eff0:			; <UNDEFINED> instruction: 0x4603447a
    eff4:			; <UNDEFINED> instruction: 0xf7f44620
    eff8:	andcs	lr, r1, lr, lsr ip
    effc:	stc	7, cr15, [sl, #-976]	; 0xfffffc30
    f000:	andeq	ip, r2, r8, ror #6
    f004:	andeq	lr, r3, r2, asr r0
    f008:	andeq	r0, r0, r4, ror #4
    f00c:	andeq	ip, r2, r6, asr #6
    f010:			; <UNDEFINED> instruction: 0x0003dfb4
    f014:	andeq	ip, r2, r4, lsr sl
    f018:	andeq	sp, r3, r0, lsl pc
    f01c:	andeq	sp, r3, r6, lsl #30
    f020:	andeq	sp, r3, r0, asr #29
    f024:	andeq	sp, r3, r4, lsr lr
    f028:	andeq	r0, r0, r8, ror #4
    f02c:	andeq	r7, r1, lr, lsr r1
    f030:	andeq	sp, r3, ip, lsl #28
    f034:	andeq	r7, r1, r4, asr #2
    f038:	andeq	r7, r1, ip, asr #2
    f03c:	ldrdeq	sp, [r3], -lr
    f040:	andeq	r7, r1, lr, asr #2
    f044:	andeq	r7, r1, r8, asr #2
    f048:	andeq	r7, r1, lr, ror #2
    f04c:	andeq	r7, r1, lr, ror r1
    f050:	andeq	r7, r1, r6, lsl #3
    f054:	muleq	r1, r2, r1
    f058:	muleq	r1, r6, r1
    f05c:	andeq	ip, r2, r0, rrx
    f060:	andeq	r6, r1, r8, ror #30
    f064:	andeq	r0, r0, ip, ror #4
    f068:	andeq	r6, r1, r4, ror lr
    f06c:	andeq	sp, r3, r6, lsr ip
    f070:	strdeq	r6, [r1], -ip
    f074:	andeq	sp, r3, r2, lsl #24
    f078:			; <UNDEFINED> instruction: 0x000164b4
    f07c:	strdeq	r6, [r1], -r0
    f080:	andeq	r6, r1, r0, asr #28
    f084:	andeq	r6, r1, r0, lsl #28
    f088:	andeq	r6, r1, r0, ror r4
    f08c:	andeq	r6, r1, ip, lsr #8
    f090:	andeq	r6, r1, r8, lsr #27
    f094:	andeq	sp, r3, sl, lsr fp
    f098:	andeq	r6, r1, r0, lsl #8
    f09c:	andeq	sp, r3, r6, lsl #22
    f0a0:			; <UNDEFINED> instruction: 0x000163b8
    f0a4:	andeq	r6, r1, r0, ror #26
    f0a8:	andeq	r6, r1, r0, ror sp
    f0ac:	andeq	r6, r1, r4, ror #26
    f0b0:	ldrdeq	r6, [r1], -r0
    f0b4:	muleq	r1, r2, sp
    f0b8:	andeq	r6, r1, r4, asr #26
    f0bc:	svcmi	0x00f0e92d
    f0c0:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    f0c4:	strcs	r8, [r0, -r4, lsl #22]
    f0c8:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
    f0cc:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
    f0d0:			; <UNDEFINED> instruction: 0xf8df447a
    f0d4:	addlt	sl, sp, r0, lsr r5
    f0d8:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    f0dc:	strcs	pc, [r8, #-2271]!	; 0xfffff721
    f0e0:	movwls	r6, #47131	; 0xb81b
    f0e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f0e8:	tstcs	r1, fp, lsl #24
    f0ec:	andpl	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    f0f0:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
    f0f4:	ldrbtmi	r9, [sl], #-4
    f0f8:			; <UNDEFINED> instruction: 0xf7f46828
    f0fc:			; <UNDEFINED> instruction: 0xf8d4ebbc
    f100:			; <UNDEFINED> instruction: 0xf8df8040
    f104:	strls	r1, [r7, -ip, lsl #10]
    f108:			; <UNDEFINED> instruction: 0x46404479
    f10c:	b	ff0cd0e4 <fputs@plt+0xff0c9688>
    f110:	subsle	r2, r0, r0, lsl #16
    f114:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    f118:	strmi	sl, [r1], sl, lsl #20
    f11c:	mcr	4, 0, r4, cr8, cr11, {3}
    f120:	cmncc	r0, #144, 20	; 0x90000
    f124:	vmla.f32	s20, s18, s14
    f128:	vmov	s16, r3
    f12c:	vmov	r2, s16
    f130:			; <UNDEFINED> instruction: 0x464b1a90
    f134:	beq	44a99c <fputs@plt+0x446f40>
    f138:			; <UNDEFINED> instruction: 0xf7f4220a
    f13c:	stmdacs	r0, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    f140:			; <UNDEFINED> instruction: 0xf8dfdd24
    f144:	bge	21449c <fputs@plt+0x210a40>
    f148:	strcc	r9, [r1, -r7, lsl #16]
    f14c:			; <UNDEFINED> instruction: 0xf7f44479
    f150:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    f154:			; <UNDEFINED> instruction: 0xf8dfd0eb
    f158:	cfstrsge	mvf3, [r9, #-784]	; 0xfffffcf0
    f15c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    f160:	ldrbtmi	r9, [fp], #-7
    f164:	movwcs	r9, #773	; 0x305
    f168:	stmdbls	r5, {r0, r1, r3, r4, r7, r9, sl, lr}
    f16c:			; <UNDEFINED> instruction: 0xf7f4462a
    f170:			; <UNDEFINED> instruction: 0x4604ebb8
    f174:	sbcsle	r2, sl, r0, lsl #16
    f178:	bcs	8ed188 <fputs@plt+0x8e972c>
    f17c:			; <UNDEFINED> instruction: 0xf1bbd0d7
    f180:	ldmdale	r4, {r0, r1, r8, r9, sl, fp}^
    f184:			; <UNDEFINED> instruction: 0xf00be8df
    f188:	ldmdacs	sl!, {r0, r3, r4, r7, sl, ip, sp, pc}^
    f18c:			; <UNDEFINED> instruction: 0xf7ff9804
    f190:			; <UNDEFINED> instruction: 0xf8dffc3b
    f194:			; <UNDEFINED> instruction: 0xf8df248c
    f198:	ldrbtmi	r3, [sl], #-1128	; 0xfffffb98
    f19c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f1a0:	subsmi	r9, sl, fp, lsl #22
    f1a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f1a8:	andcs	sp, r0, r4, lsl r1
    f1ac:	ldc	0, cr11, [sp], #52	; 0x34
    f1b0:	pop	{r2, r8, r9, fp, pc}
    f1b4:			; <UNDEFINED> instruction: 0xf8df8ff0
    f1b8:	strbmi	r0, [r3], -ip, ror #8
    f1bc:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f1c0:			; <UNDEFINED> instruction: 0xf85a2101
    f1c4:	ldrbtmi	r0, [sl], #-0
    f1c8:			; <UNDEFINED> instruction: 0xf7f46800
    f1cc:	andcs	lr, r1, r4, asr fp
    f1d0:	stc	7, cr15, [r0], #-976	; 0xfffffc30
    f1d4:	bl	ecd1ac <fputs@plt+0xec9750>
    f1d8:			; <UNDEFINED> instruction: 0xf0402e0e
    f1dc:			; <UNDEFINED> instruction: 0x462081b8
    f1e0:			; <UNDEFINED> instruction: 0x4641463a
    f1e4:	strbvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f1e8:			; <UNDEFINED> instruction: 0xf934f7ff
    f1ec:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f1f0:	strcs	r4, [r0], #-1150	; 0xfffffb82
    f1f4:			; <UNDEFINED> instruction: 0x462a447b
    f1f8:	strls	r4, [r7], #-1585	; 0xfffff9cf
    f1fc:	strtmi	r4, [r0], -r4, lsl #13
    f200:	addsgt	pc, ip, r3, asr #17
    f204:	bl	1b4d1dc <fputs@plt+0x1b49780>
    f208:	addsle	r2, r0, r0, lsl #16
    f20c:	blcs	8ed220 <fputs@plt+0x8e97c4>
    f210:	ldrtmi	sp, [r1], -sp, lsl #1
    f214:	strtmi	r4, [sl], -r0, lsr #12
    f218:			; <UNDEFINED> instruction: 0xf7f49407
    f21c:	stmdacs	r0, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
    f220:	stmdavc	r3, {r0, r2, r7, ip, lr, pc}
    f224:	addle	r2, r2, r3, lsr #22
    f228:			; <UNDEFINED> instruction: 0xf04f260e
    f22c:	andcs	r0, r0, r5, lsl #22
    f230:	bleq	8b664 <fputs@plt+0x87c08>
    f234:	ldr	r9, [r8, r7]
    f238:	strdcs	r4, [r1, -lr]
    f23c:	strtmi	r2, [sl], -r0
    f240:	andls	r4, r7, fp, ror r4
    f244:	addsne	pc, r8, r3, asr #17
    f248:	ldrbtmi	r4, [r9], #-2555	; 0xfffff605
    f24c:	bl	124d224 <fputs@plt+0x12497c8>
    f250:			; <UNDEFINED> instruction: 0xf43f2800
    f254:	stmdavc	r3, {r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    f258:			; <UNDEFINED> instruction: 0xf43f2b23
    f25c:	ldmibmi	r7!, {r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    f260:	strtmi	r2, [sl], -r0
    f264:	ldrbtmi	r9, [r9], #-7
    f268:	bl	ecd240 <fputs@plt+0xec97e4>
    f26c:	stmdacs	r0, {r2, r9, sl, lr}
    f270:	svcge	0x005df43f
    f274:	blcs	8ed288 <fputs@plt+0x8e982c>
    f278:	svcge	0x0059f43f
    f27c:			; <UNDEFINED> instruction: 0xf0002e0d
    f280:	cdpcs	0, 0, cr8, cr14, cr4, {6}
    f284:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    f288:	ldrtmi	r4, [sl], -r0, lsr #12
    f28c:			; <UNDEFINED> instruction: 0xf7ff4641
    f290:	blmi	ffb0d61c <fputs@plt+0xffb09bc0>
    f294:	strtmi	r4, [sl], -fp, ror #19
    f298:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f29c:	andcs	r4, r0, r4, lsl #12
    f2a0:	adcmi	pc, r8, r3, asr #17
    f2a4:			; <UNDEFINED> instruction: 0xf7f49007
    f2a8:			; <UNDEFINED> instruction: 0x4604eb1c
    f2ac:			; <UNDEFINED> instruction: 0xf43f2800
    f2b0:	stmdavc	r3, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    f2b4:	orrsle	r2, r2, r3, lsr #22
    f2b8:			; <UNDEFINED> instruction: 0x4602e739
    f2bc:	stmiami	r3!, {r1, r5, r6, r7, r8, fp, lr}^
    f2c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f2c4:			; <UNDEFINED> instruction: 0xffe0f7fb
    f2c8:	vmull.p8	<illegal reg q8.5>, d0, d6
    f2cc:	mcrcs	1, 0, r8, cr11, cr2, {3}
    f2d0:	ldmibmi	pc, {r1, r4, r5, r7, ip, lr, pc}^	; <UNPREDICTABLE>
    f2d4:	strtmi	r2, [sl], -r0
    f2d8:	ldrbtmi	r9, [r9], #-7
    f2dc:	bl	4d2b4 <fputs@plt+0x49858>
    f2e0:	stmdacs	r0, {r2, r9, sl, lr}
    f2e4:	svcge	0x0023f43f
    f2e8:	blcs	8ed2fc <fputs@plt+0x8e98a0>
    f2ec:	svcge	0x001ff43f
    f2f0:	blcs	396dc4 <fputs@plt+0x393368>
    f2f4:	andge	sp, r2, #11730944	; 0xb30000
    f2f8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    f2fc:			; <UNDEFINED> instruction: 0x4710441a
    f300:	ldrdeq	r0, [r0], -sp
    f304:			; <UNDEFINED> instruction: 0xffffff5f
    f308:			; <UNDEFINED> instruction: 0xffffff5f
    f30c:			; <UNDEFINED> instruction: 0xffffff5f
    f310:			; <UNDEFINED> instruction: 0xffffff5f
    f314:			; <UNDEFINED> instruction: 0xffffff5f
    f318:			; <UNDEFINED> instruction: 0xffffff5f
    f31c:			; <UNDEFINED> instruction: 0xffffff5f
    f320:			; <UNDEFINED> instruction: 0xffffff5f
    f324:			; <UNDEFINED> instruction: 0xffffff5f
    f328:	andeq	r0, r0, r1, ror #2
    f32c:	andeq	r0, r0, r5, ror #1
    f330:	strheq	r0, [r0], -sp
    f334:			; <UNDEFINED> instruction: 0xffffff5f
    f338:	andeq	r0, r0, sp, lsr r0
    f33c:	blcs	1dad3d0 <fputs@plt+0x1da9974>
    f340:	tsthi	r4, r0	; <UNPREDICTABLE>
    f344:	andcs	r4, r0, r3, asr #19
    f348:	andls	r4, r7, sl, lsr #12
    f34c:			; <UNDEFINED> instruction: 0xf7f44479
    f350:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    f354:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    f358:	blcs	8ed36c <fputs@plt+0x8e9910>
    f35c:	mcrge	4, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    f360:	ldrbtmi	r4, [r9], #-2493	; 0xfffff643
    f364:	strtmi	r2, [sl], -r0, lsl #8
    f368:	strls	r4, [r7], #-1568	; 0xfffff9e0
    f36c:			; <UNDEFINED> instruction: 0xf7f49103
    f370:	stmdacs	r0, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    f374:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
    f378:	stmdbls	r3, {r0, r1, fp, ip, sp, lr}
    f37c:			; <UNDEFINED> instruction: 0xf43f2b23
    f380:			; <UNDEFINED> instruction: 0x462aaed6
    f384:	tstls	r3, r0, lsr #12
    f388:			; <UNDEFINED> instruction: 0xf7f49407
    f38c:	stmdacs	r0, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
    f390:	mcrge	4, 6, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    f394:	blcs	8ed3a8 <fputs@plt+0x8e994c>
    f398:	mcrge	4, 6, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    f39c:	strtmi	r9, [r0], -r3, lsl #18
    f3a0:	strls	r4, [r7], #-1578	; 0xfffff9d6
    f3a4:	b	fe74d37c <fputs@plt+0xfe749920>
    f3a8:			; <UNDEFINED> instruction: 0xf43f2800
    f3ac:	stmdavc	r3, {r6, r7, r9, sl, fp, sp, pc}
    f3b0:			; <UNDEFINED> instruction: 0xf43f2b23
    f3b4:			; <UNDEFINED> instruction: 0xf04faebc
    f3b8:	ldr	r0, [r8, -r5, lsl #22]!
    f3bc:	andcs	r4, r0, r7, lsr #23
    f3c0:	strtmi	r4, [sl], -r7, lsr #19
    f3c4:	andls	r4, r7, fp, ror r4
    f3c8:			; <UNDEFINED> instruction: 0xf8c34479
    f3cc:			; <UNDEFINED> instruction: 0xf7f44094
    f3d0:	strmi	lr, [r4], -r8, lsl #21
    f3d4:			; <UNDEFINED> instruction: 0xf43f2800
    f3d8:	stmdavc	r3, {r1, r3, r5, r7, r9, sl, fp, sp, pc}
    f3dc:			; <UNDEFINED> instruction: 0xf47f2b23
    f3e0:	ssat	sl, #5, r3, asr #30
    f3e4:	mulcs	r0, pc, fp	; <UNPREDICTABLE>
    f3e8:			; <UNDEFINED> instruction: 0x462a499f
    f3ec:	andls	r4, r7, fp, ror r4
    f3f0:			; <UNDEFINED> instruction: 0xf8c34479
    f3f4:			; <UNDEFINED> instruction: 0xf7f44080
    f3f8:			; <UNDEFINED> instruction: 0x4604ea74
    f3fc:			; <UNDEFINED> instruction: 0xf43f2800
    f400:	stmdavc	r3, {r1, r2, r4, r7, r9, sl, fp, sp, pc}
    f404:			; <UNDEFINED> instruction: 0xf43f2b23
    f408:			; <UNDEFINED> instruction: 0x4620ae92
    f40c:			; <UNDEFINED> instruction: 0x4641463a
    f410:			; <UNDEFINED> instruction: 0xf7ff4e96
    f414:	blmi	fe5cd498 <fputs@plt+0xfe5c9a3c>
    f418:	strcs	r4, [r0], #-1150	; 0xfffffb82
    f41c:			; <UNDEFINED> instruction: 0x462a447b
    f420:	strls	r4, [r7], #-1585	; 0xfffff9cf
    f424:	strtmi	r4, [r0], -r4, lsl #13
    f428:	addgt	pc, ip, r3, asr #17
    f42c:	b	164d404 <fputs@plt+0x16499a8>
    f430:			; <UNDEFINED> instruction: 0xf43f2800
    f434:	stmdavc	r3, {r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}
    f438:			; <UNDEFINED> instruction: 0xf43f2b23
    f43c:			; <UNDEFINED> instruction: 0x4631ae78
    f440:	strtmi	r4, [sl], -r0, lsr #12
    f444:			; <UNDEFINED> instruction: 0xf7f49407
    f448:	stmdacs	r0, {r2, r3, r6, r9, fp, sp, lr, pc}
    f44c:	mcrge	4, 3, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    f450:	blcs	8ed464 <fputs@plt+0x8e9a08>
    f454:	mcrge	4, 3, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    f458:			; <UNDEFINED> instruction: 0xf04f260d
    f45c:	strbt	r0, [r6], r4, lsl #22
    f460:			; <UNDEFINED> instruction: 0xf04f4b84
    f464:	stmibmi	r4, {r8, r9, fp}
    f468:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
    f46c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    f470:	andslt	pc, ip, sp, asr #17
    f474:			; <UNDEFINED> instruction: 0xf8c39103
    f478:			; <UNDEFINED> instruction: 0xf7f44084
    f47c:	stmdacs	r0, {r1, r4, r5, r9, fp, sp, lr, pc}
    f480:	mrcge	4, 2, APSR_nzcv, cr5, cr15, {1}
    f484:	blcs	8ed498 <fputs@plt+0x8e9a3c>
    f488:	mrcge	4, 2, APSR_nzcv, cr1, cr15, {1}
    f48c:	strtmi	r9, [sl], -r3, lsl #18
    f490:			; <UNDEFINED> instruction: 0xf8cd4658
    f494:			; <UNDEFINED> instruction: 0xf7f4b01c
    f498:	stmdacs	r0, {r2, r5, r9, fp, sp, lr, pc}
    f49c:	mcrge	4, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    f4a0:	stmdbls	r3, {r0, r1, fp, ip, sp, lr}
    f4a4:			; <UNDEFINED> instruction: 0xf43f2b23
    f4a8:	strtmi	sl, [sl], -r2, asr #28
    f4ac:	tstls	r3, r8, asr r6
    f4b0:	andslt	pc, ip, sp, asr #17
    f4b4:	b	54d48c <fputs@plt+0x549a30>
    f4b8:			; <UNDEFINED> instruction: 0xf43f2800
    f4bc:	stmdavc	r3, {r3, r4, r5, r9, sl, fp, sp, pc}
    f4c0:			; <UNDEFINED> instruction: 0xf43f2b23
    f4c4:	stmdbls	r3, {r2, r4, r5, r9, sl, fp, sp, pc}
    f4c8:			; <UNDEFINED> instruction: 0x462a4658
    f4cc:	andslt	pc, ip, sp, asr #17
    f4d0:	b	1cd4a8 <fputs@plt+0x1c9a4c>
    f4d4:			; <UNDEFINED> instruction: 0xf47f2800
    f4d8:	strt	sl, [r8], -sl, ror #30
    f4dc:	strtmi	r4, [r2], -r7, ror #18
    f4e0:	beq	44ad4c <fputs@plt+0x4472f0>
    f4e4:			; <UNDEFINED> instruction: 0xf7fb4479
    f4e8:	blmi	198f02c <fputs@plt+0x198b5d0>
    f4ec:	ldrbtmi	r7, [fp], #-2082	; 0xfffff7de
    f4f0:			; <UNDEFINED> instruction: 0xf8c32a73
    f4f4:	smlabble	r6, r8, r0, r0
    f4f8:	bcs	192d688 <fputs@plt+0x1929c2c>
    f4fc:			; <UNDEFINED> instruction: 0xf44fbf04
    f500:			; <UNDEFINED> instruction: 0xf8c34200
    f504:	blmi	17d778c <fputs@plt+0x17d3d30>
    f508:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    f50c:	suble	r2, r2, r2, lsl #22
    f510:	andcs	r4, r0, sp, asr r9
    f514:	andls	r4, r7, sl, lsr #12
    f518:			; <UNDEFINED> instruction: 0xf7f44479
    f51c:	stmdacs	r0, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    f520:	cfmvdhrge	mvd5, pc
    f524:	blcs	8ed538 <fputs@plt+0x8e9adc>
    f528:	cfmvdhrge	mvd1, pc
    f52c:	ldrbtmi	r4, [r9], #-2391	; 0xfffff6a9
    f530:	ldmdbmi	r7, {r3, r4, r8, r9, sl, sp, lr, pc}^
    f534:	strtmi	r2, [sl], -r0
    f538:	ldrbtmi	r9, [r9], #-7
    f53c:	ldmib	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f540:			; <UNDEFINED> instruction: 0xf43f2800
    f544:	stmdavc	r3, {r2, r4, r5, r6, r7, r8, sl, fp, sp, pc}
    f548:			; <UNDEFINED> instruction: 0xf43f2b23
    f54c:	ldmdbmi	r1, {r4, r5, r6, r7, r8, sl, fp, sp, pc}^
    f550:	strtmi	r2, [sl], -r0
    f554:	ldrbtmi	r9, [r9], #-7
    f558:	stmib	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f55c:			; <UNDEFINED> instruction: 0xf43f2800
    f560:	stmdavc	r3, {r1, r2, r5, r6, r7, r8, sl, fp, sp, pc}
    f564:			; <UNDEFINED> instruction: 0xf47f2b23
    f568:	strb	sl, [r0, #3960]!	; 0xf78
    f56c:	ldmdacc	r2!, {r5, r6, fp, ip, sp, lr}
    f570:	bmi	1283a30 <fputs@plt+0x127ffd4>
    f574:	blmi	1257984 <fputs@plt+0x1253f28>
    f578:	andls	r4, r7, sl, ror r4
    f57c:	andsvs	r4, r1, fp, ror r4
    f580:	stmdbmi	r7, {r1, r3, r5, r9, sl, lr}^
    f584:	addeq	pc, r8, r3, asr #17
    f588:			; <UNDEFINED> instruction: 0xf7f44479
    f58c:	stmdacs	r0, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    f590:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    f594:	blmi	1108cc8 <fputs@plt+0x110526c>
    f598:	stmdbmi	r3, {sp}^
    f59c:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    f5a0:	ldrbtmi	r9, [r9], #-7
    f5a4:	addeq	pc, r8, r3, asr #17
    f5a8:	ldmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f5ac:			; <UNDEFINED> instruction: 0xd1b92800
    f5b0:	ldmdami	ip, {r0, r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}
    f5b4:	bmi	f60ec8 <fputs@plt+0xf5d46c>
    f5b8:			; <UNDEFINED> instruction: 0xf85a2101
    f5bc:	ldrbtmi	r0, [sl], #-0
    f5c0:	strvc	lr, [r0], #-2509	; 0xfffff633
    f5c4:			; <UNDEFINED> instruction: 0xf7f46800
    f5c8:	andcs	lr, r1, r6, asr r9
    f5cc:	b	8cd5a4 <fputs@plt+0x8c9b48>
    f5d0:			; <UNDEFINED> instruction: 0xf47f2b76
    f5d4:	stmdavc	r0!, {r0, r1, r2, r4, r5, r7, r9, sl, fp, sp, pc}^
    f5d8:			; <UNDEFINED> instruction: 0xf47f3831
    f5dc:	blmi	d3b0b0 <fputs@plt+0xd37654>
    f5e0:	ldmdbmi	r4!, {r1, r3, r5, r9, sl, lr}
    f5e4:	ldrbtmi	r2, [fp], #-1025	; 0xfffffbff
    f5e8:	ldrbtmi	r9, [r9], #-7
    f5ec:			; <UNDEFINED> instruction: 0xf7f4601c
    f5f0:	stmdacs	r0, {r3, r4, r5, r6, r8, fp, sp, lr, pc}
    f5f4:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {3}
    f5f8:	svclt	0x0000e599
    f5fc:	andeq	fp, r2, r8, lsr #25
    f600:	andeq	r0, r0, r4, ror #4
    f604:	muleq	r2, lr, ip
    f608:	andeq	r0, r0, r8, ror #4
    f60c:			; <UNDEFINED> instruction: 0x000166ba
    f610:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    f614:	andeq	ip, r2, r8, lsr r4
    f618:	andeq	r2, r1, r4, lsr #31
    f61c:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    f620:	ldrdeq	fp, [r2], -lr
    f624:	andeq	r0, r0, ip, ror #4
    f628:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    f62c:	andeq	r2, r1, r4, lsl #30
    f630:	andeq	sp, r3, ip, ror r8
    f634:	andeq	sp, r3, r0, lsr r8
    f638:	andeq	r2, r1, sl, lsr #29
    f63c:	andeq	r2, r1, lr, lsl #29
    f640:	ldrdeq	sp, [r3], -r8
    f644:	andeq	r2, r1, sl, asr lr
    f648:	andeq	r6, r1, r0, lsl #24
    f64c:	muleq	r2, r2, r2
    f650:	andeq	r2, r1, sl, lsl lr
    f654:	andeq	r2, r1, r8, lsr #27
    f658:	muleq	r1, r2, sp
    f65c:	andeq	sp, r3, ip, lsr #13
    f660:	andeq	r2, r1, ip, lsr #26
    f664:	andeq	sp, r3, r4, lsl #13
    f668:	andeq	r2, r1, r4, lsl #26
    f66c:	ldrdeq	r2, [r1], -ip
    f670:	andeq	sp, r3, r4, asr r6
    f674:	andeq	sp, r3, r6, lsl #12
    f678:	andeq	r2, r1, r6, lsl #25
    f67c:	strdeq	r6, [r1], -r0
    f680:	andeq	sp, r3, r2, lsl #11
    f684:	andeq	ip, r2, r8, asr #32
    f688:	ldrdeq	r2, [r1], -ip
    f68c:	andeq	r2, r1, r6, asr #23
    f690:			; <UNDEFINED> instruction: 0x00012bba
    f694:	muleq	r1, lr, fp
    f698:	ldrdeq	fp, [r2], -r8
    f69c:	strdeq	sp, [r3], -r4
    f6a0:	andeq	r2, r1, ip, ror #22
    f6a4:	ldrdeq	sp, [r3], -r2
    f6a8:	andeq	r2, r1, r2, asr fp
    f6ac:	andeq	r2, r1, lr, asr #22
    f6b0:	andeq	fp, r2, sl, ror #30
    f6b4:	andeq	r2, r1, sl, lsl #22
    f6b8:	svclt	0x00183809
    f6bc:	ldrbmi	r2, [r0, -r1]!
    f6c0:			; <UNDEFINED> instruction: 0x4605b538
    f6c4:	stmdavc	r4, {r1, r2, r4, r8, r9, fp, lr}
    f6c8:	and	r4, r3, fp, ror r4
    f6cc:	movwcc	r6, #34841	; 0x8819
    f6d0:	andle	r4, r2, ip, lsl #5
    f6d4:	bcs	29844 <fputs@plt+0x25de8>
    f6d8:	ldmdbmi	r2, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    f6dc:	ldrbtmi	r2, [r9], #-1
    f6e0:	mrc	7, 7, APSR_nzcv, cr2, cr3, {7}
    f6e4:	bvc	aa1b2c <fputs@plt+0xa9e0d0>
    f6e8:	ldrbtmi	r2, [r9], #-1
    f6ec:	mcr	7, 7, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
    f6f0:	andcs	r4, r1, lr, lsl #18
    f6f4:			; <UNDEFINED> instruction: 0xf7f34479
    f6f8:	stmdavs	r8!, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    f6fc:			; <UNDEFINED> instruction: 0xf7fb3804
    f700:	stmdbmi	fp, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    f704:	andcs	r6, r1, sl, lsr #18
    f708:			; <UNDEFINED> instruction: 0xf7f34479
    f70c:	stmdbmi	r9, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    f710:	andcs	r6, r1, sl, ror #18
    f714:	ldrhtmi	lr, [r8], -sp
    f718:			; <UNDEFINED> instruction: 0xf7f34479
    f71c:	svclt	0x0000bed3
    f720:	andeq	fp, r2, r8, asr #30
    f724:	ldrdeq	r6, [r1], -lr
    f728:	strdeq	r6, [r1], -sl
    f72c:	andeq	r3, r1, r4, lsr #28
    f730:	strdeq	r5, [r1], -r8
    f734:	strdeq	r5, [r1], -ip
    f738:	strmi	r4, [r3], -r1, lsl #8
    f73c:			; <UNDEFINED> instruction: 0xf8132000
    f740:	ldrmi	r2, [r0], #-2817	; 0xfffff4ff
    f744:	sbclt	r4, r0, #-1342177272	; 0xb0000008
    f748:			; <UNDEFINED> instruction: 0x4770d1f9
    f74c:	bmi	4ea760 <fputs@plt+0x4e6d04>
    f750:	ldrbtmi	r7, [sl], #-2075	; 0xfffff7e5
    f754:	stmdavs	r3, {r0, r1, r7, r8, ip, sp, pc}
    f758:	stmdblt	fp!, {r1, r7, fp, sp, lr}
    f75c:	stmibvs	r0, {r1, r3, r4, r5, r8, fp, ip, sp, pc}^
    f760:	svclt	0x00183800
    f764:	ldrbmi	r2, [r0, -r1]!
    f768:	andcs	fp, r1, sl, lsl #2
    f76c:	stmdbvs	r3, {r4, r5, r6, r8, r9, sl, lr}
    f770:	rscsle	r2, r4, r0, lsl #22
    f774:	ldrbmi	r2, [r0, -r1]!
    f778:	addlt	fp, r3, r0, lsr r5
    f77c:	tstcs	r1, r8, lsl #26
    f780:	stcvs	12, cr4, [r3, #-32]	; 0xffffffe0
    f784:	ldrbtmi	r5, [ip], #-2389	; 0xfffff6ab
    f788:	strls	r4, [r0], #-2567	; 0xfffff5f9
    f78c:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    f790:	ldmda	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f794:	rscscc	pc, pc, pc, asr #32
    f798:	ldclt	0, cr11, [r0, #-12]!
    f79c:	andeq	fp, r2, r6, lsr #12
    f7a0:	andeq	r0, r0, ip, ror #4
    f7a4:	andeq	r6, r1, r2, lsl #17
    f7a8:	andeq	r6, r1, ip, ror #16
    f7ac:			; <UNDEFINED> instruction: 0x4605b5f0
    f7b0:			; <UNDEFINED> instruction: 0xf5ad4b4d
    f7b4:	stmdami	sp, {r0, r1, r7, r8, sl, fp, ip, lr}^
    f7b8:	stmdbmi	sp, {r0, r1, r2, r7, ip, sp, pc}^
    f7bc:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    f7c0:	addpl	pc, r3, #54525952	; 0x3400000
    f7c4:	andscc	r4, r4, #1200	; 0x4b0
    f7c8:	ldmdavs	r8, {r0, r6, fp, ip, lr}
    f7cc:	stmdavs	r9, {r1, r2, r3, r4, r5, r6, sl, lr}
    f7d0:			; <UNDEFINED> instruction: 0xf04f6011
    f7d4:	stmdacs	r0, {r8}
    f7d8:	ldmdavs	ip, {r1, r2, r4, r6, r8, sl, fp, ip, lr, pc}^
    f7dc:	strcs	r2, [r0, -ip, lsr #4]
    f7e0:	andmi	pc, r0, #2048	; 0x800
    f7e4:	ldmdavs	r9, {r0, r1, r5, r9, sl, lr}
    f7e8:	stmdbcs	r9, {r2, r3, r5, r8, r9, ip, sp}
    f7ec:	strcc	fp, [r1, -r8, lsl #30]
    f7f0:			; <UNDEFINED> instruction: 0xd1f8429a
    f7f4:	svclt	0x009c2f01
    f7f8:	strcs	r4, [r0, -r3, lsr #12]
    f7fc:	ldmdavs	r9, {r0, r1, r2, r6, fp, ip, lr, pc}
    f800:	stmdbcs	sl, {r2, r3, r5, r8, r9, ip, sp}
    f804:	strcc	fp, [r1, -r8, lsl #30]
    f808:			; <UNDEFINED> instruction: 0xd1f84293
    f80c:	svclt	0x00982f01
    f810:	stmdble	lr, {r8, r9, sp}
    f814:	eorcs	r4, r4, #56, 22	; 0xe000
    f818:	tstcs	r1, r8, lsr r8
    f81c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    f820:			; <UNDEFINED> instruction: 0xf7f3681b
    f824:	andcs	lr, r0, r6, asr #31
    f828:	movwcc	lr, #4125	; 0x101d
    f82c:	addmi	r3, r3, #44, 8	; 0x2c000000
    f830:	stmdavs	r2!, {r1, r3, r5, ip, lr, pc}
    f834:	mvnsle	r2, r9, lsl #20
    f838:	stmdavs	r1!, {r1, r8, r9, sl, fp, sp, pc}^
    f83c:	ldrtmi	r2, [sl], -r3
    f840:	svc	0x00d4f7f3
    f844:	blle	b5984c <fputs@plt+0xb55df0>
    f848:	blvs	eaa2d0 <fputs@plt+0xea6874>
    f84c:			; <UNDEFINED> instruction: 0xf5023002
    f850:	addeq	r5, r0, r1, lsl #7
    f854:	tstlt	sp, r3, lsl #6
    f858:	eorvs	r2, sl, r1, lsl #4
    f85c:	vld3.8	{d4-d6}, [r0 :64], r8
    f860:			; <UNDEFINED> instruction: 0xf020607f
    f864:	stmdbmi	r6!, {r0, r1, r2, r3}
    f868:	orrpl	pc, r3, #54525952	; 0x3400000
    f86c:	tstcc	r4, #32, 20	; 0x20000
    f870:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    f874:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    f878:			; <UNDEFINED> instruction: 0xf04f4051
    f87c:	teqle	r1, r0, lsl #4
    f880:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    f884:	ldcllt	0, cr11, [r0, #28]!
    f888:	addpl	pc, r0, pc, asr #8
    f88c:	blmi	6c9840 <fputs@plt+0x6c5de4>
    f890:	ldmdami	ip, {r0, r3, r5, r9, sp}
    f894:	ldmpl	r3!, {r0, r8, sp}^
    f898:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    f89c:	svc	0x0088f7f3
    f8a0:	strb	r2, [r0, r0]!
    f8a4:	tstcs	r0, sp, lsl sp
    f8a8:	addpl	pc, r0, #1325400064	; 0x4f000000
    f8ac:			; <UNDEFINED> instruction: 0xf7f34628
    f8b0:			; <UNDEFINED> instruction: 0x4628ee50
    f8b4:	orrpl	pc, r0, pc, asr #8
    f8b8:	stmda	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f8bc:	stmdami	lr, {r3, r4, r6, r8, ip, sp, pc}
    f8c0:	bmi	457ccc <fputs@plt+0x454270>
    f8c4:	ldmdapl	r0!, {r0, r1, r5, r6, fp, sp, lr}
    f8c8:	strls	r4, [r0, #-1146]	; 0xfffffb86
    f8cc:			; <UNDEFINED> instruction: 0xf7f36800
    f8d0:	ldrdcs	lr, [r0], -r2
    f8d4:	stmdami	sp, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    f8d8:	ldrbtmi	r4, [r8], #-3341	; 0xfffff2f3
    f8dc:	mcr	7, 2, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
    f8e0:			; <UNDEFINED> instruction: 0xe7ec447d
    f8e4:	svc	0x00b2f7f3
    f8e8:	andeq	sp, r3, r0, ror #6
    f8ec:			; <UNDEFINED> instruction: 0x0002b5ba
    f8f0:	andeq	r0, r0, r4, ror #4
    f8f4:	andeq	fp, r2, ip, lsr #11
    f8f8:	andeq	r0, r0, ip, ror #4
    f8fc:	andeq	r6, r1, r6, ror #16
    f900:	andeq	fp, r2, r8, lsl #10
    f904:	andeq	r6, r1, r0, asr #15
    f908:	strdeq	r6, [r1], -r4
    f90c:	ldrdeq	r6, [r1], -r2
    f910:	andeq	r6, r1, ip, asr r7
    f914:			; <UNDEFINED> instruction: 0x460ab538
    f918:	strmi	r7, [r4], -r5, lsl #20
    f91c:	bvc	103c538 <fputs@plt+0x1038adc>
    f920:	b	10f1eb4 <fputs@plt+0x10ee458>
    f924:	addsmi	r4, r3, #0, 6
    f928:	ldmdale	sp, {r0, r3, r4, r9, sl, lr}
    f92c:			; <UNDEFINED> instruction: 0x4620b11b
    f930:			; <UNDEFINED> instruction: 0xff02f7ff
    f934:	svcvc	0x00e24603
    f938:	sbcslt	r1, fp, #634880	; 0x9b000
    f93c:			; <UNDEFINED> instruction: 0xd113429a
    f940:	stmdblt	r5!, {sp}^
    f944:	eoreq	pc, r0, r4, lsl #2
    f948:	bicsne	pc, pc, r0, asr #4
    f94c:	mrc2	7, 7, pc, cr4, cr15, {7}
    f950:			; <UNDEFINED> instruction: 0x31fff894
    f954:	svclt	0x000c4283
    f958:			; <UNDEFINED> instruction: 0xf06f2000
    f95c:	ldclt	0, cr0, [r8, #-40]!	; 0xffffffd8
    f960:	stmdble	r1, {r0, r1, r2, r3, r4, r8, fp, sp}
    f964:	strb	r2, [r2, r0, lsr #2]!
    f968:	andeq	pc, sl, pc, rrx
    f96c:	svclt	0x0000bd38
    f970:	ldrblt	r4, [r0, #-2829]!	; 0xfffff4f3
    f974:			; <UNDEFINED> instruction: 0x4605447b
    f978:	orrslt	r6, r0, r8, asr r8
    f97c:	strcs	r4, [r0], #-3595	; 0xfffff1f5
    f980:	and	r4, r4, lr, ror r4
    f984:	bl	19c990 <fputs@plt+0x198f34>
    f988:	ldmdavs	r8, {r2, r6, r7, r8, r9}^
    f98c:	strtmi	fp, [r9], -r8, asr #2
    f990:	ldmda	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f994:	mvnsle	r2, r0, lsl #16
    f998:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    f99c:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    f9a0:			; <UNDEFINED> instruction: 0xf04fbd70
    f9a4:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    f9a8:	muleq	r2, ip, ip
    f9ac:	muleq	r2, r0, ip
    f9b0:	andeq	fp, r2, r6, ror ip
    f9b4:	ldrblt	r4, [r0, #-2830]!	; 0xfffff4f2
    f9b8:			; <UNDEFINED> instruction: 0x4606447b
    f9bc:	asrlt	r6, r8, ip
    f9c0:	strcs	r4, [r0], #-3340	; 0xfffff2f4
    f9c4:	strbcc	r4, [r0, #-1149]	; 0xfffffb83
    f9c8:	strcc	lr, [r1], #-4
    f9cc:	biceq	lr, r4, #5120	; 0x1400
    f9d0:	cmplt	r0, r8, asr r8
    f9d4:			; <UNDEFINED> instruction: 0xf7f44631
    f9d8:	stmdacs	r0, {r3, r4, fp, sp, lr, pc}
    f9dc:	blmi	1c41b8 <fputs@plt+0x1c075c>
    f9e0:	bl	e0bd4 <fputs@plt+0xdd178>
    f9e4:	cfstrsvs	mvf0, [r0], #-784	; 0xfffffcf0
    f9e8:			; <UNDEFINED> instruction: 0xf04fbd70
    f9ec:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    f9f0:	andeq	fp, r2, r8, asr ip
    f9f4:	andeq	fp, r2, ip, asr #24
    f9f8:	andeq	fp, r2, r0, lsr ip
    f9fc:	blmi	fece24cc <fputs@plt+0xfecdea70>
    fa00:	push	{r1, r3, r4, r5, r6, sl, lr}
    fa04:	strdlt	r4, [sp], #240	; 0xf0
    fa08:	pkhtbmi	r5, r1, r3, asr #17
    fa0c:	ldmdavs	fp, {r9, sl, sp}
    fa10:			; <UNDEFINED> instruction: 0xf04f934b
    fa14:	blmi	feb9061c <fputs@plt+0xfeb8cbc0>
    fa18:	movwls	r4, #29819	; 0x747b
    fa1c:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
    fa20:	blmi	feb74634 <fputs@plt+0xfeb70bd8>
    fa24:	movwls	r4, #17531	; 0x447b
    fa28:	ldrbtmi	r4, [fp], #-2988	; 0xfffff454
    fa2c:	strbmi	r9, [r8], -r5, lsl #6
    fa30:	mcr	7, 2, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
    fa34:	stmdacs	r0, {r0, r9, sl, lr}
    fa38:	addshi	pc, r9, r0, asr #32
    fa3c:			; <UNDEFINED> instruction: 0xf44fab0b
    fa40:	ldrmi	r7, [r8], -r0, lsl #5
    fa44:	stc	7, cr15, [r4, #972]	; 0x3cc
    fa48:	vst1.16	{d20-d22}, [pc], sl
    fa4c:			; <UNDEFINED> instruction: 0xf7f37180
    fa50:	strmi	lr, [r5], -r8, lsr #26
    fa54:			; <UNDEFINED> instruction: 0xf0002800
    fa58:	stmdavc	r3, {r1, r3, r7, pc}
    fa5c:	svclt	0x00182b23
    fa60:	svclt	0x000c2b0a
    fa64:	strcs	r2, [r0], #-1025	; 0xfffffbff
    fa68:			; <UNDEFINED> instruction: 0xf7f3d0e1
    fa6c:			; <UNDEFINED> instruction: 0xf10dede8
    fa70:			; <UNDEFINED> instruction: 0xf10d0a28
    fa74:	ldrbmi	r0, [r1], -r4, lsr #22
    fa78:	stmdacc	r1, {r1, r3, r4, r6, r9, sl, lr}
    fa7c:	blcs	2a6b30 <fputs@plt+0x2a30d4>
    fa80:	svclt	0x00089b04
    fa84:	strtmi	r5, [r8], -ip, lsr #8
    fa88:	ldceq	8, cr6, [ip], {27}
    fa8c:	eorcc	pc, r8, sp, lsr #17
    fa90:			; <UNDEFINED> instruction: 0xf88d9b05
    fa94:	strcs	r4, [r1], #-42	; 0xffffffd6
    fa98:	stmdaeq	r8, {r0, r1, r8, ip, sp, lr, pc}
    fa9c:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}^
    faa0:			; <UNDEFINED> instruction: 0xf7f39301
    faa4:	stmibmi	lr, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    faa8:	andge	pc, r8, sp, asr #17
    faac:	sxtab16mi	r4, r2, r9, ror #8
    fab0:	strcc	lr, [r1], #-4
    fab4:	suble	r2, pc, r8, lsl ip	; <UNPREDICTABLE>
    fab8:	blne	14dc20 <fputs@plt+0x14a1c4>
    fabc:			; <UNDEFINED> instruction: 0xf7f34650
    fac0:	stmdacs	r0, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    fac4:			; <UNDEFINED> instruction: 0x232cd1f5
    fac8:	blx	f76d6 <fputs@plt+0xf3c7a>
    facc:			; <UNDEFINED> instruction: 0xf8ddf306
    fad0:	ldrbmi	sl, [sl], -r8
    fad4:	ldrbmi	r9, [r1], -r6
    fad8:	stmdaeq	r3, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    fadc:			; <UNDEFINED> instruction: 0xf7f350fc
    fae0:	strmi	lr, [r3], -r0, lsl #30
    fae4:			; <UNDEFINED> instruction: 0xf0002800
    fae8:	stccc	0, cr8, [r1], {220}	; 0xdc
    faec:	vfma.f32	d2, d0, d6
    faf0:	ldm	pc, {r2, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    faf4:			; <UNDEFINED> instruction: 0xa1b2f004
    faf8:			; <UNDEFINED> instruction: 0x0c0cbaba
    fafc:	blt	1cd2d5c <fputs@plt+0x1ccf300>
    fb00:	blcs	13a3470 <fputs@plt+0x139fa14>
    fb04:	biccs	fp, r7, #43, 30	; 0xac
    fb08:	cmpcs	r6, #35, 30	; 0x8c
    fb0c:	ldrmi	r0, [r8], -fp, lsr #32
    fb10:	tstcs	r0, r0, lsl r2
    fb14:	stc	7, cr15, [sl, #972]!	; 0x3cc
    fb18:	andeq	pc, r4, r8, asr #17
    fb1c:	cdpcs	6, 15, cr3, cr15, cr1, {0}
    fb20:	blmi	1c4713c <fputs@plt+0x1c436e0>
    fb24:	sfmls	f2, 4, [r7], {45}	; 0x2d
    fb28:	stmdami	pc!, {r0, r8, sp}^	; <UNPREDICTABLE>
    fb2c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    fb30:			; <UNDEFINED> instruction: 0xf7f3681b
    fb34:			; <UNDEFINED> instruction: 0xf04fee3e
    fb38:	ldrsh	r3, [ip], -pc	; <UNPREDICTABLE>
    fb3c:	ldrmi	r2, [r8], -r0, lsl #4
    fb40:			; <UNDEFINED> instruction: 0xf7f34611
    fb44:			; <UNDEFINED> instruction: 0xf8c8ed94
    fb48:	strb	r0, [r7, r4]!
    fb4c:			; <UNDEFINED> instruction: 0xf7f34618
    fb50:			; <UNDEFINED> instruction: 0xf8c8ee5a
    fb54:	strb	r0, [r1, r4]!
    fb58:	strtmi	r4, [fp], -r4, ror #20
    fb5c:	ldrbtmi	r4, [sl], #-2145	; 0xfffff79f
    fb60:	tstcs	r1, r7, lsl #24
    fb64:	stmdavs	r0, {r5, fp, ip, lr}
    fb68:	mcr	7, 4, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
    fb6c:	blmi	1849acc <fputs@plt+0x1846070>
    fb70:	ldrbtmi	r2, [fp], #-0
    fb74:	bmi	17e7bf4 <fputs@plt+0x17e4198>
    fb78:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    fb7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fb80:	subsmi	r9, sl, fp, asr #22
    fb84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fb88:	addshi	pc, fp, r0, asr #32
    fb8c:	pop	{r0, r2, r3, r6, ip, sp, pc}
    fb90:	ssub8mi	r8, r8, r0
    fb94:	tstcs	r0, sl, lsl #4
    fb98:	stcl	7, cr15, [r8, #-972]!	; 0xfffffc34
    fb9c:	andeq	pc, r4, r8, asr #17
    fba0:	movwcs	lr, #6076	; 0x17bc
    fba4:	andcc	pc, r4, r8, lsl #17
    fba8:			; <UNDEFINED> instruction: 0x465ae7b8
    fbac:	andcs	r4, r0, r1, asr r6
    fbb0:			; <UNDEFINED> instruction: 0xf7f39301
    fbb4:	blls	8b614 <fputs@plt+0x87bb8>
    fbb8:	stmdacs	r0, {r2, r9, sl, lr}
    fbbc:			; <UNDEFINED> instruction: 0x4618d076
    fbc0:	tstcs	r0, r0, lsl r2
    fbc4:	ldcl	7, cr15, [r2, #-972]	; 0xfffffc34
    fbc8:	tstcs	r0, r0, lsl r2
    fbcc:	andeq	pc, r4, r8, asr #17
    fbd0:			; <UNDEFINED> instruction: 0xf7f34620
    fbd4:			; <UNDEFINED> instruction: 0xf8c8ed4c
    fbd8:	ldr	r0, [pc, r8]
    fbdc:			; <UNDEFINED> instruction: 0xf1084618
    fbe0:			; <UNDEFINED> instruction: 0xf7f30408
    fbe4:	svcls	0x0006ee10
    fbe8:	andeq	pc, r4, r8, asr #17
    fbec:			; <UNDEFINED> instruction: 0x4651465a
    fbf0:			; <UNDEFINED> instruction: 0xf7f32000
    fbf4:	stmdacs	r0, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    fbf8:	andscs	sp, r0, #80	; 0x50
    fbfc:			; <UNDEFINED> instruction: 0xf7f32100
    fc00:	smladxcc	r1, r6, sp, lr
    fc04:			; <UNDEFINED> instruction: 0xf8442f08
    fc08:	mvnle	r0, r4, lsl #22
    fc0c:	andscs	r9, lr, #1792	; 0x700
    fc10:	tstcs	r1, r4, lsr fp
    fc14:	stmiapl	r3!, {r3, r4, r5, fp, lr}^
    fc18:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    fc1c:	stcl	7, cr15, [r8, #972]	; 0x3cc
    fc20:	ldrmi	lr, [r8], -r9, lsl #15
    fc24:			; <UNDEFINED> instruction: 0xf7ff9301
    fc28:	blls	8f744 <fputs@plt+0x8bce8>
    fc2c:	ble	fe419c34 <fputs@plt+0xfe4161d8>
    fc30:	stmdami	ip!, {r1, r4, r5, r9, fp, lr}
    fc34:	and	r4, r9, sl, ror r4
    fc38:	movwls	r4, #5656	; 0x1618
    fc3c:	mrc2	7, 4, pc, cr8, cr15, {7}
    fc40:	stmdacs	r0, {r0, r8, r9, fp, ip, pc}
    fc44:	bmi	bc6660 <fputs@plt+0xbc2c04>
    fc48:	ldrbtmi	r4, [sl], #-2086	; 0xfffff7da
    fc4c:	tstcs	r1, r7, lsl #24
    fc50:	stmdavs	r0, {r5, fp, ip, lr}
    fc54:	mcr	7, 0, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
    fc58:	ldrmi	lr, [r8], -sp, ror #14
    fc5c:	tstcs	r0, sl, lsl #4
    fc60:	stcl	7, cr15, [r2, #-972]	; 0xfffffc34
    fc64:	andeq	pc, r4, r8, asr #17
    fc68:	bmi	9c99d0 <fputs@plt+0x9c5f74>
    fc6c:	ldmdami	sp, {r0, r1, r3, r5, r9, sl, lr}
    fc70:			; <UNDEFINED> instruction: 0xe775447a
    fc74:	ldrmi	r2, [r8], -r0, lsl #4
    fc78:			; <UNDEFINED> instruction: 0xf7f34611
    fc7c:			; <UNDEFINED> instruction: 0xf8c8ed36
    fc80:	strb	r0, [fp, -r4]
    fc84:	ldrmi	r2, [r8], -r0, lsl #4
    fc88:			; <UNDEFINED> instruction: 0xf7f34611
    fc8c:			; <UNDEFINED> instruction: 0xf888ecf0
    fc90:	strb	r0, [r3, -r4]
    fc94:			; <UNDEFINED> instruction: 0xf8882300
    fc98:	ldr	r3, [pc, -r4]!
    fc9c:	eorvc	pc, r8, r8, asr #17
    fca0:	bmi	689998 <fputs@plt+0x685f3c>
    fca4:	stmdami	pc, {r0, r1, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
    fca8:			; <UNDEFINED> instruction: 0xe7cf447a
    fcac:	eorcs	r9, r5, #1792	; 0x700
    fcb0:	tstcs	r1, ip, lsl #22
    fcb4:	stmiapl	r3!, {r0, r2, r4, fp, lr}^
    fcb8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    fcbc:	ldcl	7, cr15, [r8, #-972]!	; 0xfffffc34
    fcc0:			; <UNDEFINED> instruction: 0xf7f3e739
    fcc4:	svclt	0x0000edc4
    fcc8:	andeq	fp, r2, r8, ror r3
    fccc:	andeq	r0, r0, r4, ror #4
    fcd0:	andeq	fp, r2, r0, ror #6
    fcd4:	strdeq	sp, [r3], -lr
    fcd8:	ldrdeq	r2, [r1], -r0
    fcdc:	ldrdeq	sl, [r2], -sl	; <UNPREDICTABLE>
    fce0:	ldrdeq	r6, [r1], -r8
    fce4:	andeq	r0, r0, ip, ror #4
    fce8:	andeq	r6, r1, lr, asr #14
    fcec:	andeq	r6, r1, r2, lsl #14
    fcf0:	andeq	ip, r3, sl, lsr #31
    fcf4:	strdeq	fp, [r2], -lr
    fcf8:	andeq	r6, r1, r0, lsl #12
    fcfc:	andeq	r6, r1, r8, asr #11
    fd00:	muleq	r1, r6, r5
    fd04:	strdeq	r6, [r1], -r0
    fd08:	andeq	r6, r1, r8, lsl r5
    fd0c:	andeq	r6, r1, r0, lsl #11
    fd10:	mvnsmi	lr, #737280	; 0xb4000
    fd14:	stmdbmi	pc, {r1, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
    fd18:	strmi	fp, [r7], -r5, lsl #1
    fd1c:	ldrbtmi	r6, [r9], #-3072	; 0xfffff400
    fd20:	teqhi	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    fd24:	ldc	7, cr15, [r6], #972	; 0x3cc
    fd28:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, lr}
    fd2c:	strmi	sp, [r5], -sp, rrx
    fd30:	vst4.8	{d18,d20,d22,d24}, [pc], r1
    fd34:			; <UNDEFINED> instruction: 0xf8df5030
    fd38:			; <UNDEFINED> instruction: 0xf7f39124
    fd3c:	ldrbtmi	lr, [r9], #3056	; 0xbf0
    fd40:	andeq	pc, r4, r9, asr #17
    fd44:	subsle	r2, r0, r0, lsl #16
    fd48:			; <UNDEFINED> instruction: 0xf7f34628
    fd4c:			; <UNDEFINED> instruction: 0x4628eb7e
    fd50:	mrc2	7, 2, pc, cr4, cr15, {7}
    fd54:	strtmi	r4, [r8], -r4, lsl #12
    fd58:	bl	fe74dd2c <fputs@plt+0xfe74a2d0>
    fd5c:	teqle	sp, r0, lsl #24
    fd60:	ldrdpl	lr, [r0], -r9
    fd64:	svclt	0x00c82d00
    fd68:	stcle	6, cr4, [r4], {3}
    fd6c:	strcc	lr, [r1], #-51	; 0xffffffcd
    fd70:	adcmi	r3, r5, #44, 6	; 0xb0000000
    fd74:	ldmdavs	sl, {r0, r1, r2, r3, r5, ip, lr, pc}
    fd78:	mvnsle	r2, r1, lsl #20
    fd7c:	blcs	29ef0 <fputs@plt+0x26494>
    fd80:	blcs	871e0 <fputs@plt+0x83784>
    fd84:	andcs	sp, r0, r6, lsl r1
    fd88:	ldc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    fd8c:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
    fd90:	ldmdavs	r8, {r2, r9, sl, lr}^
    fd94:	stc	7, cr15, [r8], #-972	; 0xfffffc34
    fd98:	strtmi	r2, [r0], -r1, lsl #2
    fd9c:	bl	fefcdd70 <fputs@plt+0xfefca314>
    fda0:	eorsle	r2, pc, r0, lsl #16
    fda4:	andmi	lr, r1, r6, asr #19
    fda8:	andlt	r2, r5, r1
    fdac:	mvnshi	lr, #12386304	; 0xbd0000
    fdb0:	ble	416f20 <fputs@plt+0x4134c4>
    fdb4:	tstcs	r1, fp, lsr #16
    fdb8:			; <UNDEFINED> instruction: 0xf8584a2b
    fdbc:	ldrbtmi	r0, [sl], #-0
    fdc0:			; <UNDEFINED> instruction: 0xf7f36800
    fdc4:	blmi	a8b32c <fputs@plt+0xa878d0>
    fdc8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    fdcc:	stc	7, cr15, [ip], {243}	; 0xf3
    fdd0:			; <UNDEFINED> instruction: 0xf7f32001
    fdd4:			; <UNDEFINED> instruction: 0xf44fee20
    fdd8:	ldrb	r7, [fp, r0, lsl #8]
    fddc:	ldrdeq	pc, [r4], -r9
    fde0:	stc	7, cr15, [r2], {243}	; 0xf3
    fde4:			; <UNDEFINED> instruction: 0xf7f32001
    fde8:	blmi	7cb648 <fputs@plt+0x7c7bec>
    fdec:	stmdami	r0!, {r0, r1, r2, r4, r9, sp}
    fdf0:			; <UNDEFINED> instruction: 0xf8582101
    fdf4:	ldrbtmi	r3, [r8], #-3
    fdf8:			; <UNDEFINED> instruction: 0xf7f3681b
    fdfc:			; <UNDEFINED> instruction: 0x4628ecda
    fe00:	bl	124ddd4 <fputs@plt+0x124a378>
    fe04:			; <UNDEFINED> instruction: 0xf7f32001
    fe08:	ldmdami	r6, {r1, r2, r9, sl, fp, sp, lr, pc}
    fe0c:	bmi	658218 <fputs@plt+0x6547bc>
    fe10:			; <UNDEFINED> instruction: 0xf8586c3b
    fe14:	ldrbtmi	r0, [sl], #-0
    fe18:			; <UNDEFINED> instruction: 0xf7f36800
    fe1c:	andcs	lr, r1, ip, lsr #26
    fe20:	ldcl	7, cr15, [r8, #972]!	; 0x3cc
    fe24:	bmi	3eb318 <fputs@plt+0x3e78bc>
    fe28:			; <UNDEFINED> instruction: 0xf8589303
    fe2c:	ldmdavs	r4, {r1, sp}
    fe30:	ldcl	7, cr15, [r6, #972]!	; 0x3cc
    fe34:			; <UNDEFINED> instruction: 0xf7f36800
    fe38:	blls	10a940 <fputs@plt+0x106ee4>
    fe3c:	strmi	r2, [r2], -r1, lsl #2
    fe40:	bmi	374648 <fputs@plt+0x370bec>
    fe44:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    fe48:	ldc	7, cr15, [r4, #-972]	; 0xfffffc34
    fe4c:			; <UNDEFINED> instruction: 0xf7f32001
    fe50:	svclt	0x0000ede2
    fe54:	andeq	r8, r1, sl, ror r3
    fe58:	andeq	fp, r2, r0, asr r0
    fe5c:	ldrdeq	ip, [r3], -lr
    fe60:	andeq	ip, r3, lr, lsl #27
    fe64:	andeq	r0, r0, ip, ror #4
    fe68:	andeq	r6, r1, r6, lsr #10
    fe6c:	andeq	ip, r3, r4, asr sp
    fe70:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    fe74:	muleq	r1, r6, r4
    fe78:	andeq	r2, r1, sl, lsl #5
    fe7c:			; <UNDEFINED> instruction: 0xb1237a03
    fe80:	stmdbhi	r0, {r0, r1, r6, r9, fp, ip, sp, lr}^
    fe84:	andmi	lr, r3, r0, asr #20
    fe88:	eorcs	r4, r0, r0, ror r7
    fe8c:	svclt	0x00004770
    fe90:	stmdbmi	ip, {r0, r1, r3, r6, r8, r9, fp, lr}^
    fe94:	ldrbtmi	r4, [fp], #-2636	; 0xfffff5b4
    fe98:	push	{r0, r3, r4, r5, r6, sl, lr}
    fe9c:			; <UNDEFINED> instruction: 0xb09c41f0
    fea0:	ldmdavs	r9, {r1, r3, r7, fp, ip, lr}
    fea4:	ldmdavs	r2, {r0, r3, r6, r9, sl, fp, lr}
    fea8:			; <UNDEFINED> instruction: 0xf04f921b
    feac:	stmdbcs	r0, {r9}
    feb0:	cfldrdle	mvd4, [r9, #-504]	; 0xfffffe08
    feb4:			; <UNDEFINED> instruction: 0x4605685c
    feb8:	and	r2, r3, r0, lsl #6
    febc:	strtcc	r3, [ip], #-769	; 0xfffffcff
    fec0:			; <UNDEFINED> instruction: 0xd0514299
    fec4:	bcs	269f54 <fputs@plt+0x2664f8>
    fec8:	stmdbmi	r1, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    fecc:	eorvc	r2, fp, r2, lsl #6
    fed0:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}^
    fed4:	bl	ff7cdea8 <fputs@plt+0xff7ca44c>
    fed8:	stmdacs	r0, {r7, r9, sl, lr}
    fedc:			; <UNDEFINED> instruction: 0xf7f3d061
    fee0:			; <UNDEFINED> instruction: 0x466aea72
    fee4:	andcs	r4, r3, r1, lsl #12
    fee8:	bl	174debc <fputs@plt+0x174a460>
    feec:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    fef0:	bvs	fe8c442c <fputs@plt+0xfe8c09d0>
    fef4:	bl	7632c <fputs@plt+0x728d0>
    fef8:	rsbvs	r0, sl, r2, lsl #7
    fefc:			; <UNDEFINED> instruction: 0xf023330f
    ff00:	movwcc	r0, #17155	; 0x4303
    ff04:	ldceq	0, cr8, [fp], {107}	; 0x6b
    ff08:	bvs	fe8ec0bc <fputs@plt+0xfe8e8660>
    ff0c:			; <UNDEFINED> instruction: 0xf104b373
    ff10:	stcne	12, cr0, [r8, #-32]!	; 0xffffffe0
    ff14:			; <UNDEFINED> instruction: 0xf85c463b
    ff18:	movwcc	r2, #6916	; 0x1b04
    ff1c:	svccs	0x0004f840
    ff20:	addsmi	r6, sl, #663552	; 0xa2000
    ff24:	andcc	sp, r2, #16187392	; 0xf70000
    ff28:	ldrmi	r0, [r5], #-146	; 0xffffff6e
    ff2c:	andcs	r4, r1, #70254592	; 0x4300000
    ff30:			; <UNDEFINED> instruction: 0xf7f34628
    ff34:	stmdacs	r1, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    ff38:			; <UNDEFINED> instruction: 0x4640d11a
    ff3c:	b	feacdf10 <fputs@plt+0xfeaca4b4>
    ff40:	andcs	r9, r0, #12, 22	; 0x3000
    ff44:			; <UNDEFINED> instruction: 0xf0233303
    ff48:	rscpl	r0, sl, r3, lsl #6
    ff4c:	blmi	7a27d8 <fputs@plt+0x79ed7c>
    ff50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ff54:	blls	6e9fc4 <fputs@plt+0x6e6568>
    ff58:			; <UNDEFINED> instruction: 0xf04f405a
    ff5c:			; <UNDEFINED> instruction: 0xd12c0300
    ff60:	andslt	r4, ip, r8, lsr r6
    ff64:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ff68:	strb	r2, [pc, r0, lsl #14]!
    ff6c:	ldrb	r2, [ip, r8, lsl #4]
    ff70:	tstcs	r1, r9, lsl r8
    ff74:	stmdavs	r3!, {r0, r3, r4, r9, fp, lr}^
    ff78:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    ff7c:			; <UNDEFINED> instruction: 0xf7f36800
    ff80:			; <UNDEFINED> instruction: 0x4640ec7a
    ff84:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    ff88:	b	fe14df5c <fputs@plt+0xfe14a500>
    ff8c:	ldmdami	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ff90:	bmi	4d839c <fputs@plt+0x4d4940>
    ff94:	ldmdapl	r0!, {r0, r1, r5, r6, fp, sp, lr}
    ff98:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    ff9c:	stcl	7, cr15, [sl], #-972	; 0xfffffc34
    ffa0:	stmdami	sp, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ffa4:	bmi	3d83b0 <fputs@plt+0x3d4954>
    ffa8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    ffac:	ldmdapl	r0!, {r0, r1, r5, r6, fp, sp, lr}
    ffb0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    ffb4:	mrrc	7, 15, pc, lr, cr3	; <UNPREDICTABLE>
    ffb8:			; <UNDEFINED> instruction: 0xf7f3e7c8
    ffbc:	svclt	0x0000ec48
    ffc0:	andeq	ip, r3, r6, lsl #25
    ffc4:	andeq	sl, r2, r0, ror #29
    ffc8:	andeq	r0, r0, r4, ror #4
    ffcc:	andeq	sl, r2, r8, asr #29
    ffd0:	andeq	r8, r1, r8, asr #3
    ffd4:	andeq	sl, r2, r8, lsr #28
    ffd8:	andeq	r0, r0, ip, ror #4
    ffdc:			; <UNDEFINED> instruction: 0x000163ba
    ffe0:	andeq	r6, r1, r0, lsl #7
    ffe4:	andeq	r6, r1, ip, asr #6
    ffe8:	svcmi	0x00f0e92d
    ffec:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    fff0:	ldrmi	r8, [r9], r2, lsl #22
    fff4:			; <UNDEFINED> instruction: 0x460e6c18
    fff8:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    fffc:	strne	pc, [r8, #-2271]!	; 0xfffff721
   10000:	ldrbtmi	fp, [r9], #-137	; 0xffffff77
   10004:			; <UNDEFINED> instruction: 0xf8df9202
   10008:	ldrbtmi	r2, [sl], #-1316	; 0xfffffadc
   1000c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10010:			; <UNDEFINED> instruction: 0xf04f9307
   10014:			; <UNDEFINED> instruction: 0xf7f30300
   10018:			; <UNDEFINED> instruction: 0xf8dfeb3e
   1001c:	ldrbtmi	r3, [fp], #-1300	; 0xfffffaec
   10020:	stmdacs	r0, {r0, r1, r8, r9, ip, pc}
   10024:	eorshi	pc, r2, #0
   10028:	tstcs	r1, r7, lsl #12
   1002c:	eorspl	pc, r0, pc, asr #8
   10030:	strpl	pc, [r0, #-2271]	; 0xfffff721
   10034:	b	1cce008 <fputs@plt+0x1cca5ac>
   10038:	rsbvs	r4, r8, sp, ror r4
   1003c:			; <UNDEFINED> instruction: 0xf0002800
   10040:			; <UNDEFINED> instruction: 0x46388254
   10044:	b	4e018 <fputs@plt+0x4a5bc>
   10048:			; <UNDEFINED> instruction: 0xf7ff4638
   1004c:			; <UNDEFINED> instruction: 0x4604fcd7
   10050:			; <UNDEFINED> instruction: 0xf7f34638
   10054:			; <UNDEFINED> instruction: 0x2c00ea20
   10058:	subhi	pc, r1, #64	; 0x40
   1005c:	movwcs	lr, #51670	; 0xc9d6
   10060:	ldrdlt	pc, [r0], -r5
   10064:			; <UNDEFINED> instruction: 0xf1433203
   10068:			; <UNDEFINED> instruction: 0xf1bb0300
   1006c:			; <UNDEFINED> instruction: 0xf0220f00
   10070:	stmib	r6, {r0, r1, r9}^
   10074:	vcgt.u8	d18, d0, d12
   10078:	stmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, pc}^
   1007c:	strmi	r4, [r3], -r5, lsr #12
   10080:	strcc	lr, [r1, #-4]
   10084:	strmi	r3, [fp, #812]!	; 0x32c
   10088:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
   1008c:	stmdbcs	r1, {r0, r3, r4, fp, sp, lr}
   10090:	ldmdavs	pc, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   10094:	vpmax.f32	d18, d0, d0
   10098:	svccs	0x000180ed
   1009c:	rschi	pc, ip, r0, asr #32
   100a0:	bleq	64c4dc <fputs@plt+0x648a80>
   100a4:	andls	r2, r4, #0, 6
   100a8:	movwls	r4, #26200	; 0x6658
   100ac:	blx	1fce0b2 <fputs@plt+0x1fca656>
   100b0:	strmi	r9, [r0], r4, lsl #20
   100b4:			; <UNDEFINED> instruction: 0xf0002800
   100b8:			; <UNDEFINED> instruction: 0x46398170
   100bc:			; <UNDEFINED> instruction: 0xf7f39204
   100c0:	bls	14a980 <fputs@plt+0x146f24>
   100c4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   100c8:	mvnshi	pc, r0
   100cc:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   100d0:			; <UNDEFINED> instruction: 0xf8d93204
   100d4:	bl	fe89c1cc <fputs@plt+0xfe898770>
   100d8:	rsbvs	r0, sl, r8, lsl #4
   100dc:			; <UNDEFINED> instruction: 0xf8d94478
   100e0:	cmnvs	fp, r8, lsr r0
   100e4:	smlaltbeq	pc, r0, r2, r1	; <UNPREDICTABLE>
   100e8:	stmdbls	r6, {r0, r3, r5, r8, sp, lr}
   100ec:	andls	r6, r4, #196608	; 0x30000
   100f0:	andsmi	lr, r8, #323584	; 0x4f000
   100f4:	blcs	2dfa0 <fputs@plt+0x2a544>
   100f8:	msreq	CPSR_, r5, lsl #2
   100fc:	andhi	pc, sl, r5, lsr #17
   10100:	andhi	pc, ip, r5, asr #17
   10104:	bne	44b92c <fputs@plt+0x447ed0>
   10108:	rsbvc	r7, sl, #-268435454	; 0xf0000002
   1010c:	stmdavs	r2, {r0, r2, r5, r6, r8, sl, fp, ip, lr, pc}^
   10110:	ldrmi	r2, [r0], -r0, lsl #14
   10114:	strcc	lr, [r1, -r3]
   10118:	adcsmi	r3, fp, #44	; 0x2c
   1011c:	stmdavs	r1, {r2, ip, lr, pc}
   10120:	mvnsle	r2, r2, lsl #18
   10124:	eorvc	r6, r9, r1, asr #16
   10128:	smladcs	r0, r0, r6, r4
   1012c:	strcc	lr, [r1, -r3]
   10130:	adcsmi	r3, fp, #44	; 0x2c
   10134:	stmdavs	r1, {r2, ip, lr, pc}
   10138:	mvnsle	r2, r5, lsl #18
   1013c:	strbtvc	r8, [r9], -r1, asr #17
   10140:	smladcs	r0, r0, r6, r4
   10144:	strcc	lr, [r1, -r3]
   10148:	adcsmi	r3, fp, #44	; 0x2c
   1014c:	stmdavs	r1, {r2, ip, lr, pc}
   10150:	mvnsle	r2, r6, lsl #18
   10154:	strtvc	r6, [r9], r1, asr #16
   10158:	smladcs	r0, r0, r6, r4
   1015c:	strcc	lr, [r1, -r3]
   10160:	adcsmi	r3, fp, #44	; 0x2c
   10164:	stmdavs	r1, {r0, r2, r4, ip, lr, pc}
   10168:	mvnsle	r2, ip, lsl #18
   1016c:			; <UNDEFINED> instruction: 0xf5b16841
   10170:			; <UNDEFINED> instruction: 0xf0004f96
   10174:	vand	q4, q0, q14
   10178:			; <UNDEFINED> instruction: 0xf5b18122
   1017c:	svclt	0x00085f96
   10180:	andle	r2, r5, r2, lsl #2
   10184:	svcpl	0x0016f5b1
   10188:	tstcs	r3, r8, lsl #30
   1018c:	msrhi	CPSR_fc, r0, asr #32
   10190:	ldrmi	r7, [r0], -r9, lsr #12
   10194:	and	r2, r3, r0, lsl #14
   10198:	eorcc	r3, ip, r1, lsl #14
   1019c:			; <UNDEFINED> instruction: 0xd00e42bb
   101a0:	stmdbcs	sp, {r0, fp, sp, lr}
   101a4:	stmdavs	r1, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   101a8:	svclt	0x00183900
   101ac:	rsbvc	r2, r9, r1, lsl #2
   101b0:	stmdbcs	r9, {r0, r4, fp, sp, lr}
   101b4:	strcc	sp, [r1], #-6
   101b8:	adcmi	r3, r3, #44, 4	; 0xc0000002
   101bc:	ldmdavs	r1, {r0, r2, r3, ip, lr, pc}
   101c0:	mvnsle	r2, r9, lsl #18
   101c4:	ldmdavs	r0, {r0, r1, r2, r3, r5, r8, sp}^
   101c8:	stmib	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   101cc:	ldrbtmi	r4, [r9], #-2523	; 0xfffff625
   101d0:	ldc	7, cr15, [sl], {243}	; 0xf3
   101d4:			; <UNDEFINED> instruction: 0xf0002800
   101d8:	movwcs	r8, #4395	; 0x112b
   101dc:	beq	44ba44 <fputs@plt+0x447fe8>
   101e0:			; <UNDEFINED> instruction: 0xf7ff77ab
   101e4:	stmdacs	r0, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   101e8:	sbcshi	pc, r7, r0, asr #32
   101ec:	strtmi	r4, [r8], -r1, asr #12
   101f0:	blx	fe8ce1f4 <fputs@plt+0xfe8ca798>
   101f4:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
   101f8:	ubfxvc	r6, fp, #16, #9
   101fc:			; <UNDEFINED> instruction: 0xf7f34618
   10200:	blvs	d0a9d8 <fputs@plt+0xd06f7c>
   10204:			; <UNDEFINED> instruction: 0xf0002b00
   10208:			; <UNDEFINED> instruction: 0xf01380c6
   1020c:	svclt	0x00040403
   10210:	andeq	lr, r3, #10240	; 0x2800
   10214:			; <UNDEFINED> instruction: 0xf0404653
   10218:			; <UNDEFINED> instruction: 0xf853810e
   1021c:	addsmi	r1, r3, #4, 22	; 0x1000
   10220:	mvnsle	r4, ip, lsl #8
   10224:	ldrbmi	r9, [r9], -r2, lsl #16
   10228:	strls	r2, [r6], #-516	; 0xfffffdfc
   1022c:	stmib	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10230:			; <UNDEFINED> instruction: 0xf0402804
   10234:	blvs	cf0720 <fputs@plt+0xceccc4>
   10238:	blvs	1c61b48 <fputs@plt+0x1c5e0ec>
   1023c:	movwcc	r4, #18000	; 0x4650
   10240:			; <UNDEFINED> instruction: 0xf1416333
   10244:	cmnvs	r1, #0, 2
   10248:			; <UNDEFINED> instruction: 0xf7f34629
   1024c:	bmi	fef8aab4 <fputs@plt+0xfef87058>
   10250:	ldrbtmi	r4, [sl], #-2996	; 0xfffff44c
   10254:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10258:	subsmi	r9, sl, r7, lsl #22
   1025c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10260:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
   10264:	andlt	r4, r9, r8, lsr #12
   10268:	blhi	cb564 <fputs@plt+0xc7b08>
   1026c:	svcmi	0x00f0e8bd
   10270:	ldmiblt	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10274:	ble	457468 <fputs@plt+0x453a0c>
   10278:	ldrtmi	r9, [fp], -r3, lsl #24
   1027c:			; <UNDEFINED> instruction: 0x210148b2
   10280:	stmdapl	r0!, {r1, r4, r5, r7, r9, fp, lr}
   10284:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   10288:	b	ffd4e25c <fputs@plt+0xffd4a800>
   1028c:	ldrbtmi	r4, [fp], #-2992	; 0xfffff450
   10290:			; <UNDEFINED> instruction: 0xf7f36858
   10294:	andcs	lr, r1, sl, lsr #19
   10298:	bl	fef4e26c <fputs@plt+0xfef4a810>
   1029c:	strmi	r2, [r5], -ip, lsr #2
   102a0:	tsteq	fp, r1, lsl #22	; <UNPREDICTABLE>
   102a4:	stmdavs	fp!, {r8, r9, sl, sp}
   102a8:	blcs	2dd760 <fputs@plt+0x2d9d04>
   102ac:	strcc	fp, [r1, -r8, lsl #30]
   102b0:	mvnsle	r4, r9, lsr #5
   102b4:			; <UNDEFINED> instruction: 0xf04f2f00
   102b8:	svclt	0x000b0500
   102bc:	strcs	r4, [r1, -pc, lsr #12]
   102c0:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   102c4:	stmdavc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   102c8:	eorcc	r6, ip, r3, lsl #16
   102cc:	svclt	0x00082b0a
   102d0:	addmi	r3, r1, #4194304	; 0x400000
   102d4:	stfcsd	f5, [r1, #-992]	; 0xfffffc20
   102d8:	adcshi	pc, sl, r0, lsl #4
   102dc:	strbmi	r2, [r0], -r1, lsl #2
   102e0:			; <UNDEFINED> instruction: 0xf7f39204
   102e4:	bls	14a75c <fputs@plt+0x146d00>
   102e8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   102ec:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   102f0:			; <UNDEFINED> instruction: 0xf8d93204
   102f4:	bl	fe89c3dc <fputs@plt+0xfe898980>
   102f8:	subvs	r0, r2, r8, lsl #4
   102fc:			; <UNDEFINED> instruction: 0xf1bb4a95
   10300:			; <UNDEFINED> instruction: 0xf8d90f00
   10304:	ldrbtmi	r1, [sl], #-60	; 0xffffffc4
   10308:	andhi	pc, ip, r0, asr #17
   1030c:	stmib	r0, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr}^
   10310:	ldmdavs	r3, {r2, r8, ip, sp}^
   10314:	adchi	pc, sp, r0, asr #6
   10318:			; <UNDEFINED> instruction: 0x4619461a
   1031c:	stceq	0, cr15, [r0], {79}	; 0x4f
   10320:			; <UNDEFINED> instruction: 0xf10ce004
   10324:			; <UNDEFINED> instruction: 0x312c0c01
   10328:	andle	r4, r4, r3, ror #11
   1032c:	stmdacs	r2, {r3, fp, sp, lr}
   10330:	stmdavs	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   10334:	ldrmi	r7, [r9], -r9, lsr #32
   10338:	stceq	0, cr15, [r0], {79}	; 0x4f
   1033c:			; <UNDEFINED> instruction: 0xf10ce004
   10340:			; <UNDEFINED> instruction: 0x312c0c01
   10344:	andle	r4, r4, r3, ror #11
   10348:	stmdacs	r7, {r3, fp, sp, lr}
   1034c:	stmdavs	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   10350:	ldrmi	r7, [r9], -r9, rrx
   10354:	stceq	0, cr15, [r0], {79}	; 0x4f
   10358:			; <UNDEFINED> instruction: 0xf10ce004
   1035c:			; <UNDEFINED> instruction: 0x312c0c01
   10360:	andle	r4, r4, r3, ror #11
   10364:	stmdacs	r8, {r3, fp, sp, lr}
   10368:	stmdavs	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1036c:			; <UNDEFINED> instruction: 0x21208069
   10370:	stmib	sp, {r3, r5, r9, sl, lr}^
   10374:			; <UNDEFINED> instruction: 0xf7ff3204
   10378:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   1037c:	strbvc	r3, [r8, r4, lsl #4]!
   10380:	teqle	r4, r0, lsl #30
   10384:			; <UNDEFINED> instruction: 0xf10d4618
   10388:			; <UNDEFINED> instruction: 0xf7f30b18
   1038c:	blvs	d0a84c <fputs@plt+0xd06df0>
   10390:			; <UNDEFINED> instruction: 0xf47f2b00
   10394:	sasxmi	sl, ip, sl
   10398:	blmi	1b0a0b0 <fputs@plt+0x1b06654>
   1039c:	ldmpl	r4, {r0, r1, r9, fp, ip, pc}^
   103a0:	andscs	r4, r7, #7143424	; 0x6d0000
   103a4:	tstcs	r1, r3, lsr #16
   103a8:			; <UNDEFINED> instruction: 0xf7f34478
   103ac:	blmi	1b0abbc <fputs@plt+0x1b07160>
   103b0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   103b4:	ldmdb	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   103b8:			; <UNDEFINED> instruction: 0xf7f32001
   103bc:			; <UNDEFINED> instruction: 0xf5b1eb2c
   103c0:	svclt	0x00084f61
   103c4:			; <UNDEFINED> instruction: 0xf43f2106
   103c8:			; <UNDEFINED> instruction: 0xf5b1aee3
   103cc:	svclt	0x00083fe1
   103d0:			; <UNDEFINED> instruction: 0xf43f2107
   103d4:			; <UNDEFINED> instruction: 0xf5b1aedd
   103d8:	svclt	0x00144f16
   103dc:	mrscs	r2, (UNDEF: 21)
   103e0:			; <UNDEFINED> instruction: 0xf5a1e6d6
   103e4:	blx	fec68844 <fputs@plt+0xfec64de8>
   103e8:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   103ec:	ldrdcs	lr, [ip], -r0	; <UNPREDICTABLE>
   103f0:	blx	21e6a <fputs@plt+0x1e40e>
   103f4:			; <UNDEFINED> instruction: 0xf1053b0b
   103f8:	cmpcs	r0, r0, lsr #32
   103fc:	ldmdavs	r1, {r0, r3, r5, r9, sp, lr}
   10400:	tstle	r6, fp, lsl #18
   10404:			; <UNDEFINED> instruction: 0x3701e9d2
   10408:	biceq	lr, r4, r5, lsl #22
   1040c:	strvs	r3, [fp], #-1025	; 0xfffffbff
   10410:	eorcc	r6, ip, #1325400064	; 0x4f000000
   10414:			; <UNDEFINED> instruction: 0xd1f24593
   10418:	vst1.16	{d20-d22}, [pc :128], r3
   1041c:	movwls	r7, #16880	; 0x41f0
   10420:			; <UNDEFINED> instruction: 0xf98af7ff
   10424:	bleq	64c860 <fputs@plt+0x648e04>
   10428:			; <UNDEFINED> instruction: 0xf8859b04
   1042c:			; <UNDEFINED> instruction: 0xe6e501ff
   10430:			; <UNDEFINED> instruction: 0x612b9b04
   10434:	svcls	0x0003e6d1
   10438:	stmdami	r3, {r2, sl, sp}^
   1043c:	bmi	1218848 <fputs@plt+0x1214dec>
   10440:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
   10444:	strcs	r9, [r0], #-1024	; 0xfffffc00
   10448:			; <UNDEFINED> instruction: 0xf7f36800
   1044c:	usat	lr, #9, r4, lsl #20
   10450:	eorcs	r4, r4, #62464	; 0xf400
   10454:	tstcs	r1, r3, lsl #24
   10458:	stmiapl	r4!, {r1, r6, fp, lr}^
   1045c:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   10460:	stmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10464:			; <UNDEFINED> instruction: 0x4627e79c
   10468:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1046c:	tstcs	r4, r6, lsr r7
   10470:	smlawbcs	r0, lr, r6, lr
   10474:			; <UNDEFINED> instruction: 0xf7ff9304
   10478:	blls	14e9fc <fputs@plt+0x14afa0>
   1047c:	svccs	0x000077e8
   10480:	subcs	sp, r0, #128	; 0x80
   10484:	eoreq	pc, r0, r5, lsl #2
   10488:	strb	r6, [r6, sl, lsr #4]
   1048c:	tstcs	r1, r3, lsl #24
   10490:	bmi	d6254c <fputs@plt+0xd5eaf0>
   10494:	ldrdcc	pc, [r0], #-137	; 0xffffff77
   10498:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   1049c:			; <UNDEFINED> instruction: 0xf7f36800
   104a0:	andcs	lr, r1, sl, ror #19
   104a4:	b	fedce478 <fputs@plt+0xfedcaa1c>
   104a8:	tstcs	r1, r3, lsl #26
   104ac:	ldmib	r9, {r1, r2, r5, r9, fp, lr}^
   104b0:	stmiapl	sl!, {r0, r1, r4, r8, r9, lr}
   104b4:	streq	lr, [r0], #-2509	; 0xfffff633
   104b8:	bmi	b2a500 <fputs@plt+0xb26aa4>
   104bc:			; <UNDEFINED> instruction: 0xf7f3447a
   104c0:	ldrdcs	lr, [r1], -sl
   104c4:	b	fe9ce498 <fputs@plt+0xfe9caa3c>
   104c8:			; <UNDEFINED> instruction: 0x46394b1f
   104cc:	eorcs	r9, r1, #768	; 0x300
   104d0:	stmiapl	r4!, {r0, r1, r2, r5, fp, lr}^
   104d4:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   104d8:	stmdb	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   104dc:	stmdavs	r8!, {r5, r6, r8, r9, sl, sp, lr, pc}^
   104e0:	stm	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   104e4:			; <UNDEFINED> instruction: 0xf7f32001
   104e8:			; <UNDEFINED> instruction: 0x9c03ea96
   104ec:	blmi	598d50 <fputs@plt+0x5952f4>
   104f0:	stmdami	r0!, {r0, r8, sp}
   104f4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   104f8:			; <UNDEFINED> instruction: 0xf7f3681b
   104fc:			; <UNDEFINED> instruction: 0x4638e95a
   10500:	svc	0x00c8f7f2
   10504:			; <UNDEFINED> instruction: 0xf7f32001
   10508:			; <UNDEFINED> instruction: 0xf7f3ea86
   1050c:	blmi	3cab94 <fputs@plt+0x3c7138>
   10510:	sfmls	f2, 4, [r3], {33}	; 0x21
   10514:	ldmdami	r8, {r0, r8, sp}
   10518:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
   1051c:			; <UNDEFINED> instruction: 0xf7f36823
   10520:	ldr	lr, [sp, -r8, asr #18]!
   10524:	andeq	r0, r0, r4, ror #4
   10528:	muleq	r1, r6, r0
   1052c:	andeq	sl, r2, lr, ror #26
   10530:	andeq	sl, r2, sl, asr sp
   10534:	andeq	ip, r3, r4, ror #21
   10538:	andeq	ip, r3, r0, asr #20
   1053c:	andeq	r6, r1, r2, lsl r2
   10540:	andeq	ip, r3, r6, lsr #18
   10544:	andeq	sl, r2, r6, lsr #22
   10548:	andeq	r0, r0, ip, ror #4
   1054c:	andeq	r6, r1, r0, rrx
   10550:	andeq	ip, r3, lr, lsl #17
   10554:	andeq	ip, r3, r6, lsl r8
   10558:	ldrdeq	r5, [r1], -r0
   1055c:	andeq	ip, r3, ip, ror #14
   10560:	andeq	r5, r1, lr, asr #30
   10564:	andeq	r5, r1, r8, lsr #24
   10568:	andeq	r5, r1, r2, lsl lr
   1056c:	strdeq	r5, [r1], -ip
   10570:	andeq	r5, r1, r0, lsl #29
   10574:	ldrdeq	r5, [r1], -r6
   10578:	andeq	r5, r1, sl, lsr lr
   1057c:			; <UNDEFINED> instruction: 0x4606b570
   10580:	strcs	r4, [r1], #-3338	; 0xfffff2f6
   10584:	ldrbtmi	r4, [sp], #-2314	; 0xfffff6f6
   10588:	strcc	r4, [r8, #-1145]	; 0xfffffb87
   1058c:	strcc	lr, [r1], #-4
   10590:	andle	r2, r8, r8, lsl ip
   10594:	blne	14e6f0 <fputs@plt+0x14ac94>
   10598:			; <UNDEFINED> instruction: 0xf7f34630
   1059c:	stmdacs	r0, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
   105a0:			; <UNDEFINED> instruction: 0x4620d1f5
   105a4:	strcs	fp, [r0], #-3440	; 0xfffff290
   105a8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   105ac:	andeq	sl, r2, lr, ror r2
   105b0:	strdeq	r5, [r1], -ip
   105b4:	svcmi	0x00f0e92d
   105b8:	cmnmi	r8, #-1610612732	; 0xa0000004	; <UNPREDICTABLE>
   105bc:	strmi	lr, [r2, #-2512]	; 0xfffff630
   105c0:	msrvc	SPSR_fx, #-805306356	; 0xd000000c
   105c4:	addlt	r6, pc, r6, asr #17
   105c8:	stmdavs	r4, {r0, r2, r5, r6, lr}^
   105cc:	vadd.i8	d22, d11, d10
   105d0:	eormi	r7, r5, r6, asr r8
   105d4:	stmiaeq	r7, {r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^
   105d8:	stmdavs	r6, {r0, r2, r4, r5, r6, lr}
   105dc:	andls	r4, r3, #318767104	; 0x13000000
   105e0:	stmdavs	lr, {r0, r1, r4, r5, sl, lr}^
   105e4:	ldrmi	r6, [sp], #-2242	; 0xfffff73e
   105e8:			; <UNDEFINED> instruction: 0x3701e9d0
   105ec:	ldrmi	r4, [r0], #1200	; 0x4b0
   105f0:	bl	ea800 <fputs@plt+0xe6da4>
   105f4:	b	fe0e9bd0 <fputs@plt+0xfe0e6174>
   105f8:	eormi	r0, ip, r7, lsl #8
   105fc:	subsmi	r9, r4, r4, lsl #12
   10600:	stmvs	pc, {r1, r6, fp, sp, lr}	; <UNPREDICTABLE>
   10604:	b	fe0a171c <fputs@plt+0xfe09dcc0>
   10608:	stmiavs	sl, {r0, r2, r9, sl}^
   1060c:	bicseq	pc, fp, #1879048196	; 0x70000004
   10610:	msrmi	CPSR_, #536870924	; 0x2000000c
   10614:	bl	161708 <fputs@plt+0x15dcac>
   10618:	andls	r5, r1, #52, 16	; 0x340000
   1061c:	streq	lr, [r8], -r6, lsl #20
   10620:			; <UNDEFINED> instruction: 0xf64c6882
   10624:	vqdmulh.s<illegal width 8>	d22, d28, d2[7]
   10628:			; <UNDEFINED> instruction: 0x97051cbd
   1062c:	stmdavs	r2, {r0, r1, r4, sl, lr}^
   10630:	vmla.i8	d22, d4, d15
   10634:	subsmi	r6, r6, r3, lsl lr
   10638:	andeq	lr, r8, #544768	; 0x85000
   1063c:	blls	616bc <fputs@plt+0x5dc60>
   10640:			; <UNDEFINED> instruction: 0xf6ca9706
   10644:	bl	213f0c <fputs@plt+0x2104b0>
   10648:	ldrmi	r3, [ip], #1782	; 0x6f6
   1064c:	eorsmi	r6, r2, r3, asr #16
   10650:	b	fe220800 <fputs@plt+0xfe21cda4>
   10654:	ldrmi	r0, [ip], #1030	; 0x406
   10658:			; <UNDEFINED> instruction: 0x73aff640
   1065c:	vmls.i<illegal width 8>	d20, d15, d2[4]
   10660:	ldrtmi	r5, [fp], #-892	; 0xfffffc84
   10664:			; <UNDEFINED> instruction: 0xb01cf8d1
   10668:	vldmiacs	r2!, {d14-d16}
   1066c:	b	1216e8 <fputs@plt+0x11dc8c>
   10670:	stmdbvs	sl, {r2, r3, r8, r9}^
   10674:	movweq	lr, #35459	; 0x8a83
   10678:	streq	lr, [ip, -r6, lsl #21]
   1067c:	vshl.s8	d20, d27, d12
   10680:	vaddhn.i16	d22, q2, q13
   10684:	andls	r7, r7, #-2030043136	; 0x87000000
   10688:	cmnvs	r3, #12, 22	; 0x3000
   1068c:	b	1e16e4 <fputs@plt+0x1ddc88>
   10690:	stmibvs	sp, {r0, r1, r9}
   10694:	rsbsmi	r4, r2, r4, asr #8
   10698:	vshl.s8	d20, d18, d15
   1069c:	strtmi	r7, [pc], -pc, lsr #17
   106a0:	streq	lr, [r3, #-2700]	; 0xfffff574
   106a4:	ldrtpl	lr, [r2], #-2819	; 0xfffff4fd
   106a8:	ldrbtmi	r4, [r6], #-1214	; 0xfffffb42
   106ac:	vmlaeq.f32	s28, s8, s10
   106b0:	vmlaeq.f32	s28, s25, s28
   106b4:	ldrtmi	r9, [r6], #1800	; 0x708
   106b8:	strpl	pc, [r1, -r9, asr #4]
   106bc:	strbpl	pc, [r6, -pc, asr #13]	; <UNPREDICTABLE>
   106c0:	streq	lr, [r4, #-2691]	; 0xfffff57d
   106c4:	vmovcc.f64	d30, #228	; 0xbf200000 -0.625
   106c8:	bl	1e184c <fputs@plt+0x1dddf0>
   106cc:	b	150f04 <fputs@plt+0x14d4a8>
   106d0:	bvs	352310 <fputs@plt+0x34e8b4>
   106d4:	ldrmi	r4, [r7], #-95	; 0xffffffa1
   106d8:	streq	lr, [lr], -r4, lsl #21
   106dc:	stmdacc	r4, {r3, r6, r7, r9, sl, ip, sp, lr, pc}^
   106e0:			; <UNDEFINED> instruction: 0xf6499502
   106e4:	bls	91e4c <fputs@plt+0x8e3f0>
   106e8:	strne	pc, [r0, #1734]	; 0x6c6
   106ec:	ldrcs	lr, [r7, lr, lsl #22]!
   106f0:	ldrsbtls	pc, [r0], -r1	; <UNPREDICTABLE>
   106f4:			; <UNDEFINED> instruction: 0xf8d14415
   106f8:	strtmi	sl, [fp], #-56	; 0xffffffc8
   106fc:	streq	lr, [r7, #-2566]	; 0xfffff5fa
   10700:	bvs	13a089c <fputs@plt+0x139ce40>
   10704:			; <UNDEFINED> instruction: 0x4632441d
   10708:	ldrbvs	lr, [r5, #-2823]!	; 0xfffff4f9
   1070c:	streq	lr, [r7], -lr, lsl #21
   10710:	andls	r4, r9, #144, 8	; 0x90000000
   10714:	andeq	lr, r4, #8, 22	; 0x2000
   10718:	stmdaeq	r5, {r1, r2, r9, fp, sp, lr, pc}
   1071c:	b	fe22b154 <fputs@plt+0xfe2276f8>
   10720:	b	fe1d2760 <fputs@plt+0xfe1ced04>
   10724:	ldrmi	r0, [r0], #773	; 0x305
   10728:	strtmi	pc, [r4], -r4, lsr #11
   1072c:	strls	r3, [sl], #-3663	; 0xfffff1b1
   10730:	ldmdapl	r8!, {r0, r2, r8, r9, fp, sp, lr, pc}
   10734:	b	e1a14 <fputs@plt+0xddfb8>
   10738:	bvs	ff311f60 <fputs@plt+0xff30e504>
   1073c:	vqadd.s8	q10, <illegal reg q6.5>, q15
   10740:	ldrtmi	r7, [r6], #702	; 0x2be
   10744:	subsne	pc, ip, #200, 12	; 0xc800000
   10748:	movweq	lr, #35461	; 0x8a85
   1074c:	bl	2217dc <fputs@plt+0x21dd80>
   10750:	ldrmi	r3, [r7], #-1790	; 0xfffff902
   10754:	andeq	lr, r6, #12288	; 0x3000
   10758:	msrne	CPSR_x, #268435460	; 0x10000004
   1075c:			; <UNDEFINED> instruction: 0xf6c6406a
   10760:	ldrtmi	r3, [sl], #-912	; 0xfffffc70
   10764:			; <UNDEFINED> instruction: 0x0c06ea88
   10768:			; <UNDEFINED> instruction: 0xf8d1444b
   1076c:	bl	1c8844 <fputs@plt+0x1c4de8>
   10770:	ldrmi	r2, [sp], #-690	; 0xfffffd4e
   10774:	movweq	lr, #10764	; 0x2a0c
   10778:	lfmne	f7, 1, [r3], {71}	; 0x47
   1077c:	movweq	lr, #35459	; 0x8a83
   10780:	ldcpl	6, cr15, [r8], {207}	; 0xcf
   10784:	b	fe1a1838 <fputs@plt+0xfe19dddc>
   10788:	ldrbtmi	r0, [r4], #1794	; 0x702
   1078c:	bl	b57c4 <fputs@plt+0xb1d68>
   10790:	strbtmi	r6, [r0], #883	; 0x373
   10794:			; <UNDEFINED> instruction: 0x0c03ea07
   10798:	streq	lr, [r3, #-2690]	; 0xfffff57e
   1079c:			; <UNDEFINED> instruction: 0x0c06ea8c
   107a0:	strcc	pc, [lr, r4, asr #4]
   107a4:	vmls.i<illegal width 8>	d20, d26, d0[1]
   107a8:			; <UNDEFINED> instruction: 0xf8d16779
   107ac:	ldrbmi	r8, [r7], #-60	; 0xffffffc4
   107b0:			; <UNDEFINED> instruction: 0x5c3ceb03
   107b4:	b	1618b4 <fputs@plt+0x15de58>
   107b8:			; <UNDEFINED> instruction: 0xf640010c
   107bc:	subsmi	r0, r1, r1, lsr #14
   107c0:	ldrne	pc, [r4, r4, asr #13]!
   107c4:	strbmi	r4, [r7], #-1073	; 0xfffffbcf
   107c8:	streq	lr, [ip], -r3, lsl #21
   107cc:	bl	3218bc <fputs@plt+0x31de60>
   107d0:	vand	<illegal reg q9.5>, q9, <illegal reg q8.5>
   107d4:	b	1a5d64 <fputs@plt+0x1a2308>
   107d8:	cdpls	7, 0, cr0, cr4, cr1, {0}
   107dc:	vshr.s8	q10, <illegal reg q7.5>, #1
   107e0:	ldrmi	r6, [r7], #-1310	; 0xfffffae2
   107e4:	strtmi	r4, [fp], #-1077	; 0xfffffbcb
   107e8:	bl	77c10 <fputs@plt+0x741b4>
   107ec:	vaba.s8	d18, d27, d23
   107f0:	b	fe05e0f8 <fputs@plt+0xfe05a69c>
   107f4:	vsubl.s8	q8, d12, d7
   107f8:	strtmi	r0, [lr], #-1600	; 0xfffff9c0
   107fc:	streq	lr, [ip, #-2562]	; 0xfffff5fe
   10800:			; <UNDEFINED> instruction: 0xf645404d
   10804:	ldrmi	r2, [sp], #-593	; 0xfffffdaf
   10808:	subsvs	pc, lr, #536870924	; 0x2000000c
   1080c:	strtmi	r4, [r2], #-1126	; 0xfffffb9a
   10810:	ldrbvs	lr, [r5, #2823]!	; 0xb07
   10814:	b	fe1e1844 <fputs@plt+0xfe1ddde8>
   10818:	stcls	12, cr0, [r3], {5}
   1081c:	tsteq	r1, ip, lsl #20
   10820:	lfmeq	f7, 3, [sp], {65}	; 0x41
   10824:	vshr.s8	q10, <illegal reg q12.5>, #3
   10828:	strmi	r6, [lr], #-3119	; 0xfffff3d1
   1082c:	vmla.i8	d25, d12, d7
   10830:			; <UNDEFINED> instruction: 0xf6ce73aa
   10834:	bl	155714 <fputs@plt+0x151cb8>
   10838:	strmi	r5, [ip], #1782	; 0x6f6
   1083c:	smlabbeq	r6, r5, sl, lr
   10840:	eorsmi	r4, r9, r3, lsr #8
   10844:	rsbmi	r4, r9, fp, lsr r4
   10848:	ldrbmi	pc, [r3, -r1, asr #4]	; <UNPREDICTABLE>
   1084c:	stmdbls	sl, {r1, r3, sl, lr}
   10850:	strbcs	pc, [r4, -r0, asr #5]	; <UNPREDICTABLE>
   10854:	bl	1a1b0c <fputs@plt+0x19e0b0>
   10858:	strmi	r4, [pc], #-690	; 10860 <fputs@plt+0xce04>
   1085c:	smlabbeq	r2, r6, sl, lr
   10860:	eormi	r4, r9, r7, lsr r4
   10864:	strvs	pc, [r1, #590]	; 0x24e
   10868:			; <UNDEFINED> instruction: 0xf6cd4071
   1086c:	strmi	r0, [fp], #-1441	; 0xfffffa5f
   10870:	ldrmi	r4, [r5], #-1093	; 0xfffffbbb
   10874:	bl	b7894 <fputs@plt+0xb3e38>
   10878:	b	fe09d54c <fputs@plt+0xfe099af0>
   1087c:	eorsmi	r0, r1, r3, lsl #2
   10880:	strbcc	pc, [r8], pc, asr #12	; <UNPREDICTABLE>
   10884:	vshr.s8	q10, <illegal reg q0.5>, #2
   10888:	strbtmi	r7, [r1], #-1747	; 0xfffff92d
   1088c:	ldrmi	r4, [lr], #-1062	; 0xfffffbda
   10890:	bl	f78a0 <fputs@plt+0xf3e44>
   10894:	b	fe0e9060 <fputs@plt+0xfe0e5604>
   10898:	b	3138a4 <fputs@plt+0x30fe48>
   1089c:			; <UNDEFINED> instruction: 0xf64c0202
   108a0:	subsmi	r5, sl, r6, ror #25
   108a4:	sfmne	f7, 3, [r1], #776	; 0x308
   108a8:	bls	26190c <fputs@plt+0x25deb0>
   108ac:	ldrbpl	lr, [r7, r1, lsl #22]!
   108b0:	b	fe061b08 <fputs@plt+0xfe05e0ac>
   108b4:	strmi	r0, [ip], #519	; 0x207
   108b8:	vqadd.s8	d20, d0, d10
   108bc:	ldrdmi	r7, [sl], #-54	; 0xffffffca
   108c0:	teqcc	r7, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   108c4:	ldrbmi	r4, [r3], #-1045	; 0xfffffbeb
   108c8:	movwls	r4, #54331	; 0xd43b
   108cc:	ldrmi	lr, [r5, #2823]!	; 0xb07
   108d0:	b	fe1f74dc <fputs@plt+0xfe1f3a80>
   108d4:	andmi	r0, sl, r5, lsl #4
   108d8:	orrpl	pc, r7, r0, asr #12
   108dc:	vshr.s8	q10, q13, #1
   108e0:	ldrmi	r4, [r6], #-469	; 0xfffffe2b
   108e4:	movwls	r4, #46105	; 0xb419
   108e8:	bl	161994 <fputs@plt+0x15df38>
   108ec:	blls	35e1cc <fputs@plt+0x35a770>
   108f0:	andeq	lr, r6, #544768	; 0x85000
   108f4:	vqadd.s8	d20, d1, d26
   108f8:	rsbmi	r4, sl, sp, ror #15
   108fc:	ldrbpl	pc, [sl, -r4, asr #5]	; <UNPREDICTABLE>
   10900:	strtmi	r4, [r7], #-1122	; 0xfffffb9e
   10904:	bl	1a19e8 <fputs@plt+0x19df8c>
   10908:	b	fe1a94d8 <fputs@plt+0xfe1a5a7c>
   1090c:	b	31391c <fputs@plt+0x30fec0>
   10910:			; <UNDEFINED> instruction: 0xf64e0505
   10914:	rsbsmi	r1, r5, r5, lsl #24
   10918:	stclne	6, cr15, [r3], #808	; 0x328
   1091c:	ldrbtmi	r4, [r4], #1067	; 0x42b
   10920:	bl	a1b78 <fputs@plt+0x9e11c>
   10924:	b	fe0a58f8 <fputs@plt+0xfe0a1e9c>
   10928:	eorsmi	r0, r5, r3, lsl #10
   1092c:	ldrbtcc	pc, [r8], sl, asr #4	; <UNPREDICTABLE>
   10930:			; <UNDEFINED> instruction: 0xf6cf4055
   10934:	strtmi	r4, [r9], #-1775	; 0xfffff911
   10938:	bl	f7d54 <fputs@plt+0xf42f8>
   1093c:	strtmi	r4, [lr], #-433	; 0xfffffe4f
   10940:	streq	lr, [r1, #-2691]	; 0xfffff57d
   10944:	andsmi	r4, r5, lr, lsl r4
   10948:	sbcscs	pc, r9, #64, 4
   1094c:	vmov.i32	q10, #109	; 0x0000006d
   10950:	strtmi	r7, [pc], #-623	; 10958 <fputs@plt+0xcefc>
   10954:	strmi	r4, [sl], #-1114	; 0xfffffba6
   10958:	ldrcc	lr, [r7, -r1, lsl #22]!
   1095c:	streq	lr, [r7, #-2689]	; 0xfffff57f
   10960:			; <UNDEFINED> instruction: 0xf644401d
   10964:	submi	r4, sp, sl, lsl #7
   10968:	msrpl	CPSR_fx, #200, 12	; 0xc800000
   1096c:	strbmi	r4, [fp], #-1125	; 0xfffffb9b
   10970:	bl	1e1a64 <fputs@plt+0x1de008>
   10974:	b	fe1ea150 <fputs@plt+0xfe1e66f4>
   10978:	b	313994 <fputs@plt+0x30ff38>
   1097c:	tstls	r1, r1, lsl #2
   10980:			; <UNDEFINED> instruction: 0xf5a19907
   10984:	stmdbls	r1, {r3, r4, r5, r7, sl, fp, sp}
   10988:	lfmvs	f7, 1, [lr], #688	; 0x2b0
   1098c:	strtmi	r4, [ip], #121	; 0x79
   10990:	bl	1619d0 <fputs@plt+0x15df74>
   10994:	b	fe166574 <fputs@plt+0xfe162b18>
   10998:	eorsmi	r0, r9, r6, lsl #2
   1099c:	strvs	pc, [r1, pc, asr #4]
   109a0:	vmla.i<illegal width 8>	d20, d8, d1[6]
   109a4:	strmi	r7, [sl], #-1905	; 0xfffff88f
   109a8:	ldrtmi	r4, [r7], #-1063	; 0xfffffbd9
   109ac:	bl	1b79dc <fputs@plt+0x1b3f80>
   109b0:	b	fe1a1480 <fputs@plt+0xfe19da24>
   109b4:	andmi	r0, sp, r2, lsl #2
   109b8:	vqadd.s8	q10, q3, <illegal reg q10.5>
   109bc:	strtmi	r1, [fp], #-1570	; 0xfffff9de
   109c0:			; <UNDEFINED> instruction: 0xf6c69d0c
   109c4:	bl	a6440 <fputs@plt+0xa29e4>
   109c8:	strtmi	r3, [lr], #-819	; 0xfffffccd
   109cc:	ldrmi	r4, [r6], #-89	; 0xffffffa7
   109d0:	subsmi	r4, sl, r1, ror #8
   109d4:	streq	pc, [ip, #-1603]	; 0xfffff9bd
   109d8:	strbpl	pc, [r5, #1743]!	; 0x6cf	; <UNPREDICTABLE>
   109dc:	teqvc	r1, r3, lsl #22
   109e0:	submi	r4, sl, r5, asr r4
   109e4:	ldrtmi	r4, [sl], #-1053	; 0xfffffbe3
   109e8:	svcls	0x0004404b
   109ec:	mcrrcs	6, 4, pc, r4, cr14	; <UNPREDICTABLE>
   109f0:	rsbspl	lr, r2, #1024	; 0x400
   109f4:	lfmmi	f7, 1, [lr], #808	; 0x328
   109f8:	ldrtmi	r4, [ip], #83	; 0x53
   109fc:	strmi	r4, [ip], #1075	; 0x433
   10a00:	mcrls	0, 0, r4, cr6, cr1, {2}
   10a04:	teqmi	r3, #2048	; 0x800
   10a08:	strvc	pc, [r9, ip, asr #12]!
   10a0c:			; <UNDEFINED> instruction: 0xf6c44059
   10a10:	strtmi	r3, [r9], #-2014	; 0xfffff822
   10a14:	ldrmi	r4, [r7], #-1079	; 0xfffffbc9
   10a18:	bl	e0b88 <fputs@plt+0xdd12c>
   10a1c:			; <UNDEFINED> instruction: 0xf6442171
   10a20:	submi	r3, sl, r0, ror #12
   10a24:	ldrtvs	pc, [fp], pc, asr #5	; <UNPREDICTABLE>
   10a28:	ldrbmi	r4, [lr], #-1122	; 0xfffffb9e
   10a2c:	submi	r4, fp, lr, lsl r4
   10a30:	eorsvc	lr, r2, #1024	; 0x400
   10a34:	ldrbmi	pc, [r0, #-1611]!	; 0xfffff9b5	; <UNPREDICTABLE>
   10a38:			; <UNDEFINED> instruction: 0xf6cb4053
   10a3c:	ldrtmi	r6, [fp], #-1471	; 0xfffffa41
   10a40:	strmi	r4, [sp], #-1061	; 0xfffffbdb
   10a44:	bl	a0b90 <fputs@plt+0x9d134>
   10a48:			; <UNDEFINED> instruction: 0xf6475373
   10a4c:	subsmi	r6, r9, r6, asr #25
   10a50:	ldceq	6, cr15, [fp], {194}	; 0xc2
   10a54:	ldrbtmi	r4, [r4], #1073	; 0x431
   10a58:			; <UNDEFINED> instruction: 0xf5a44494
   10a5c:	bl	d5c64 <fputs@plt+0xd2208>
   10a60:	subsmi	r4, sl, r1, lsr r1
   10a64:	strcc	pc, [r3, r4, lsr #13]
   10a68:	strls	r4, [sl, -sl, asr #32]
   10a6c:	cdpls	4, 0, cr4, cr3, cr10, {1}
   10a70:	ldrbvc	pc, [sl, r2, asr #4]!	; <UNPREDICTABLE>
   10a74:	strcs	pc, [r1, lr, asr #13]!
   10a78:	rsbscs	lr, r2, #1024	; 0x400
   10a7c:	cfstrsls	mvf4, [fp], {55}	; 0x37
   10a80:	submi	r4, fp, pc, lsl r4
   10a84:	vqadd.s8	q10, <illegal reg q1.5>, <illegal reg q1.5>
   10a88:	strbtmi	r0, [r3], #-1669	; 0xfffff97b
   10a8c:	strbtmi	pc, [pc], sp, asr #5	; <UNPREDICTABLE>
   10a90:	strls	r4, [r1], #-1062	; 0xfffffbda
   10a94:	teqvc	r3, #2048	; 0x800
   10a98:	subsmi	r4, r1, lr, lsl #8
   10a9c:	subsmi	r9, r9, r8, lsl #24
   10aa0:	strpl	pc, [r5, #-1601]	; 0xfffff9bf
   10aa4:	vmvn.i32	d20, #589824	; 0x00090000
   10aa8:	strtmi	r4, [r5], #-1416	; 0xfffffa78
   10aac:	bl	f7ad8 <fputs@plt+0xf407c>
   10ab0:	ldrmi	r5, [r5], #-369	; 0xfffffe8f
   10ab4:	vqadd.s8	q10, <illegal reg q6.5>, q5
   10ab8:	submi	r0, sl, r9, lsr ip
   10abc:	ldclne	6, cr15, [r4], {205}	; 0xcd
   10ac0:	strtmi	r4, [r4], #1074	; 0x432
   10ac4:	umaalmi	r4, fp, ip, r4
   10ac8:	eorsmi	lr, r2, #1024	; 0x400
   10acc:	strbne	pc, [r5, r9, asr #12]!	; <UNPREDICTABLE>
   10ad0:	vshr.s8	q10, <illegal reg q1.5>, #2
   10ad4:	strtmi	r6, [fp], #-2011	; 0xfffff825
   10ad8:	strmi	r4, [pc], #-1103	; 10ae0 <fputs@plt+0xd084>
   10adc:	bl	a0c28 <fputs@plt+0x9d1cc>
   10ae0:			; <UNDEFINED> instruction: 0xf6472373
   10ae4:	ldrshmi	r4, [r9], #-104	; 0xffffff98
   10ae8:	strtvc	pc, [r2], r1, asr #13
   10aec:	strbmi	r4, [r6], #-1121	; 0xfffffb9f
   10af0:	subsmi	r4, sl, r6, lsl r4
   10af4:	teqvc	r1, r3, lsl #22
   10af8:	submi	r9, sl, r5, lsl #24
   10afc:	strbvs	pc, [r5, #-581]!	; 0xfffffdbb	; <UNPREDICTABLE>
   10b00:			; <UNDEFINED> instruction: 0xf2cc443a
   10b04:	strtmi	r4, [r5], #-1452	; 0xfffffa54
   10b08:	bl	7871c <fputs@plt+0x74cc0>
   10b0c:	ldrmi	r5, [sp], #-626	; 0xfffffd8e
   10b10:	vhadd.s8	q10, q1, <illegal reg q5.5>
   10b14:	subsmi	r2, r3, r4, asr #24
   10b18:	sfmmi	f7, 1, [r9], #-828	; 0xfffffcc4
   10b1c:	ldrtmi	r4, [ip], #1075	; 0x433
   10b20:	streq	lr, [r2, -r1, lsl #21]
   10b24:	bl	a1d5c <fputs@plt+0x9e300>
   10b28:			; <UNDEFINED> instruction: 0xf64f4333
   10b2c:			; <UNDEFINED> instruction: 0x405f7197
   10b30:	smlawtcc	sl, r4, r2, pc	; <UNPREDICTABLE>
   10b34:	ldrbmi	r4, [r9], #-1085	; 0xfffffbc3
   10b38:	vqshl.s8	d20, d1, d2
   10b3c:	bl	df9e0 <fputs@plt+0xdbf84>
   10b40:			; <UNDEFINED> instruction: 0xf6ca2575
   10b44:	b	195f99c <fputs@plt+0x195bf40>
   10b48:	ldrbmi	r0, [r3], #514	; 0x202
   10b4c:	ldrmi	r4, [fp], #90	; 0x5a
   10b50:	svcls	0x00074462
   10b54:	ldrteq	pc, [r9], -sl, asr #4	; <UNPREDICTABLE>
   10b58:	ldrmi	pc, [r3], pc, asr #13
   10b5c:	adcsvs	lr, r2, #5120	; 0x1400
   10b60:	b	18a1c60 <fputs@plt+0x189e204>
   10b64:	strtmi	r0, [lr], #-771	; 0xfffffcfd
   10b68:			; <UNDEFINED> instruction: 0xf645406b
   10b6c:	ldrmi	r1, [r9], #-1987	; 0xfffff83d
   10b70:	ldrbpl	pc, [fp, -r6, asr #5]	; <UNPREDICTABLE>
   10b74:	cfstrsls	mvf4, [r1], {79}	; 0x4f
   10b78:			; <UNDEFINED> instruction: 0x51b1eb02
   10b7c:	b	1861be0 <fputs@plt+0x185e184>
   10b80:			; <UNDEFINED> instruction: 0xf64c0505
   10b84:			; <UNDEFINED> instruction: 0x40554c92
   10b88:	stcvc	6, cr15, [ip], {200}	; 0xc8
   10b8c:	blls	121e40 <fputs@plt+0x11e3e4>
   10b90:			; <UNDEFINED> instruction: 0xf64544a4
   10b94:	bl	672e0 <fputs@plt+0x63884>
   10b98:	strmi	r4, [ip], #2939	; 0xb7b
   10b9c:	andeq	lr, r2, #438272	; 0x6b000
   10ba0:	stmibpl	r4, {r3, r6, r7, r9, ip, sp, lr, pc}
   10ba4:	ldrmi	r4, [r9], #74	; 0x4a
   10ba8:	blls	a1c08 <fputs@plt+0x9e1ac>
   10bac:	bvs	140e4d0 <fputs@plt+0x140aa74>
   10bb0:	bvc	fea4e6d0 <fputs@plt+0xfea4ac74>
   10bb4:	ldrbtcs	lr, [r6], fp, lsl #22
   10bb8:	b	19a1e28 <fputs@plt+0x199e3cc>
   10bbc:	blls	290fc8 <fputs@plt+0x28d56c>
   10bc0:	smlabbeq	fp, r1, sl, lr
   10bc4:	strmi	r4, [pc], #-1201	; 10bcc <fputs@plt+0xd170>
   10bc8:	cfstrsls	mvf4, [r8, #-364]	; 0xfffffe94
   10bcc:	addvs	pc, r2, #74448896	; 0x4700000
   10bd0:	ldrvs	lr, [r7, r6, lsl #22]!
   10bd4:	b	19e244c <fputs@plt+0x19de9f0>
   10bd8:	ldrtmi	r0, [sl], #2827	; 0xb0b
   10bdc:	bleq	1cb610 <fputs@plt+0x1c7bb4>
   10be0:	mvnvs	pc, #-536870908	; 0xe0000004
   10be4:			; <UNDEFINED> instruction: 0xf6cf44dc
   10be8:	strbmi	r6, [r3], #-812	; 0xfffffcd4
   10bec:	ldmdacc	r4, {r2, r6, r9, ip, sp, lr, pc}
   10bf0:	fldmiaxpl	ip!, {d14-d16}	;@ Deprecated
   10bf4:	stmdacc	r1, {r1, r3, r6, r7, r9, ip, sp, lr, pc}
   10bf8:	streq	lr, [r6], -ip, ror #20
   10bfc:	bleq	34b810 <fputs@plt+0x347db4>
   10c00:	strtmi	r4, [r8], #126	; 0x7e
   10c04:	vqshl.s8	d20, d20, d1
   10c08:			; <UNDEFINED> instruction: 0xf6c415a1
   10c0c:	stmdbls	r6, {r3, r8, sl, sp, lr}
   10c10:	ldrbtmi	lr, [r4], #-2828	; 0xfffff4f4
   10c14:	b	1921df0 <fputs@plt+0x191e394>
   10c18:	strtmi	r0, [r0], #1799	; 0x707
   10c1c:	streq	lr, [ip, -r7, lsl #21]
   10c20:	subsvc	pc, r3, #-268435444	; 0xf000000c
   10c24:	strmi	r4, [sl], #-1103	; 0xfffffbb1
   10c28:	vmla.i8	d25, d15, d12
   10c2c:	bl	11c508 <fputs@plt+0x118aac>
   10c30:			; <UNDEFINED> instruction: 0xf6cb27f7
   10c34:	b	19e8524 <fputs@plt+0x19e4ac8>
   10c38:	ldrtmi	r0, [sp], #-3084	; 0xfffff3f4
   10c3c:			; <UNDEFINED> instruction: 0x0c04ea8c
   10c40:	ldrbmi	r4, [r4], #1166	; 0x48e
   10c44:	vceq.f32	d25, d13, d5
   10c48:			; <UNDEFINED> instruction: 0xf6c221bb
   10c4c:	bl	1d93b0 <fputs@plt+0x1d5954>
   10c50:	ldrtmi	r6, [r1], #-3260	; 0xfffff344
   10c54:	streq	lr, [r4], #-2668	; 0xfffff594
   10c58:	rsbsmi	r4, ip, r2, ror #8
   10c5c:	ldrbmi	r9, [ip], #-2825	; 0xfffff4f7
   10c60:	ldrcc	pc, [r1], sp, asr #4
   10c64:	strcc	pc, [r6], lr, asr #13
   10c68:	ldrtpl	lr, [r4], #2828	; 0xb0c
   10c6c:	b	1921cec <fputs@plt+0x191e290>
   10c70:	strtmi	r0, [r6], #1799	; 0x707
   10c74:	streq	lr, [ip, -r7, lsl #21]
   10c78:	ldrtmi	r6, [r8], #2051	; 0x803
   10c7c:	ldmdami	r8!, {r2, r8, r9, fp, sp, lr, pc}^
   10c80:			; <UNDEFINED> instruction: 0x0c0cea68
   10c84:	b	fe321d90 <fputs@plt+0xfe31e334>
   10c88:	strbtmi	r0, [r5], #-3076	; 0xfffff3fc
   10c8c:	ldrbcs	lr, [r5, #2824]!	; 0xb08
   10c90:	streq	lr, [r4], #-2661	; 0xfffff59b
   10c94:	b	fe121d54 <fputs@plt+0xfe11e2f8>
   10c98:	strtmi	r0, [r2], #-1032	; 0xfffffbf8
   10c9c:	adcsvs	lr, r2, #5120	; 0x1400
   10ca0:	stmdaeq	r8, {r1, r5, r6, r9, fp, sp, lr, pc}
   10ca4:	b	fe221cf8 <fputs@plt+0xfe21e29c>
   10ca8:	andvs	r0, r3, r5, lsl #16
   10cac:	stmiavs	r3, {r1, r2, r6, r7, sl, lr}^
   10cb0:	vmovpl.f64	d14, #226	; 0xbf100000 -0.5625000
   10cb4:	streq	lr, [r5, #-2670]	; 0xfffff592
   10cb8:	subsmi	r4, r5, r3, ror r4
   10cbc:	strtmi	r6, [r9], #-195	; 0xffffff3d
   10cc0:	bl	3aadd4 <fputs@plt+0x3a7378>
   10cc4:	b	1861290 <fputs@plt+0x185d834>
   10cc8:	strmi	r0, [fp], #-514	; 0xfffffdfe
   10ccc:	vmlaeq.f32	s28, s29, s4
   10cd0:	ldrbtmi	r6, [r6], #-2178	; 0xfffff77e
   10cd4:	addvs	r4, r1, r1, lsl r4
   10cd8:	ldrbtcs	lr, [r6], r3, lsl #22
   10cdc:	andlt	r6, pc, r6, asr #32
   10ce0:	svchi	0x00f0e8bd
   10ce4:	ldrblt	r6, [r0, #-2315]!	; 0xfffff6f5
   10ce8:	biceq	pc, r5, #201326595	; 0xc000003
   10cec:	eorseq	pc, pc, #-1073741776	; 0xc0000030
   10cf0:	ldreq	pc, [r8, #-257]	; 0xfffffeff
   10cf4:	strmi	r2, [r6], -r7, lsl #20
   10cf8:	andeq	lr, r3, r5, lsl #22
   10cfc:			; <UNDEFINED> instruction: 0xf100460c
   10d00:			; <UNDEFINED> instruction: 0xf04f0001
   10d04:	strbtpl	r0, [r9], #384	; 0x180
   10d08:	tstcs	r0, pc, lsl r8
   10d0c:	stc	7, cr15, [r0], #-968	; 0xfffffc38
   10d10:	strtmi	r4, [r0], -r9, lsr #12
   10d14:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   10d18:	tstcs	r0, r8, lsr r2
   10d1c:			; <UNDEFINED> instruction: 0xf7f24628
   10d20:	stmdbvs	r2!, {r3, r4, sl, fp, sp, lr, pc}
   10d24:	stmdbvs	r3!, {r0, r3, r5, r9, sl, lr}^
   10d28:	stmib	r4, {r5, r9, sl, lr}^
   10d2c:			; <UNDEFINED> instruction: 0xf7ff2314
   10d30:	strtmi	pc, [r1], -r1, asr #24
   10d34:	andscs	r4, r0, #48, 12	; 0x3000000
   10d38:	ldcl	7, cr15, [sl, #968]	; 0x3c8
   10d3c:	subscs	r4, r8, #32, 12	; 0x2000000
   10d40:	pop	{r8, sp}
   10d44:			; <UNDEFINED> instruction: 0xf7f24070
   10d48:			; <UNDEFINED> instruction: 0xf1c3bc01
   10d4c:	tstcs	r0, r7, lsr r2
   10d50:	bl	fffced20 <fputs@plt+0xfffcb2c4>
   10d54:	svclt	0x0000e7e5
   10d58:	mvnsmi	lr, sp, lsr #18
   10d5c:	stmdbvs	r3, {r4, r7, r9, sl, lr}^
   10d60:	svceq	0x003ff1b8
   10d64:	sbceq	lr, r2, #323584	; 0x4f000
   10d68:	ldreq	pc, [r8, #-256]	; 0xffffff00
   10d6c:	cmpvc	r8, #3072	; 0xc00
   10d70:	stmib	r0, {r2, r3, r9, sl, lr}^
   10d74:	ldmdble	fp, {r2, r8, r9, sp}
   10d78:	strbeq	pc, [r0], -r8, lsr #3	; <UNPREDICTABLE>
   10d7c:			; <UNDEFINED> instruction: 0xf0264607
   10d80:			; <UNDEFINED> instruction: 0x3640063f
   10d84:	subcs	r4, r0, #234881024	; 0xe000000
   10d88:	strtmi	r4, [r8], -r1, lsr #12
   10d8c:			; <UNDEFINED> instruction: 0xf7f24414
   10d90:			; <UNDEFINED> instruction: 0x4629edb0
   10d94:			; <UNDEFINED> instruction: 0xf7ff4638
   10d98:	adcmi	pc, r6, #3328	; 0xd00
   10d9c:			; <UNDEFINED> instruction: 0xf008d1f3
   10da0:			; <UNDEFINED> instruction: 0x4631083f
   10da4:	strbmi	r4, [r2], -r8, lsr #12
   10da8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   10dac:	ldclt	7, cr15, [lr, #968]	; 0x3c8
   10db0:	strbmi	r4, [r2], -lr, lsl #12
   10db4:			; <UNDEFINED> instruction: 0x46284631
   10db8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   10dbc:	ldclt	7, cr15, [r6, #968]	; 0x3c8
   10dc0:			; <UNDEFINED> instruction: 0xf8df460b
   10dc4:	ldrlt	ip, [r0, #-120]!	; 0xffffff88
   10dc8:			; <UNDEFINED> instruction: 0x461a4615
   10dcc:	addslt	r4, r9, ip, lsl fp
   10dd0:	cfstrsge	mvf4, [r1], {252}	; 0xfc
   10dd4:			; <UNDEFINED> instruction: 0xf85c4601
   10dd8:	strtmi	r3, [r0], -r3
   10ddc:	tstls	r7, #1769472	; 0x1b0000
   10de0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10de4:	movwcc	pc, #4674	; 0x1242	; <UNPREDICTABLE>
   10de8:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
   10dec:			; <UNDEFINED> instruction: 0xf64a9301
   10df0:			; <UNDEFINED> instruction: 0xf6ce3389
   10df4:	movwls	r7, #9165	; 0x23cd
   10df8:	mvnsmi	pc, #80740352	; 0x4d00000
   10dfc:			; <UNDEFINED> instruction: 0x03baf6c9
   10e00:	vcgt.s8	d25, d5, d3
   10e04:	vbic.i32	q10, #5632	; 0x00001600
   10e08:	movwls	r0, #17202	; 0x4332
   10e0c:	stmib	sp, {r8, r9, sp}^
   10e10:			; <UNDEFINED> instruction: 0xf7ff3305
   10e14:	strtmi	pc, [r1], -r1, lsr #31
   10e18:			; <UNDEFINED> instruction: 0xf7ff4628
   10e1c:	bmi	290bb0 <fputs@plt+0x28d154>
   10e20:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   10e24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10e28:	subsmi	r9, sl, r7, lsl fp
   10e2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10e30:	andslt	sp, r9, r1, lsl #2
   10e34:			; <UNDEFINED> instruction: 0xf7f2bd30
   10e38:	svclt	0x0000ed0a
   10e3c:	andeq	r9, r2, r8, lsr #31
   10e40:	andeq	r0, r0, r4, ror #4
   10e44:	andeq	r9, r2, r6, asr pc
   10e48:	addslt	fp, fp, r0, lsr r5
   10e4c:			; <UNDEFINED> instruction: 0xf8df460b
   10e50:	andls	ip, r1, #116	; 0x74
   10e54:	blmi	7226c4 <fputs@plt+0x71ec68>
   10e58:	cfstrsls	mvf4, [r1, #-1008]	; 0xfffffc10
   10e5c:	strmi	sl, [r1], -r3, lsl #24
   10e60:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   10e64:	ldmdavs	fp, {r5, r9, sl, lr}
   10e68:			; <UNDEFINED> instruction: 0xf04f9319
   10e6c:	vcgt.s8	d16, d2, d0
   10e70:	vsubw.s8	<illegal reg q9.5>, q3, d1
   10e74:	movwls	r7, #13125	; 0x3345
   10e78:	orrcc	pc, r9, #77594624	; 0x4a00000
   10e7c:	bicvc	pc, sp, #216006656	; 0xce00000
   10e80:			; <UNDEFINED> instruction: 0xf64d9304
   10e84:			; <UNDEFINED> instruction: 0xf6c943fe
   10e88:	movwls	r0, #21434	; 0x53ba
   10e8c:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   10e90:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   10e94:	movwcs	r9, #774	; 0x306
   10e98:	movwcc	lr, #31181	; 0x79cd
   10e9c:			; <UNDEFINED> instruction: 0xff5cf7ff
   10ea0:	strtmi	r4, [r8], -r1, lsr #12
   10ea4:			; <UNDEFINED> instruction: 0xff1ef7ff
   10ea8:	blmi	1e36d0 <fputs@plt+0x1dfc74>
   10eac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10eb0:	blls	66af20 <fputs@plt+0x6674c4>
   10eb4:			; <UNDEFINED> instruction: 0xf04f405a
   10eb8:	mrsle	r0, SP_irq
   10ebc:	ldclt	0, cr11, [r0, #-108]!	; 0xffffff94
   10ec0:	stcl	7, cr15, [r4], {242}	; 0xf2
   10ec4:	andeq	r9, r2, r0, lsr #30
   10ec8:	andeq	r0, r0, r4, ror #4
   10ecc:	andeq	r9, r2, ip, asr #29
   10ed0:	svclt	0x00183815
   10ed4:	ldrbmi	r2, [r0, -r1]!
   10ed8:	mvnsvc	pc, #268435456	; 0x10000000
   10edc:	stmdbcc	r1, {r1, fp, sp, lr}
   10ee0:			; <UNDEFINED> instruction: 0x460bbf58
   10ee4:	b	13db944 <fputs@plt+0x13d7ee8>
   10ee8:			; <UNDEFINED> instruction: 0xd12d23e3
   10eec:	bcs	1a6affc <fputs@plt+0x1a675a0>
   10ef0:	stmvs	r2, {r1, r3, r5, r8, ip, lr, pc}
   10ef4:			; <UNDEFINED> instruction: 0xd1272a96
   10ef8:	bcs	1a6b208 <fputs@plt+0x1a677ac>
   10efc:	stmdbvs	r1, {r2, r5, r8, ip, lr, pc}
   10f00:	addsmi	fp, r1, #-1610612723	; 0xa000000d
   10f04:	stmdbvs	r1, {r5, r8, ip, lr, pc}^
   10f08:	sbcslt	r4, fp, #1811939331	; 0x6c000003
   10f0c:			; <UNDEFINED> instruction: 0xd11b4299
   10f10:	addmi	r6, sl, #2113536	; 0x204000
   10f14:	stmibvs	r1, {r3, r4, r8, ip, lr, pc}^
   10f18:	tstle	r5, fp, lsl #5
   10f1c:	addmi	r6, sl, #4096	; 0x1000
   10f20:	bvs	1085370 <fputs@plt+0x1081914>
   10f24:	smlabble	pc, fp, r2, r4	; <UNPREDICTABLE>
   10f28:	addmi	r6, sl, #528384	; 0x81000
   10f2c:	bvs	ff0c5364 <fputs@plt+0xff0c1908>
   10f30:			; <UNDEFINED> instruction: 0xd1094293
   10f34:	blcs	feaabb48 <fputs@plt+0xfeaa80ec>
   10f38:			; <UNDEFINED> instruction: 0xf8d0d106
   10f3c:	stmiacc	sl!, {r9}
   10f40:			; <UNDEFINED> instruction: 0xf04fbf18
   10f44:			; <UNDEFINED> instruction: 0x477030ff
   10f48:	rscscc	pc, pc, pc, asr #32
   10f4c:	svclt	0x00004770
   10f50:	vqrshl.s8	d27, d24, d0
   10f54:	blvs	32db58 <fputs@plt+0x32a0fc>
   10f58:	blvs	12da360 <fputs@plt+0x12d6904>
   10f5c:	stmiane	r2!, {r0, r3, r5, r9, sl, lr}
   10f60:	movweq	lr, #15173	; 0x3b45
   10f64:	vqshl.u64	<illegal reg q8.5>, q6, #4
   10f68:	stmiane	r4!, {r1, r3, sl}
   10f6c:	andvs	pc, r0, #1325400064	; 0x4f000000
   10f70:	movweq	lr, #15173	; 0x3b45
   10f74:	beq	ff922790 <fputs@plt+0xff91ed34>
   10f78:	strbpl	lr, [r3], #-2628	; 0xfffff5bc
   10f7c:	b	ffa4ef4c <fputs@plt+0xffa4b4f0>
   10f80:			; <UNDEFINED> instruction: 0x21692096
   10f84:	adccs	r4, sl, #-1946157053	; 0x8c000003
   10f88:	sbcslt	fp, fp, #228, 4	; 0x4000000e
   10f8c:	stmib	r5, {r2, r3, r5, r9, sp, lr}^
   10f90:	rsbvs	r4, fp, #671088640	; 0x28000000
   10f94:	cmnvs	fp, fp, ror #3
   10f98:			; <UNDEFINED> instruction: 0x612c61ac
   10f9c:	eorvs	r6, r8, r8, lsr #1
   10fa0:	rsbvs	r6, r9, r9, ror #1
   10fa4:	andcs	pc, r0, #12910592	; 0xc50000
   10fa8:	ldclt	3, cr6, [r8, #-168]!	; 0xffffff58
   10fac:	mvnsmi	lr, sp, lsr #18
   10fb0:	cdpmi	15, 0, cr1, cr11, cr5, {0}
   10fb4:	strcs	r4, [r0], #-1543	; 0xfffff9f9
   10fb8:			; <UNDEFINED> instruction: 0x4622447e
   10fbc:	svccc	0x0004f855
   10fc0:	ldrtmi	r3, [r1], -r1, lsl #8
   10fc4:			; <UNDEFINED> instruction: 0xf7f22001
   10fc8:			; <UNDEFINED> instruction: 0x2c0dea80
   10fcc:			; <UNDEFINED> instruction: 0xf8d7d1f5
   10fd0:	ldrtmi	r3, [r1], -r0, lsl #4
   10fd4:	andcs	r2, r1, r0, lsl #5
   10fd8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   10fdc:	blt	1ccefac <fputs@plt+0x1ccb550>
   10fe0:	andeq	r5, r1, r0, lsl #11
   10fe4:	svclt	0x00183810
   10fe8:	ldrbmi	r2, [r0, -r1]!
   10fec:	svclt	0x00004770
   10ff0:			; <UNDEFINED> instruction: 0x460eb5f0
   10ff4:	addlt	r4, r3, lr, lsr #18
   10ff8:	ldrbtmi	r4, [r9], #-2606	; 0xfffff5d2
   10ffc:	svcmi	0x002e7803
   11000:	blcs	c27230 <fputs@plt+0xc237d4>
   11004:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   11008:			; <UNDEFINED> instruction: 0xf04f9201
   1100c:	teqle	r4, r0, lsl #4
   11010:	blcs	1e2f124 <fputs@plt+0x1e2b6c8>
   11014:	stfned	f5, [r4], {49}	; 0x31
   11018:	stc	7, cr15, [r2, #-968]	; 0xfffffc38
   1101c:	andscs	r2, r0, #0, 6
   11020:	strmi	r4, [r5], -r9, ror #12
   11024:	eorvs	r4, fp, r0, lsr #12
   11028:	bl	84eff8 <fputs@plt+0x84b59c>
   1102c:	bcs	8ab0dc <fputs@plt+0x8a7680>
   11030:	andsle	r4, r2, r3, lsl #12
   11034:	bls	3f6a4 <fputs@plt+0x3bc48>
   11038:	svclt	0x001c42a2
   1103c:	andcs	r6, r0, r3, lsr r0
   11040:	bmi	7c50e4 <fputs@plt+0x7c1688>
   11044:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   11048:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1104c:	subsmi	r9, sl, r1, lsl #22
   11050:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11054:	andlt	sp, r3, r9, lsr #2
   11058:	mcrrne	13, 15, fp, r2, cr0
   1105c:	blcs	45068 <fputs@plt+0x4160c>
   11060:	blmi	60580c <fputs@plt+0x601db0>
   11064:	ldmdami	r7, {r0, r2, r3, r4, r9, sp}
   11068:	ldmpl	fp!, {r0, r8, sp}^
   1106c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11070:	bl	fe7cf040 <fputs@plt+0xfe7cb5e4>
   11074:	andseq	pc, r5, pc, rrx
   11078:	blmi	48b00c <fputs@plt+0x4875b0>
   1107c:	ldmdami	r2, {r0, r5, r9, sp}
   11080:	ldmpl	fp!, {r0, r8, sp}^
   11084:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11088:	bl	fe4cf058 <fputs@plt+0xfe4cb5fc>
   1108c:	andseq	pc, r5, pc, rrx
   11090:	blmi	30aff4 <fputs@plt+0x307598>
   11094:	stmdami	sp, {r0, r2, r4, r9, sp}
   11098:	ldmpl	fp!, {r0, r8, sp}^
   1109c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   110a0:	bl	fe1cf070 <fputs@plt+0xfe1cb614>
   110a4:	andseq	pc, r5, pc, rrx
   110a8:			; <UNDEFINED> instruction: 0xf7f2e7cb
   110ac:	svclt	0x0000ebd0
   110b0:	andeq	r9, r2, lr, ror sp
   110b4:	andeq	r0, r0, r4, ror #4
   110b8:	andeq	r9, r2, r4, ror sp
   110bc:	andeq	r9, r2, r2, lsr sp
   110c0:	andeq	r0, r0, ip, ror #4
   110c4:	andeq	r5, r1, r4, lsl r5
   110c8:	ldrdeq	r5, [r1], -r8
   110cc:	andeq	r5, r1, r4, lsl #10
   110d0:	strdlt	fp, [r5], r0
   110d4:	ldreq	pc, [r0, -r0, lsl #2]
   110d8:	stmdbcs	r0, {r2, r4, r9, sl, lr}
   110dc:			; <UNDEFINED> instruction: 0x460bbf14
   110e0:			; <UNDEFINED> instruction: 0x4606463b
   110e4:			; <UNDEFINED> instruction: 0xf7f29303
   110e8:	strmi	lr, [r5], -r8, asr #22
   110ec:	bl	fe8cf0bc <fputs@plt+0xfe8cb660>
   110f0:	ldrtmi	r9, [sl], -r0, lsl #8
   110f4:	strmi	r9, [r1], -r3, lsl #22
   110f8:			; <UNDEFINED> instruction: 0xf7f24628
   110fc:	stmdacs	r1, {r4, r5, r6, r8, fp, sp, lr, pc}
   11100:	andle	r4, r2, r4, lsl #12
   11104:	andlt	r4, r5, r0, lsr #12
   11108:	strdcs	fp, [r0, -r0]
   1110c:			; <UNDEFINED> instruction: 0xf7f24628
   11110:			; <UNDEFINED> instruction: 0x4620ec1c
   11114:	strdlt	r6, [r5], -r5
   11118:	svclt	0x0000bdf0
   1111c:			; <UNDEFINED> instruction: 0x4604b538
   11120:	strmi	r6, [sp], -r0, asr #23
   11124:	bl	fe34f0f4 <fputs@plt+0xfe34b698>
   11128:			; <UNDEFINED> instruction: 0xbd38b900
   1112c:	orreq	pc, r8, r4, lsl #2
   11130:	strtmi	r4, [r0], -sl, lsr #12
   11134:	ldrhtmi	lr, [r8], -sp
   11138:	svclt	0x0000e7ca
   1113c:	bmi	53e17c <fputs@plt+0x53a720>
   11140:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   11144:	addlt	fp, r3, r0, lsl r5
   11148:	bls	16749c <fputs@plt+0x163a40>
   1114c:	movwls	r6, #6171	; 0x181b
   11150:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11154:	ldmdami	r0, {r0, r1, fp, ip, sp, lr}
   11158:	ldrbtmi	r0, [r8], #-1819	; 0xfffff8e5
   1115c:	cfstrsmi	mvf13, [pc], {7}
   11160:	movwls	sl, #2822	; 0xb06
   11164:	stmdbpl	r0, {r0, r8, sp}
   11168:			; <UNDEFINED> instruction: 0xf7f26800
   1116c:	bmi	34bcfc <fputs@plt+0x3482a0>
   11170:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   11174:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11178:	subsmi	r9, sl, r1, lsl #22
   1117c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11180:	andlt	sp, r3, r4, lsl #2
   11184:			; <UNDEFINED> instruction: 0x4010e8bd
   11188:	ldrbmi	fp, [r0, -r3]!
   1118c:	bl	17cf15c <fputs@plt+0x17cb700>
   11190:	andeq	r9, r2, r6, lsr ip
   11194:	andeq	r0, r0, r4, ror #4
   11198:	andeq	r9, r2, lr, lsl ip
   1119c:	andeq	r0, r0, r8, ror #4
   111a0:	andeq	r9, r2, r6, lsl #24
   111a4:	cfldr32mi	mvfx11, [r3], {56}	; 0x38
   111a8:	orrslt	r4, r8, ip, ror r4
   111ac:	ldmdavc	fp, {r0, r1, sl, fp, sp, lr}
   111b0:	stmdavs	r3, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
   111b4:	stmdblt	fp!, {r1, r7, fp, sp, lr}
   111b8:	stmibvs	r0, {r1, r3, r4, r5, r8, fp, ip, sp, pc}^
   111bc:	svclt	0x00183800
   111c0:	ldclt	0, cr2, [r8, #-4]!
   111c4:	andcs	fp, r1, sl, lsl #2
   111c8:	stmdbvs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   111cc:	rscsle	r2, r4, r0, lsl #22
   111d0:	ldrb	r2, [r9, r1]!
   111d4:	rscscc	pc, pc, pc, asr #32
   111d8:	stcmi	13, cr11, [r7, #-224]	; 0xffffff20
   111dc:	stfvss	f2, [r3, #-4]
   111e0:	stmdbpl	r0!, {r1, r2, r9, fp, lr}^
   111e4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   111e8:	bl	114f1b8 <fputs@plt+0x114b75c>
   111ec:	rscscc	pc, pc, pc, asr #32
   111f0:	svclt	0x0000bd38
   111f4:	ldrdeq	r9, [r2], -r0
   111f8:	andeq	r0, r0, ip, ror #4
   111fc:	ldrdeq	r5, [r1], -r4
   11200:			; <UNDEFINED> instruction: 0x460eb5f8
   11204:	orrslt	r4, r8, r7, lsl #12
   11208:	ldrshlt	r6, [r4, #-140]	; 0xffffff74
   1120c:	stmdavs	r4!, {r0, r2, r5, r9, sl, lr}^
   11210:	smlatblt	r8, r8, r8, r6
   11214:	stmib	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11218:			; <UNDEFINED> instruction: 0xf7f24628
   1121c:			; <UNDEFINED> instruction: 0x2c00e9e6
   11220:	ldmvs	ip!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   11224:			; <UNDEFINED> instruction: 0xf7f24638
   11228:	smlattlt	ip, r0, r9, lr
   1122c:	strb	r4, [fp, r7, lsr #12]!
   11230:	ldrtmi	fp, [r4], -lr, asr #2
   11234:	stmiavs	r0!, {r1, r2, r4, r5, fp, sp, lr}
   11238:	ldmib	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1123c:			; <UNDEFINED> instruction: 0xf7f24620
   11240:			; <UNDEFINED> instruction: 0x2e00e9d4
   11244:	ldfltp	f5, [r8, #980]!	; 0x3d4
   11248:			; <UNDEFINED> instruction: 0x460cb538
   1124c:	strmi	r6, [r5], -r9, lsl #16
   11250:	ldrmi	r6, [r1], #-2048	; 0xfffff800
   11254:			; <UNDEFINED> instruction: 0xf7f26021
   11258:	ldrhlt	lr, [r8, #-186]	; 0xffffff46
   1125c:	movtcs	r6, #2081	; 0x821
   11260:	movwcs	pc, #717	; 0x2cd	; <UNPREDICTABLE>
   11264:	eorvs	r4, r8, r2, lsl #12
   11268:	b	10d9270 <fputs@plt+0x10d5814>
   1126c:	blt	6d9e78 <fputs@plt+0x6d641c>
   11270:	ldclt	0, cr6, [r8, #-76]!	; 0xffffffb4
   11274:	andeq	pc, fp, pc, rrx
   11278:	svclt	0x0000bd38
   1127c:	svcmi	0x00f0e92d
   11280:	ldmdbmi	sl, {r0, r2, r3, r9, sl, lr}^
   11284:	bmi	16a2ccc <fputs@plt+0x169f270>
   11288:	ldrbtmi	fp, [r9], #-135	; 0xffffff79
   1128c:	ldrdls	pc, [r4, #-143]!	; 0xffffff71
   11290:			; <UNDEFINED> instruction: 0x4607461e
   11294:	ldrbtmi	r5, [r9], #2186	; 0x88a
   11298:	ldmdavs	r2, {r8, r9, sp}
   1129c:			; <UNDEFINED> instruction: 0xf04f9205
   112a0:	movwls	r0, #16896	; 0x4200
   112a4:	cmple	sp, r0, lsl #28
   112a8:	ldrdlt	pc, [ip, #-143]	; 0xffffff71
   112ac:	teqcs	r0, fp	; <illegal shifter operand>
   112b0:			; <UNDEFINED> instruction: 0xf7f22001
   112b4:			; <UNDEFINED> instruction: 0x4604e934
   112b8:			; <UNDEFINED> instruction: 0xf0002800
   112bc:			; <UNDEFINED> instruction: 0xf8df8094
   112c0:	stmdavs	r8!, {r2, r3, r4, r5, r8, sp, pc}
   112c4:			; <UNDEFINED> instruction: 0x465144fa
   112c8:	b	ffccf298 <fputs@plt+0xffccb83c>
   112cc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   112d0:	stmdbmi	fp, {r3, r5, r6, ip, lr, pc}^
   112d4:			; <UNDEFINED> instruction: 0xf7f24479
   112d8:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
   112dc:			; <UNDEFINED> instruction: 0xf04fd036
   112e0:	strtmi	r0, [r8], -r0, lsl #20
   112e4:			; <UNDEFINED> instruction: 0xf7ffa903
   112e8:	strmi	pc, [r5], -r3, lsl #29
   112ec:	cmple	r5, r0, lsl #16
   112f0:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
   112f4:	b	ff74f2c4 <fputs@plt+0xff74b868>
   112f8:	stmdbge	r4, {r5, r8, ip, sp, pc}
   112fc:	mrc2	7, 3, pc, cr8, cr15, {7}
   11300:	cmple	pc, r0, lsl #16
   11304:	strcc	r9, [r4], -r3, lsl #18
   11308:	ldmvs	fp!, {r2, r9, fp, ip, pc}^
   1130c:	cmpcs	sl, r1, ror #2
   11310:	andscs	r6, r0, #-2147483592	; 0x80000038
   11314:			; <UNDEFINED> instruction: 0xf8a47466
   11318:	strtvc	sl, [r1], #-18	; 0xffffffee
   1131c:	blcs	293ac <fputs@plt+0x25950>
   11320:	ldmdbvs	fp!, {r0, r2, r3, r4, r5, ip, lr, pc}
   11324:	teqvs	ip, ip, asr r0
   11328:	blmi	c63c0c <fputs@plt+0xc601b0>
   1132c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11330:	blls	16b3a0 <fputs@plt+0x167944>
   11334:			; <UNDEFINED> instruction: 0xf04f405a
   11338:	cmple	r2, r0, lsl #6
   1133c:	andlt	r4, r7, r8, lsr #12
   11340:	svchi	0x00f0e8bd
   11344:	ldrdlt	pc, [r4], #143	; 0x8f
   11348:			; <UNDEFINED> instruction: 0xe7b044fb
   1134c:			; <UNDEFINED> instruction: 0xf04f4651
   11350:			; <UNDEFINED> instruction: 0xf7f20a01
   11354:	strmi	lr, [r5], -lr, lsr #21
   11358:	bicle	r2, r2, r0, lsl #16
   1135c:	tstcs	r1, ip, lsr #20
   11360:	ldrdcc	pc, [r0], -r8
   11364:	ldreq	pc, [r5, #-111]	; 0xffffff91
   11368:	andeq	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   1136c:			; <UNDEFINED> instruction: 0xf8cd4a29
   11370:	ldrbtmi	fp, [sl], #-0
   11374:			; <UNDEFINED> instruction: 0xf7f26800
   11378:	and	lr, ip, lr, ror sl
   1137c:	tstcs	r1, r4, lsr #20
   11380:	ldrdcc	pc, [r0], -r8
   11384:	andeq	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   11388:			; <UNDEFINED> instruction: 0xf8cd4a23
   1138c:	ldrbtmi	fp, [sl], #-0
   11390:			; <UNDEFINED> instruction: 0xf7f26800
   11394:			; <UNDEFINED> instruction: 0x4620ea70
   11398:	stmdb	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1139c:	stmib	r7, {r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   113a0:	strb	r4, [r1, r3, lsl #8]
   113a4:	tstcs	r1, sl, lsl sl
   113a8:	ldrdcc	pc, [r0], -r8
   113ac:	ldreq	pc, [r5, #-111]	; 0xffffff91
   113b0:	andeq	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   113b4:			; <UNDEFINED> instruction: 0xf8cd4a19
   113b8:	ldrbtmi	fp, [sl], #-0
   113bc:			; <UNDEFINED> instruction: 0xf7f26800
   113c0:	ubfx	lr, sl, #20, #9
   113c4:			; <UNDEFINED> instruction: 0x46054a12
   113c8:	ldrdcc	pc, [r0], -r8
   113cc:			; <UNDEFINED> instruction: 0xf8592101
   113d0:	bmi	4d13e0 <fputs@plt+0x4cd984>
   113d4:	andlt	pc, r0, sp, asr #17
   113d8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   113dc:	b	12cf3ac <fputs@plt+0x12cb950>
   113e0:			; <UNDEFINED> instruction: 0xf7f2e7d9
   113e4:			; <UNDEFINED> instruction: 0xf06fea34
   113e8:	ldr	r0, [sp, fp, lsl #10]
   113ec:	andeq	r9, r2, lr, ror #21
   113f0:	andeq	r0, r0, r4, ror #4
   113f4:	andeq	r9, r2, r2, ror #21
   113f8:	andeq	r5, r1, r8, ror #6
   113fc:	andeq	r7, r1, r0, lsr r1
   11400:	andeq	r5, r1, r0, ror r3
   11404:	andeq	r7, r1, r2, lsl #2
   11408:	andeq	r9, r2, ip, asr #20
   1140c:	andeq	r5, r1, r4, asr #5
   11410:	andeq	r0, r0, ip, ror #4
   11414:	ldrdeq	r5, [r1], -r6
   11418:	ldrdeq	r5, [r1], -sl
   1141c:	andeq	r5, r1, r2, ror #4
   11420:			; <UNDEFINED> instruction: 0x000152b0
   11424:	svcmi	0x00f0e92d
   11428:	strmi	fp, [pc], -r7, lsl #1
   1142c:	movwls	r4, #6494	; 0x195e
   11430:	blmi	17a2c48 <fputs@plt+0x179f1ec>
   11434:	andls	r4, r0, #2030043136	; 0x79000000
   11438:	stmvs	r2, {r3, ip, sp}
   1143c:			; <UNDEFINED> instruction: 0xf10458cb
   11440:			; <UNDEFINED> instruction: 0xf8df010c
   11444:	ldmdavs	fp, {r2, r3, r5, r6, r8, ip, pc}
   11448:			; <UNDEFINED> instruction: 0xf04f9305
   1144c:	cdpls	3, 0, cr0, cr1, cr0, {0}
   11450:	bcs	2283c <fputs@plt+0x1ede0>
   11454:			; <UNDEFINED> instruction: 0xf1b6d054
   11458:	subsle	r4, r4, r0, asr #30
   1145c:	vld2.8	{d6-d7}, [r2 :64], r2
   11460:	vld1.16	{d0-d3}, [r2 :256]
   11464:	addsmi	r4, r6, #-268435449	; 0xf0000007
   11468:	andcs	sp, ip, #104	; 0x68
   1146c:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   11470:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11474:	ldmib	r4, {r1, r2, r4, r5, r8, ip, lr, pc}^
   11478:			; <UNDEFINED> instruction: 0xf022a202
   1147c:			; <UNDEFINED> instruction: 0xf1a80803
   11480:	ldrbmi	r0, [r2], #-524	; 0xfffffdf4
   11484:			; <UNDEFINED> instruction: 0xf8df6122
   11488:	ldmdavs	r8!, {r2, r3, r5, r8, ip, sp, pc}
   1148c:			; <UNDEFINED> instruction: 0x465944fb
   11490:	b	3cf460 <fputs@plt+0x3cba04>
   11494:	rsble	r2, r9, r0, lsl #16
   11498:			; <UNDEFINED> instruction: 0xf7ffa903
   1149c:	strmi	pc, [r5], -r9, lsr #27
   114a0:	teqle	pc, r0, lsl #16
   114a4:			; <UNDEFINED> instruction: 0xf7f24659
   114a8:	stmdacs	r0, {r2, r9, fp, sp, lr, pc}
   114ac:	stmdbge	r4, {r2, r3, r5, r6, ip, lr, pc}
   114b0:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
   114b4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   114b8:	blls	1059f0 <fputs@plt+0x101f94>
   114bc:	stmdaeq	r8, {r3, r5, r7, r8, ip, sp, lr, pc}
   114c0:	tsteq	r8, sl, lsl #22
   114c4:			; <UNDEFINED> instruction: 0xf84aba1b
   114c8:	bls	11d4f0 <fputs@plt+0x119a94>
   114cc:	blt	4ab960 <fputs@plt+0x4a7f04>
   114d0:	ldmib	r4, {r1, r3, r6, sp, lr}^
   114d4:	bne	1655ce4 <fputs@plt+0x1652288>
   114d8:	bne	149a8e0 <fputs@plt+0x1496e84>
   114dc:	strcs	lr, [r2], -r6, asr #20
   114e0:	andsvs	fp, lr, r6, lsr sl
   114e4:	blmi	c63dbc <fputs@plt+0xc60360>
   114e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   114ec:	blls	16b55c <fputs@plt+0x167b00>
   114f0:			; <UNDEFINED> instruction: 0xf04f405a
   114f4:	cmple	r5, r0, lsl #6
   114f8:	andlt	r4, r7, r8, lsr #12
   114fc:	svchi	0x00f0e8bd
   11500:	svcmi	0x0040f1b6
   11504:	andcs	sp, r4, #1073741868	; 0x4000002c
   11508:	mrc2	7, 4, pc, cr14, cr15, {7}
   1150c:	andls	r4, r0, r5, lsl #12
   11510:	mvnle	r2, r0, lsl #16
   11514:	andne	lr, r2, #212, 18	; 0x350000
   11518:	movweq	pc, #12322	; 0x3022	; <UNPREDICTABLE>
   1151c:	strmi	r3, [fp], #-2820	; 0xfffff4fc
   11520:	ldrb	r6, [r8, r3, lsr #2]
   11524:	tstcs	r1, r5, lsr #16
   11528:	bmi	978130 <fputs@plt+0x9746d4>
   1152c:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   11530:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   11534:			; <UNDEFINED> instruction: 0xf7f26800
   11538:	bfi	lr, lr, #19, #1
   1153c:			; <UNDEFINED> instruction: 0xf7ff2208
   11540:	strmi	pc, [r5], -r3, lsl #29
   11544:	stmdacs	r0, {r0, ip, pc}
   11548:	ldmib	r4, {r2, r3, r6, r7, r8, ip, lr, pc}^
   1154c:			; <UNDEFINED> instruction: 0xf022a202
   11550:	ldr	r0, [r8, r3, lsl #16]
   11554:	tstcs	r1, r9, lsl r8
   11558:	bmi	6b8160 <fputs@plt+0x6b4704>
   1155c:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   11560:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   11564:			; <UNDEFINED> instruction: 0xf7f26800
   11568:	ldr	lr, [fp, r6, lsl #19]!
   1156c:	tstcs	r1, r3, lsl r8
   11570:			; <UNDEFINED> instruction: 0xf06f9b00
   11574:	bmi	5129d0 <fputs@plt+0x50ef74>
   11578:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   1157c:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   11580:			; <UNDEFINED> instruction: 0xf7f26800
   11584:			; <UNDEFINED> instruction: 0xe7ade978
   11588:	tstcs	r1, ip, lsl #16
   1158c:			; <UNDEFINED> instruction: 0xf06f9b00
   11590:	bmi	3929ec <fputs@plt+0x38ef90>
   11594:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   11598:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   1159c:			; <UNDEFINED> instruction: 0xf7f26800
   115a0:	ldr	lr, [pc, sl, ror #18]
   115a4:	ldmdb	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   115a8:	andeq	r9, r2, r4, asr #18
   115ac:	andeq	r0, r0, r4, ror #4
   115b0:	andeq	r9, r2, r8, lsr #18
   115b4:	andeq	r6, r1, r8, ror #30
   115b8:	muleq	r2, r0, r8
   115bc:	andeq	r0, r0, ip, ror #4
   115c0:	muleq	r1, sl, r1
   115c4:	andeq	r5, r1, lr, lsr #3
   115c8:	andeq	r5, r1, lr, lsr #2
   115cc:	andeq	r5, r1, r6, asr r1
   115d0:	mvnsmi	lr, sp, lsr #18
   115d4:	bmi	762e34 <fputs@plt+0x75f3d8>
   115d8:	ldrmi	r4, [sp], -r7, lsl #12
   115dc:	blmi	722e44 <fputs@plt+0x71f3e8>
   115e0:	addlt	r4, r4, sl, ror r4
   115e4:	ldmpl	r3, {r3, r7, r9, sl, lr}^
   115e8:	movwls	r6, #14363	; 0x381b
   115ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   115f0:	ldmdb	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   115f4:	strmi	fp, [r4], -r8, lsr #6
   115f8:	strbmi	r2, [r3], -r0, lsl #4
   115fc:	ldrtmi	r6, [r8], -r2, lsr #32
   11600:	bge	b6a08 <fputs@plt+0xb2fac>
   11604:			; <UNDEFINED> instruction: 0xf7f24621
   11608:			; <UNDEFINED> instruction: 0x4605e9b2
   1160c:			; <UNDEFINED> instruction: 0xb126b1b0
   11610:	ldrtmi	r9, [r0], -r2, lsl #20
   11614:			; <UNDEFINED> instruction: 0xf7f24621
   11618:			; <UNDEFINED> instruction: 0x4620e832
   1161c:	svc	0x00e4f7f1
   11620:	blmi	2e3e58 <fputs@plt+0x2e03fc>
   11624:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11628:	blls	eb698 <fputs@plt+0xe7c3c>
   1162c:			; <UNDEFINED> instruction: 0xf04f405a
   11630:	mrsle	r0, (UNDEF: 57)
   11634:	andlt	r4, r4, r8, lsr #12
   11638:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1163c:	ldreq	pc, [r5, #-111]	; 0xffffff91
   11640:			; <UNDEFINED> instruction: 0xf06fe7eb
   11644:	strb	r0, [fp, fp, lsl #10]!
   11648:	stmdb	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1164c:	muleq	r2, r8, r7
   11650:	andeq	r0, r0, r4, ror #4
   11654:	andeq	r9, r2, r4, asr r7
   11658:	addlt	fp, r2, r0, lsl r5
   1165c:			; <UNDEFINED> instruction: 0xf1006c04
   11660:	cmncs	r0, #136, 2	; 0x22
   11664:	blvs	ff019e6c <fputs@plt+0xff016410>
   11668:			; <UNDEFINED> instruction: 0xf7ff9101
   1166c:	stmdbls	r1, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11670:	rsbcs	r4, r0, #32, 12	; 0x2000000
   11674:	pop	{r1, ip, sp, pc}
   11678:			; <UNDEFINED> instruction: 0xf7f14010
   1167c:	svclt	0x0000bf99
   11680:	strdlt	fp, [r3], r0
   11684:			; <UNDEFINED> instruction: 0x6c066ac4
   11688:			; <UNDEFINED> instruction: 0xf100b194
   1168c:	strmi	r0, [r5], -r4, ror #14
   11690:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   11694:			; <UNDEFINED> instruction: 0x463a2310
   11698:	smlattls	r1, r8, fp, r6
   1169c:			; <UNDEFINED> instruction: 0xff98f7ff
   116a0:	andscs	r9, r0, #16384	; 0x4000
   116a4:			; <UNDEFINED> instruction: 0xf7f14630
   116a8:	stmiavs	r4!, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
   116ac:	mvnle	r2, r0, lsl #24
   116b0:	ldcllt	0, cr11, [r0, #12]!
   116b4:	svcmi	0x00f0e92d
   116b8:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
   116bc:	strmi	r8, [r6], -r2, lsl #22
   116c0:	stclvc	8, cr15, [r4], #-892	; 0xfffffc84
   116c4:	eorsvs	r2, r5, #4194304	; 0x400000
   116c8:	ldrbtmi	r2, [pc], #-744	; 116d0 <fputs@plt+0xdc74>
   116cc:	sbcslt	r2, fp, r0, lsl #2
   116d0:			; <UNDEFINED> instruction: 0xf10dac1e
   116d4:	movwls	r0, #23348	; 0x5b34
   116d8:	mrrccc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   116dc:	ldmpl	fp!, {r5, r9, sl, lr}^
   116e0:	cmpls	r9, #1769472	; 0x1b0000
   116e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   116e8:	svc	0x0032f7f1
   116ec:	andcs	r6, r0, #62208	; 0xf300
   116f0:			; <UNDEFINED> instruction: 0xf8df6c30
   116f4:			; <UNDEFINED> instruction: 0xf8cb1c3c
   116f8:	ldrbtmi	r2, [r9], #-0
   116fc:	eorcc	lr, r0, sp, asr #19
   11700:	svc	0x00c8f7f1
   11704:	stccc	8, cr15, [ip], #-892	; 0xfffffc84
   11708:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1170c:	stmdacs	r0, {r0, r1, r8, r9}
   11710:	ldrhi	pc, [fp, r0]
   11714:	stcls	8, cr15, [r0], #-892	; 0xfffffc84
   11718:	bicseq	pc, r1, #536870916	; 0x20000004
   1171c:	movweq	pc, #708	; 0x2c4	; <UNPREDICTABLE>
   11720:	blge	3b6344 <fputs@plt+0x3b28e8>
   11724:	bmi	fe44cf4c <fputs@plt+0xfe4494f0>
   11728:	ldrbtmi	r9, [r9], #3076	; 0xc04
   1172c:	stccs	8, cr15, [ip], {223}	; 0xdf
   11730:	beq	134db6c <fputs@plt+0x134a110>
   11734:	bcc	44cf5c <fputs@plt+0x449500>
   11738:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
   1173c:	blls	f5f5c <fputs@plt+0xf2500>
   11740:	cdp	2, 1, cr2, cr8, cr10, {0}
   11744:			; <UNDEFINED> instruction: 0x46581a10
   11748:	ldm	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1174c:	vcge.f32	d17, d0, d3
   11750:			; <UNDEFINED> instruction: 0xf8db816a
   11754:	stcge	0, cr2, [pc, #-0]	; 1175c <fputs@plt+0xdd00>
   11758:	strbmi	r2, [r9], -r0, lsl #12
   1175c:			; <UNDEFINED> instruction: 0xf802441a
   11760:	strtmi	r6, [sl], -r1, lsl #24
   11764:	ldrdeq	pc, [r0], -fp
   11768:	andcc	pc, r4, sl, asr #17
   1176c:	eorvs	r9, lr, r2, lsl #22
   11770:	andeq	pc, r0, sl, asr #17
   11774:	andcc	pc, r8, sl, asr #17
   11778:	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1177c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   11780:	ldrbhi	pc, [r7, #-0]	; <UNPREDICTABLE>
   11784:	blcs	2f798 <fputs@plt+0x2bd3c>
   11788:	ldrbhi	pc, [r3, #-0]	; <UNPREDICTABLE>
   1178c:			; <UNDEFINED> instruction: 0xf8df682e
   11790:	ldrbtmi	r1, [r9], #-2992	; 0xfffff450
   11794:	andvs	pc, r0, sl, asr #17
   11798:	ldmdb	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1179c:			; <UNDEFINED> instruction: 0xf0002800
   117a0:			; <UNDEFINED> instruction: 0xf8df8098
   117a4:	ldrtmi	r1, [r8], -r0, lsr #23
   117a8:			; <UNDEFINED> instruction: 0xf7f24479
   117ac:	stmdacs	r0, {r1, r2, r3, r5, r8, fp, sp, lr, pc}
   117b0:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
   117b4:	blne	fe44fb38 <fputs@plt+0xfe44c0dc>
   117b8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   117bc:	stmdb	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   117c0:			; <UNDEFINED> instruction: 0x3078f89d
   117c4:			; <UNDEFINED> instruction: 0xf0002800
   117c8:			; <UNDEFINED> instruction: 0x079982d1
   117cc:	ldrhi	pc, [r5], r0
   117d0:			; <UNDEFINED> instruction: 0xf14007da
   117d4:			; <UNDEFINED> instruction: 0xf8df8088
   117d8:			; <UNDEFINED> instruction: 0x46381b74
   117dc:			; <UNDEFINED> instruction: 0xf7f24479
   117e0:	stmdacs	r0, {r2, r4, r8, fp, sp, lr, pc}
   117e4:	movwhi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
   117e8:	blne	194fb6c <fputs@plt+0x194c110>
   117ec:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   117f0:	stmdb	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   117f4:			; <UNDEFINED> instruction: 0xf0002800
   117f8:			; <UNDEFINED> instruction: 0xf8df833a
   117fc:			; <UNDEFINED> instruction: 0x46381b58
   11800:			; <UNDEFINED> instruction: 0xf7f24479
   11804:	strmi	lr, [r0], r2, lsl #18
   11808:			; <UNDEFINED> instruction: 0xf0002800
   1180c:			; <UNDEFINED> instruction: 0xf8df8361
   11810:	ldrtmi	r1, [r8], -r8, asr #22
   11814:			; <UNDEFINED> instruction: 0xf7f24479
   11818:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   1181c:	ldrhi	pc, [r3], #-0
   11820:	blne	e4fba4 <fputs@plt+0xe4c148>
   11824:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   11828:	stmia	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1182c:			; <UNDEFINED> instruction: 0xf0002800
   11830:			; <UNDEFINED> instruction: 0xf8df84c8
   11834:	ldrtmi	r1, [r8], -ip, lsr #22
   11838:			; <UNDEFINED> instruction: 0xf7f24479
   1183c:	stmdacs	r0, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
   11840:	ldrbthi	pc, [r3], #-0	; <UNPREDICTABLE>
   11844:	blne	74fbc8 <fputs@plt+0x74c16c>
   11848:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1184c:	ldm	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11850:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11854:	strhi	pc, [fp, -r0, asr #32]
   11858:	teqcs	r0, sl, lsr #22
   1185c:	movwls	r2, #32769	; 0x8001
   11860:	mrc	7, 2, APSR_nzcv, cr12, cr1, {7}
   11864:	bicslt	r4, r0, #7340032	; 0x700000
   11868:	bne	fff4fbec <fputs@plt+0xfff4c190>
   1186c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   11870:	ldmda	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11874:	stmdacs	r0, {r1, r2, r9, sl, lr}
   11878:	strhi	pc, [r8, -r0]
   1187c:	bhi	ffb4fc00 <fputs@plt+0xffb4c1a4>
   11880:	bne	ffb4fc04 <fputs@plt+0xffb4c1a8>
   11884:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
   11888:			; <UNDEFINED> instruction: 0xf858e001
   1188c:	ldrtmi	r1, [r0], -ip, lsl #30
   11890:	ldm	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11894:			; <UNDEFINED> instruction: 0xf0002800
   11898:			; <UNDEFINED> instruction: 0xf8d885ec
   1189c:			; <UNDEFINED> instruction: 0xb1291004
   118a0:			; <UNDEFINED> instruction: 0xf7f24630
   118a4:	stmdacs	r0, {r1, r4, r5, r7, fp, sp, lr, pc}
   118a8:	ldrhi	pc, [r9], -r0
   118ac:	cfstr32cs	mvfx3, [r9, #-4]
   118b0:			; <UNDEFINED> instruction: 0xf8dfd1eb
   118b4:	smlabtcs	r1, r0, sl, r0
   118b8:	bcs	fef4fc3c <fputs@plt+0xfef4c1e0>
   118bc:	ldrdcc	pc, [r8], -sl
   118c0:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   118c4:			; <UNDEFINED> instruction: 0xf7f16800
   118c8:			; <UNDEFINED> instruction: 0x4638efd6
   118cc:	mcr	7, 4, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   118d0:			; <UNDEFINED> instruction: 0xf89de005
   118d4:			; <UNDEFINED> instruction: 0xf0433078
   118d8:			; <UNDEFINED> instruction: 0xf88d0304
   118dc:	blls	9dac4 <fputs@plt+0x9a068>
   118e0:	movwls	r3, #8961	; 0x2301
   118e4:	ldreq	lr, [r8, fp, lsr #14]
   118e8:	ldrhi	pc, [r3], -r0, asr #2
   118ec:	bne	fe34fc70 <fputs@plt+0xfe34c214>
   118f0:			; <UNDEFINED> instruction: 0x4638ae12
   118f4:			; <UNDEFINED> instruction: 0x46324479
   118f8:	svc	0x00f2f7f1
   118fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11900:	stmdavc	r3, {r1, r4, r6, ip, lr, pc}
   11904:	suble	r2, pc, r0, lsl #22
   11908:	mcrcs	8, 0, r6, cr0, cr6, {1}
   1190c:	sbcshi	pc, lr, #0
   11910:			; <UNDEFINED> instruction: 0xf7f14630
   11914:	stmdacs	r1, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
   11918:	ldmdavc	r2!, {r1, r2, r6, r8, ip, lr, pc}
   1191c:	teqeq	r1, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   11920:	bcs	d3e48c <fputs@plt+0xd3aa30>
   11924:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   11928:	sadd8mi	fp, lr, r8
   1192c:	strhi	pc, [ip], #512	; 0x200
   11930:	bne	134fcb4 <fputs@plt+0x134c258>
   11934:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   11938:	stmda	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1193c:			; <UNDEFINED> instruction: 0xf0002800
   11940:			; <UNDEFINED> instruction: 0xf8df841a
   11944:	strtmi	r1, [r8], -r0, asr #20
   11948:			; <UNDEFINED> instruction: 0xf7f24479
   1194c:			; <UNDEFINED> instruction: 0xf046e85e
   11950:	movwlt	r4, #33612	; 0x834c
   11954:	bne	c4fcd8 <fputs@plt+0xc4c27c>
   11958:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1195c:	ldmda	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11960:	movtmi	pc, #49222	; 0xc046	; <UNPREDICTABLE>
   11964:			; <UNDEFINED> instruction: 0xf0002800
   11968:			; <UNDEFINED> instruction: 0xf8df83d0
   1196c:	strtmi	r1, [r8], -r0, lsr #20
   11970:			; <UNDEFINED> instruction: 0xf7f24479
   11974:	stmdacs	r0, {r1, r3, r6, fp, sp, lr, pc}
   11978:	strhi	pc, [fp], #0
   1197c:	blcs	116fa30 <fputs@plt+0x116bfd4>
   11980:	bicshi	pc, sl, #64	; 0x40
   11984:	blcs	146fb38 <fputs@plt+0x146c0dc>
   11988:	bicshi	pc, r6, #64	; 0x40
   1198c:	blcs	2fc40 <fputs@plt+0x2c1e4>
   11990:	bicshi	pc, r2, #64	; 0x40
   11994:	movtmi	pc, #61510	; 0xf046	; <UNPREDICTABLE>
   11998:	bge	577a50 <fputs@plt+0x573ff4>
   1199c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   119a0:			; <UNDEFINED> instruction: 0xf7ff4651
   119a4:			; <UNDEFINED> instruction: 0xe3b7fd3f
   119a8:	stmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   119ac:			; <UNDEFINED> instruction: 0xf8df2101
   119b0:			; <UNDEFINED> instruction: 0xf8da29e0
   119b4:	stmdapl	r0!, {r3, ip, sp}
   119b8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   119bc:	svc	0x005af7f1
   119c0:			; <UNDEFINED> instruction: 0xf89de78d
   119c4:	tstcs	r4, r8, ror r0
   119c8:			; <UNDEFINED> instruction: 0xf0232001
   119cc:			; <UNDEFINED> instruction: 0xf0430303
   119d0:			; <UNDEFINED> instruction: 0xf88d0302
   119d4:			; <UNDEFINED> instruction: 0xf7f13078
   119d8:	strmi	lr, [r5], -r2, lsr #27
   119dc:			; <UNDEFINED> instruction: 0xf43f2800
   119e0:			; <UNDEFINED> instruction: 0xf100af7e
   119e4:	andcs	r0, r4, #12, 2
   119e8:			; <UNDEFINED> instruction: 0xf7ff3008
   119ec:	stmdacs	r0, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   119f0:	andhi	pc, r1, #64	; 0x40
   119f4:	ldrdeq	pc, [r0], -sl
   119f8:			; <UNDEFINED> instruction: 0xf7f14649
   119fc:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   11a00:	mvnhi	pc, r0
   11a04:			; <UNDEFINED> instruction: 0x4631ae12
   11a08:	blx	ffccfa0c <fputs@plt+0xffccbfb0>
   11a0c:			; <UNDEFINED> instruction: 0xf0402800
   11a10:	ldmdavs	r2!, {r0, r1, r2, r5, sl, pc}
   11a14:	rsbvs	r9, sl, fp, lsr #22
   11a18:			; <UNDEFINED> instruction: 0xf0002b00
   11a1c:	blls	b32a3c <fputs@plt+0xb2efe0>
   11a20:	strls	r6, [ip, #-29]!	; 0xffffffe3
   11a24:			; <UNDEFINED> instruction: 0xf8dbe75b
   11a28:	strcs	r0, [r0, -r0]
   11a2c:	ldcl	7, cr15, [ip, #964]	; 0x3c4
   11a30:			; <UNDEFINED> instruction: 0xf7f19803
   11a34:			; <UNDEFINED> instruction: 0x4639ed30
   11a38:	ldrbmi	r2, [r0], -ip, lsr #4
   11a3c:	strcs	r2, [r6], -r1, lsl #10
   11a40:	cmpvc	r8, sp, lsr #17	; <UNPREDICTABLE>
   11a44:	cmpmi	r3, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   11a48:	msrvs	CPSR_fs, sp, lsr #17
   11a4c:	movteq	pc, #53957	; 0xd2c5	; <UNPREDICTABLE>
   11a50:	teqpl	r0, sp, lsr #17	; <UNPREDICTABLE>
   11a54:	vcgt.s8	<illegal reg q12.5>, q3, <illegal reg q2.5>
   11a58:			; <UNDEFINED> instruction: 0xf6c67373
   11a5c:	movtls	r4, #54132	; 0xd374
   11a60:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   11a64:	tstcc	r8, sp, lsr #17	; <UNPREDICTABLE>
   11a68:	movwne	pc, #38473	; 0x9649	; <UNPREDICTABLE>
   11a6c:	smlaltbcc	pc, r0, sp, r8	; <UNPREDICTABLE>
   11a70:	smlaltbcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   11a74:	smlaltbcc	pc, r8, sp, r8	; <UNPREDICTABLE>
   11a78:	smlaltbcc	pc, ip, sp, r8	; <UNPREDICTABLE>
   11a7c:	cmpcc	r0, sp, lsr #17	; <UNPREDICTABLE>
   11a80:	cmpcc	r4, sp, lsr #17	; <UNPREDICTABLE>
   11a84:	stcl	7, cr15, [r4, #-964]!	; 0xfffffc3c
   11a88:	cmncs	r4, #80, 12	; 0x5000000
   11a8c:	andspl	pc, ip, sl, asr #17
   11a90:	andscc	pc, r4, sl, asr #17
   11a94:	ldcl	7, cr15, [r4, #-964]	; 0xfffffc3c
   11a98:	bmi	fe44d300 <fputs@plt+0xfe4498a4>
   11a9c:	ldrtmi	r4, [r8], -r6, lsl #12
   11aa0:	mrc	7, 4, APSR_nzcv, cr14, cr1, {7}
   11aa4:	subcs	pc, r0, #68, 4	; 0x40000004
   11aa8:	andeq	pc, pc, #192, 4
   11aac:			; <UNDEFINED> instruction: 0xf8bd9b29
   11ab0:			; <UNDEFINED> instruction: 0xf8ad712c
   11ab4:	blne	fe025f5c <fputs@plt+0xfe022500>
   11ab8:	blx	b935a <fputs@plt+0xb58fe>
   11abc:			; <UNDEFINED> instruction: 0xf89df000
   11ac0:			; <UNDEFINED> instruction: 0xf8ad2078
   11ac4:	vaddw.u8	q11, q1, d30
   11ac8:			; <UNDEFINED> instruction: 0xf8ad0280
   11acc:	ldfnes	f2, [sl], #104	; 0x68
   11ad0:	strbne	r9, [r1, r7, asr #4]
   11ad4:	smlalbteq	lr, lr, sp, r9	; <UNPREDICTABLE>
   11ad8:	ldmdavs	r9, {r0, r1, r4, r5, r8, ip, sp, pc}
   11adc:	bl	abd50 <fputs@plt+0xa82f4>
   11ae0:	blcs	1632c <fputs@plt+0x128d0>
   11ae4:	subls	sp, r7, #1073741886	; 0x4000003e
   11ae8:	umlalcc	pc, r0, sp, r8	; <UNPREDICTABLE>
   11aec:			; <UNDEFINED> instruction: 0xf14007da
   11af0:			; <UNDEFINED> instruction: 0xf8bd859c
   11af4:	adcslt	r1, r6, #48, 2
   11af8:			; <UNDEFINED> instruction: 0xf50d9a27
   11afc:	blls	11efd04 <fputs@plt+0x11ec2a8>
   11b00:			; <UNDEFINED> instruction: 0xf606fb01
   11b04:	subls	r3, r9, #134217728	; 0x8000000
   11b08:	ldrmi	r4, [lr], #-1079	; 0xfffffbc9
   11b0c:	adcslt	r9, pc, #74448896	; 0x4700000
   11b10:	msrvc	CPSR_fx, sp, lsr #17
   11b14:	strbls	r3, [r8, -r2, lsl #14]
   11b18:	stcl	7, cr15, [r8, #964]	; 0x3c4
   11b1c:			; <UNDEFINED> instruction: 0xf7f14605
   11b20:			; <UNDEFINED> instruction: 0x4601ee14
   11b24:			; <UNDEFINED> instruction: 0xf7f14628
   11b28:	stmdbge	r5, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
   11b2c:	subcs	r4, ip, #40, 12	; 0x2800000
   11b30:	stcl	7, cr15, [r0, #-964]	; 0xfffffc3c
   11b34:	strtmi	r2, [r8], -r0, lsl #4
   11b38:			; <UNDEFINED> instruction: 0xf7f14641
   11b3c:			; <UNDEFINED> instruction: 0x4628ed7a
   11b40:	mcr	7, 7, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   11b44:	vstrls	s19, [r8, #-164]	; 0xffffff5c
   11b48:	ldmvs	r3, {r1, r4, r8, r9, ip, sp, pc}^
   11b4c:	ldmibvs	r1, {r3, r5, r6, sl, fp, ip}^
   11b50:	mcrne	1, 2, r6, cr14, cr0, {4}
   11b54:	bicsvs	r4, r6, sp, lsl #8
   11b58:	ldfvcp	f3, [r9], {187}	; 0xbb
   11b5c:	ldreq	pc, [pc, -r3, lsl #2]
   11b60:	svclt	0x00022901
   11b64:	bvs	46c0ac <fputs@plt+0x468650>
   11b68:	streq	lr, [r5], -r3, asr #19
   11b6c:	andeq	pc, pc, r3, lsl #2
   11b70:	bicsvs	fp, r9, r8, lsl #30
   11b74:			; <UNDEFINED> instruction: 0xf8102100
   11b78:	strbtmi	ip, [r1], #-3841	; 0xfffff0ff
   11b7c:	sbclt	r4, r9, #1879048200	; 0x70000008
   11b80:	ldrvc	sp, [r9], #-505	; 0xfffffe07
   11b84:	blcs	2bcf8 <fputs@plt+0x2829c>
   11b88:	ldmvs	r2, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
   11b8c:	bicsle	r2, ip, r0, lsl #20
   11b90:	stc	7, cr15, [ip, #964]	; 0x3c4
   11b94:			; <UNDEFINED> instruction: 0x4605af37
   11b98:			; <UNDEFINED> instruction: 0xf7f1902e
   11b9c:			; <UNDEFINED> instruction: 0x4601edd6
   11ba0:			; <UNDEFINED> instruction: 0xf7f14628
   11ba4:	andcs	lr, r1, #240, 28	; 0xf00
   11ba8:	strtmi	r2, [r0], -r0, lsl #2
   11bac:	blx	fe44fbb0 <fputs@plt+0xfe44c154>
   11bb0:			; <UNDEFINED> instruction: 0xf7ff4620
   11bb4:			; <UNDEFINED> instruction: 0x4620fd51
   11bb8:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   11bbc:	strtmi	r2, [r0], -r1, lsl #2
   11bc0:	blx	feb4fbc4 <fputs@plt+0xfeb4c168>
   11bc4:	bge	ef9084 <fputs@plt+0xef5628>
   11bc8:	tstcs	r0, #557056	; 0x88000
   11bcc:			; <UNDEFINED> instruction: 0xf7ff982d
   11bd0:			; <UNDEFINED> instruction: 0x4628fcff
   11bd4:	eorcs	r4, r0, #59768832	; 0x3900000
   11bd8:	stcl	7, cr15, [ip], #964	; 0x3c4
   11bdc:	ldrdls	pc, [r4], sp	; <UNPREDICTABLE>
   11be0:	svceq	0x0000f1b9
   11be4:	ldrtmi	sp, [fp], -sl, lsr #32
   11be8:	ldrmi	r4, [r9], pc, asr #12
   11bec:	strdcs	r6, [r1, -sp]
   11bf0:			; <UNDEFINED> instruction: 0xf7ff4620
   11bf4:	pushlt	{r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
   11bf8:	stmdbcs	r2, {r2, r3, r4, sp, lr, pc}
   11bfc:	msrhi	CPSR_fxc, r0
   11c00:			; <UNDEFINED> instruction: 0xb1bd686d
   11c04:	ldrsbtge	pc, [r8], sp	; <UNPREDICTABLE>
   11c08:	strteq	pc, [r0], -r5, lsl #2
   11c0c:	stmdals	sp!, {r4, r8, r9, sp}
   11c10:	ldrtmi	r1, [r2], -r9, ror #17
   11c14:	ldc2l	7, cr15, [ip], {255}	; 0xff
   11c18:			; <UNDEFINED> instruction: 0x46504631
   11c1c:			; <UNDEFINED> instruction: 0xf7f12210
   11c20:	stclvc	12, cr14, [r9], #-808	; 0xfffffcd8
   11c24:	mvnle	r2, r1, lsl #18
   11c28:			; <UNDEFINED> instruction: 0xf7ff4620
   11c2c:	stmdavs	sp!, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
   11c30:	mvnle	r2, r0, lsl #26
   11c34:	svccs	0x000068bf
   11c38:			; <UNDEFINED> instruction: 0x464fd1d8
   11c3c:	tstcs	r1, pc, lsr #28
   11c40:			; <UNDEFINED> instruction: 0xf7ff4620
   11c44:	ldrtmi	pc, [r1], -fp, ror #20	; <UNPREDICTABLE>
   11c48:	stmdals	lr!, {r9, sp}
   11c4c:	ldcl	7, cr15, [r0], #964	; 0x3c4
   11c50:			; <UNDEFINED> instruction: 0xf7f1982e
   11c54:			; <UNDEFINED> instruction: 0x2320ee62
   11c58:			; <UNDEFINED> instruction: 0x46314632
   11c5c:			; <UNDEFINED> instruction: 0xf7ff982d
   11c60:	stmdals	sp!, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   11c64:	stcl	7, cr15, [ip, #964]!	; 0x3c4
   11c68:			; <UNDEFINED> instruction: 0xf8dd9d26
   11c6c:	strcc	r9, [sl, #-164]	; 0xffffff5c
   11c70:			; <UNDEFINED> instruction: 0x012d464b
   11c74:	svceq	0x0000f1b9
   11c78:	tsthi	r3, #0	; <UNPREDICTABLE>
   11c7c:	ldmvs	fp, {r1, r3, r4, fp, sp, lr}
   11c80:	blcs	22cdc <fputs@plt+0x1f280>
   11c84:			; <UNDEFINED> instruction: 0x4628d1fa
   11c88:	stcl	7, cr15, [r8, #964]	; 0x3c4
   11c8c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   11c90:	movwhi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
   11c94:	rsbcs	r4, r0, #68157440	; 0x4100000
   11c98:	ldcl	7, cr15, [r0], #964	; 0x3c4
   11c9c:	lgneqs	f7, #2.0
   11ca0:	strtmi	r4, [r3], -ip, asr #12
   11ca4:			; <UNDEFINED> instruction: 0xf85346f4
   11ca8:	usatmi	r0, #16, r4, lsl #30
   11cac:	mnfeqs	f7, #0.5
   11cb0:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
   11cb4:	stmia	ip!, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
   11cb8:	stmiavs	r4!, {r0, r1, r2, r3}
   11cbc:	mvnsle	r2, r0, lsl #24
   11cc0:			; <UNDEFINED> instruction: 0xf108cf0f
   11cc4:			; <UNDEFINED> instruction: 0x46a80430
   11cc8:	stmia	lr!, {r0, r2, r3, r6, r9, sl, lr}
   11ccc:	ldm	r7, {r0, r1, r2, r3}
   11cd0:	stm	lr, {r0, r1, r2, r3}
   11cd4:	stmiavs	pc!, {r0, r1, r2, r3}^	; <UNPREDICTABLE>
   11cd8:	ands	fp, sp, r7, lsl r9
   11cdc:	bicslt	r6, pc, pc, ror r8	; <UNPREDICTABLE>
   11ce0:	ldrcc	r4, [r0], #-1595	; 0xfffff9c5
   11ce4:	svceq	0x0020f853
   11ce8:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
   11cec:			; <UNDEFINED> instruction: 0xf84468db
   11cf0:			; <UNDEFINED> instruction: 0xf8440c10
   11cf4:			; <UNDEFINED> instruction: 0xf8441c0c
   11cf8:			; <UNDEFINED> instruction: 0xf8442c08
   11cfc:	ldclvc	12, cr3, [fp], #-16
   11d00:	mvnle	r2, r2, lsl #22
   11d04:			; <UNDEFINED> instruction: 0x462068fa
   11d08:			; <UNDEFINED> instruction: 0xf7f168b9
   11d0c:	ldmvs	fp!, {r3, r4, r5, r7, sl, fp, sp, lr, pc}^
   11d10:	ldrmi	r6, [ip], #-2175	; 0xfffff781
   11d14:	mvnle	r2, r0, lsl #30
   11d18:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
   11d1c:			; <UNDEFINED> instruction: 0x4645d1db
   11d20:	svcls	0x0005ce0f
   11d24:	rsbvs	r6, r1, r0, lsr #32
   11d28:	rscvs	r6, r3, r2, lsr #1
   11d2c:	rsbsvs	ip, sp, pc, lsl #28
   11d30:			; <UNDEFINED> instruction: 0xf8c72500
   11d34:			; <UNDEFINED> instruction: 0x6120a008
   11d38:			; <UNDEFINED> instruction: 0x61a26161
   11d3c:	stmdbls	fp!, {r0, r1, r5, r6, r7, r8, sp, lr}
   11d40:			; <UNDEFINED> instruction: 0xf7ff4648
   11d44:			; <UNDEFINED> instruction: 0xf8dffa5d
   11d48:			; <UNDEFINED> instruction: 0xf8df264c
   11d4c:	ldrbtmi	r3, [sl], #-1504	; 0xfffffa20
   11d50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11d54:	subsmi	r9, sl, r9, asr fp
   11d58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11d5c:	ldrhi	pc, [r4], #64	; 0x40
   11d60:	subslt	r4, fp, r8, lsr #12
   11d64:	blhi	cd060 <fputs@plt+0xc9604>
   11d68:	svchi	0x00f0e8bd
   11d6c:			; <UNDEFINED> instruction: 0xf0232001
   11d70:			; <UNDEFINED> instruction: 0x21240303
   11d74:			; <UNDEFINED> instruction: 0xf88d4303
   11d78:			; <UNDEFINED> instruction: 0xf7f13078
   11d7c:			; <UNDEFINED> instruction: 0x4605ebd0
   11d80:			; <UNDEFINED> instruction: 0xf43f2800
   11d84:	ldrtmi	sl, [r0], -ip, lsr #27
   11d88:			; <UNDEFINED> instruction: 0xf7f14649
   11d8c:	stmdacs	r0, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
   11d90:	mvnshi	pc, r0
   11d94:			; <UNDEFINED> instruction: 0x4631ae12
   11d98:			; <UNDEFINED> instruction: 0xf92af7ff
   11d9c:	cmple	sl, r0, lsl #16
   11da0:			; <UNDEFINED> instruction: 0xf7f14649
   11da4:	strmi	lr, [r0], r6, lsl #27
   11da8:			; <UNDEFINED> instruction: 0xf0002800
   11dac:			; <UNDEFINED> instruction: 0xf7f181f7
   11db0:	blls	9cced0 <fputs@plt+0x9c9474>
   11db4:	mrrcne	8, 3, r6, lr, cr7
   11db8:			; <UNDEFINED> instruction: 0xf0002808
   11dbc:	stmdbvc	fp!, {r0, r1, r2, r3, r9, pc}
   11dc0:	cmnvs	pc, r0, lsl #4
   11dc4:	movweq	pc, #879	; 0x36f	; <UNPREDICTABLE>
   11dc8:	eorvs	r9, sl, #39845888	; 0x2600000
   11dcc:	blls	a6e280 <fputs@plt+0xa6a824>
   11dd0:			; <UNDEFINED> instruction: 0xf0002b00
   11dd4:	blls	ab25a4 <fputs@plt+0xaaeb48>
   11dd8:	strls	r6, [sl, #-157]!	; 0xffffff63
   11ddc:			; <UNDEFINED> instruction: 0xf8dfe57f
   11de0:			; <UNDEFINED> instruction: 0x21010594
   11de4:	ldrcs	pc, [r0, #2271]!	; 0x8df
   11de8:	ldrdcc	pc, [r8], -sl
   11dec:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   11df0:			; <UNDEFINED> instruction: 0xf7f16800
   11df4:	stmiavs	r8!, {r6, r8, sl, fp, sp, lr, pc}
   11df8:	bl	ffdcfdc4 <fputs@plt+0xffdcc368>
   11dfc:			; <UNDEFINED> instruction: 0xf7f14628
   11e00:	strb	lr, [ip, #-3060]!	; 0xfffff40c
   11e04:	andcs	r2, r1, r0, lsr r1
   11e08:			; <UNDEFINED> instruction: 0xf7f19d2a
   11e0c:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
   11e10:	cfstrdge	mvd15, [r5, #-252]!	; 0xffffff04
   11e14:	andhi	r2, r3, #1744830465	; 0x68000001
   11e18:	tstcs	r0, #15335424	; 0xea0000
   11e1c:	bcs	29e30 <fputs@plt+0x263d4>
   11e20:	msrhi	SPSR_s, r0
   11e24:	subsvs	r6, r0, sl, lsr #18
   11e28:	stmdavs	sl!, {r3, r5, r8, sp, lr}
   11e2c:	eorvs	r4, fp, r3, lsl r4
   11e30:	mvnvs	r0, fp, lsl r9
   11e34:			; <UNDEFINED> instruction: 0xf8dfe553
   11e38:	tstcs	r1, ip, lsr r5
   11e3c:	ldrbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   11e40:	ldrdcc	pc, [r8], -sl
   11e44:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   11e48:			; <UNDEFINED> instruction: 0xf7f16800
   11e4c:			; <UNDEFINED> instruction: 0x4628ed14
   11e50:	bl	ff2cfe1c <fputs@plt+0xff2cc3c0>
   11e54:	ldmib	r5, {r0, r1, r6, r8, sl, sp, lr, pc}^
   11e58:	stmdals	sp!, {r1, r8, r9, sp}
   11e5c:			; <UNDEFINED> instruction: 0xf7ff4611
   11e60:	ldmib	r5, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   11e64:	stmdals	lr!, {r1, r9, ip}
   11e68:	bl	fe94fe34 <fputs@plt+0xfe94c3d8>
   11e6c:	teqcs	r0, r8, asr #13
   11e70:	stcls	0, cr2, [sl, #-4]!
   11e74:	bl	14cfe40 <fputs@plt+0x14cc3e4>
   11e78:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   11e7c:	cfstrsge	mvf15, [pc, #-252]!	; 11d88 <fputs@plt+0xe32c>
   11e80:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   11e84:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   11e88:	ldc	7, cr15, [r2, #-964]	; 0xfffffc3c
   11e8c:			; <UNDEFINED> instruction: 0xf8dfb138
   11e90:	ldrbtmi	r1, [r9], #-1300	; 0xfffffaec
   11e94:	ldc	7, cr15, [r8, #964]!	; 0x3c4
   11e98:			; <UNDEFINED> instruction: 0xf0002800
   11e9c:	vst4.8	{d24,d26,d28,d30}, [pc :128], sl
   11ea0:	eorshi	r7, fp, #-1275068414	; 0xb4000002
   11ea4:	tstcs	r0, sl, ror #17
   11ea8:			; <UNDEFINED> instruction: 0x3078f89d
   11eac:			; <UNDEFINED> instruction: 0xf0036039
   11eb0:	bcs	12abc <fputs@plt+0xf060>
   11eb4:	orrhi	pc, ip, r0
   11eb8:	subsvs	r6, r7, sl, lsr #18
   11ebc:	blcs	2a380 <fputs@plt+0x26924>
   11ec0:	cfstrsge	mvf15, [sp, #-252]	; 0xffffff04
   11ec4:	stmdbvs	fp!, {r1, r3, r5, r8, sl, fp, ip, pc}
   11ec8:			; <UNDEFINED> instruction: 0xe7ae681b
   11ecc:	str	r2, [pc, #-1585]!	; 118a3 <fputs@plt+0xde47>
   11ed0:	teqcs	r0, sl, lsr #22
   11ed4:	movwls	r2, #36865	; 0x9001
   11ed8:	bl	84fea4 <fputs@plt+0x84c448>
   11edc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11ee0:	cfldrdge	mvd15, [sp], #252	; 0xfc
   11ee4:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   11ee8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   11eec:	stcl	7, cr15, [r0], #964	; 0x3c4
   11ef0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   11ef4:	rscshi	pc, sl, #0
   11ef8:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   11efc:			; <UNDEFINED> instruction: 0xf7f14479
   11f00:			; <UNDEFINED> instruction: 0xf8dfed84
   11f04:	ldrbtmi	r1, [r9], #-1196	; 0xfffffb54
   11f08:	ldrtmi	r4, [r8], -r6, lsl #12
   11f0c:	ldcl	7, cr15, [ip, #-964]!	; 0xfffffc3c
   11f10:	cdpcs	0, 0, cr9, cr0, cr8, {0}
   11f14:	rscshi	pc, r0, r0, asr #32
   11f18:			; <UNDEFINED> instruction: 0xf880fab0
   11f1c:	movwls	r2, #33537	; 0x8301
   11f20:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   11f24:	strne	pc, [ip], #2271	; 0x8df
   11f28:	ldrbtmi	r2, [r9], #-0
   11f2c:	stcl	7, cr15, [r0], {241}	; 0xf1
   11f30:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   11f34:	nophi	{0}
   11f38:			; <UNDEFINED> instruction: 0x4638ae11
   11f3c:			; <UNDEFINED> instruction: 0xf7ff4631
   11f40:	stmdacs	r0, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
   11f44:	orrshi	pc, r7, r0, asr #32
   11f48:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   11f4c:			; <UNDEFINED> instruction: 0xf7f14479
   11f50:			; <UNDEFINED> instruction: 0x900aecb0
   11f54:			; <UNDEFINED> instruction: 0xf0002800
   11f58:	blls	232b4c <fputs@plt+0x22f0f0>
   11f5c:			; <UNDEFINED> instruction: 0xf0402b00
   11f60:			; <UNDEFINED> instruction: 0xf1b8826c
   11f64:			; <UNDEFINED> instruction: 0xf0400f00
   11f68:			; <UNDEFINED> instruction: 0xf8df81a6
   11f6c:	ldrbtmi	r1, [r9], #-1104	; 0xfffffbb0
   11f70:	bl	fe44ff3c <fputs@plt+0xfe44c4e0>
   11f74:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   11f78:	tsthi	r8, #0	; <UNPREDICTABLE>
   11f7c:	strbmi	r2, [r1], -r2, lsl #4
   11f80:	bl	12cff4c <fputs@plt+0x12cc4f0>
   11f84:	vmlal.s8	q9, d0, d0
   11f88:	ldrtmi	r8, [r8], -lr, lsl #6
   11f8c:	bl	fe6cff58 <fputs@plt+0xfe6cc4fc>
   11f90:	movwls	r1, #36355	; 0x8e03
   11f94:	movwhi	pc, #29376	; 0x72c0	; <UNPREDICTABLE>
   11f98:	strbmi	r4, [r1], -r2, asr #12
   11f9c:			; <UNDEFINED> instruction: 0xf7f14638
   11fa0:	stmdacs	r0, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   11fa4:	rscshi	pc, pc, #192, 4
   11fa8:	andcs	r9, r1, r8, lsl #20
   11fac:	stmdaeq	pc, {r1, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
   11fb0:	stmdaeq	pc, {r3, r5, ip, sp, lr, pc}	; <UNPREDICTABLE>
   11fb4:			; <UNDEFINED> instruction: 0xf7f14641
   11fb8:			; <UNDEFINED> instruction: 0x900beab2
   11fbc:			; <UNDEFINED> instruction: 0xf0002800
   11fc0:	bls	232b90 <fputs@plt+0x22f134>
   11fc4:	tstcs	r1, fp, lsr r6
   11fc8:	stcl	7, cr15, [r8], #964	; 0x3c4
   11fcc:	addmi	r9, r2, #8, 20	; 0x8000
   11fd0:	rschi	pc, r6, #64	; 0x40
   11fd4:	ldrtmi	r9, [r8], -fp, lsl #22
   11fd8:	andhi	pc, ip, r5, asr #17
   11fdc:			; <UNDEFINED> instruction: 0xf7f160ab
   11fe0:			; <UNDEFINED> instruction: 0xf8d5ea5a
   11fe4:			; <UNDEFINED> instruction: 0xf018800c
   11fe8:			; <UNDEFINED> instruction: 0xf000070f
   11fec:	stmiami	r1!, {r0, r1, r2, r3, r7, r8, pc}^
   11ff0:	bmi	ffcda3fc <fputs@plt+0xffcd69a0>
   11ff4:			; <UNDEFINED> instruction: 0xf8da2700
   11ff8:	stmdapl	r0!, {r3, ip, sp}
   11ffc:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   12000:	ldc	7, cr15, [r8], #-964	; 0xfffffc3c
   12004:			; <UNDEFINED> instruction: 0xf8d56830
   12008:	stmiavs	r9!, {r2, r3, pc}
   1200c:	cmpcs	sl, #64, 4	; <UNPREDICTABLE>
   12010:	stmib	r5, {r1, r6, r9, sl, lr}^
   12014:	andcs	r0, r0, r5, lsl #16
   12018:	rsbhi	r8, pc, #-1342177278	; 0xb0000002
   1201c:	cdp2	0, 3, cr15, cr14, cr1, {0}
   12020:	ldmvs	sl, {r0, r3, r8, r9, fp, ip, pc}^
   12024:	tstcc	r0, #15400960	; 0xeb0000
   12028:	mvnvs	r6, fp, lsr #32
   1202c:			; <UNDEFINED> instruction: 0xf0002a00
   12030:	stmdbls	r9, {r0, r2, r3, r6, r9, pc}
   12034:			; <UNDEFINED> instruction: 0x3078f89d
   12038:	subsvs	r6, r5, sl, lsl #18
   1203c:	ldrbeq	r6, [sp, sp, lsl #2]
   12040:	cfstr64ge	mvdx15, [sp], {127}	; 0x7f
   12044:	teqcs	r0, lr, lsr r7
   12048:			; <UNDEFINED> instruction: 0xf8dd2001
   1204c:			; <UNDEFINED> instruction: 0xf7f180a8
   12050:	strmi	lr, [r5], -r6, ror #20
   12054:			; <UNDEFINED> instruction: 0xf43f2800
   12058:	svcmi	0x00daac42
   1205c:	ldrbtmi	r4, [pc], #-1584	; 12064 <fputs@plt+0xe608>
   12060:			; <UNDEFINED> instruction: 0xf7f14639
   12064:	stmdacs	r0, {r1, r2, r5, sl, fp, sp, lr, pc}
   12068:	eorhi	pc, r5, #0
   1206c:			; <UNDEFINED> instruction: 0x4631ae10
   12070:			; <UNDEFINED> instruction: 0xffbef7fe
   12074:			; <UNDEFINED> instruction: 0xf0402800
   12078:			; <UNDEFINED> instruction: 0x463981d5
   1207c:	ldc	7, cr15, [r8], {241}	; 0xf1
   12080:			; <UNDEFINED> instruction: 0xf0002800
   12084:	blge	4729d8 <fputs@plt+0x46ef7c>
   12088:	ldrmi	r9, [r9], -r8, lsl #6
   1208c:			; <UNDEFINED> instruction: 0xffb0f7fe
   12090:			; <UNDEFINED> instruction: 0xf0402800
   12094:			; <UNDEFINED> instruction: 0x4639813e
   12098:	stc	7, cr15, [sl], {241}	; 0xf1
   1209c:			; <UNDEFINED> instruction: 0xf0002800
   120a0:	svcge	0x00128278
   120a4:			; <UNDEFINED> instruction: 0xf7fe4639
   120a8:	stmdacs	r0, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   120ac:	addshi	pc, sp, #64	; 0x40
   120b0:	vpmax.s8	d25, d0, d8
   120b4:	ldmdavs	r6!, {r1, r3, r4, r6, r8, r9, ip, sp}
   120b8:	eorhi	r2, fp, #16, 2
   120bc:	ldmdavs	pc!, {r4, fp, sp, lr}	; <UNPREDICTABLE>
   120c0:	ldrdcs	pc, [ip], -r8
   120c4:			; <UNDEFINED> instruction: 0x3078f89d
   120c8:	strvs	lr, [r5, -r5, asr #19]
   120cc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   120d0:	eorvs	r6, r9, r8, ror #3
   120d4:			; <UNDEFINED> instruction: 0xf0002a00
   120d8:			; <UNDEFINED> instruction: 0xf8d88256
   120dc:	subsvs	r2, r5, r0, lsl r0
   120e0:	andspl	pc, r0, r8, asr #17
   120e4:			; <UNDEFINED> instruction: 0xf43f2b00
   120e8:			; <UNDEFINED> instruction: 0xe6ebabfa
   120ec:	andeq	lr, r3, r5, asr #19
   120f0:	movwcs	lr, #5787	; 0x169b
   120f4:			; <UNDEFINED> instruction: 0xe6d2827b
   120f8:	blcs	38d20 <fputs@plt+0x352c4>
   120fc:	sbchi	pc, r6, r0
   12100:	eorhi	pc, r0, sp, asr #17
   12104:			; <UNDEFINED> instruction: 0xf046e718
   12108:	stmdals	ip!, {r0, r1, r2, r3, r6, r8, r9, lr}
   1210c:			; <UNDEFINED> instruction: 0xf043aa15
   12110:			; <UNDEFINED> instruction: 0x46510318
   12114:			; <UNDEFINED> instruction: 0xf986f7ff
   12118:			; <UNDEFINED> instruction: 0x3078f89d
   1211c:			; <UNDEFINED> instruction: 0xf57f07d9
   12120:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, pc}
   12124:	blge	ff70f328 <fputs@plt+0xff70b8cc>
   12128:	stmdals	sl!, {r2, r3, r6, r7, r9, sl, sp, lr, pc}
   1212c:	movwcs	sl, #6677	; 0x1a15
   12130:			; <UNDEFINED> instruction: 0xf7ff4651
   12134:	strb	pc, [pc, r3, lsr #17]!	; <UNPREDICTABLE>
   12138:	strtmi	r4, [r8], -r3, lsr #19
   1213c:			; <UNDEFINED> instruction: 0xf7f14479
   12140:	stmdacs	r0, {r2, r5, r6, sl, fp, sp, lr, pc}
   12144:	cmphi	r4, r0	; <UNPREDICTABLE>
   12148:	strtmi	r4, [r8], -r0, lsr #19
   1214c:			; <UNDEFINED> instruction: 0xf7f14479
   12150:	stmdacs	r0, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
   12154:	ldmibmi	lr, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
   12158:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1215c:	mrrc	7, 15, pc, r4, cr1	; <UNPREDICTABLE>
   12160:			; <UNDEFINED> instruction: 0xf0402800
   12164:	stmdals	ip!, {r2, r3, r4, r5, r6, r7, r8, pc}
   12168:			; <UNDEFINED> instruction: 0xf04faa15
   1216c:	ldrbmi	r4, [r1], -r0, asr #6
   12170:			; <UNDEFINED> instruction: 0xf958f7ff
   12174:	stmdals	ip!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
   12178:	movtmi	pc, #49222	; 0xc046	; <UNPREDICTABLE>
   1217c:			; <UNDEFINED> instruction: 0x4651aa15
   12180:			; <UNDEFINED> instruction: 0xf950f7ff
   12184:	ldmdami	fp!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   12188:	bmi	fe49a594 <fputs@plt+0xfe496b38>
   1218c:	ldrdcc	pc, [r8], -sl
   12190:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12194:			; <UNDEFINED> instruction: 0xf7f16800
   12198:	ldrb	lr, [r8], -lr, ror #22
   1219c:	andcs	r6, r0, #3342336	; 0x330000
   121a0:	stmdbvc	sl!, {r1, r3, r5, r9, sp, lr}
   121a4:	blls	9aa758 <fputs@plt+0x9a6cfc>
   121a8:	andeq	pc, r0, #-1140850687	; 0xbc000001
   121ac:	movwcc	r7, #4394	; 0x112a
   121b0:	blls	a76e50 <fputs@plt+0xa733f4>
   121b4:			; <UNDEFINED> instruction: 0xf47f2b00
   121b8:	stmib	sp, {r1, r2, r3, r9, sl, fp, sp, pc}^
   121bc:			; <UNDEFINED> instruction: 0xf7ff5529
   121c0:	strmi	fp, [r3], -lr, lsl #23
   121c4:	stmdals	sl!, {r0, r2, r4, r9, fp, sp, pc}
   121c8:			; <UNDEFINED> instruction: 0xf7ff4651
   121cc:	sbfx	pc, r7, #16, #4
   121d0:	strvc	lr, [r3, -r5, asr #19]
   121d4:			; <UNDEFINED> instruction: 0xf43f2b00
   121d8:	ldrbt	sl, [r3], -r2, lsl #23
   121dc:			; <UNDEFINED> instruction: 0x4602497e
   121e0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   121e4:	bl	ff9d01b0 <fputs@plt+0xff9cc754>
   121e8:			; <UNDEFINED> instruction: 0xf47f2800
   121ec:			; <UNDEFINED> instruction: 0xf89dade8
   121f0:	smlatbcs	r1, r0, r0, r3
   121f4:	ldrbeq	r7, [r8, sl, lsr #18]
   121f8:	b	10aa7bc <fputs@plt+0x10a6d60>
   121fc:	svclt	0x00580201
   12200:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   12204:			; <UNDEFINED> instruction: 0x712a9626
   12208:	svclt	0x005c6229
   1220c:			; <UNDEFINED> instruction: 0xf88d9727
   12210:			; <UNDEFINED> instruction: 0xf57f30a0
   12214:	ldmdami	r7, {r2, r3, r4, r6, r7, r8, sl, fp, sp, pc}^
   12218:			; <UNDEFINED> instruction: 0xf8da4a70
   1221c:	stmdapl	r0!, {r3, ip, sp}
   12220:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   12224:	bl	9d01f0 <fputs@plt+0x9cc794>
   12228:	stmib	sp, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
   1222c:			; <UNDEFINED> instruction: 0xf7ff552b
   12230:	ldmdami	r0, {r1, r2, r4, r6, r8, r9, fp, ip, sp, pc}^
   12234:	bls	19a640 <fputs@plt+0x196be4>
   12238:	ldrdcc	pc, [r8], -sl
   1223c:	stmdavs	r0, {r5, fp, ip, lr}
   12240:	bl	65020c <fputs@plt+0x64c7b0>
   12244:	bllt	1310248 <fputs@plt+0x130c7ec>
   12248:	strmi	r4, [r1], -sl, asr #26
   1224c:			; <UNDEFINED> instruction: 0xf8da4a64
   12250:	stmdbpl	r0!, {r3, ip, sp}^
   12254:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   12258:	bl	350224 <fputs@plt+0x34c7c8>
   1225c:	bllt	1010260 <fputs@plt+0x100c804>
   12260:	tstcs	r1, r4, asr #16
   12264:			; <UNDEFINED> instruction: 0xf8da4a5f
   12268:	stmdapl	r0!, {r3, ip, sp}
   1226c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   12270:	bl	5023c <fputs@plt+0x4c7e0>
   12274:	ldmdami	pc!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}	; <UNPREDICTABLE>
   12278:	bmi	16da684 <fputs@plt+0x16d6c28>
   1227c:	ldrdcc	pc, [r8], -sl
   12280:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12284:			; <UNDEFINED> instruction: 0xf7f16800
   12288:	strb	lr, [r0, #2806]!	; 0xaf6
   1228c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12290:	stmdals	ip!, {r3, r6, r9, sl, sp, lr, pc}
   12294:	movtmi	pc, #61510	; 0xf046	; <UNPREDICTABLE>
   12298:			; <UNDEFINED> instruction: 0x4651aa15
   1229c:			; <UNDEFINED> instruction: 0xf8c2f7ff
   122a0:			; <UNDEFINED> instruction: 0x4628e73a
   122a4:	b	feed0270 <fputs@plt+0xfeecc814>
   122a8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   122ac:	adchi	pc, sl, r0, asr #32
   122b0:	streq	pc, [fp, #-111]	; 0xffffff91
   122b4:			; <UNDEFINED> instruction: 0xf10de543
   122b8:	svcls	0x002b0848
   122bc:			; <UNDEFINED> instruction: 0xf7fe4641
   122c0:	stmdacs	r0, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   122c4:	orrhi	pc, r6, r0, asr #32
   122c8:	ldrdgt	pc, [r0], -r8
   122cc:	orrs	fp, r7, r7, lsr #18
   122d0:	svccs	0x0000683f
   122d4:	orrshi	pc, r4, r0
   122d8:	strbmi	r6, [r3, #-2171]!	; 0xfffff785
   122dc:	ldmvs	sl!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   122e0:			; <UNDEFINED> instruction: 0xf1022001
   122e4:			; <UNDEFINED> instruction: 0xf028080f
   122e8:	andls	r0, r8, #983040	; 0xf0000
   122ec:			; <UNDEFINED> instruction: 0xf7f14641
   122f0:	bls	24c750 <fputs@plt+0x248cf4>
   122f4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   122f8:	cfstrsge	mvf15, [r9, #252]!	; 0xfc
   122fc:			; <UNDEFINED> instruction: 0x270168b9
   12300:			; <UNDEFINED> instruction: 0xf7f19308
   12304:	blls	24c9fc <fputs@plt+0x248fa0>
   12308:	stmdacc	r2, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   1230c:	stmiavs	r9!, {r4, r5, fp, sp, lr}
   12310:	ldmdami	r8, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
   12314:	bmi	d5a720 <fputs@plt+0xd56cc4>
   12318:	ldrdcc	pc, [r8], -sl
   1231c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12320:			; <UNDEFINED> instruction: 0xf7f16800
   12324:	ldr	lr, [r2, #2728]	; 0xaa8
   12328:	andeq	r9, r2, lr, lsr #13
   1232c:	andeq	r0, r0, r4, ror #4
   12330:	muleq	r1, lr, r9
   12334:	andeq	r9, r2, r0, ror r6
   12338:	andeq	r6, r1, sl, asr #25
   1233c:	andeq	r5, r1, sl, lsl r0
   12340:	ldrdeq	r4, [r1], -sl
   12344:	andeq	r3, r1, r4, asr r7
   12348:	andeq	r5, r1, lr
   1234c:	muleq	r1, r8, r0
   12350:	andeq	r5, r1, sl, lsl #1
   12354:	andeq	r5, r1, r4, lsl #1
   12358:	andeq	r0, r1, r4, lsr #21
   1235c:	andeq	r4, r1, lr, ror #27
   12360:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   12364:	andeq	r5, r1, r2, asr #4
   12368:	andeq	r6, r1, r6, lsl #23
   1236c:	andeq	r8, r2, r0, ror #31
   12370:	andeq	r4, r1, sl, lsr #29
   12374:	andeq	r0, r0, ip, ror #4
   12378:	andeq	r5, r1, r2, asr #5
   1237c:	strdeq	r5, [r1], -r4
   12380:	ldrdeq	r5, [r1], -lr
   12384:	ldrdeq	r5, [r1], -r4
   12388:	andeq	r5, r1, sl, asr #3
   1238c:			; <UNDEFINED> instruction: 0x000151b8
   12390:	muleq	r1, ip, sp
   12394:	andeq	r9, r2, sl, lsr #32
   12398:	andeq	r4, r1, lr, lsl #19
   1239c:	andeq	r4, r1, lr, lsr #19
   123a0:	andeq	r6, r1, lr, ror #10
   123a4:	andeq	r4, r1, sl, ror #19
   123a8:	andeq	r6, r1, sl, lsl #10
   123ac:	andeq	r2, r1, r0, asr r9
   123b0:	strdeq	r2, [r1], -r6
   123b4:	andeq	r6, r1, sl, asr #9
   123b8:	andeq	r6, r1, r8, lsr #9
   123bc:	andeq	r6, r1, sl, lsr #2
   123c0:	andeq	r4, r1, r4, lsr #19
   123c4:	muleq	r1, r6, r3
   123c8:	strdeq	r4, [r1], -r0
   123cc:	andeq	r4, r1, r4, ror #19
   123d0:	ldrdeq	r4, [r1], -sl
   123d4:	andeq	r4, r1, lr, lsr r6
   123d8:	andeq	r4, r1, r6, lsr r6
   123dc:	andeq	r4, r1, r4, lsl #12
   123e0:	muleq	r1, r8, r8
   123e4:	andeq	r4, r1, r4, lsr r5
   123e8:	andeq	r4, r1, r6, asr r6
   123ec:	andeq	r4, r1, r6, lsl #14
   123f0:	movtmi	pc, #61510	; 0xf046	; <UNPREDICTABLE>
   123f4:	bge	5784ac <fputs@plt+0x574a50>
   123f8:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   123fc:			; <UNDEFINED> instruction: 0xf7ff4651
   12400:	pkhbt	pc, r9, r1, lsl #16	; <UNPREDICTABLE>
   12404:	rsbcs	r4, r0, #68157440	; 0x4100000
   12408:	ldmdb	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1240c:			; <UNDEFINED> instruction: 0xf10acf0f
   12410:			; <UNDEFINED> instruction: 0xf10a0c60
   12414:	stmia	ip!, {r7, sl}
   12418:	ldm	r7, {r0, r1, r2, r3}
   1241c:	stm	ip, {r0, r1, r2, r3}
   12420:	ldrbt	r0, [sp], #-15
   12424:			; <UNDEFINED> instruction: 0x2101489f
   12428:			; <UNDEFINED> instruction: 0xf8da4a9f
   1242c:	stmdapl	r0!, {r3, ip, sp}
   12430:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   12434:	b	7d0400 <fputs@plt+0x7cc9a4>
   12438:			; <UNDEFINED> instruction: 0xf10de509
   1243c:	strbmi	r0, [r1], -r8, asr #16
   12440:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
   12444:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   12448:			; <UNDEFINED> instruction: 0x2120d177
   1244c:			; <UNDEFINED> instruction: 0xf7f12001
   12450:	strmi	lr, [r1], -r6, ror #16
   12454:			; <UNDEFINED> instruction: 0xf43f2800
   12458:			; <UNDEFINED> instruction: 0xf8d8acfa
   1245c:	nopcs	{0}	; <UNPREDICTABLE>
   12460:			; <UNDEFINED> instruction: 0x46986830
   12464:	stmib	r5, {r0, r1, r2, r9, sl, fp, ip, pc}^
   12468:	cmpvs	r8, r2, lsl #6
   1246c:	andvs	lr, r0, #3162112	; 0x304000
   12470:	bmi	fe3cbba8 <fputs@plt+0xfe3c814c>
   12474:	ldrbtmi	r2, [sl], #-780	; 0xfffffcf4
   12478:	strcs	pc, [r5, #-2819]	; 0xfffff4fd
   1247c:	vpmax.s8	d23, d0, d24
   12480:	eorshi	r6, fp, #1744830465	; 0x68000001
   12484:	tstcs	r0, r8, lsl #22
   12488:			; <UNDEFINED> instruction: 0xf89d68da
   1248c:	mvnsvs	r3, r8, ror r0
   12490:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   12494:	teqlt	sl, r9, lsr r0
   12498:	stmdbvs	sl, {r3, r8, fp, ip, pc}
   1249c:	qaddvs	r6, r7, pc	; <UNPREDICTABLE>
   124a0:			; <UNDEFINED> instruction: 0xf43f2b00
   124a4:	str	sl, [sp, #-2588]	; 0xfffff5e4
   124a8:	sbcsvs	r9, r7, r8, lsl #20
   124ac:	blcs	2a910 <fputs@plt+0x26eb4>
   124b0:	bge	58f5b4 <fputs@plt+0x58bb58>
   124b4:	bmi	1fcb8d4 <fputs@plt+0x1fc7e78>
   124b8:	ldmdami	sl!, {r0, r8, sp}^
   124bc:	ldrdcc	pc, [r8], -sl
   124c0:	stmdapl	r0!, {r1, r3, r4, r5, r6, sl, lr}
   124c4:			; <UNDEFINED> instruction: 0xf7f16800
   124c8:	strb	lr, [r0], #2518	; 0x9d6
   124cc:			; <UNDEFINED> instruction: 0x3078f89d
   124d0:	ldrbeq	r9, [lr, r9, lsl #20]
   124d4:	ldrsbvs	r6, [r5, -r5]
   124d8:	bge	8fadc <fputs@plt+0x8c080>
   124dc:	blmi	1d8b8ac <fputs@plt+0x1d87e50>
   124e0:	ldrbtmi	r2, [fp], #-524	; 0xfffffdf4
   124e4:	strcc	pc, [r5, #-2818]	; 0xfffff4fe
   124e8:	strb	r7, [r8, r8, lsr #20]
   124ec:	tstcs	r1, r2, ror sl
   124f0:			; <UNDEFINED> instruction: 0xf8da486c
   124f4:	ldrbtmi	r3, [sl], #-8
   124f8:	stmdami	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   124fc:	bmi	1bda908 <fputs@plt+0x1bd6eac>
   12500:	ldrdcc	pc, [r8], -sl
   12504:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12508:			; <UNDEFINED> instruction: 0xf7f16800
   1250c:			; <UNDEFINED> instruction: 0xf7ffe9b4
   12510:	stmdami	r4!, {r1, r2, r5, r6, r7, r8, fp, ip, sp, pc}^
   12514:	bmi	1a9a920 <fputs@plt+0x1a96ec4>
   12518:	ldrdcc	pc, [r8], -sl
   1251c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12520:	stmdavs	r0, {r8, r9, sl, ip, pc}
   12524:	stmib	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12528:	ldmiblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1252c:	tstcs	r1, r5, ror #20
   12530:			; <UNDEFINED> instruction: 0xf8da485c
   12534:	ldrbtmi	r3, [sl], #-8
   12538:	ldmdami	sl, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
   1253c:	bmi	189a948 <fputs@plt+0x1896eec>
   12540:	ldrdcc	pc, [r8], -sl
   12544:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12548:			; <UNDEFINED> instruction: 0xf7f16800
   1254c:	ldrbt	lr, [lr], #-2452	; 0xfffff66c
   12550:	tstcs	r1, lr, asr sl
   12554:			; <UNDEFINED> instruction: 0xf8da4853
   12558:	ldrbtmi	r3, [sl], #-8
   1255c:	ldmdami	r1, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   12560:	bmi	16da96c <fputs@plt+0x16d6f10>
   12564:	ldrdcc	pc, [r8], -sl
   12568:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   1256c:	stmdavs	r0, {r8, sl, ip, pc}
   12570:	stmib	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12574:	ldmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12578:	tstcs	r1, r6, asr sl
   1257c:			; <UNDEFINED> instruction: 0xf8da4849
   12580:	ldrbtmi	r3, [sl], #-8
   12584:	stmib	r8, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   12588:	blcs	2799c <fputs@plt+0x23f40>
   1258c:	stmibge	r7!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   12590:	bmi	148b7f8 <fputs@plt+0x1487d9c>
   12594:	stmdami	r3, {r0, r8, sp}^
   12598:	ldrdcc	pc, [r8], -sl
   1259c:			; <UNDEFINED> instruction: 0xe790447a
   125a0:			; <UNDEFINED> instruction: 0xf7f1980b
   125a4:	ldrtmi	lr, [r8], -r2, lsr #16
   125a8:	svc	0x0074f7f0
   125ac:	tstcs	r1, sp, lsr r8
   125b0:	bmi	12ba1e0 <fputs@plt+0x12b6784>
   125b4:	ldrtmi	r5, [fp], -r6, lsr #16
   125b8:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   125bc:	ldmdb	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   125c0:	ldmdavs	r0!, {r0, r1, r2, r6, r9, fp, lr}
   125c4:	strls	r2, [r0, -r1, lsl #2]
   125c8:			; <UNDEFINED> instruction: 0xf8da447a
   125cc:			; <UNDEFINED> instruction: 0xf7f13008
   125d0:	ldrt	lr, [ip], #-2386	; 0xfffff6ae
   125d4:	tstcs	r1, r3, lsr r8
   125d8:			; <UNDEFINED> instruction: 0xf8da4a42
   125dc:	stmdapl	r0!, {r3, ip, sp}
   125e0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   125e4:	stmdb	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   125e8:	stmdami	lr!, {r0, r4, r5, sl, sp, lr, pc}
   125ec:	bmi	f9a9f8 <fputs@plt+0xf96f9c>
   125f0:	ldrdcc	pc, [r8], -sl
   125f4:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   125f8:			; <UNDEFINED> instruction: 0xf7f16800
   125fc:	strt	lr, [r6], #-2364	; 0xfffff6c4
   12600:	tstcs	r1, r8, lsr #16
   12604:			; <UNDEFINED> instruction: 0xf8da4a39
   12608:	stmdapl	r0!, {r3, ip, sp}
   1260c:			; <UNDEFINED> instruction: 0xf8cd447a
   12610:	stmdavs	r0, {lr, pc}
   12614:	stmdb	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12618:			; <UNDEFINED> instruction: 0xf7f04628
   1261c:			; <UNDEFINED> instruction: 0xf89defe6
   12620:			; <UNDEFINED> instruction: 0x07db3078
   12624:	ldmdbge	fp, {r0, r1, r2, r3, r4, r5, r6, r8, sl, ip, sp, lr, pc}^
   12628:	cfstrsls	mvf14, [r4], {76}	; 0x4c
   1262c:	blmi	75aec0 <fputs@plt+0x757464>
   12630:	stmdami	pc!, {r0, r8, sp}	; <UNPREDICTABLE>
   12634:	ldreq	pc, [r5, #-111]	; 0xffffff91
   12638:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1263c:			; <UNDEFINED> instruction: 0xf7f1681b
   12640:			; <UNDEFINED> instruction: 0xf8dde8b8
   12644:			; <UNDEFINED> instruction: 0xf7ff90a4
   12648:			; <UNDEFINED> instruction: 0xf7f0bb7a
   1264c:	stcls	15, cr14, [r4], {36}	; 0x24
   12650:			; <UNDEFINED> instruction: 0x46294814
   12654:			; <UNDEFINED> instruction: 0xf06f4a27
   12658:	blls	853ab4 <fputs@plt+0x850058>
   1265c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   12660:			; <UNDEFINED> instruction: 0xf7f16800
   12664:			; <UNDEFINED> instruction: 0xf8dde908
   12668:			; <UNDEFINED> instruction: 0xf7ff90a4
   1266c:	stmdami	sp, {r3, r5, r6, r8, r9, fp, ip, sp, pc}
   12670:	bmi	85aa7c <fputs@plt+0x857020>
   12674:	ldrdcc	pc, [r8], -sl
   12678:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   1267c:	stmdavs	r0, {r8, r9, sl, ip, pc}
   12680:	ldm	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12684:	stmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12688:	stmia	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1268c:	tstcs	r1, r5, lsl #16
   12690:			; <UNDEFINED> instruction: 0xf8da4a1a
   12694:	stmdapl	r0!, {r3, ip, sp}
   12698:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1269c:	stmia	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   126a0:	ldmdblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   126a4:	andeq	r0, r0, ip, ror #4
   126a8:			; <UNDEFINED> instruction: 0x000145b0
   126ac:	andeq	r8, r2, lr, ror #7
   126b0:	andeq	r4, r1, r0, lsl #10
   126b4:	andeq	r8, r2, r2, lsl #7
   126b8:	muleq	r1, r6, r3
   126bc:	andeq	r4, r1, r6, asr #6
   126c0:	andeq	r4, r1, r2, lsr #11
   126c4:	andeq	r4, r1, lr, asr #9
   126c8:	strdeq	r4, [r1], -r2
   126cc:	andeq	r4, r1, r2, lsr #7
   126d0:	andeq	r4, r1, r6, asr r5
   126d4:	andeq	r4, r1, r6, lsr r3
   126d8:	andeq	r4, r1, ip, lsr #9
   126dc:	andeq	r4, r1, ip, ror r1
   126e0:			; <UNDEFINED> instruction: 0x000143bc
   126e4:	andeq	r4, r1, r0, lsl #7
   126e8:	andeq	r4, r1, r2, ror r4
   126ec:	andeq	r4, r1, r4, asr r5
   126f0:	andeq	r4, r1, r2, lsl #10
   126f4:	ldrdeq	r4, [r1], -r6
   126f8:	andeq	r4, r1, r6, asr #8
   126fc:	strdeq	r4, [r1], -ip
   12700:	svcmi	0x00f0e92d
   12704:			; <UNDEFINED> instruction: 0xf8dfb0eb
   12708:			; <UNDEFINED> instruction: 0xac267b50
   1270c:	blcc	1350a90 <fputs@plt+0x134d034>
   12710:	ldrbtmi	r4, [pc], #-1541	; 12718 <fputs@plt+0xecbc>
   12714:	bllt	1250a98 <fputs@plt+0x124d03c>
   12718:	strtmi	r4, [r0], -lr, lsl #12
   1271c:	rsccs	r5, r8, #16449536	; 0xfb0000
   12720:	ldrbtmi	r2, [fp], #256	; 0x100
   12724:	cmnls	r9, #1769472	; 0x1b0000
   12728:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1272c:	svc	0x0010f7f0
   12730:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12734:	vhadd.u32	q11, q3, <illegal reg q10.5>
   12738:	eorvc	r0, r3, r3, asr #7
   1273c:			; <UNDEFINED> instruction: 0xf0002d00
   12740:			; <UNDEFINED> instruction: 0xf8df827e
   12744:	strtmi	r1, [r8], -r0, lsr #22
   12748:			; <UNDEFINED> instruction: 0xf7f04479
   1274c:	strmi	lr, [r7], -r4, lsr #31
   12750:			; <UNDEFINED> instruction: 0xf0002800
   12754:	andcs	r8, r2, #-805306366	; 0xd0000002
   12758:			; <UNDEFINED> instruction: 0xf7f02100
   1275c:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   12760:	orrshi	pc, r7, r0, asr #5
   12764:			; <UNDEFINED> instruction: 0xf7f04638
   12768:	cdpne	15, 0, cr14, cr3, cr14, {5}
   1276c:	vsubw.s8	<illegal reg q12.5>, q0, d7
   12770:	andcs	r8, r0, #144, 2	; 0x24
   12774:			; <UNDEFINED> instruction: 0x46114638
   12778:	svc	0x004ef7f0
   1277c:	vmlal.s8	q9, d0, d0
   12780:	blls	1f2da8 <fputs@plt+0x1ef34c>
   12784:	vqrdmlah.s<illegal width 8>	q9, q0, <illegal reg q7.5>
   12788:	blls	1f30c4 <fputs@plt+0x1ef668>
   1278c:			; <UNDEFINED> instruction: 0x060ff013
   12790:	andhi	pc, r1, #64	; 0x40
   12794:	svc	0x008af7f0
   12798:	strmi	sl, [r0], r8, asr #26
   1279c:			; <UNDEFINED> instruction: 0xf7f06420
   127a0:			; <UNDEFINED> instruction: 0x4601efd4
   127a4:			; <UNDEFINED> instruction: 0xf7f14640
   127a8:			; <UNDEFINED> instruction: 0xf8dfe8ee
   127ac:			; <UNDEFINED> instruction: 0x46201abc
   127b0:			; <UNDEFINED> instruction: 0xf7fe4479
   127b4:	strtmi	pc, [r8], -r3, asr #25
   127b8:	rsbcs	r4, r0, #61865984	; 0x3b00000
   127bc:			; <UNDEFINED> instruction: 0xf7f12101
   127c0:	stmdacs	r0!, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}^
   127c4:			; <UNDEFINED> instruction: 0x81a5f040
   127c8:	svc	0x0070f7f0
   127cc:	ldmvc	sl, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   127d0:			; <UNDEFINED> instruction: 0xf7f04681
   127d4:	blge	188e6c4 <fputs@plt+0x188ac68>
   127d8:	strmi	r9, [r1], -r8, lsl #6
   127dc:			; <UNDEFINED> instruction: 0xf7f14648
   127e0:			; <UNDEFINED> instruction: 0x4641e8d2
   127e4:	strbmi	r2, [r8], -ip, asr #4
   127e8:	mcr	7, 7, pc, cr4, cr0, {7}	; <UNPREDICTABLE>
   127ec:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
   127f0:			; <UNDEFINED> instruction: 0x46484632
   127f4:			; <UNDEFINED> instruction: 0xf7f04651
   127f8:			; <UNDEFINED> instruction: 0x4648ef1c
   127fc:	stm	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12800:	andcs	r4, r1, #51380224	; 0x3100000
   12804:			; <UNDEFINED> instruction: 0xf7fe4620
   12808:	strtmi	pc, [r0], -r3, ror #24
   1280c:			; <UNDEFINED> instruction: 0xff24f7fe
   12810:	ldrbmi	r4, [r0], -r9, lsr #12
   12814:			; <UNDEFINED> instruction: 0xf7f02214
   12818:			; <UNDEFINED> instruction: 0xb3b8edf4
   1281c:	bcc	1350ba0 <fputs@plt+0x134d144>
   12820:			; <UNDEFINED> instruction: 0xf8df4620
   12824:			; <UNDEFINED> instruction: 0xf8df2a4c
   12828:	ldrbtmi	r1, [fp], #-2636	; 0xfffff5b4
   1282c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   12830:	stc2	7, cr15, [r4], {254}	; 0xfe
   12834:	ldreq	pc, [r5, #-111]	; 0xffffff91
   12838:	bne	f50bbc <fputs@plt+0xf4d160>
   1283c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   12840:	ldc2l	7, cr15, [ip], #-1016	; 0xfffffc08
   12844:	bcs	d50bc8 <fputs@plt+0xd4d16c>
   12848:			; <UNDEFINED> instruction: 0xf8df447a
   1284c:			; <UNDEFINED> instruction: 0x46201a34
   12850:			; <UNDEFINED> instruction: 0xf7fe4479
   12854:	blvs	ff851a28 <fputs@plt+0xff84dfcc>
   12858:	svc	0x00f2f7f0
   1285c:			; <UNDEFINED> instruction: 0xf7f04638
   12860:	blvs	188e0d0 <fputs@plt+0x188a674>
   12864:			; <UNDEFINED> instruction: 0xf7fe6ae0
   12868:			; <UNDEFINED> instruction: 0xf8dffccb
   1286c:			; <UNDEFINED> instruction: 0xf8df2a18
   12870:	ldrbtmi	r3, [sl], #-2540	; 0xfffff614
   12874:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12878:	subsmi	r9, sl, r9, ror #22
   1287c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12880:	strbthi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
   12884:	rsblt	r4, fp, r8, lsr #12
   12888:	svchi	0x00f0e8bd
   1288c:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12890:			; <UNDEFINED> instruction: 0xf8df4620
   12894:			; <UNDEFINED> instruction: 0xf8df29f8
   12898:	ldrbtmi	r1, [fp], #-2552	; 0xfffff608
   1289c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   128a0:	mcrr2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   128a4:			; <UNDEFINED> instruction: 0x209cf8d4
   128a8:	cmpmi	r3, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   128ac:	movteq	pc, #53957	; 0xd2c5	; <UNPREDICTABLE>
   128b0:	mulle	ip, sl, r2
   128b4:			; <UNDEFINED> instruction: 0xf8dfa955
   128b8:	ldrdls	r2, [r0, -ip]
   128bc:			; <UNDEFINED> instruction: 0xf8df4643
   128c0:	ldrbtmi	r1, [sl], #-2520	; 0xfffff628
   128c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   128c8:	ldc2	7, cr15, [r8], #-1016	; 0xfffffc08
   128cc:			; <UNDEFINED> instruction: 0xf8d4e7b2
   128d0:	vqadd.s8	d18, d22, d28
   128d4:			; <UNDEFINED> instruction: 0xf6c67373
   128d8:	addsmi	r4, sl, #116, 6	; 0xd0000001
   128dc:			; <UNDEFINED> instruction: 0xf8dfd1ea
   128e0:	bge	156cfd8 <fputs@plt+0x156957c>
   128e4:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   128e8:	ldrbtmi	r4, [lr], #-1603	; 0xfffff9bd
   128ec:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
   128f0:	ldrtmi	r4, [r2], -r0, lsr #12
   128f4:	stc2	7, cr15, [r2], #-1016	; 0xfffffc08
   128f8:	umlalpl	pc, r0, r4, r8	; <UNPREDICTABLE>
   128fc:	andle	r2, sp, r1, lsl #26
   12900:	umlalcc	pc, r1, r4, r8	; <UNPREDICTABLE>
   12904:	ldmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12908:			; <UNDEFINED> instruction: 0xf8df4620
   1290c:	movwls	r1, #2460	; 0x99c
   12910:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   12914:			; <UNDEFINED> instruction: 0xf7fe462b
   12918:	usad8	fp, r1, ip
   1291c:	umlalcs	pc, r1, r4, r8	; <UNPREDICTABLE>
   12920:	stmdbcs	r1, {r0, r4, r6, r9, sl, fp, ip}
   12924:	stmiale	sp!, {r0, r1, r4, r9, sl, lr}^
   12928:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1292c:	strtmi	r4, [r0], -fp, lsr #12
   12930:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
   12934:			; <UNDEFINED> instruction: 0xf7fe4632
   12938:	ldmib	r4, {r0, sl, fp, ip, sp, lr, pc}^
   1293c:	movwcs	r0, #304	; 0x130
   12940:	subcs	pc, r0, #68, 4	; 0x40000004
   12944:	andeq	pc, pc, #192, 4
   12948:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1294c:	blx	fe5ce990 <fputs@plt+0xfe5caf34>
   12950:	eorcs	sl, ip, #27648	; 0x6c00
   12954:	strmi	r2, [r0], r0, lsl #2
   12958:			; <UNDEFINED> instruction: 0xf7f04618
   1295c:	strdvs	lr, [r5, #218]	; 0xda
   12960:	stcl	7, cr15, [lr, #960]!	; 0x3c0
   12964:	strbmi	sl, [r9], -pc, lsl #20
   12968:	movweq	lr, #2824	; 0xb08
   1296c:	movwls	r4, #62992	; 0xf610
   12970:	svc	0x0072f7f0
   12974:			; <UNDEFINED> instruction: 0xf0002800
   12978:			; <UNDEFINED> instruction: 0xf8d98451
   1297c:			; <UNDEFINED> instruction: 0x46320010
   12980:	ldrdne	pc, [ip], -r9
   12984:	ldrdpl	pc, [r0], -r9
   12988:			; <UNDEFINED> instruction: 0x3014f8d9
   1298c:	strls	r9, [r1, #-258]	; 0xfffffefe
   12990:	mvnsvs	pc, #12582912	; 0xc00000
   12994:	movweq	lr, #14797	; 0x39cd
   12998:			; <UNDEFINED> instruction: 0xf8d94620
   1299c:			; <UNDEFINED> instruction: 0xf8df3004
   129a0:	movwls	r1, #2320	; 0x910
   129a4:			; <UNDEFINED> instruction: 0xf8d94479
   129a8:			; <UNDEFINED> instruction: 0xf7fe3008
   129ac:			; <UNDEFINED> instruction: 0xf8b4fbc7
   129b0:			; <UNDEFINED> instruction: 0xf8b450cc
   129b4:			; <UNDEFINED> instruction: 0x463200d0
   129b8:	strhcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   129bc:			; <UNDEFINED> instruction: 0xf8dfba6d
   129c0:	blt	1018d98 <fputs@plt+0x101533c>
   129c4:	adclt	fp, sp, #372736	; 0x5b000
   129c8:	addlt	r4, r0, #2030043136	; 0x79000000
   129cc:	stmib	sp, {r0, r1, r3, r4, r7, r9, ip, sp, pc}^
   129d0:	strtmi	r5, [r0], -r0
   129d4:	blx	fecd09d6 <fputs@plt+0xfecccf7a>
   129d8:	ldrhpl	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   129dc:	ldrheq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   129e0:			; <UNDEFINED> instruction: 0xf8b44632
   129e4:	blt	1b5ed3c <fputs@plt+0x1b5b2e0>
   129e8:	stmiane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   129ec:	blt	17012f4 <fputs@plt+0x16fd898>
   129f0:	addlt	fp, r0, #-805306358	; 0xd000000a
   129f4:	addslt	r4, fp, #2030043136	; 0x79000000
   129f8:	andpl	lr, r0, sp, asr #19
   129fc:			; <UNDEFINED> instruction: 0xf7fe4620
   12a00:			; <UNDEFINED> instruction: 0xf8b4fb9d
   12a04:			; <UNDEFINED> instruction: 0xf02330a2
   12a08:	stmiblt	sl, {r0, r9}^
   12a0c:	strble	r0, [r8, #-2010]!	; 0xfffff826
   12a10:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12a14:			; <UNDEFINED> instruction: 0xf8df4632
   12a18:	strtmi	r1, [r0], -r8, lsr #17
   12a1c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12a20:	blx	fe350a22 <fputs@plt+0xfe34cfc6>
   12a24:	strhtpl	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   12a28:			; <UNDEFINED> instruction: 0xf8dfb1cd
   12a2c:			; <UNDEFINED> instruction: 0x462b2898
   12a30:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12a34:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   12a38:			; <UNDEFINED> instruction: 0xf7fe4479
   12a3c:			; <UNDEFINED> instruction: 0xe6f9fb7f
   12a40:	ldrble	r0, [r9, #-2011]	; 0xfffff825
   12a44:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12a48:			; <UNDEFINED> instruction: 0xf8df4620
   12a4c:			; <UNDEFINED> instruction: 0xf8df2884
   12a50:	ldrbtmi	r1, [fp], #-2180	; 0xfffff77c
   12a54:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   12a58:	blx	1c50a5a <fputs@plt+0x1c4cffe>
   12a5c:			; <UNDEFINED> instruction: 0xf8dfe6ea
   12a60:			; <UNDEFINED> instruction: 0x462b2878
   12a64:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12a68:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   12a6c:	ldrbtmi	r9, [r9], #-521	; 0xfffffdf7
   12a70:	blx	1950a72 <fputs@plt+0x194d016>
   12a74:	ldrhtcc	pc, [r4], r4	; <UNPREDICTABLE>
   12a78:	blcs	1b92a4 <fputs@plt+0x1b5848>
   12a7c:			; <UNDEFINED> instruction: 0xf8dfd01b
   12a80:	strtmi	r2, [r0], -r0, ror #16
   12a84:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12a88:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   12a8c:	blx	15d0a8e <fputs@plt+0x15cd032>
   12a90:			; <UNDEFINED> instruction: 0xf8dfe6d0
   12a94:			; <UNDEFINED> instruction: 0xf85b3854
   12a98:	ldrtmi	r5, [r8], -r3
   12a9c:	ldcl	7, cr15, [sl], #960	; 0x3c0
   12aa0:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12aa4:	stmdavs	r8!, {r0, r8, sp}
   12aa8:	ldreq	pc, [r5, #-111]	; 0xffffff91
   12aac:	ldrbtmi	r6, [sl], #-2147	; 0xfffff79d
   12ab0:	mcr	7, 7, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   12ab4:			; <UNDEFINED> instruction: 0xf8dfe6d5
   12ab8:			; <UNDEFINED> instruction: 0x46201838
   12abc:	ldrbtmi	r9, [r9], #-521	; 0xfffffdf7
   12ac0:	blx	f50ac2 <fputs@plt+0xf4d066>
   12ac4:	ldrhtcc	pc, [r8], r4	; <UNPREDICTABLE>
   12ac8:	blcs	792f4 <fputs@plt+0x75898>
   12acc:			; <UNDEFINED> instruction: 0xf8dfd039
   12ad0:	strtmi	r2, [r0], -r4, lsr #16
   12ad4:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12ad8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   12adc:	blx	bd0ade <fputs@plt+0xbcd082>
   12ae0:			; <UNDEFINED> instruction: 0xf8dfe6a8
   12ae4:			; <UNDEFINED> instruction: 0x46323818
   12ae8:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12aec:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   12af0:			; <UNDEFINED> instruction: 0xf7fe4479
   12af4:	ldr	pc, [r5, r3, lsr #22]
   12af8:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12afc:			; <UNDEFINED> instruction: 0xf8df4620
   12b00:			; <UNDEFINED> instruction: 0xf8df2808
   12b04:	ldrbtmi	r1, [fp], #-2056	; 0xfffff7f8
   12b08:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   12b0c:	blx	5d0b0e <fputs@plt+0x5cd0b2>
   12b10:			; <UNDEFINED> instruction: 0xf8dfe690
   12b14:	eorcs	r3, r0, #212, 14	; 0x3500000
   12b18:	ubfxeq	pc, pc, #17, #21
   12b1c:			; <UNDEFINED> instruction: 0xf06f2101
   12b20:			; <UNDEFINED> instruction: 0xf85b0515
   12b24:	ldrbtmi	r3, [r8], #-3
   12b28:			; <UNDEFINED> instruction: 0xf7f0681b
   12b2c:			; <UNDEFINED> instruction: 0xf8dfee42
   12b30:	strtmi	r1, [r0], -r4, ror #15
   12b34:			; <UNDEFINED> instruction: 0xf7fe4479
   12b38:			; <UNDEFINED> instruction: 0xf8dffb01
   12b3c:	ldrbtmi	r2, [sl], #-2012	; 0xfffff824
   12b40:			; <UNDEFINED> instruction: 0xf8dfe683
   12b44:			; <UNDEFINED> instruction: 0x462017d8
   12b48:	ldrbtmi	r9, [r9], #-521	; 0xfffffdf7
   12b4c:	blx	ffdd0b4c <fputs@plt+0xffdcd0f0>
   12b50:			; <UNDEFINED> instruction: 0x17ccf8df
   12b54:	ldrhtcc	pc, [r6], r4	; <UNPREDICTABLE>
   12b58:	bls	2643e0 <fputs@plt+0x260984>
   12b5c:			; <UNDEFINED> instruction: 0xf7fe4479
   12b60:			; <UNDEFINED> instruction: 0xf8dffaed
   12b64:			; <UNDEFINED> instruction: 0xf8d417c0
   12b68:	strtmi	r3, [r0], -ip, lsr #1
   12b6c:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
   12b70:	blx	ff950b70 <fputs@plt+0xff94d114>
   12b74:			; <UNDEFINED> instruction: 0xf8d49a07
   12b78:	bl	fecdee10 <fputs@plt+0xfecdb3b4>
   12b7c:	bls	25a80c <fputs@plt+0x256db0>
   12b80:			; <UNDEFINED> instruction: 0xf8dfd01b
   12b84:	strtmi	r2, [r0], -r4, lsr #15
   12b88:	sbfxne	pc, pc, #17, #1
   12b8c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   12b90:	blx	ff550b90 <fputs@plt+0xff54d134>
   12b94:			; <UNDEFINED> instruction: 0xf8dfe64e
   12b98:	andscs	r3, lr, #80, 14	; 0x1400000
   12b9c:			; <UNDEFINED> instruction: 0x0790f8df
   12ba0:			; <UNDEFINED> instruction: 0xf85b2101
   12ba4:	ldrbtmi	r5, [r8], #-3
   12ba8:			; <UNDEFINED> instruction: 0xf7f0682b
   12bac:	ldrb	lr, [r4, -r2, lsl #28]!
   12bb0:			; <UNDEFINED> instruction: 0x3734f8df
   12bb4:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12bb8:			; <UNDEFINED> instruction: 0xf8dfe772
   12bbc:			; <UNDEFINED> instruction: 0x46201778
   12bc0:	ldrbtmi	r9, [r9], #-521	; 0xfffffdf7
   12bc4:	blx	feed0bc4 <fputs@plt+0xfeecd168>
   12bc8:	ldrhtne	pc, [r8], r4	; <UNPREDICTABLE>
   12bcc:	ldrhtvs	pc, [r6], r4	; <UNPREDICTABLE>
   12bd0:	ldrhtcc	pc, [r4], r4	; <UNPREDICTABLE>
   12bd4:	ldrhteq	pc, [r2], r4	; <UNPREDICTABLE>
   12bd8:	blx	1b9406 <fputs@plt+0x1b59aa>
   12bdc:	addmi	r3, r3, #67108864	; 0x4000000
   12be0:			; <UNDEFINED> instruction: 0xf8dfd00a
   12be4:			; <UNDEFINED> instruction: 0x46032754
   12be8:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
   12bec:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   12bf0:			; <UNDEFINED> instruction: 0xf7fe4479
   12bf4:	ldr	pc, [sp], -r3, lsr #21
   12bf8:			; <UNDEFINED> instruction: 0x1744f8df
   12bfc:	andls	r4, r9, #32, 12	; 0x2000000
   12c00:			; <UNDEFINED> instruction: 0xf7fe4479
   12c04:			; <UNDEFINED> instruction: 0xf8b4fa9b
   12c08:	bls	25eed0 <fputs@plt+0x25b474>
   12c0c:	eorle	r2, r5, r1, lsl #22
   12c10:			; <UNDEFINED> instruction: 0x2730f8df
   12c14:			; <UNDEFINED> instruction: 0xf8df4620
   12c18:	ldrbtmi	r1, [sl], #-1840	; 0xfffff8d0
   12c1c:			; <UNDEFINED> instruction: 0xf7fe4479
   12c20:	str	pc, [r7], -sp, lsl #21
   12c24:			; <UNDEFINED> instruction: 0x36c0f8df
   12c28:			; <UNDEFINED> instruction: 0xf8df2215
   12c2c:	tstcs	r1, r0, lsr #14
   12c30:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12c34:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
   12c38:	ldc	7, cr15, [sl, #960]!	; 0x3c0
   12c3c:			; <UNDEFINED> instruction: 0xf8dfe72d
   12c40:	andscs	r3, r7, #168, 12	; 0xa800000
   12c44:			; <UNDEFINED> instruction: 0x0708f8df
   12c48:			; <UNDEFINED> instruction: 0xf06f2101
   12c4c:			; <UNDEFINED> instruction: 0xf85b0515
   12c50:	ldrbtmi	r3, [r8], #-3
   12c54:			; <UNDEFINED> instruction: 0xf7f0681b
   12c58:	str	lr, [r2], -ip, lsr #27
   12c5c:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   12c60:	andls	r4, r9, #32, 12	; 0x2000000
   12c64:			; <UNDEFINED> instruction: 0xf7fe4479
   12c68:			; <UNDEFINED> instruction: 0xf8b4fa69
   12c6c:			; <UNDEFINED> instruction: 0xf8b410b8
   12c70:			; <UNDEFINED> instruction: 0xf8b4c0b6
   12c74:			; <UNDEFINED> instruction: 0xf8b460b4
   12c78:			; <UNDEFINED> instruction: 0xf8d430b0
   12c7c:	blx	312f26 <fputs@plt+0x30f4ca>
   12c80:	bls	26b08c <fputs@plt+0x267630>
   12c84:	movteq	lr, #15105	; 0x3b01
   12c88:	andle	r4, sl, r3, lsl #5
   12c8c:			; <UNDEFINED> instruction: 0x26c8f8df
   12c90:			; <UNDEFINED> instruction: 0xf8df4603
   12c94:	strtmi	r1, [r0], -r8, asr #13
   12c98:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   12c9c:	blx	13d0c9c <fputs@plt+0x13cd240>
   12ca0:			; <UNDEFINED> instruction: 0xf8dfe5c8
   12ca4:			; <UNDEFINED> instruction: 0x462016bc
   12ca8:			; <UNDEFINED> instruction: 0xf7fe4479
   12cac:			; <UNDEFINED> instruction: 0xf8dffa47
   12cb0:			; <UNDEFINED> instruction: 0x462016b4
   12cb4:			; <UNDEFINED> instruction: 0xf7fe4479
   12cb8:			; <UNDEFINED> instruction: 0xf8b4fa41
   12cbc:	stmiblt	fp, {r1, r2, r4, r5, r7, ip, sp}
   12cc0:	blvs	8cad3c <fputs@plt+0x8c72e0>
   12cc4:			; <UNDEFINED> instruction: 0x63206090
   12cc8:			; <UNDEFINED> instruction: 0x463b3014
   12ccc:	tstcs	r1, r0, lsl r2
   12cd0:	mcr	7, 3, pc, cr4, cr0, {7}	; <UNPREDICTABLE>
   12cd4:			; <UNDEFINED> instruction: 0xf0402810
   12cd8:			; <UNDEFINED> instruction: 0xf8b4822b
   12cdc:	strcc	r2, [r1, #-182]	; 0xffffff4a
   12ce0:	andle	r4, ip, #1342177289	; 0x50000009
   12ce4:	andcs	r2, r1, r4, lsr #2
   12ce8:	ldc	7, cr15, [r8], {240}	; 0xf0
   12cec:			; <UNDEFINED> instruction: 0xf0002800
   12cf0:	bvs	ff8f3600 <fputs@plt+0xff8efba4>
   12cf4:	mvnle	r2, r0, lsl #22
   12cf8:	andeq	lr, fp, r4, asr #19
   12cfc:	cdpge	7, 3, cr14, cr15, cr4, {7}
   12d00:	eorcs	r4, r0, #61865984	; 0x3b00000
   12d04:	ldrtmi	r2, [r0], -r1, lsl #2
   12d08:	mcr	7, 2, pc, cr8, cr0, {7}	; <UNPREDICTABLE>
   12d0c:	strmi	r2, [r5], -r0, lsr #16
   12d10:	eorshi	pc, r5, #64	; 0x40
   12d14:			; <UNDEFINED> instruction: 0xf7fe4620
   12d18:			; <UNDEFINED> instruction: 0x2100fcb3
   12d1c:			; <UNDEFINED> instruction: 0xf7fe4620
   12d20:			; <UNDEFINED> instruction: 0x4631f9fd
   12d24:	stcvs	6, cr4, [r0], #-168	; 0xffffff58
   12d28:	mcrr	7, 15, pc, r4, cr0	; <UNPREDICTABLE>
   12d2c:	stmdbge	r3, {r1, r3, r5, r9, fp, sp, pc}^
   12d30:	blvs	ff81b978 <fputs@plt+0xff817f1c>
   12d34:	mcrr2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   12d38:	strtmi	r2, [r0], -r0, lsl #2
   12d3c:			; <UNDEFINED> instruction: 0xf9eef7fe
   12d40:	vmlscs.f32	s12, s1, s13
   12d44:	adcshi	pc, r4, r0
   12d48:			; <UNDEFINED> instruction: 0x361cf8df
   12d4c:	movwls	r4, #38011	; 0x947b
   12d50:			; <UNDEFINED> instruction: 0x3618f8df
   12d54:	movwls	r4, #50299	; 0xc47b
   12d58:			; <UNDEFINED> instruction: 0x3614f8df
   12d5c:	movwls	r4, #54395	; 0xd47b
   12d60:			; <UNDEFINED> instruction: 0x07da6a33
   12d64:	bls	348180 <fputs@plt+0x344724>
   12d68:	andls	r7, r9, #835584	; 0xcc000
   12d6c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   12d70:	ldmibvs	r5!, {r0, r1, r4, r5, r8, ip, sp, lr}^
   12d74:			; <UNDEFINED> instruction: 0xf8df4620
   12d78:	strcc	r1, [r1, #-1532]	; 0xfffffa04
   12d7c:	blls	26d34c <fputs@plt+0x2698f0>
   12d80:			; <UNDEFINED> instruction: 0x012d4479
   12d84:	strls	r6, [r0, #-53]	; 0xffffffcb
   12d88:			; <UNDEFINED> instruction: 0xf9d8f7fe
   12d8c:			; <UNDEFINED> instruction: 0xf0336a33
   12d90:			; <UNDEFINED> instruction: 0xf0400201
   12d94:	ldrbeq	r8, [fp, r2, asr #3]
   12d98:			; <UNDEFINED> instruction: 0xf8d4d510
   12d9c:	ldmdbvs	r3!, {r2, r3, r5, r7, sp}^
   12da0:	mulle	fp, sl, r2
   12da4:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   12da8:			; <UNDEFINED> instruction: 0xf8df223b
   12dac:	smlabtcs	r1, ip, r5, r0
   12db0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12db4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   12db8:	ldcl	7, cr15, [sl], #960	; 0x3c0
   12dbc:	strtmi	r2, [r0], -r0, lsl #2
   12dc0:			; <UNDEFINED> instruction: 0xf9acf7fe
   12dc4:	blcs	2ce98 <fputs@plt+0x2943c>
   12dc8:			; <UNDEFINED> instruction: 0xf04fd06e
   12dcc:	teqcs	r0, r0, lsl #18
   12dd0:			; <UNDEFINED> instruction: 0xf7f02001
   12dd4:	strmi	lr, [r5], -r4, lsr #23
   12dd8:			; <UNDEFINED> instruction: 0xf0002800
   12ddc:	ldmvs	r3!, {r2, r3, r6, r7, r8, pc}^
   12de0:			; <UNDEFINED> instruction: 0xf0002b00
   12de4:	ldmdbvs	r3!, {r2, r3, r4, r5, r6, r8, pc}
   12de8:	teqvs	r0, r8, asr r0
   12dec:	beq	84f208 <fputs@plt+0x84b7ac>
   12df0:	andscs	r4, r0, #61865984	; 0x3b00000
   12df4:	ldrbmi	r2, [r0], -r1, lsl #2
   12df8:	ldcl	7, cr15, [r0, #960]	; 0x3c0
   12dfc:			; <UNDEFINED> instruction: 0x46032810
   12e00:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
   12e04:			; <UNDEFINED> instruction: 0xf1056c21
   12e08:			; <UNDEFINED> instruction: 0xf1090210
   12e0c:			; <UNDEFINED> instruction: 0x46900910
   12e10:	andne	lr, sl, sp, asr #19
   12e14:	blvs	ff824760 <fputs@plt+0xff820d04>
   12e18:	blx	ff6d0e1a <fputs@plt+0xff6cd3be>
   12e1c:	ldrbmi	r9, [r1], -fp, lsl #22
   12e20:	ldrmi	r9, [sl], -sl, lsl #16
   12e24:	bl	ff1d0dec <fputs@plt+0xff1cd390>
   12e28:	ldfeqd	f7, [pc], {5}
   12e2c:	subscs	r4, sl, r2, asr #12
   12e30:	stcvc	3, cr2, [r9], #-0
   12e34:	cdpeq	0, 5, cr15, cr10, cr15, {2}
   12e38:	ands	pc, r0, r5, lsl #17
   12e3c:	ldrmi	r4, [r4, #1027]	; 0x403
   12e40:			; <UNDEFINED> instruction: 0xf040b2db
   12e44:	addsmi	r8, r9, #1073741842	; 0x40000012
   12e48:	strtvc	r7, [r9], #-3178	; 0xfffff396
   12e4c:	tsthi	r9, r0	; <UNPREDICTABLE>
   12e50:			; <UNDEFINED> instruction: 0xf63f2a06
   12e54:	ldm	pc, {r0, r1, r2, r3, r5, r6, r7, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   12e58:	stmiage	r1, {r1, ip, sp, lr, pc}^
   12e5c:	svcvs	0x008499cb
   12e60:			; <UNDEFINED> instruction: 0xf8df0004
   12e64:	ldrbtmi	r8, [r8], #1304	; 0x518
   12e68:	ldrcs	pc, [r4, #-2271]	; 0xfffff721
   12e6c:	stmibvs	r8!, {r8, sp}^
   12e70:	ldrbtmi	r4, [sl], #-1547	; 0xfffff9f5
   12e74:	and	r3, r1, r4, lsl r2
   12e78:	stcne	8, cr15, [ip], {18}
   12e7c:			; <UNDEFINED> instruction: 0xf0004288
   12e80:	movwcc	r8, #4401	; 0x1131
   12e84:	blcs	25f6bc <fputs@plt+0x25bc60>
   12e88:			; <UNDEFINED> instruction: 0xf8dfd1f6
   12e8c:			; <UNDEFINED> instruction: 0x4643045c
   12e90:	ldrbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   12e94:			; <UNDEFINED> instruction: 0xf85b2101
   12e98:	ldrbtmi	r0, [sl], #-0
   12e9c:			; <UNDEFINED> instruction: 0xf7f06800
   12ea0:	ldmdavs	r3!, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   12ea4:	ldmle	r2, {r0, r1, r3, r6, r8, sl, lr}
   12ea8:	mcrcs	8, 0, r6, cr0, cr6, {5}
   12eac:	svcge	0x0058f47f
   12eb0:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   12eb4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   12eb8:			; <UNDEFINED> instruction: 0xf940f7fe
   12ebc:	ldrtmi	r9, [fp], -r8, lsl #16
   12ec0:	tstcs	r1, r0, lsr #4
   12ec4:	stcl	7, cr15, [sl, #-960]!	; 0xfffffc40
   12ec8:	strmi	r2, [r5], -r0, lsr #16
   12ecc:	msrhi	SPSR_fs, r0, asr #32
   12ed0:			; <UNDEFINED> instruction: 0xf7f04638
   12ed4:	blls	20debc <fputs@plt+0x20a460>
   12ed8:			; <UNDEFINED> instruction: 0xf0404283
   12edc:	mrcge	1, 1, r8, cr7, cr10, {3}
   12ee0:	sfmvs	f2, 4, [r0], #-0
   12ee4:			; <UNDEFINED> instruction: 0xf7f04631
   12ee8:			; <UNDEFINED> instruction: 0x6c20eba4
   12eec:	ldc	7, cr15, [r4, #-960]	; 0xfffffc40
   12ef0:	strtmi	r2, [r0], -r0, lsl #2
   12ef4:			; <UNDEFINED> instruction: 0xf912f7fe
   12ef8:	stcls	6, cr4, [r8, #-172]	; 0xffffff54
   12efc:	strtmi	r6, [sl], -r0, ror #23
   12f00:			; <UNDEFINED> instruction: 0xf7fe4629
   12f04:	strtmi	pc, [r8], -r5, ror #22
   12f08:	andscs	r4, r4, #51380224	; 0x3100000
   12f0c:	b	1e50ed4 <fputs@plt+0x1e4d478>
   12f10:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12f14:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
   12f18:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12f1c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   12f20:			; <UNDEFINED> instruction: 0xf90cf7fe
   12f24:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12f28:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   12f2c:			; <UNDEFINED> instruction: 0xf906f7fe
   12f30:	strbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12f34:	str	r4, [r8], #1146	; 0x47a
   12f38:			; <UNDEFINED> instruction: 0xf8df8a6a
   12f3c:			; <UNDEFINED> instruction: 0x07d1345c
   12f40:			; <UNDEFINED> instruction: 0xf140447b
   12f44:			; <UNDEFINED> instruction: 0xf8df80b0
   12f48:	ldrbtmi	r2, [sl], #-1108	; 0xfffffbac
   12f4c:	strtmi	r9, [r0], -r1, lsl #6
   12f50:			; <UNDEFINED> instruction: 0xf8df69eb
   12f54:	movwls	r1, #1100	; 0x44c
   12f58:	stmdbvs	fp!, {r0, r3, r4, r5, r6, sl, lr}^
   12f5c:			; <UNDEFINED> instruction: 0xf8eef7fe
   12f60:			; <UNDEFINED> instruction: 0xf8dfe79f
   12f64:	ldrbtmi	r3, [fp], #-1088	; 0xfffffbc0
   12f68:	ldrbeq	r8, [r0, sl, ror #20]
   12f6c:	addhi	pc, r3, r0, asr #2
   12f70:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12f74:	movwls	r4, #5242	; 0x147a
   12f78:	stmibvs	fp!, {r5, r9, sl, lr}^
   12f7c:	strtne	pc, [ip], #-2271	; 0xfffff721
   12f80:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   12f84:			; <UNDEFINED> instruction: 0xf7fe696b
   12f88:			; <UNDEFINED> instruction: 0xe78af8d9
   12f8c:	strtcc	pc, [r0], #-2271	; 0xfffff721
   12f90:	movwls	r4, #5243	; 0x147b
   12f94:	stmibvs	fp!, {r5, r9, sl, lr}^
   12f98:	ldrne	pc, [r8], #-2271	; 0xfffff721
   12f9c:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   12fa0:	movwcs	lr, #22997	; 0x59d5
   12fa4:			; <UNDEFINED> instruction: 0xf8caf7fe
   12fa8:			; <UNDEFINED> instruction: 0xf8dfe77b
   12fac:			; <UNDEFINED> instruction: 0xf06f340c
   12fb0:	ldrbtmi	r0, [fp], #-2069	; 0xfffff7eb
   12fb4:	ldrbeq	r8, [r5, sl, ror #20]
   12fb8:			; <UNDEFINED> instruction: 0xf8dfd560
   12fbc:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
   12fc0:			; <UNDEFINED> instruction: 0x462049ff
   12fc4:			; <UNDEFINED> instruction: 0xf7fe4479
   12fc8:			; <UNDEFINED> instruction: 0x2100f8b9
   12fcc:			; <UNDEFINED> instruction: 0xf7fe4620
   12fd0:			; <UNDEFINED> instruction: 0xf1b8f8a5
   12fd4:			; <UNDEFINED> instruction: 0xf43f0f00
   12fd8:	strt	sl, [fp], #-3940	; 0xfffff09c
   12fdc:			; <UNDEFINED> instruction: 0x46204af9
   12fe0:			; <UNDEFINED> instruction: 0xf06f49f9
   12fe4:	ldrbtmi	r0, [sl], #-1301	; 0xfffffaeb
   12fe8:			; <UNDEFINED> instruction: 0xf7fe4479
   12fec:	strt	pc, [r3], #-2215	; 0xfffff759
   12ff0:	ldrbtmi	r4, [fp], #-3062	; 0xfffff40a
   12ff4:			; <UNDEFINED> instruction: 0x462049f6
   12ff8:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   12ffc:	movwcs	lr, #22997	; 0x59d5
   13000:			; <UNDEFINED> instruction: 0xf89cf7fe
   13004:			; <UNDEFINED> instruction: 0xf10369ab
   13008:			; <UNDEFINED> instruction: 0xf028080f
   1300c:	rscvs	r0, fp, pc, lsl #16
   13010:			; <UNDEFINED> instruction: 0xf7f04640
   13014:	adcvs	lr, r8, r4, lsl #24
   13018:			; <UNDEFINED> instruction: 0xf43f2800
   1301c:	ldrtmi	sl, [fp], -fp, lsl #24
   13020:	tstcs	r1, r2, asr #12
   13024:	ldc	7, cr15, [sl], #960	; 0x3c0
   13028:			; <UNDEFINED> instruction: 0xf0404580
   1302c:	stmiavs	r9!, {r1, r2, r4, r7, pc}
   13030:	stcvs	6, cr4, [r0], #-264	; 0xfffffef8
   13034:			; <UNDEFINED> instruction: 0xf7f044c1
   13038:	stmiavs	sl!, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   1303c:	blvs	ff824950 <fputs@plt+0xff820ef4>
   13040:			; <UNDEFINED> instruction: 0xf7fe4611
   13044:	stmiavs	r9!, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   13048:	andcs	r4, r0, r2, asr #12
   1304c:			; <UNDEFINED> instruction: 0xa01cf8d5
   13050:	cdp2	0, 2, cr15, cr4, cr0, {0}
   13054:			; <UNDEFINED> instruction: 0xf43f4582
   13058:	blmi	fe8fecf0 <fputs@plt+0xfe8fb294>
   1305c:	ldmmi	sp, {r2, r3, r5, r9, sp}^
   13060:			; <UNDEFINED> instruction: 0xf06f2101
   13064:			; <UNDEFINED> instruction: 0xf85b0515
   13068:	ldrbtmi	r3, [r8], #-3
   1306c:			; <UNDEFINED> instruction: 0xf7f0681b
   13070:			; <UNDEFINED> instruction: 0xf7ffeba0
   13074:	bmi	ff642000 <fputs@plt+0xff63e5a4>
   13078:			; <UNDEFINED> instruction: 0xe77c447a
   1307c:	ldrbtmi	r4, [sl], #-2775	; 0xfffff529
   13080:	bcs	1ccf00 <fputs@plt+0x1c94a4>
   13084:	svcge	0x000df63f
   13088:			; <UNDEFINED> instruction: 0xf002e8df
   1308c:	tstne	r6, #491520	; 0x78000
   13090:	andeq	r0, r4, r0, lsl r8
   13094:	movthi	pc, #35039	; 0x88df	; <UNPREDICTABLE>
   13098:			; <UNDEFINED> instruction: 0xe6e544f8
   1309c:	blls	375a4c <fputs@plt+0x371ff0>
   130a0:			; <UNDEFINED> instruction: 0xf53f07d1
   130a4:	bmi	ff3fedec <fputs@plt+0xff3fb390>
   130a8:	smlsldx	r4, pc, sl, r4	; <UNPREDICTABLE>
   130ac:	ldrbtmi	r4, [fp], #-3022	; 0xfffff432
   130b0:	blmi	ff3cce20 <fputs@plt+0xff3c93c4>
   130b4:			; <UNDEFINED> instruction: 0xe76c447b
   130b8:	ldrbtmi	r4, [fp], #-3021	; 0xfffff433
   130bc:	blmi	ff38cf2c <fputs@plt+0xff3894d0>
   130c0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   130c4:			; <UNDEFINED> instruction: 0xe775447b
   130c8:	strtmi	r4, [r0], -fp, asr #21
   130cc:	ldrbtmi	r4, [sl], #-2507	; 0xfffff635
   130d0:			; <UNDEFINED> instruction: 0xf7fe4479
   130d4:			; <UNDEFINED> instruction: 0xe6e4f833
   130d8:	svceq	0x0001f812
   130dc:	stmib	r6, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}^
   130e0:	str	r0, [r3], r3
   130e4:	sfmmi	f2, 2, [r6, #48]	; 0x30
   130e8:	vqdmulh.s<illegal width 8>	d15, d3, d2
   130ec:	stmibmi	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
   130f0:	strtmi	r4, [r0], -r3, asr #12
   130f4:	stmiapl	sl!, {r0, r3, r4, r5, r6, sl, lr}
   130f8:			; <UNDEFINED> instruction: 0xf820f7fe
   130fc:	blmi	1eccc18 <fputs@plt+0x1ec91bc>
   13100:	stmiami	r1, {r1, r5, r9, sp}^
   13104:			; <UNDEFINED> instruction: 0xf06f2101
   13108:			; <UNDEFINED> instruction: 0xf85b0515
   1310c:	ldrbtmi	r3, [r8], #-3
   13110:			; <UNDEFINED> instruction: 0xf7f0681b
   13114:			; <UNDEFINED> instruction: 0xf7ffeb4e
   13118:	ldmdami	r3!, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, pc}^
   1311c:	bmi	feedb528 <fputs@plt+0xfeed7acc>
   13120:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   13124:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   13128:	bl	fe9510f0 <fputs@plt+0xfe94d694>
   1312c:			; <UNDEFINED> instruction: 0xe6326a33
   13130:	eorcs	r4, r2, #111616	; 0x1b400
   13134:			; <UNDEFINED> instruction: 0x210148b6
   13138:	ldreq	pc, [r5, #-111]	; 0xffffff91
   1313c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13140:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   13144:	bl	d5110c <fputs@plt+0xd4d6b0>
   13148:			; <UNDEFINED> instruction: 0x462049b2
   1314c:			; <UNDEFINED> instruction: 0xf7fd4479
   13150:	bmi	fec9312c <fputs@plt+0xfec8f6d0>
   13154:			; <UNDEFINED> instruction: 0xf7ff447a
   13158:	blmi	1901f40 <fputs@plt+0x18fe4e4>
   1315c:	stmiami	pc!, {r3, r5, r9, sp}	; <UNPREDICTABLE>
   13160:			; <UNDEFINED> instruction: 0xf06f2101
   13164:			; <UNDEFINED> instruction: 0xf85b0515
   13168:	ldrbtmi	r3, [r8], #-3
   1316c:			; <UNDEFINED> instruction: 0xf7f0681b
   13170:			; <UNDEFINED> instruction: 0xf7ffeb20
   13174:			; <UNDEFINED> instruction: 0xf06fbb61
   13178:			; <UNDEFINED> instruction: 0xf7ff050b
   1317c:	blmi	16c1ef8 <fputs@plt+0x16be49c>
   13180:	stmiami	r7!, {r1, r5, r9, sp}
   13184:			; <UNDEFINED> instruction: 0xf06f2101
   13188:			; <UNDEFINED> instruction: 0xf85b0515
   1318c:	ldrbtmi	r3, [r8], #-3
   13190:			; <UNDEFINED> instruction: 0xf7f0681b
   13194:	stmibmi	r3!, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
   13198:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1319c:			; <UNDEFINED> instruction: 0xffcef7fd
   131a0:	ldrbtmi	r4, [sl], #-2721	; 0xfffff55f
   131a4:	bllt	14911a8 <fputs@plt+0x148d74c>
   131a8:	eorcs	r4, r2, #80896	; 0x13c00
   131ac:			; <UNDEFINED> instruction: 0x2101489f
   131b0:	ldreq	pc, [r5, #-111]	; 0xffffff91
   131b4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   131b8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   131bc:	b	ffe51184 <fputs@plt+0xffe4d728>
   131c0:			; <UNDEFINED> instruction: 0x4620499b
   131c4:			; <UNDEFINED> instruction: 0xf7fd4479
   131c8:	bmi	fe6d30b4 <fputs@plt+0xfe6cf658>
   131cc:			; <UNDEFINED> instruction: 0xf7ff447a
   131d0:	blmi	1181ec8 <fputs@plt+0x117e46c>
   131d4:	ldmmi	r8, {r0, r1, r5, r9, sp}
   131d8:			; <UNDEFINED> instruction: 0xf06f2101
   131dc:			; <UNDEFINED> instruction: 0xf85b0515
   131e0:	ldrbtmi	r3, [r8], #-3
   131e4:			; <UNDEFINED> instruction: 0xf7f0681b
   131e8:	ldmibmi	r4, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
   131ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   131f0:			; <UNDEFINED> instruction: 0xffa4f7fd
   131f4:	ldrbtmi	r4, [sl], #-2706	; 0xfffff56e
   131f8:	bllt	a111fc <fputs@plt+0xa0d7a0>
   131fc:			; <UNDEFINED> instruction: 0x46204991
   13200:	ldreq	pc, [r5, #-111]	; 0xffffff91
   13204:			; <UNDEFINED> instruction: 0xf7fd4479
   13208:	stmibmi	pc, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1320c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13210:			; <UNDEFINED> instruction: 0xff94f7fd
   13214:	ldrbtmi	r4, [sl], #-2701	; 0xfffff573
   13218:	bllt	61121c <fputs@plt+0x60d7c0>
   1321c:			; <UNDEFINED> instruction: 0x5010f8d9
   13220:			; <UNDEFINED> instruction: 0xf8d94620
   13224:			; <UNDEFINED> instruction: 0xf8d9100c
   13228:			; <UNDEFINED> instruction: 0xf8d92000
   1322c:	strls	r3, [r3, #-20]	; 0xffffffec
   13230:	ldrdpl	pc, [r4], -r9
   13234:	mvnsvs	pc, #12582912	; 0xc00000
   13238:	smlabtcs	r1, sp, r9, lr
   1323c:	stmibmi	r5, {r2, r7, r9, fp, lr}
   13240:	ldrbtmi	r9, [sl], #-772	; 0xfffffcfc
   13244:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   13248:	ldrdcc	pc, [r8], -r9
   1324c:			; <UNDEFINED> instruction: 0xff76f7fd
   13250:	blt	ffc51254 <fputs@plt+0xffc4d7f8>
   13254:	b	ffed121c <fputs@plt+0xffecd7c0>
   13258:	andeq	r8, r2, r6, ror #12
   1325c:	andeq	r0, r0, r4, ror #4
   13260:	andeq	r8, r2, r6, asr r6
   13264:	andeq	r5, r1, r0, asr r9
   13268:	muleq	r1, r0, r4
   1326c:	andeq	r4, r1, lr, asr #9
   13270:	andeq	r3, r1, r8, lsr #26
   13274:	andeq	r4, r1, r2, lsr #9
   13278:	andeq	r4, r1, sl, asr r4
   1327c:	muleq	r1, r8, r3
   13280:	andeq	r4, r1, r0, lsr r9
   13284:	andeq	r8, r2, r6, lsl #10
   13288:	andeq	r4, r1, r2, lsr r4
   1328c:			; <UNDEFINED> instruction: 0x00013cb0
   13290:	andeq	r4, r1, r2, lsr r4
   13294:	muleq	r1, r2, ip
   13298:	ldrdeq	r4, [r1], -sl
   1329c:	andeq	r3, r1, r2, ror #24
   132a0:			; <UNDEFINED> instruction: 0x000149b2
   132a4:	andeq	r3, r1, r4, asr #24
   132a8:	andeq	r4, r1, r2, ror #18
   132ac:	andeq	r4, r1, r2, asr #18
   132b0:	andeq	r4, r1, r8, lsr r8
   132b4:	andeq	r4, r1, r4, asr r8
   132b8:	andeq	r4, r1, r4, asr r8
   132bc:	andeq	r4, r1, ip, lsr #15
   132c0:	ldrdeq	r4, [r1], -lr
   132c4:	andeq	r3, r1, lr, lsl fp
   132c8:	andeq	r4, r1, ip, ror #5
   132cc:	andeq	r4, r1, r6, ror r7
   132d0:	andeq	r3, r1, r0, lsl #22
   132d4:	andeq	r4, r1, r6, lsr #5
   132d8:	andeq	r3, r1, r2, ror #21
   132dc:			; <UNDEFINED> instruction: 0x000142b6
   132e0:	andeq	r3, r1, ip, asr #21
   132e4:	andeq	r4, r1, r2, asr #5
   132e8:	andeq	r0, r0, ip, ror #4
   132ec:	andeq	r3, r1, r6, lsl #25
   132f0:	andeq	r4, r1, lr, lsl #5
   132f4:	andeq	r3, r1, ip, ror sl
   132f8:	muleq	r1, sl, r2
   132fc:	andeq	r3, r1, r6, asr #27
   13300:	andeq	r4, r1, ip, lsl #4
   13304:	andeq	r3, r1, lr, lsr #27
   13308:	andeq	r3, r1, ip, asr #20
   1330c:	strdeq	r4, [r1], -r2
   13310:	andeq	r4, r1, lr, asr #2
   13314:	andeq	r4, r1, r4, ror #2
   13318:	andeq	r4, r1, r2, lsr #1
   1331c:	andeq	r4, r1, sl, lsr #4
   13320:	andeq	r4, r1, r0, asr #4
   13324:	andeq	r4, r1, r6, asr r2
   13328:	andeq	r3, r1, r8, asr #19
   1332c:	andeq	r4, r1, lr, asr r2
   13330:	andeq	r4, r1, sl, ror r0
   13334:	andeq	r4, r1, sl, lsr #4
   13338:	andeq	r3, r1, r6, ror #18
   1333c:	andeq	r4, r1, r4, lsr #4
   13340:	andeq	r4, r1, r4, lsl r2
   13344:	andeq	r3, r1, sl, lsr r9
   13348:	andeq	r4, r1, r0, lsr #4
   1334c:	ldrdeq	r3, [r1], -r4
   13350:	muleq	r1, lr, pc	; <UNPREDICTABLE>
   13354:	ldrdeq	r4, [r1], -r8
   13358:			; <UNDEFINED> instruction: 0x000138bc
   1335c:	andeq	r4, r1, sl, asr #3
   13360:			; <UNDEFINED> instruction: 0x000141bc
   13364:	ldrdeq	r4, [r1], -r8
   13368:	andeq	r3, r1, r8, ror #22
   1336c:	andeq	r3, r1, ip, asr lr
   13370:	andeq	r3, r1, r0, ror lr
   13374:	andeq	r4, r1, r8, lsl #3
   13378:	andeq	r4, r1, r0, lsr #3
   1337c:	andeq	r3, r1, r6, asr sp
   13380:	strdeq	r7, [r2], -r2
   13384:	andeq	r4, r1, r2, asr r2
   13388:	ldrdeq	r4, [r1], -lr
   1338c:	andeq	r4, r1, r6, lsr r2
   13390:	andeq	r3, r1, lr, ror #26
   13394:			; <UNDEFINED> instruction: 0x00013cb4
   13398:	andeq	r3, r1, ip, ror ip
   1339c:	andeq	r3, r1, lr, lsl #25
   133a0:	andeq	r4, r1, ip, asr r1
   133a4:	andeq	r3, r1, r6, asr ip
   133a8:	andeq	r3, r1, r4, ror #24
   133ac:	andeq	r4, r1, sl, lsl #2
   133b0:	andeq	r3, r1, ip, lsr #24
   133b4:	strheq	r4, [r1], -r6
   133b8:	andeq	r3, r1, sl, lsl #24
   133bc:			; <UNDEFINED> instruction: 0x000138be
   133c0:	strdeq	r3, [r1], -ip
   133c4:	ldrdeq	r3, [r1], -r6
   133c8:	andeq	r3, r1, ip, asr #31
   133cc:	andeq	r3, r1, sl, asr #23
   133d0:	ldrdeq	r3, [r1], -r6
   133d4:			; <UNDEFINED> instruction: 0x00013fba
   133d8:	andeq	r3, r1, ip, lsr r8
   133dc:	andeq	r3, r1, r6, lsr r8
   133e0:	andeq	r3, r1, r4, lsr fp
   133e4:	andeq	r3, r1, ip, lsl #16
   133e8:	andeq	r3, r1, lr, lsl fp
   133ec:	andeq	r3, r1, r8, lsl fp
   133f0:	andeq	r3, r1, r2, lsl fp
   133f4:	andeq	r3, r1, r8, lsl #22
   133f8:	strdeq	r3, [r1], -lr
   133fc:	andeq	r3, r1, r4, ror #29
   13400:	andeq	r7, r2, r8, ror r7
   13404:	andeq	r3, r1, r8, ror #31
   13408:	andeq	r3, r1, r2, lsl #29
   1340c:	andeq	r3, r1, r8, lsl #28
   13410:	andeq	r3, r1, r0, lsl #27
   13414:	andeq	r3, r1, ip, asr #22
   13418:	andeq	r3, r1, ip, lsl #21
   1341c:	andeq	r3, r1, lr, lsl #29
   13420:	andeq	r3, r1, r6, asr sp
   13424:	strdeq	r3, [r1], -lr
   13428:	andeq	r3, r1, lr, lsr sl
   1342c:	andeq	r3, r1, ip, lsr #26
   13430:	ldrdeq	r3, [r1], -r4
   13434:	andeq	r3, r1, r4, lsl sl
   13438:	andeq	r3, r1, r2, lsr #30
   1343c:	andeq	r3, r1, sl, lsr #21
   13440:	andeq	r3, r1, sl, ror #19
   13444:	andeq	r3, r1, r4, lsr #30
   13448:	andeq	r3, r1, sl, lsl #21
   1344c:	andeq	r3, r1, sl, asr #19
   13450:	andeq	r3, r1, r2, lsl r3
   13454:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   13458:	bmi	166070 <fputs@plt+0x162614>
   1345c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   13460:	tstlt	r0, r8, lsl r8
   13464:			; <UNDEFINED> instruction: 0xf7ff2100
   13468:	ldrbmi	fp, [r0, -fp, asr #18]!
   1346c:	andeq	r7, r2, ip, lsl r9
   13470:	andeq	r0, r0, r4, ror r2
   13474:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   13478:	stfvcd	f3, [r1, #-64]	; 0xffffffc0
   1347c:	andle	r2, r2, r3, asr r9
   13480:	andseq	pc, r5, pc, rrx
   13484:	stclvc	7, cr4, [r1, #-448]	; 0xfffffe40
   13488:	mvnsle	r2, r4, asr r9
   1348c:	stmdbcs	sp, {r0, r7, r8, sl, fp, ip, sp, lr}^
   13490:	stfvcp	f5, [r1, #984]	; 0x3d8
   13494:	mvnsle	r2, r0, asr r9
   13498:	mlasne	r4, r0, r8, pc	; <UNPREDICTABLE>
   1349c:	mvnle	r2, r3, ror r9
   134a0:	mlasne	r5, r0, r8, pc	; <UNPREDICTABLE>
   134a4:	mvnle	r2, r7, ror #18
   134a8:	mlasne	r6, r0, r8, pc	; <UNPREDICTABLE>
   134ac:	mvnle	r2, r4, ror r9
   134b0:	mlasne	r7, r0, r8, pc	; <UNPREDICTABLE>
   134b4:	mvnle	r2, ip, ror #18
   134b8:	tstcs	r1, r0, lsl r4
   134bc:	ldclvs	12, cr4, [r0], {4}
   134c0:			; <UNDEFINED> instruction: 0xf85d591b
   134c4:	andsvs	r4, r8, r4, lsl #22
   134c8:	ldmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   134cc:	andeq	r7, r2, r2, lsl #18
   134d0:	andeq	r0, r0, r4, ror r2
   134d4:	svclt	0x0018380c
   134d8:	ldrbmi	r2, [r0, -r1]!
   134dc:	vpmax.s8	d20, d12, d29
   134e0:	ldrblt	r0, [r8, #3265]!	; 0xcc1
   134e4:			; <UNDEFINED> instruction: 0x4604447a
   134e8:	bgt	e4d28 <fputs@plt+0xe12cc>
   134ec:	sfmeq	f7, 3, [r0], {204}	; 0xcc
   134f0:	strcs	r2, [ip, #-1856]	; 0xfffff8c0
   134f4:	subgt	pc, r0, r4, asr #17
   134f8:			; <UNDEFINED> instruction: 0xe000f8b2
   134fc:	stmib	r4, {r1, r4, r7, fp, ip, sp, lr}^
   13500:	ldrmi	r7, [sp], -r0, lsl #10
   13504:	vst1.8	{d18}, [pc], r0
   13508:	cmnvs	r0, r0, lsl #7
   1350c:	eoreq	pc, r0, r4, lsl #2
   13510:	mvnscs	r6, r1, lsr #3
   13514:	ands	pc, ip, r4, lsr #17
   13518:	eorcs	r7, r0, #42467328	; 0x2880000
   1351c:	ldrcc	lr, [r1, -r4, asr #19]
   13520:	ldmda	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13524:	blvs	feaae1f0 <fputs@plt+0xfeaaa794>
   13528:	andvc	pc, r0, r4, lsl #10
   1352c:	smlatbvc	r0, r1, r5, pc	; <UNPREDICTABLE>
   13530:			; <UNDEFINED> instruction: 0xf00c463b
   13534:	ldmdbmi	r8, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   13538:	andcs	r6, r8, #40, 24	; 0x2800
   1353c:			; <UNDEFINED> instruction: 0xf7f04479
   13540:	bllt	a4de30 <fputs@plt+0xa4a3d4>
   13544:	movwcs	lr, #51670	; 0xc9d6
   13548:	ldfmis	f2, [r4, #-4]
   1354c:			; <UNDEFINED> instruction: 0xf1431cd7
   13550:	ldrbtmi	r0, [sp], #-1536	; 0xfffffa00
   13554:	ldrbne	r6, [r1, r9, lsr #32]!
   13558:	tsteq	r3, r1	; <UNPREDICTABLE>
   1355c:	bl	1199c88 <fputs@plt+0x119622c>
   13560:	bcs	53568 <fputs@plt+0x4fb0c>
   13564:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   13568:	orrseq	lr, r1, pc, asr #20
   1356c:	strvc	lr, [r0], r1, asr #20
   13570:	streq	lr, [r0, pc, asr #20]!
   13574:	andcs	sp, r0, #12, 22	; 0x3000
   13578:	stmdavs	r1!, {r8, r9, sp}
   1357c:			; <UNDEFINED> instruction: 0xf1433201
   13580:	adcsmi	r0, r2, #0, 6
   13584:			; <UNDEFINED> instruction: 0xf844ba09
   13588:	bl	1cda1a0 <fputs@plt+0x1cd6744>
   1358c:	blle	ffd139b0 <fputs@plt+0xffd0ff54>
   13590:	svclt	0x0000bdf8
   13594:	andeq	r3, r1, r4, lsl #29
   13598:	andeq	r3, r1, r8, lsr lr
   1359c:	ldrdeq	r9, [r3], -r2
   135a0:	stmdavs	r3, {r0, r2, r3, r5, r9, fp, lr}
   135a4:	svcmi	0x00f0e92d
   135a8:	cfldrdne	mvd4, [sp], {122}	; 0x7a
   135ac:	ldmdavs	r1, {r0, r2, r7, ip, sp, pc}
   135b0:	bvc	509b8 <fputs@plt+0x4cf5c>
   135b4:			; <UNDEFINED> instruction: 0xf8dfd046
   135b8:			; <UNDEFINED> instruction: 0xf10090a4
   135bc:			; <UNDEFINED> instruction: 0xf8df0514
   135c0:	strmi	r8, [r6], -r0, lsr #1
   135c4:	ldrbtmi	r4, [r9], #3879	; 0xf27
   135c8:	ldrbtmi	r4, [pc], #-1272	; 135d0 <fputs@plt+0xfb74>
   135cc:	blt	48b68c <fputs@plt+0x487c30>
   135d0:			; <UNDEFINED> instruction: 0xf5b4ba1c
   135d4:	eorsle	r7, fp, #0, 30
   135d8:			; <UNDEFINED> instruction: 0xf5b14421
   135dc:	eorsle	r7, r7, #0, 30
   135e0:	andls	r4, r0, #76546048	; 0x4900000
   135e4:	strtmi	r2, [sl], -r1
   135e8:	svc	0x006ef7ef
   135ec:	ldrtmi	r5, [r4], #-2355	; 0xfffff6cd
   135f0:	blcs	25a6c <fputs@plt+0x22010>
   135f4:	streq	pc, [r0, #-261]!	; 0xfffffefb
   135f8:	ldrdlt	pc, [r8], -r4
   135fc:			; <UNDEFINED> instruction: 0xf8b44479
   13600:	svclt	0x0018e006
   13604:			; <UNDEFINED> instruction: 0xf8944642
   13608:	svclt	0x0008c005
   1360c:	stmdbvc	r4!, {r1, r3, r4, r5, r9, sl, lr}
   13610:	stmib	sp, {r0, sp}^
   13614:	stmib	sp, {r1, r8, r9, fp, sp, lr, pc}^
   13618:			; <UNDEFINED> instruction: 0xf7ef4c00
   1361c:			; <UNDEFINED> instruction: 0xf855ef56
   13620:	mrrcne	12, 1, r3, ip, cr4
   13624:	bmi	487658 <fputs@plt+0x483bfc>
   13628:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   1362c:	ldccs	8, cr15, [r0], {85}	; 0x55
   13630:	andle	r1, r7, r0, asr ip
   13634:	bicle	r2, sl, r0, lsl #18
   13638:			; <UNDEFINED> instruction: 0x461c4611
   1363c:	blmi	34d568 <fputs@plt+0x349b0c>
   13640:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   13644:	andlt	r4, r5, r0, asr r6
   13648:	svcmi	0x00f0e8bd
   1364c:	ldmdalt	lr, {r2, r3, ip, sp, lr, pc}
   13650:			; <UNDEFINED> instruction: 0xf7f02001
   13654:	svclt	0x0000e9e0
   13658:	andeq	r9, r3, ip, ror sp
   1365c:	andeq	r3, r1, r6, asr #27
   13660:	andeq	r3, r1, r0, lsr #27
   13664:			; <UNDEFINED> instruction: 0x00013db6
   13668:			; <UNDEFINED> instruction: 0x00013db0
   1366c:	strdeq	r9, [r3], -ip
   13670:	andeq	r9, r3, r4, ror #25
   13674:	stmdavs	r3, {r0, r1, r2, r4, r9, fp, lr}
   13678:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   1367c:	eorle	r1, r4, sl, asr ip
   13680:			; <UNDEFINED> instruction: 0x4605b470
   13684:			; <UNDEFINED> instruction: 0xf5b3e006
   13688:	andsle	r7, r5, #0, 30
   1368c:	svccc	0x0020f855
   13690:	andsle	r1, r5, ip, asr ip
   13694:	stclne	8, cr6, [r2], #-432	; 0xfffffe50
   13698:	tstlt	r9, r2, lsl r0
   1369c:	blt	701f34 <fputs@plt+0x6fe4d8>
   136a0:			; <UNDEFINED> instruction: 0xf284fab4
   136a4:	strtmi	r1, [r3], #-3678	; 0xfffff1a2
   136a8:			; <UNDEFINED> instruction: 0xf5b60952
   136ac:	svclt	0x00887fff
   136b0:	andeq	pc, r1, #66	; 0x42
   136b4:	rscle	r2, r6, r0, lsl #20
   136b8:	rscscc	pc, pc, pc, asr #32
   136bc:			; <UNDEFINED> instruction: 0x4770bc70
   136c0:			; <UNDEFINED> instruction: 0xf500bc70
   136c4:			; <UNDEFINED> instruction: 0xf00b7000
   136c8:			; <UNDEFINED> instruction: 0xf500bfad
   136cc:			; <UNDEFINED> instruction: 0xf00b7000
   136d0:	svclt	0x0000bfa9
   136d4:	andeq	r9, r3, ip, lsr #25
   136d8:	svclt	0x0018380f
   136dc:	ldrbmi	r2, [r0, -r1]!
   136e0:	svclt	0x00004770
   136e4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   136e8:	stmdblt	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   136ec:	andeq	r3, r1, lr, lsl sp
   136f0:	svcmi	0x00f0e92d
   136f4:	vpush	{s8-s87}
   136f8:	blmi	1436308 <fputs@plt+0x14328ac>
   136fc:	cfldrdmi	mvd4, [r0], {122}	; 0x7a
   13700:	ldmpl	r3, {r4, r6, r8, fp, lr}^
   13704:	ldrbtmi	fp, [ip], #-139	; 0xffffff75
   13708:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   1370c:			; <UNDEFINED> instruction: 0xf04f9309
   13710:	movwcs	r0, #768	; 0x300
   13714:	movwls	r6, #16416	; 0x4020
   13718:			; <UNDEFINED> instruction: 0xf7ef9307
   1371c:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   13720:	blge	147920 <fputs@plt+0x143ec4>
   13724:	ldrdls	pc, [r0, -pc]!	; <UNPREDICTABLE>
   13728:			; <UNDEFINED> instruction: 0xf10d4e48
   1372c:	vmov.32	d8[0], r0
   13730:	blmi	11e1f78 <fputs@plt+0x11de51c>
   13734:			; <UNDEFINED> instruction: 0x811cf8df
   13738:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
   1373c:	ldrbtmi	r4, [r8], #1150	; 0x47e
   13740:	cfmadd32	mvax4, mvfx4, mvfx8, mvfx2
   13744:			; <UNDEFINED> instruction: 0x465c3a90
   13748:	beq	44efb0 <fputs@plt+0x44b554>
   1374c:	andcs	r4, sl, #87031808	; 0x5300000
   13750:			; <UNDEFINED> instruction: 0xf7f04621
   13754:	stmdacs	r0, {r1, r2, r4, r7, fp, sp, lr, pc}
   13758:			; <UNDEFINED> instruction: 0xf8d9dd3f
   1375c:	bge	15f764 <fputs@plt+0x15bd08>
   13760:	bne	fe44efc8 <fputs@plt+0xfe44b56c>
   13764:	movwcc	r9, #6148	; 0x1804
   13768:			; <UNDEFINED> instruction: 0xf8c99303
   1376c:			; <UNDEFINED> instruction: 0xf7f03000
   13770:	stmdacs	r0, {r3, r4, r5, r7, fp, sp, lr, pc}
   13774:	svcmi	0x0038d0e8
   13778:	andls	sl, r4, r6, lsl #26
   1377c:	sxtahmi	r4, fp, pc, ror #8	; <UNPREDICTABLE>
   13780:	ldrtmi	r4, [r1], -sl, lsr #12
   13784:	stmia	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13788:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1378c:	stmdavc	r3, {r2, r3, r4, r6, r7, ip, lr, pc}
   13790:	sbcsle	r2, r9, r3, lsr #22
   13794:	strbmi	sl, [r1], -r8, lsl #20
   13798:	cdp	7, 5, cr15, cr12, cr15, {7}
   1379c:	bmi	c00604 <fputs@plt+0xbfcba8>
   137a0:			; <UNDEFINED> instruction: 0xf8db2318
   137a4:	ldrbtmi	r7, [sl], #-4
   137a8:	ldrdgt	pc, [r0], -r2
   137ac:	bls	225098 <fputs@plt+0x22163c>
   137b0:	blcc	223b20 <fputs@plt+0x2200c4>
   137b4:	svceq	0x0008f113
   137b8:	blcs	917c4 <fputs@plt+0x8dd68>
   137bc:			; <UNDEFINED> instruction: 0xf8dfd1f7
   137c0:	strcc	lr, [r4, -r0, lsr #1]
   137c4:			; <UNDEFINED> instruction: 0xf10c4927
   137c8:	ldrbtmi	r0, [lr], #516	; 0x204
   137cc:	ldrbtmi	r2, [r9], #-0
   137d0:			; <UNDEFINED> instruction: 0xf8ce9004
   137d4:	andvs	r7, sl, r4
   137d8:	stmdals	r4, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   137dc:			; <UNDEFINED> instruction: 0xf7efb108
   137e0:	ldrbmi	lr, [r0], -r4, lsl #30
   137e4:	cdp	7, 5, cr15, cr6, cr15, {7}
   137e8:	blmi	52606c <fputs@plt+0x522610>
   137ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   137f0:	blls	26d860 <fputs@plt+0x269e04>
   137f4:			; <UNDEFINED> instruction: 0xf04f405a
   137f8:	tstle	sl, r0, lsl #6
   137fc:	ldc	0, cr11, [sp], #44	; 0x2c
   13800:	pop	{r1, r8, r9, fp, pc}
   13804:	bmi	6777cc <fputs@plt+0x673d70>
   13808:	ldmdbmi	r9, {r0, sp}
   1380c:	smlsdxls	r0, sl, r4, r4
   13810:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
   13814:			; <UNDEFINED> instruction: 0xf7ef6812
   13818:	andcs	lr, r1, r8, asr lr
   1381c:	ldm	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13820:	andcs	r4, r1, r4, lsl r9
   13824:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
   13828:	cdp	7, 4, cr15, cr14, cr15, {7}
   1382c:			; <UNDEFINED> instruction: 0xf7f02001
   13830:			; <UNDEFINED> instruction: 0xf7f0e8f2
   13834:	svclt	0x0000e80c
   13838:	andeq	r7, r2, ip, ror r6
   1383c:	andeq	r0, r0, r4, ror #4
   13840:	andeq	r8, r2, sl, lsr #32
   13844:	muleq	r1, r0, r9
   13848:	strdeq	r7, [r2], -r0
   1384c:			; <UNDEFINED> instruction: 0x0000e9b8
   13850:			; <UNDEFINED> instruction: 0x0000e9b6
   13854:	andeq	r3, r1, r6, lsl #26
   13858:			; <UNDEFINED> instruction: 0x00027fb4
   1385c:	andeq	r9, r3, sl, lsl #27
   13860:	andeq	r7, r2, r6, ror #30
   13864:	andeq	r9, r3, r2, ror #26
   13868:	andeq	r7, r2, ip, lsl #11
   1386c:	andeq	r7, r2, r4, lsr #30
   13870:	andeq	r3, r1, r6, lsr ip
   13874:	andeq	r3, r1, r6, lsl #24
   13878:	blmi	12a61a4 <fputs@plt+0x12a2748>
   1387c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   13880:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   13884:	tstls	fp, #1769472	; 0x1b0000
   13888:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1388c:	rsble	r2, fp, r0, lsl #16
   13890:	stcvs	6, cr4, [r0], {4}
   13894:	stmdbmi	r4, {r3, r8, r9, ip, sp, pc}^
   13898:			; <UNDEFINED> instruction: 0xf7ef4479
   1389c:			; <UNDEFINED> instruction: 0x4605eefc
   138a0:	rsbsle	r2, r3, r0, lsl #16
   138a4:	stc	7, cr15, [lr, #956]	; 0x3bc
   138a8:	strmi	r4, [r1], -sl, ror #12
   138ac:			; <UNDEFINED> instruction: 0xf7ef2003
   138b0:	andcc	lr, r1, sl, ror lr
   138b4:	blls	347a2c <fputs@plt+0x343fd0>
   138b8:	bls	365160 <fputs@plt+0x361704>
   138bc:	teqeq	pc, r3, lsl r1	; <UNPREDICTABLE>
   138c0:			; <UNDEFINED> instruction: 0xf1424d3a
   138c4:	ldrbtmi	r0, [sp], #-512	; 0xfffffe00
   138c8:			; <UNDEFINED> instruction: 0xf00217d2
   138cc:	ldmdane	fp, {r0, r1, r2, r3, r4, r5, r8, r9}^
   138d0:	teqeq	pc, #35	; 0x23	; <UNPREDICTABLE>
   138d4:			; <UNDEFINED> instruction: 0xf7ef606b
   138d8:	bvs	fe88f058 <fputs@plt+0xfe88b5fc>
   138dc:	andsle	r2, r4, r2, lsl #18
   138e0:	eorle	r2, ip, r7, lsl #18
   138e4:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   138e8:	bmi	cade5c <fputs@plt+0xcaa400>
   138ec:	ldrbtmi	r2, [sl], #-0
   138f0:	bmi	c6ba44 <fputs@plt+0xc67fe8>
   138f4:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   138f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   138fc:	subsmi	r9, sl, fp, lsl fp
   13900:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13904:	andslt	sp, sp, r2, lsr r1
   13908:	bmi	b42dd0 <fputs@plt+0xb3f374>
   1390c:	blvs	fe8dce98 <fputs@plt+0xfe8d943c>
   13910:	ldrbtmi	r2, [sl], #-192	; 0xffffff40
   13914:	rsbne	pc, r1, r0, asr #13
   13918:	cmnmi	pc, #35	; 0x23	; <UNPREDICTABLE>
   1391c:	addsvs	r2, r1, r0, lsl #8
   13920:	movwmi	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   13924:			; <UNDEFINED> instruction: 0xf6c06851
   13928:	sbcsvs	r1, r5, r1, ror #8
   1392c:	andsvs	r4, r0, #184549376	; 0xb000000
   13930:	stmib	r2, {r8, sp}^
   13934:	tstvs	r1, r5, lsl #8
   13938:	subsvs	r6, r1, #1073741876	; 0x40000034
   1393c:	bmi	84d898 <fputs@plt+0x849e3c>
   13940:	strmi	pc, [r2], #-79	; 0xffffffb1
   13944:	sbceq	pc, r0, r8, asr #4
   13948:	ldrbtmi	r2, [sl], #-1299	; 0xfffffaed
   1394c:	andsne	pc, r3, r0, asr #13
   13950:	orrsvs	r4, r0, r3, lsr #12
   13954:	addcs	r6, r0, r0, lsl r2
   13958:	swpcs	r6, r1, [r0]
   1395c:	andpl	lr, r3, r2, asr #19
   13960:	bicsvs	r6, r1, r4, asr r1
   13964:			; <UNDEFINED> instruction: 0xe7c06251
   13968:	strb	r2, [r2, r1]
   1396c:	svc	0x006ef7ef
   13970:	ldmda	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13974:			; <UNDEFINED> instruction: 0xf7ef6800
   13978:	ldmdbmi	r2, {r5, r8, sl, fp, sp, lr, pc}
   1397c:			; <UNDEFINED> instruction: 0x46024479
   13980:			; <UNDEFINED> instruction: 0xf7ef2001
   13984:	andcs	lr, r1, r2, lsr #27
   13988:	stmda	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1398c:	andcs	r4, r1, lr, lsl #18
   13990:	ldrbtmi	r6, [r9], #-3234	; 0xfffff35e
   13994:	ldc	7, cr15, [r8, #956]	; 0x3bc
   13998:			; <UNDEFINED> instruction: 0xf7f02001
   1399c:	svclt	0x0000e83c
   139a0:	strdeq	r7, [r2], -ip
   139a4:	andeq	r0, r0, r4, ror #4
   139a8:	andeq	r4, r1, r0, lsl #16
   139ac:	andeq	r9, r3, sl, ror #24
   139b0:	andeq	r9, r3, sl, asr #24
   139b4:	andeq	r7, r2, sl, lsr lr
   139b8:	andeq	r7, r2, r2, lsl #9
   139bc:	andeq	r9, r3, lr, lsl ip
   139c0:	andeq	r9, r3, r6, ror #23
   139c4:	andeq	r3, r1, ip, lsl #22
   139c8:	ldrdeq	r3, [r1], -lr
   139cc:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   139d0:			; <UNDEFINED> instruction: 0x53aaf245
   139d4:	vorr.i16	d20, #86	; 0x0056
   139d8:	ldrbtmi	r5, [ip], #938	; 0x3aa
   139dc:	strlt	r6, [r0, #-2050]	; 0xfffff7fe
   139e0:			; <UNDEFINED> instruction: 0xf85cb083
   139e4:	addsmi	r1, sl, #1
   139e8:	tstls	r1, r9, lsl #16
   139ec:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   139f0:	tstle	r6, r0, lsl #6
   139f4:			; <UNDEFINED> instruction: 0xf6406842
   139f8:	vsubw.s8	q11, q0, d1
   139fc:	movwls	r0, #769	; 0x301
   13a00:	svclt	0x0008429a
   13a04:	mrsle	r2, (UNDEF: 12)
   13a08:	blmi	266238 <fputs@plt+0x2627dc>
   13a0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13a10:	blls	6da80 <fputs@plt+0x6a024>
   13a14:			; <UNDEFINED> instruction: 0xf04f405a
   13a18:	mrsle	r0, SP_abt
   13a1c:			; <UNDEFINED> instruction: 0xf85db003
   13a20:			; <UNDEFINED> instruction: 0xf06ffb04
   13a24:	strb	r0, [pc, sl]!
   13a28:	svc	0x0010f7ef
   13a2c:	muleq	r2, lr, r3
   13a30:	andeq	r0, r0, r4, ror #4
   13a34:	andeq	r7, r2, ip, ror #6
   13a38:	blmi	fe12644c <fputs@plt+0xfe1229f0>
   13a3c:	push	{r1, r3, r4, r5, r6, sl, lr}
   13a40:			; <UNDEFINED> instruction: 0x460c4ff0
   13a44:	ldrdlt	r5, [r9], r3
   13a48:	stcvs	6, cr4, [r8], {7}
   13a4c:	movwls	r6, #30747	; 0x781b
   13a50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13a54:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   13a58:	blmi	1f6ebe0 <fputs@plt+0x1f6b184>
   13a5c:	movwls	r4, #21627	; 0x547b
   13a60:	blcs	31a74 <fputs@plt+0x2e018>
   13a64:	sbchi	pc, sl, r0, asr #32
   13a68:	stmdacs	r0, {r5, r7, sl, fp, sp, lr}
   13a6c:	ldmdbmi	r9!, {r0, r2, r5, r6, ip, lr, pc}^
   13a70:			; <UNDEFINED> instruction: 0xf7ef4479
   13a74:			; <UNDEFINED> instruction: 0x4606ee10
   13a78:			; <UNDEFINED> instruction: 0xf0002800
   13a7c:	bmi	1db3df0 <fputs@plt+0x1db0394>
   13a80:	ldrsbge	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
   13a84:	ldrbtmi	r4, [sl], #1146	; 0x47a
   13a88:	ldmdavs	r3, {r0, r4, r6, r8, fp, sp, lr}^
   13a8c:			; <UNDEFINED> instruction: 0xf8ca1acb
   13a90:	addsmi	r3, r9, #4
   13a94:			; <UNDEFINED> instruction: 0x4d72d94e
   13a98:	ldrdls	pc, [r8, #143]	; 0x8f
   13a9c:	ldmdavs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   13aa0:			; <UNDEFINED> instruction: 0xf8cd44f9
   13aa4:			; <UNDEFINED> instruction: 0xf8d5a010
   13aa8:			; <UNDEFINED> instruction: 0xf8dfc004
   13aac:	stfned	f0, [r2, #-752]	; 0xfffffd10
   13ab0:			; <UNDEFINED> instruction: 0xf04f4d6e
   13ab4:	ldrbtmi	r0, [r8], #2815	; 0xaff
   13ab8:	ldrbtmi	r9, [sp], #-2308	; 0xfffff6fc
   13abc:	andeq	pc, r4, ip, lsl #2
   13ac0:	andcs	pc, r0, r8, asr #17
   13ac4:	b	13e53d4 <fputs@plt+0x13e1978>
   13ac8:			; <UNDEFINED> instruction: 0xf04f4e13
   13acc:	rsbvs	r0, r8, r0, asr #22
   13ad0:	andeq	lr, fp, r3, lsl #22
   13ad4:	andcc	pc, r3, ip, lsl #17
   13ad8:	cdpeq	0, 1, cr6, cr8, cr8, {2}
   13adc:	and	pc, r1, ip, lsl #17
   13ae0:	andeq	pc, r0, ip, lsl #17
   13ae4:			; <UNDEFINED> instruction: 0xf88c0a18
   13ae8:	ldrtmi	r0, [r0], -r2
   13aec:			; <UNDEFINED> instruction: 0xf7ef9203
   13af0:	bls	10f2b8 <fputs@plt+0x10b85c>
   13af4:	svclt	0x00181c43
   13af8:	blx	fe05247c <fputs@plt+0xfe04ea20>
   13afc:			; <UNDEFINED> instruction: 0xf8d9d105
   13b00:	stmdacs	r2, {r3}
   13b04:			; <UNDEFINED> instruction: 0xf04fbf08
   13b08:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp}^
   13b0c:	bleq	90200 <fputs@plt+0x8c7a4>
   13b10:			; <UNDEFINED> instruction: 0xf1036810
   13b14:			; <UNDEFINED> instruction: 0xf8c50c01
   13b18:			; <UNDEFINED> instruction: 0xf100c004
   13b1c:			; <UNDEFINED> instruction: 0xf8830001
   13b20:	andsvs	sl, r0, r0
   13b24:	blmi	14c82b0 <fputs@plt+0x14c4854>
   13b28:			; <UNDEFINED> instruction: 0x2014f8d8
   13b2c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   13b30:			; <UNDEFINED> instruction: 0xd3ba4293
   13b34:			; <UNDEFINED> instruction: 0xf7ef4630
   13b38:	blmi	13cedf8 <fputs@plt+0x13cb39c>
   13b3c:			; <UNDEFINED> instruction: 0xf103447b
   13b40:			; <UNDEFINED> instruction: 0xf1030218
   13b44:	ldmdavs	r3, {r3, r5, r8}
   13b48:			; <UNDEFINED> instruction: 0xf842ba1b
   13b4c:	addsmi	r3, r1, #4, 22	; 0x1000
   13b50:	mvnsle	r9, r6, lsl #6
   13b54:	blmi	126647c <fputs@plt+0x1262a20>
   13b58:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   13b5c:			; <UNDEFINED> instruction: 0xf8536855
   13b60:	vmovne.8	d9[4], r2
   13b64:	streq	pc, [pc], -r5, lsl #2
   13b68:	bleq	91bbc <fputs@plt+0x8e160>
   13b6c:	svceq	0x0001f801
   13b70:	mvnsle	r4, lr, lsl #5
   13b74:	movwcs	r4, #36418	; 0x8e42
   13b78:	ldrdhi	pc, [r8, -pc]
   13b7c:	ldrbtmi	r3, [lr], #-532	; 0xfffffdec
   13b80:			; <UNDEFINED> instruction: 0xf8df742b
   13b84:	ldrbtmi	sl, [r8], #260	; 0x104
   13b88:			; <UNDEFINED> instruction: 0xf10568f0
   13b8c:	ldmdbvs	r3!, {r2, r4, sl, fp}
   13b90:			; <UNDEFINED> instruction: 0x464144fa
   13b94:	strbtvc	r6, [r8], #-50	; 0xffffffce
   13b98:	strtvc	r2, [fp], #0
   13b9c:	strbtvc	r2, [fp], #832	; 0x340
   13ba0:	andgt	pc, r4, sl, asr #17
   13ba4:			; <UNDEFINED> instruction: 0xf87af000
   13ba8:	ldrdcc	pc, [r4], -sl
   13bac:	ldcne	8, cr6, [r9, #-212]	; 0xffffff2c
   13bb0:	sbcsvc	r3, r8, r4, lsl #10
   13bb4:	andsvc	r0, sl, r2, lsl #28
   13bb8:	beq	16bc8 <fputs@plt+0x1316c>
   13bbc:	addsvc	r7, r8, sl, asr r0
   13bc0:	movwcs	r2, #512	; 0x200
   13bc4:	movwls	r4, #1592	; 0x638
   13bc8:			; <UNDEFINED> instruction: 0xf8ca2300
   13bcc:	eorsvs	r1, r5, r4
   13bd0:	cdp	7, 1, cr15, cr14, cr15, {7}
   13bd4:	strbmi	r4, [r1], -sl, lsr #12
   13bd8:			; <UNDEFINED> instruction: 0xf7ef4638
   13bdc:	adcmi	lr, r8, #1152	; 0x480
   13be0:	bmi	ac802c <fputs@plt+0xac45d0>
   13be4:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   13be8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13bec:	subsmi	r9, sl, r7, lsl #22
   13bf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13bf4:	andlt	sp, r9, r5, lsl #2
   13bf8:	svchi	0x00f0e8bd
   13bfc:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   13c00:			; <UNDEFINED> instruction: 0xf7efe732
   13c04:	stclvs	14, cr14, [r3], #144	; 0x90
   13c08:	movwls	r4, #14881	; 0x3a21
   13c0c:	ldmpl	sl, {r0, r2, r8, r9, fp, ip, pc}
   13c10:			; <UNDEFINED> instruction: 0xf7ef6814
   13c14:	stmdavs	r0, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
   13c18:	bl	ff3d1bdc <fputs@plt+0xff3ce180>
   13c1c:	tstcs	r1, r3, lsl #22
   13c20:	andls	r4, r0, #2097152	; 0x200000
   13c24:			; <UNDEFINED> instruction: 0x46204a1b
   13c28:			; <UNDEFINED> instruction: 0xf7ef447a
   13c2c:	andcs	lr, r1, r4, lsr #28
   13c30:	cdp	7, 15, cr15, cr0, cr15, {7}
   13c34:	andcs	r4, r1, r8, lsl r9
   13c38:	ldrbtmi	r6, [r9], #-3234	; 0xfffff35e
   13c3c:	mcrr	7, 14, pc, r4, cr15	; <UNPREDICTABLE>
   13c40:			; <UNDEFINED> instruction: 0xf7ef2001
   13c44:	svclt	0x0000eee8
   13c48:	andeq	r7, r2, ip, lsr r3
   13c4c:	andeq	r0, r0, r4, ror #4
   13c50:	andeq	r7, r2, ip, lsl r3
   13c54:	andeq	r4, r1, r8, lsr #12
   13c58:	andeq	r9, r3, ip, lsr #21
   13c5c:	andeq	r7, r2, r2, lsr #25
   13c60:	muleq	r2, r4, ip
   13c64:	muleq	r3, r0, sl
   13c68:	andeq	r9, r3, sl, ror sl
   13c6c:	andeq	r7, r2, r6, ror ip
   13c70:	strdeq	r7, [r2], -ip
   13c74:	strdeq	r9, [r3], -r4
   13c78:	ldrdeq	r7, [r2], -r8
   13c7c:	ldrdeq	r9, [r3], -r6
   13c80:			; <UNDEFINED> instruction: 0x000399b2
   13c84:	andeq	r9, r3, sl, lsl sl
   13c88:	andeq	r7, r2, r0, lsr #23
   13c8c:	muleq	r2, r2, r1
   13c90:	andeq	r0, r0, ip, ror #4
   13c94:	andeq	r3, r1, ip, asr #19
   13c98:	andeq	r3, r1, r6, lsr r8
   13c9c:	mrcmi	5, 0, fp, cr7, cr0, {7}
   13ca0:	ldmdavs	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}
   13ca4:			; <UNDEFINED> instruction: 0xf641b9cf
   13ca8:			; <UNDEFINED> instruction: 0xf5065cb7
   13cac:	vmull.p8	q11, d16, d0
   13cb0:	ldrtmi	r4, [fp], -r1, asr #25
   13cb4:	blcs	1ccdc <fputs@plt+0x19280>
   13cb8:	movteq	lr, #14927	; 0x3a4f
   13cbc:	b	fe103ba4 <fputs@plt+0xfe100148>
   13cc0:	stccc	3, cr0, [r1], {12}
   13cc4:			; <UNDEFINED> instruction: 0xf846d1f7
   13cc8:	ldrbmi	r3, [r6, #-3844]!	; 0xfffff0fc
   13ccc:	strvc	pc, [r0, r7, lsl #2]
   13cd0:	blmi	308494 <fputs@plt+0x304a38>
   13cd4:	ldrbtmi	r2, [fp], #-1025	; 0xfffffbff
   13cd8:	bicmi	r6, r0, #28
   13cdc:	stfmid	f3, [r9], {106}	; 0x6a
   13ce0:	ldrbtmi	r4, [ip], #-1034	; 0xfffffbf6
   13ce4:	blcc	91d30 <fputs@plt+0x8e2d4>
   13ce8:	tstvs	r0, #536576	; 0x83000
   13cec:	bl	124738 <fputs@plt+0x120cdc>
   13cf0:	ldmdavs	fp, {r0, r1, r7, r8, r9}^
   13cf4:	andcs	lr, r0, r3, lsl #21
   13cf8:	ldfltp	f5, [r0, #976]!	; 0x3d0
   13cfc:	andseq	sp, r2, r0, asr #22
   13d00:	andseq	sp, r2, sl, lsl #22
   13d04:			; <UNDEFINED> instruction: 0x0012dafe
   13d08:	svclt	0x0018381e
   13d0c:	ldrbmi	r2, [r0, -r1]!
   13d10:	mvnsmi	lr, sp, lsr #18
   13d14:	stmeq	r7, {r1, r6, r7, fp}
   13d18:	b	13d6234 <fputs@plt+0x13d27d8>
   13d1c:	stmdbeq	r6, {r4, r6, r9, sl, fp}
   13d20:	movweq	lr, #10887	; 0x2a87
   13d24:	rsbsmi	r0, r2, r1, asr #19
   13d28:	streq	pc, [r1], #-0
   13d2c:	rsbmi	r4, lr, fp, rrx
   13d30:	streq	lr, [r5, #-2702]	; 0xfffff572
   13d34:	vldmiane	r0, {s28-s106}
   13d38:			; <UNDEFINED> instruction: 0xf002404c
   13d3c:			; <UNDEFINED> instruction: 0xf0050801
   13d40:	b	fe11514c <fputs@plt+0xfe1116f0>
   13d44:	b	fe315d6c <fputs@plt+0xfe312310>
   13d48:			; <UNDEFINED> instruction: 0xf0060303
   13d4c:	subsmi	r0, r0, r1, lsl #12
   13d50:	b	fe3a3f08 <fputs@plt+0xfe3a04ac>
   13d54:			; <UNDEFINED> instruction: 0xf00c0207
   13d58:	b	fe315164 <fputs@plt+0xfe311708>
   13d5c:	rsbmi	r0, ip, r0
   13d60:			; <UNDEFINED> instruction: 0xf0024071
   13d64:			; <UNDEFINED> instruction: 0xf0030501
   13d68:	submi	r0, r2, r1, lsl #6
   13d6c:	biceq	lr, r8, #274432	; 0x43000
   13d70:	b	10e3f1c <fputs@plt+0x10e04c0>
   13d74:			; <UNDEFINED> instruction: 0xf0020384
   13d78:	b	10d3d84 <fputs@plt+0x10d0328>
   13d7c:	b	10d4a88 <fputs@plt+0x10d102c>
   13d80:	ldmfd	sp!, {ip}
   13d84:	svclt	0x000081f0
   13d88:	sbcscs	fp, r8, #112, 10	; 0x1c000000
   13d8c:	strmi	r2, [r6], -r0, lsl #2
   13d90:	bl	ff7d1d54 <fputs@plt+0xff7ce2f8>
   13d94:	addsvc	pc, r0, #1325400064	; 0x4f000000
   13d98:			; <UNDEFINED> instruction: 0xf10621ff
   13d9c:			; <UNDEFINED> instruction: 0xf7ef00e0
   13da0:			; <UNDEFINED> instruction: 0xf44febd8
   13da4:	mvnscs	r7, r0, lsl #4
   13da8:	andvc	pc, r0, r6, lsl #10
   13dac:	bl	ff451d70 <fputs@plt+0xff44e314>
   13db0:			; <UNDEFINED> instruction: 0xf44f1e74
   13db4:	mvnscs	r3, pc, ror r2
   13db8:	addvs	pc, r0, r6, lsl #10
   13dbc:	ldrbne	pc, [pc, #518]!	; 13fca <fputs@plt+0x1056e>	; <UNPREDICTABLE>
   13dc0:	bl	ff1d1d84 <fputs@plt+0xff1ce328>
   13dc4:	addvs	pc, r0, #1325400064	; 0x4f000000
   13dc8:			; <UNDEFINED> instruction: 0xf5062100
   13dcc:			; <UNDEFINED> instruction: 0xf7ef2080
   13dd0:			; <UNDEFINED> instruction: 0xf44febc0
   13dd4:	vhsub.s8	d22, d4, d4
   13dd8:	cmpcs	r0, r0, lsr #6
   13ddc:	movtvs	pc, #12996	; 0x32c4	; <UNPREDICTABLE>
   13de0:	ldrhtvs	r6, [r3], #-18	; 0xffffffee
   13de4:	vst1.8	{d18-d21}, [pc], r6
   13de8:			; <UNDEFINED> instruction: 0x63b2437f
   13dec:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   13df0:	ldrvs	r2, [r3, r0, lsl #4]!
   13df4:			; <UNDEFINED> instruction: 0xf8c62301
   13df8:	andcs	r2, r8, #216	; 0xd8
   13dfc:			; <UNDEFINED> instruction: 0xf8c660b3
   13e00:	vst4.<illegal width 64>	{d18-d21}, [pc :64], ip
   13e04:			; <UNDEFINED> instruction: 0xf8c66200
   13e08:	orrcs	r3, r0, #172	; 0xac
   13e0c:	ldrshvs	r6, [r2, #-17]!	; 0xffffffef
   13e10:	addcs	pc, r4, r6, asr #17
   13e14:	tstcc	sl, #3244032	; 0x318000
   13e18:	svceq	0x0001f814
   13e1c:			; <UNDEFINED> instruction: 0xff78f7ff
   13e20:			; <UNDEFINED> instruction: 0xf88442ac
   13e24:	mvnsle	r0, r0, lsl #4
   13e28:	svclt	0x0000bd70
   13e2c:	svcne	0x0005b570
   13e30:	strcs	r4, [r0], #-3590	; 0xfffff1fa
   13e34:			; <UNDEFINED> instruction: 0x4622447e
   13e38:	svccc	0x0004f855
   13e3c:	ldrtmi	r3, [r1], -r1, lsl #8
   13e40:			; <UNDEFINED> instruction: 0xf7ef2001
   13e44:			; <UNDEFINED> instruction: 0x2c38eb42
   13e48:	ldfltp	f5, [r0, #-980]!	; 0xfffffc2c
   13e4c:			; <UNDEFINED> instruction: 0x000136b4
   13e50:	ldrlt	r6, [r8, #-2114]!	; 0xfffff7be
   13e54:	msrcs	CPSR_, #68, 4	; 0x40000004
   13e58:	movtvs	pc, #12996	; 0x32c4	; <UNPREDICTABLE>
   13e5c:			; <UNDEFINED> instruction: 0xd128429a
   13e60:	blcs	6e074 <fputs@plt+0x6a618>
   13e64:	stmibvs	r3, {r0, r2, r5, r8, ip, lr, pc}^
   13e68:			; <UNDEFINED> instruction: 0xd1222b40
   13e6c:	blcs	1aec80 <fputs@plt+0x1ab224>
   13e70:	svcvs	0x0082d11f
   13e74:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   13e78:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   13e7c:			; <UNDEFINED> instruction: 0xd118429a
   13e80:	ldrdcc	pc, [ip], r0	; <UNPREDICTABLE>
   13e84:	tstle	r4, r1, lsl #22
   13e88:	ldrsbcc	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   13e8c:			; <UNDEFINED> instruction: 0xf8d0b98b
   13e90:	blcs	220208 <fputs@plt+0x21c7ac>
   13e94:	sqtnes	f5, #5.0
   13e98:	ldrbne	pc, [pc, #512]!	; 140a0 <fputs@plt+0x10644>	; <UNPREDICTABLE>
   13e9c:	adcmi	lr, ip, #1
   13ea0:			; <UNDEFINED> instruction: 0xf814d00a
   13ea4:			; <UNDEFINED> instruction: 0xf7ff0f01
   13ea8:			; <UNDEFINED> instruction: 0xf894ff33
   13eac:	addmi	r3, r3, #0, 4
   13eb0:			; <UNDEFINED> instruction: 0xf04fd0f5
   13eb4:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   13eb8:	ldclt	0, cr2, [r8, #-0]
   13ebc:	svclt	0x00183822
   13ec0:	ldrbmi	r2, [r0, -r1]!
   13ec4:	cmnlt	r0, r0, lsl r4
   13ec8:	vhsub.s8	d18, d5, d1
   13ecc:			; <UNDEFINED> instruction: 0xf8804453
   13ed0:	vmla.i<illegal width 8>	d18, d3, d2[2]
   13ed4:	stmib	r0, {r0, r2, r3, r6, sl, sp}^
   13ed8:	andvs	r2, r4, r9, lsl r2
   13edc:			; <UNDEFINED> instruction: 0xf8c02400
   13ee0:	blvs	3242d8 <fputs@plt+0x32087c>
   13ee4:	movwcs	lr, #59859	; 0xe9d3
   13ee8:	strvs	r2, [r2, #3327]	; 0xcff
   13eec:	addvc	pc, r0, #164, 10	; 0x29000000
   13ef0:	tstcs	r3, #192, 18	; 0x300000
   13ef4:	andcs	fp, r0, #152, 30	; 0x260
   13ef8:			; <UNDEFINED> instruction: 0xf500d909
   13efc:	teqlt	r2, r0, lsl #7
   13f00:	andcs	r4, r0, #4, 8	; 0x4000000
   13f04:	blne	91f58 <fputs@plt+0x8e4fc>
   13f08:	strmi	r4, [sl], #-668	; 0xfffffd64
   13f0c:			; <UNDEFINED> instruction: 0xf85dd1fa
   13f10:	strbvs	r4, [r2], #-2820	; 0xfffff4fc
   13f14:	svclt	0x00004770
   13f18:	ldrlt	r4, [r0, #-2328]	; 0xfffff6e8
   13f1c:			; <UNDEFINED> instruction: 0xf8944604
   13f20:	ldrbtmi	r3, [r9], #-73	; 0xffffffb7
   13f24:	umaalcs	pc, sl, r4, r8	; <UNPREDICTABLE>
   13f28:			; <UNDEFINED> instruction: 0xf7ef2001
   13f2c:	ldmdbmi	r4, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
   13f30:	andcs	r6, r1, r2, ror #25
   13f34:			; <UNDEFINED> instruction: 0xf7ef4479
   13f38:	ldmdbmi	r2, {r3, r6, r7, r9, fp, sp, lr, pc}
   13f3c:	andcs	r6, r1, r2, lsr #27
   13f40:			; <UNDEFINED> instruction: 0xf7ef4479
   13f44:	ldmdbmi	r0, {r1, r6, r7, r9, fp, sp, lr, pc}
   13f48:	andcs	r6, r1, r2, lsr #26
   13f4c:			; <UNDEFINED> instruction: 0xf7ef4479
   13f50:	stmdbmi	lr, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   13f54:	andcs	r6, r1, r2, ror #24
   13f58:			; <UNDEFINED> instruction: 0xf7ef4479
   13f5c:	stmdbmi	ip, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
   13f60:	andcs	r6, r1, r2, ror #28
   13f64:			; <UNDEFINED> instruction: 0xf7ef4479
   13f68:	stmdbmi	sl, {r4, r5, r7, r9, fp, sp, lr, pc}
   13f6c:	ldrsbtcs	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   13f70:	pop	{r0, sp}
   13f74:	ldrbtmi	r4, [r9], #-16
   13f78:	blt	fe951f3c <fputs@plt+0xfe94e4e0>
   13f7c:	ldrdeq	r3, [r1], -lr
   13f80:	strdeq	r3, [r1], -ip
   13f84:	andeq	r3, r1, ip, lsl #12
   13f88:	andeq	r3, r1, r8, lsl r6
   13f8c:	andeq	r3, r1, r4, lsr #12
   13f90:	andeq	r3, r1, r0, lsr r6
   13f94:	andeq	r3, r1, r6, lsr r6
   13f98:	ldmdble	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}
   13f9c:	vadd.i8	d22, d5, d2
   13fa0:	vorr.i32	q10, #13056	; 0x00003300
   13fa4:	addsmi	r2, sl, #872415233	; 0x34000001
   13fa8:			; <UNDEFINED> instruction: 0xf890d112
   13fac:	blcs	600dc <fputs@plt+0x5c680>
   13fb0:	stfvsp	f5, [r3, #-56]	; 0xffffffc8
   13fb4:	vstrvs.16	s23, [r3, #198]	; 0xc6	; <UNPREDICTABLE>
   13fb8:			; <UNDEFINED> instruction: 0xf100b953
   13fbc:			; <UNDEFINED> instruction: 0xf10003a8
   13fc0:	strd	r0, [r1], -r8
   13fc4:	mulle	r6, r3, r2
   13fc8:	svceq	0x0004f853
   13fcc:	rscsle	r2, r9, r0, lsl #16
   13fd0:	rscscc	pc, pc, pc, asr #32
   13fd4:			; <UNDEFINED> instruction: 0x47704770
   13fd8:	mvnsmi	lr, #737280	; 0xb4000
   13fdc:	cfstr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
   13fe0:	ldrsbtls	pc, [r4], pc	; <UNPREDICTABLE>
   13fe4:	sfmne	f7, 1, [r3], {13}
   13fe8:			; <UNDEFINED> instruction: 0xf10d4d2c
   13fec:	ldrbtmi	r0, [r9], #1027	; 0x403
   13ff0:	strtmi	r2, [r0], r0, lsl #6
   13ff4:			; <UNDEFINED> instruction: 0xf8594667
   13ff8:	strbtmi	r5, [r6], r5
   13ffc:	stmdavs	sp!, {r1, r2, r3, r4, r9, sl, lr}
   14000:			; <UNDEFINED> instruction: 0xf04f9581
   14004:			; <UNDEFINED> instruction: 0xf0060500
   14008:			; <UNDEFINED> instruction: 0xf808050f
   1400c:	stclne	15, cr3, [lr], #-4
   14010:	ldclpl	3, cr3, [r5, #-4]
   14014:	svcvc	0x0080f5b3
   14018:	svcpl	0x0001f80e
   1401c:	mcrge	1, 0, sp, cr1, cr3, {7}
   14020:			; <UNDEFINED> instruction: 0xf8142300
   14024:			; <UNDEFINED> instruction: 0xf8175f01
   14028:	strtmi	r2, [fp], #-3841	; 0xfffff0ff
   1402c:	ldrmi	r4, [r3], #-1444	; 0xfffffa5c
   14030:			; <UNDEFINED> instruction: 0xf816b2da
   14034:	ldrmi	lr, [r3], -r2
   14038:	and	pc, r0, r4, lsl #17
   1403c:	ldrhle	r5, [r0, #69]!	; 0x45
   14040:	strmi	fp, [r1], #-465	; 0xfffffe2f
   14044:	stmdacc	r1, {r9, sp}
   14048:	ldrmi	r1, [r4], -pc, asr #28
   1404c:			; <UNDEFINED> instruction: 0xf8103401
   14050:	rsclt	r5, r1, #1, 30
   14054:	lfmpl	f4, 2, [r3], #-540	; 0xfffffde4
   14058:	ldrmi	r4, [sl], #-1548	; 0xfffff9f4
   1405c:			; <UNDEFINED> instruction: 0xf816b2d2
   14060:			; <UNDEFINED> instruction: 0xf806c002
   14064:	ldrtpl	ip, [r3], #1
   14068:	strmi	r5, [fp], #-3185	; 0xfffff38f
   1406c:	lfmpl	f3, 3, [r3], #876	; 0x36c
   14070:	movweq	lr, #23171	; 0x5a83
   14074:	mvnle	r7, r3
   14078:	blmi	2268a4 <fputs@plt+0x222e48>
   1407c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14080:	blls	fe06e0f0 <fputs@plt+0xfe06a694>
   14084:			; <UNDEFINED> instruction: 0xf04f405a
   14088:	mrsle	r0, SP_svc
   1408c:	cfstr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
   14090:	mvnshi	lr, #12386304	; 0xbd0000
   14094:	bl	ff6d2058 <fputs@plt+0xff6ce5fc>
   14098:	andeq	r6, r2, sl, lsl #27
   1409c:	andeq	r0, r0, r4, ror #4
   140a0:	strdeq	r6, [r2], -ip
   140a4:	mvnsmi	lr, #737280	; 0xb4000
   140a8:	strmi	r4, [r6], -ip, lsl #12
   140ac:	ldrmi	r4, [r0], r1, lsl #12
   140b0:	strtmi	r2, [r0], -r0, lsl #10
   140b4:	vst4.8	{d22-d25}, [pc :64], r5
   140b8:			; <UNDEFINED> instruction: 0xf7ef7200
   140bc:	bmi	e4ec44 <fputs@plt+0xe4b1e8>
   140c0:	vst1.8	{d20-d22}, [pc :128], r0
   140c4:	ldrbtmi	r7, [sl], #-256	; 0xffffff00
   140c8:			; <UNDEFINED> instruction: 0xff86f7ff
   140cc:			; <UNDEFINED> instruction: 0xf64a6823
   140d0:			; <UNDEFINED> instruction: 0xf6c02255
   140d4:	addsmi	r7, r3, #240, 4
   140d8:	stmiavs	r3!, {r0, r1, r3, r4, r6, r8, ip, lr, pc}
   140dc:	subsle	r2, fp, r0, lsl #22
   140e0:	vst2.32	{d24,d26}, [pc :128], r2
   140e4:			; <UNDEFINED> instruction: 0xf6cf4770
   140e8:			; <UNDEFINED> instruction: 0x462b77ff
   140ec:	subseq	r4, r0, #2880	; 0xb40
   140f0:	strcs	lr, [r2, r7, lsl #20]
   140f4:	andeq	pc, sl, #192, 6
   140f8:	tstmi	r7, #2097152000	; 0x7d000000
   140fc:	ldrtmi	r5, [r7], #-3122	; 0xfffff3ce
   14100:	and	r4, r6, r0, lsr r4
   14104:	mulgt	r0, r7, r8
   14108:	strhtle	r4, [r4], -r4
   1410c:	blcs	2e0d18 <fputs@plt+0x2dd2bc>
   14110:	stmdavs	ip!, {r0, r1, r3, r4, r5, ip, lr, pc}^
   14114:	stmdavc	r6!, {r4, r8, sl, ip, sp}
   14118:	ldrhle	r4, [r3, #34]!	; 0x22
   1411c:	mulgt	r1, r0, r8
   14120:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   14124:			; <UNDEFINED> instruction: 0xf1047861
   14128:	strmi	r0, [ip, #3585]	; 0xe01
   1412c:			; <UNDEFINED> instruction: 0xf819d1ea
   14130:			; <UNDEFINED> instruction: 0xf81ecf01
   14134:	strmi	r1, [ip, #3841]	; 0xf01
   14138:			; <UNDEFINED> instruction: 0xf899d1e4
   1413c:			; <UNDEFINED> instruction: 0xf89ec001
   14140:	strmi	r1, [ip, #1]
   14144:	bmi	6488c4 <fputs@plt+0x644e68>
   14148:	ldrbtmi	r2, [sl], #-24	; 0xffffffe8
   1414c:	movwne	lr, #15106	; 0x3b02
   14150:	andcc	pc, r0, r8, asr #17
   14154:	stmdavc	r1!, {r0, r1, r3, r4, sp, lr, pc}^
   14158:	stfeqd	f7, [r1], {4}
   1415c:	ldclne	8, cr7, [ip], #-504	; 0xfffffe08
   14160:	bicsle	r4, r3, lr, lsl #5
   14164:	svcvs	0x0001f814
   14168:	svcne	0x0001f81c
   1416c:	bicle	r4, sp, lr, lsl #5
   14170:			; <UNDEFINED> instruction: 0xf89c7864
   14174:	addmi	r1, ip, #1
   14178:	bmi	3488a0 <fputs@plt+0x344e44>
   1417c:	ldrbtmi	r2, [sl], #-25	; 0xffffffe7
   14180:	movwne	lr, #15106	; 0x3b02
   14184:	andcc	pc, r0, r8, asr #17
   14188:			; <UNDEFINED> instruction: 0xf04fe001
   1418c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   14190:			; <UNDEFINED> instruction: 0xf06f83f8
   14194:	ldrb	r0, [sl, r6, asr #32]!
   14198:	eoreq	pc, r5, pc, rrx
   1419c:	svclt	0x0000e7f7
   141a0:	strdeq	r7, [r2], -r6
   141a4:	ldrdeq	r7, [r2], -r4
   141a8:	andeq	r7, r2, r2, lsl #13
   141ac:	andeq	r7, r2, lr, asr #12
   141b0:			; <UNDEFINED> instruction: 0x4607b5f8
   141b4:	strcs	r4, [r0], #-3592	; 0xfffff1f8
   141b8:			; <UNDEFINED> instruction: 0x0125447e
   141bc:	ldrtmi	r2, [r8], -r6, lsl #4
   141c0:	ldmdbpl	r1!, {r0, sl, ip, sp}^
   141c4:	bl	ffdd2188 <fputs@plt+0xffdce72c>
   141c8:	stfcsd	f3, [fp], {24}
   141cc:	strdcs	sp, [r0], -r5
   141d0:	ldmdbne	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   141d4:	svclt	0x0000bdf8
   141d8:	andeq	r7, r2, r4, lsl r6
   141dc:	svcmi	0x00f0e92d
   141e0:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   141e4:	addlt	r4, r7, r6, lsr lr
   141e8:			; <UNDEFINED> instruction: 0xf10d4d36
   141ec:	ldrbtmi	r0, [lr], #-2580	; 0xfffff5ec
   141f0:			; <UNDEFINED> instruction: 0xf50d461c
   141f4:	strmi	r5, [r7], -r0, lsl #7
   141f8:			; <UNDEFINED> instruction: 0x46895975
   141fc:			; <UNDEFINED> instruction: 0x46504693
   14200:	addpl	pc, r0, #1325400064	; 0x4f000000
   14204:	tstcc	r4, #0, 2
   14208:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
   1420c:	andsvs	r6, sp, sp, lsr #16
   14210:	streq	pc, [r0, #-79]	; 0xffffffb1
   14214:	ldmib	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14218:	ldrbtmi	r2, [r8], #3072	; 0xc00
   1421c:	cdpne	13, 6, cr13, cr3, cr11, {2}
   14220:	strpl	pc, [r0], r4, lsr #11
   14224:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
   14228:	streq	pc, [fp, #-964]	; 0xfffffc3c
   1422c:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
   14230:	strd	r1, [ip], -r6
   14234:	addpl	pc, r0, #1325400064	; 0x4f000000
   14238:			; <UNDEFINED> instruction: 0x46584651
   1423c:	stmib	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14240:	svcpl	0x0080f5b0
   14244:			; <UNDEFINED> instruction: 0xf5a4d10c
   14248:	adcsmi	r5, r4, #128, 8	; 0x80000000
   1424c:	adcmi	sp, r5, #51	; 0x33
   14250:			; <UNDEFINED> instruction: 0x4651d1f0
   14254:			; <UNDEFINED> instruction: 0x462a4658
   14258:	ldmib	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1425c:	eorle	r4, sl, r8, lsr #5
   14260:	ldrdcc	pc, [r0], -r9
   14264:	ldmdavs	sp!, {r0, r3, r4, r9, fp, lr}
   14268:			; <UNDEFINED> instruction: 0xf8589303
   1426c:	ldmdavs	r4, {r1, sp}
   14270:	bl	ff5d2234 <fputs@plt+0xff5ce7d8>
   14274:			; <UNDEFINED> instruction: 0xf7ef6800
   14278:	blls	10e500 <fputs@plt+0x10aaa4>
   1427c:	strls	r2, [r0, #-257]	; 0xfffffeff
   14280:	andls	r4, r1, #2097152	; 0x200000
   14284:			; <UNDEFINED> instruction: 0x46204a12
   14288:			; <UNDEFINED> instruction: 0xf7ef447a
   1428c:			; <UNDEFINED> instruction: 0xf04feaf4
   14290:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   14294:	orrpl	pc, r0, #54525952	; 0x3400000
   14298:	tstcc	r4, #40960	; 0xa000
   1429c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   142a0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   142a4:			; <UNDEFINED> instruction: 0xf04f4051
   142a8:	mrsle	r0, LR_usr
   142ac:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   142b0:	pop	{r0, r1, r2, ip, sp, pc}
   142b4:	strdcs	r8, [r0], -r0
   142b8:			; <UNDEFINED> instruction: 0xf7efe7eb
   142bc:	svclt	0x0000eac8
   142c0:	andeq	r6, r2, sl, lsl #23
   142c4:	andeq	r0, r0, r4, ror #4
   142c8:	andeq	r6, r2, lr, asr fp
   142cc:	andeq	r0, r0, ip, ror #4
   142d0:	andeq	r3, r1, r8, ror #6
   142d4:	ldrdeq	r6, [r2], -ip
   142d8:	svcmi	0x00f0e92d
   142dc:	bmi	1ba5d24 <fputs@plt+0x1ba22c8>
   142e0:	blmi	1ba5d4c <fputs@plt+0x1ba22f0>
   142e4:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   142e8:			; <UNDEFINED> instruction: 0xf8df6980
   142ec:	strhtlt	sl, [r3], r4
   142f0:			; <UNDEFINED> instruction: 0x460f58d3
   142f4:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
   142f8:			; <UNDEFINED> instruction: 0xf04f9321
   142fc:	stmdacs	r0, {r8, r9}
   14300:	tstcs	r0, r8, asr #2
   14304:			; <UNDEFINED> instruction: 0xf7ef4640
   14308:	vmlane.f32	s28, s8, s28
   1430c:	bge	1cb100 <fputs@plt+0x1c76a4>
   14310:	andcs	r4, r3, r1, lsr #12
   14314:	stmdb	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14318:	vmlal.s8	q9, d0, d0
   1431c:	stmibvs	fp!, {r2, r5, r7, pc}
   14320:	blcs	3a770 <fputs@plt+0x36d14>
   14324:	movwcs	sp, #4417	; 0x1141
   14328:	stceq	0, cr15, [r0], {79}	; 0x4f
   1432c:			; <UNDEFINED> instruction: 0xf04f461a
   14330:	andcs	r0, r0, r0, lsl #22
   14334:	stmib	sp, {sl, ip, pc}^
   14338:			; <UNDEFINED> instruction: 0xf7efbc02
   1433c:	mcrrne	10, 7, lr, r3, cr6
   14340:	rsbsle	r4, r9, r6, lsl #12
   14344:	ldrdlt	pc, [r8], #-141	; 0xffffff73
   14348:	ldrtmi	r4, [r8], -r1, lsl #12
   1434c:			; <UNDEFINED> instruction: 0xf7ef465a
   14350:	ldrbmi	lr, [r8, #-2392]	; 0xfffff6a8
   14354:	teqle	r6, r0, lsl #13
   14358:			; <UNDEFINED> instruction: 0x46309912
   1435c:	b	ffed2320 <fputs@plt+0xffece8c4>
   14360:			; <UNDEFINED> instruction: 0xf7ef4620
   14364:	bl	fea8ebe4 <fputs@plt+0xfea8b188>
   14368:			; <UNDEFINED> instruction: 0xf1050308
   1436c:			; <UNDEFINED> instruction: 0xf1050150
   14370:	ldrtmi	r0, [sl], -ip, asr #32
   14374:			; <UNDEFINED> instruction: 0xff32f7ff
   14378:	blmi	1226ca8 <fputs@plt+0x122324c>
   1437c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14380:	blls	86e3f0 <fputs@plt+0x86a994>
   14384:			; <UNDEFINED> instruction: 0xf04f405a
   14388:			; <UNDEFINED> instruction: 0xf0400300
   1438c:	eorlt	r8, r3, r3, lsl #1
   14390:	svchi	0x00f0e8bd
   14394:	strbmi	r4, [r3], -r4, asr #16
   14398:	tstcs	r1, r4, asr #20
   1439c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   143a0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   143a4:	b	19d2368 <fputs@plt+0x19ce90c>
   143a8:	ldmdami	pc!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   143ac:	bmi	1025be0 <fputs@plt+0x1022184>
   143b0:			; <UNDEFINED> instruction: 0xf85a2101
   143b4:	ldrbtmi	r0, [sl], #-0
   143b8:	andls	pc, r0, sp, asr #17
   143bc:			; <UNDEFINED> instruction: 0xf7ef6800
   143c0:	ldmdbls	r2, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
   143c4:	stcvs	7, cr14, [fp, #-700]!	; 0xfffffd44
   143c8:	vstmiavs	pc!, {s9-s63}
   143cc:			; <UNDEFINED> instruction: 0xf85a9305
   143d0:	ldmdavs	r5, {r1, sp}
   143d4:	bl	952398 <fputs@plt+0x94e93c>
   143d8:			; <UNDEFINED> instruction: 0xf7ee6800
   143dc:	blls	19039c <fputs@plt+0x18c940>
   143e0:	strls	r2, [r0, -r1, lsl #2]
   143e4:	andls	r4, r1, #2097152	; 0x200000
   143e8:			; <UNDEFINED> instruction: 0x46284a32
   143ec:			; <UNDEFINED> instruction: 0xf7ef447a
   143f0:	ldmdbls	r2, {r1, r6, r9, fp, sp, lr, pc}
   143f4:			; <UNDEFINED> instruction: 0xf7ef4630
   143f8:	strtmi	lr, [r0], -lr, lsr #21
   143fc:	ldmib	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14400:	rscscc	pc, pc, pc, asr #32
   14404:	stcvs	7, cr14, [fp, #-736]!	; 0xfffffd20
   14408:	movwls	r4, #23079	; 0x5a27
   1440c:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   14410:			; <UNDEFINED> instruction: 0xf7ef6814
   14414:	stmdavs	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
   14418:	svc	0x00cef7ee
   1441c:	tstcs	r1, r5, lsl #22
   14420:	andhi	pc, r0, sp, asr #17
   14424:	andls	r4, r1, #2097152	; 0x200000
   14428:	strtmi	r4, [r0], -r3, lsr #20
   1442c:			; <UNDEFINED> instruction: 0xf7ef447a
   14430:			; <UNDEFINED> instruction: 0xf04fea22
   14434:			; <UNDEFINED> instruction: 0xe79f30ff
   14438:	bmi	6ef8ec <fputs@plt+0x6ebe90>
   1443c:			; <UNDEFINED> instruction: 0xf85a9305
   14440:	ldmdavs	r5, {r1, sp}
   14444:	b	ffb52408 <fputs@plt+0xffb4e9ac>
   14448:			; <UNDEFINED> instruction: 0xf7ee6800
   1444c:	blls	19032c <fputs@plt+0x18c8d0>
   14450:			; <UNDEFINED> instruction: 0xf8cd2101
   14454:	strmi	r8, [r2], -r0
   14458:	bmi	638c64 <fputs@plt+0x635208>
   1445c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   14460:	b	252424 <fputs@plt+0x24e9c8>
   14464:	stcvs	7, cr14, [fp, #-788]!	; 0xfffffcec
   14468:	movwls	r4, #23055	; 0x5a0f
   1446c:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   14470:			; <UNDEFINED> instruction: 0xf7ef6815
   14474:	stmdavs	r0, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
   14478:	svc	0x009ef7ee
   1447c:	tstcs	r1, r5, lsl #22
   14480:	andhi	pc, r0, sp, asr #17
   14484:	andls	r4, r1, #2097152	; 0x200000
   14488:	strtmi	r4, [r8], -sp, lsl #20
   1448c:			; <UNDEFINED> instruction: 0xf7ef447a
   14490:			; <UNDEFINED> instruction: 0xe7b2e9f2
   14494:	ldmib	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14498:	muleq	r2, r2, sl
   1449c:	andeq	r0, r0, r4, ror #4
   144a0:	andeq	r6, r2, r4, lsl #21
   144a4:	strdeq	r6, [r2], -ip
   144a8:	andeq	r0, r0, ip, ror #4
   144ac:	andeq	r3, r1, ip, ror #4
   144b0:	andeq	r3, r1, sl, ror #4
   144b4:	andeq	r3, r1, r4, lsl #4
   144b8:	andeq	sp, r0, r4, ror ip
   144bc:	muleq	r0, r6, r3
   144c0:	andeq	sp, r0, ip, lsr #24
   144c4:	push	{r0, r1, r8, fp, sp, lr}
   144c8:	strdlt	r4, [r2], r0
   144cc:	ldrbtmi	r4, [lr], #-3650	; 0xfffff1be
   144d0:	cmple	r2, r0, lsl #22
   144d4:	strmi	r6, [r4], -r5, asr #17
   144d8:	teqle	lr, r0, lsl #26
   144dc:	svccs	0x00006c07
   144e0:			; <UNDEFINED> instruction: 0x4638d072
   144e4:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   144e8:	suble	r2, r6, r0, lsl #16
   144ec:	teqcs	sl, r7, lsr #25
   144f0:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   144f4:			; <UNDEFINED> instruction: 0x463844f8
   144f8:	andvc	pc, r0, r8, asr #17
   144fc:	svc	0x00f6f7ee
   14500:	andeq	pc, r8, r8, asr #17
   14504:			; <UNDEFINED> instruction: 0xf800b118
   14508:			; <UNDEFINED> instruction: 0xf8c85b01
   1450c:	ldrtmi	r0, [r9], -r8
   14510:			; <UNDEFINED> instruction: 0xf7f64620
   14514:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   14518:	svcmi	0x0031db2d
   1451c:	rscsvc	pc, pc, r0, lsl #4
   14520:	ldmdami	r8!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
   14524:	ldmvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   14528:	b	2572c <fputs@plt+0x21cd0>
   1452c:	ldmvs	r9!, {r3, r8, sl}
   14530:	cmplt	r1, sp, ror r0
   14534:			; <UNDEFINED> instruction: 0xf7f64620
   14538:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1453c:	ldmdavs	sp!, {r0, r1, r3, r4, r8, r9, fp, ip, lr, pc}^
   14540:	rscsvc	pc, pc, r0, lsl #4
   14544:	andeq	lr, r8, r0, lsl #20
   14548:	stcvs	0, cr6, [r0], #-992	; 0xfffffc20
   1454c:	suble	r2, r1, r0, lsl #16
   14550:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   14554:	addmi	r6, r5, #128, 16	; 0x800000
   14558:	andcs	sp, r0, r3, lsl #16
   1455c:	pop	{r1, ip, sp, pc}
   14560:	stfmid	f0, [r0], #-960	; 0xfffffc40
   14564:	bmi	825e18 <fputs@plt+0x8223bc>
   14568:	ldmdbpl	r4!, {r0, r8, sp}
   1456c:	andls	r4, r0, sl, ror r4
   14570:			; <UNDEFINED> instruction: 0xf7ef6820
   14574:	andcs	lr, r1, r0, lsl #19
   14578:	blmi	6ce540 <fputs@plt+0x6caae4>
   1457c:	stmdavs	r8!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
   14580:			; <UNDEFINED> instruction: 0x463b4a1a
   14584:	ldfmis	f2, [sl], {1}
   14588:	svcmi	0x001a447a
   1458c:	ldmdb	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14590:	stmdavs	fp!, {r0, r3, r4, fp, lr}
   14594:	ldrbtmi	r2, [r8], #-532	; 0xfffffdec
   14598:			; <UNDEFINED> instruction: 0xf7ef2101
   1459c:	ldrbtmi	lr, [ip], #-2314	; 0xfffff6f6
   145a0:			; <UNDEFINED> instruction: 0xf104447f
   145a4:			; <UNDEFINED> instruction: 0xf85406b0
   145a8:			; <UNDEFINED> instruction: 0x463a3b10
   145ac:	tstcs	r1, r8, lsr #16
   145b0:	stmdb	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   145b4:	mvnsle	r4, r6, lsr #5
   145b8:	andcs	r6, sl, r9, lsr #16
   145bc:	stmdb	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   145c0:	andlt	r2, r2, r1
   145c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   145c8:	svcmi	0x000c4b06
   145cc:	ldrbtmi	r5, [pc], #-2293	; 145d4 <fputs@plt+0x10b78>
   145d0:	ldrb	r6, [r5, r8, lsr #16]
   145d4:	cdple	8, 15, cr6, cr15, cr3, {4}
   145d8:	andeq	r6, r2, sl, lsr #17
   145dc:			; <UNDEFINED> instruction: 0x0016dbf0
   145e0:			; <UNDEFINED> instruction: 0x0016dbbc
   145e4:	andeq	r0, r0, ip, ror #4
   145e8:	ldrdeq	r3, [r1], -r0
   145ec:	andeq	r3, r1, r8, ror #1
   145f0:	andeq	r7, r2, lr, lsr #4
   145f4:	andeq	r3, r1, r4, lsl r1
   145f8:	andeq	r3, r1, r6, lsl #2
   145fc:	andeq	r3, r1, r6, rrx
   14600:	strlt	r6, [r8, #-3072]	; 0xfffff400
   14604:			; <UNDEFINED> instruction: 0xf7ffb118
   14608:	stmdavs	r0, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   1460c:	stmdavs	r3, {r3, r8, sl, fp, ip, sp, pc}^
   14610:	svclt	0x0000deff
   14614:	strlt	r6, [r8, #-3072]	; 0xfffff400
   14618:			; <UNDEFINED> instruction: 0xf7ffb118
   1461c:	stmvs	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   14620:	stmvs	r3, {r3, r8, sl, fp, ip, sp, pc}
   14624:	svclt	0x0000deff
   14628:	strlt	r6, [r8, #-3072]	; 0xfffff400
   1462c:			; <UNDEFINED> instruction: 0xf7ffb118
   14630:	blvc	53d34 <fputs@plt+0x502d8>
   14634:	blvc	103a5c <fputs@plt+0x100000>
   14638:	svclt	0x0000deff
   1463c:	mvnsmi	lr, #737280	; 0xb4000
   14640:	andvs	pc, r0, #1325400064	; 0x4f000000
   14644:			; <UNDEFINED> instruction: 0x21004698
   14648:			; <UNDEFINED> instruction: 0xf7ee4607
   1464c:			; <UNDEFINED> instruction: 0xf8d8ef82
   14650:			; <UNDEFINED> instruction: 0xf64a0040
   14654:			; <UNDEFINED> instruction: 0xf6c02355
   14658:	ldrshtvs	r7, [fp], -r0
   1465c:			; <UNDEFINED> instruction: 0xf0002800
   14660:			; <UNDEFINED> instruction: 0xf7ff8086
   14664:	stmdbmi	r3, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   14668:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
   1466c:	stmvs	r8, {r0, r1, r8, r9, fp, ip, sp, lr}
   14670:			; <UNDEFINED> instruction: 0xf08381ba
   14674:	stmdavs	sl, {r0, r8, r9}^
   14678:	vshr.u64	d22, d27, #62
   1467c:			; <UNDEFINED> instruction: 0xf8a7224f
   14680:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, sp}
   14684:	stmiavs	r8, {r0, r3, r5, r6, ip, lr, pc}^
   14688:	subscs	lr, r0, #2048	; 0x800
   1468c:			; <UNDEFINED> instruction: 0xf8dfb290
   14690:	vst4.<illegal width 64>	{d25-d28}, [pc :128], r8
   14694:			; <UNDEFINED> instruction: 0xf8a77100
   14698:			; <UNDEFINED> instruction: 0x463801fc
   1469c:			; <UNDEFINED> instruction: 0x464a44f9
   146a0:	ldc2	7, cr15, [sl], {255}	; 0xff
   146a4:	ldrdeq	pc, [r0], #-136	; 0xffffff78
   146a8:	subsle	r2, ip, r0, lsl #16
   146ac:	stc2	7, cr15, [r0, #1020]	; 0x3fc
   146b0:	ldmdavs	fp, {r0, r1, r6, fp, sp, lr}
   146b4:	stmdacc	r0, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}
   146b8:	ldrdpl	pc, [r0], #-136	; 0xffffff78
   146bc:	subsle	r2, r4, r0, lsl #26
   146c0:			; <UNDEFINED> instruction: 0xf7ff4628
   146c4:	blvc	113ca0 <fputs@plt+0x110244>
   146c8:	eorsle	r2, sl, r0, lsl #22
   146cc:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
   146d0:			; <UNDEFINED> instruction: 0xb3b4685c
   146d4:	strvs	pc, [r0], -r7, lsl #10
   146d8:	svcvc	0x0000f5b4
   146dc:	ldrtmi	r4, [r0], -r5, lsr #12
   146e0:	svclt	0x0028464a
   146e4:	strvc	pc, [r0, #-1103]	; 0xfffffbb1
   146e8:	strvc	pc, [r0], -r6, lsl #10
   146ec:			; <UNDEFINED> instruction: 0xf7ff4629
   146f0:	blne	19538c4 <fputs@plt+0x194fe68>
   146f4:	blmi	8c8ebc <fputs@plt+0x8c5460>
   146f8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   146fc:			; <UNDEFINED> instruction: 0xf8d8b1fb
   14700:	cmnlt	r0, #64	; 0x40
   14704:	ldc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
   14708:	biclt	r7, r3, r3, lsl #22
   1470c:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
   14710:	ldmdavs	fp, {r2, r3, r4, r6, r7, fp, sp, lr}^
   14714:	mrcmi	1, 0, fp, cr12, cr12, {4}
   14718:	movwvs	pc, #1283	; 0x503	; <UNPREDICTABLE>
   1471c:	ldrbtmi	r4, [lr], #-1055	; 0xfffffbe1
   14720:	svcvc	0x0000f5b4
   14724:	ldrtmi	r4, [r8], -r5, lsr #12
   14728:	svclt	0x00284632
   1472c:	strvc	pc, [r0, #-1103]	; 0xfffffbb1
   14730:	strvc	pc, [r0, -r7, lsl #10]
   14734:			; <UNDEFINED> instruction: 0xf7ff4629
   14738:	blne	195387c <fputs@plt+0x194fe20>
   1473c:	pop	{r4, r5, r6, r7, r8, ip, lr, pc}
   14740:	blmi	4b5728 <fputs@plt+0x4b1ccc>
   14744:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   14748:	blcs	2e9bc <fputs@plt+0x2af60>
   1474c:			; <UNDEFINED> instruction: 0xf7ffd0f7
   14750:	blvc	113c14 <fputs@plt+0x1101b8>
   14754:	rscsle	r2, r2, r0, lsl #22
   14758:			; <UNDEFINED> instruction: 0xf502e7d8
   1475c:	addslt	r6, r0, #128, 4
   14760:	blvc	90e5bc <fputs@plt+0x90ab60>
   14764:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, lr, pc}^
   14768:	blvc	b0c36c <fputs@plt+0xb08910>
   1476c:	blvc	10c370 <fputs@plt+0x108914>
   14770:	svclt	0x0000deff
   14774:	andseq	sp, r6, sl, ror sl
   14778:	andeq	r7, r2, r0, lsr #2
   1477c:	andseq	sp, r6, r6, lsl sl
   14780:	andseq	sp, r6, ip, ror #19
   14784:			; <UNDEFINED> instruction: 0x0016d9d6
   14788:	muleq	r2, lr, r0
   1478c:	mulseq	r6, lr, r9
   14790:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   14794:	ldrlt	r4, [r0, #-2843]!	; 0xfffff4e5
   14798:			; <UNDEFINED> instruction: 0xf5ad44fc
   1479c:	ldrmi	r7, [r4], -r3, lsl #26
   147a0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   147a4:	strbtmi	sl, [sp], -r1, lsl #18
   147a8:	ldmdavs	fp, {r1, r3, r5, r9, sl, lr}
   147ac:			; <UNDEFINED> instruction: 0xf04f9381
   147b0:			; <UNDEFINED> instruction: 0xf7ff0300
   147b4:			; <UNDEFINED> instruction: 0xf110fc77
   147b8:	svclt	0x00080f26
   147bc:	andle	r2, ip, r0
   147c0:	blle	29e7c8 <fputs@plt+0x29ad6c>
   147c4:	cmplt	r0, r0, lsr #24
   147c8:	ldc2l	7, cr15, [r2], #1020	; 0x3fc
   147cc:	stmdavs	fp!, {r4, r7, r8, ip, sp, pc}
   147d0:	ldmdavs	r9, {r0, r1, r7, r8, ip, sp, pc}^
   147d4:			; <UNDEFINED> instruction: 0xf7ef6840
   147d8:	bmi	30ec40 <fputs@plt+0x30b1e4>
   147dc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   147e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   147e4:	subsmi	r9, sl, r1, lsl #23
   147e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   147ec:			; <UNDEFINED> instruction: 0xf50dd105
   147f0:	ldclt	13, cr7, [r0, #-12]!
   147f4:	andeq	pc, r1, pc, rrx
   147f8:			; <UNDEFINED> instruction: 0xf7efe7ef
   147fc:	svclt	0x0000e828
   14800:	andeq	r6, r2, r0, ror #11
   14804:	andeq	r0, r0, r4, ror #4
   14808:	muleq	r2, sl, r5
   1480c:	blmi	ae70bc <fputs@plt+0xae3660>
   14810:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   14814:	cfstr32vc	mvfx15, [r2, #-692]	; 0xfffffd4c
   14818:	stcge	14, cr4, [r1], {41}	; 0x29
   1481c:			; <UNDEFINED> instruction: 0x466d58d3
   14820:			; <UNDEFINED> instruction: 0x462a447e
   14824:	ldmdavs	fp, {r0, r5, r9, sl, lr}
   14828:			; <UNDEFINED> instruction: 0xf04f9381
   1482c:			; <UNDEFINED> instruction: 0xf7ff0300
   14830:			; <UNDEFINED> instruction: 0xf110fc39
   14834:	eorle	r0, r3, r6, lsr #30
   14838:	blle	c5e840 <fputs@plt+0xc5ade4>
   1483c:	sbclt	r6, r0, #2818048	; 0x2b0000
   14840:	ldmdavs	sl, {r3, r4, fp, sp}^
   14844:	blmi	8088f0 <fputs@plt+0x804e94>
   14848:	ldmdbmi	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   1484c:	ldrbtmi	r2, [r9], #-1
   14850:	cdp	7, 3, cr15, cr10, cr14, {7}
   14854:	ldrhcs	pc, [sl, #132]!	; 0x84	; <UNPREDICTABLE>
   14858:	andcs	r4, r1, ip, lsl r9
   1485c:	ldrbtmi	r0, [r9], #-594	; 0xfffffdae
   14860:	cdp	7, 3, cr15, cr2, cr14, {7}
   14864:	ldrhcs	pc, [ip, #132]!	; 0x84	; <UNPREDICTABLE>
   14868:	ldrhcc	pc, [sl, #132]!	; 0x84	; <UNPREDICTABLE>
   1486c:	subseq	r1, r2, #860160	; 0xd2000
   14870:	svccs	0x0000f5b2
   14874:	ldmdbmi	r6, {r2, ip, lr, pc}
   14878:	ldrbtmi	r2, [r9], #-1
   1487c:	cdp	7, 2, cr15, cr4, cr14, {7}
   14880:	blmi	3a70d8 <fputs@plt+0x3a367c>
   14884:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14888:	blls	fe06e8f8 <fputs@plt+0xfe06ae9c>
   1488c:			; <UNDEFINED> instruction: 0xf04f405a
   14890:	mrsle	r0, SP_hyp
   14894:	cfstr32vc	mvfx15, [r2, #-52]	; 0xffffffcc
   14898:	blmi	403e60 <fputs@plt+0x400404>
   1489c:			; <UNDEFINED> instruction: 0xe7d4447b
   148a0:	eorcs	r4, r1, #14336	; 0x3800
   148a4:	tstcs	r1, lr, lsl #16
   148a8:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
   148ac:			; <UNDEFINED> instruction: 0xf7ee681b
   148b0:	strb	lr, [r5, r0, lsl #31]!
   148b4:	svc	0x00caf7ee
   148b8:	andeq	r6, r2, r6, ror #10
   148bc:	andeq	r0, r0, r4, ror #4
   148c0:	andeq	r6, r2, r8, asr r5
   148c4:	andeq	r2, r1, r8, ror lr
   148c8:	muleq	r1, sl, lr
   148cc:			; <UNDEFINED> instruction: 0x00012eb6
   148d0:			; <UNDEFINED> instruction: 0x00012eb6
   148d4:	strdeq	r6, [r2], -r4
   148d8:	andeq	r2, r1, ip, lsl lr
   148dc:	andeq	r0, r0, ip, ror #4
   148e0:	andeq	r2, r1, sl, lsl lr
   148e4:	ldrblt	fp, [r8, #418]!	; 0x1a2
   148e8:	svcmi	0x000a1846
   148ec:	ldrbtmi	r4, [pc], #-1556	; 148f4 <fputs@plt+0x10e98>
   148f0:	svcvc	0x0000f5b4
   148f4:	ldrtmi	r4, [r0], -r5, lsr #12
   148f8:	svclt	0x0028463a
   148fc:	strvc	pc, [r0, #-1103]	; 0xfffffbb1
   14900:	strvc	pc, [r0], -r6, lsl #10
   14904:			; <UNDEFINED> instruction: 0xf7ff4629
   14908:	blne	19536ac <fputs@plt+0x194fc50>
   1490c:	ldfltp	f5, [r8, #960]!	; 0x3c0
   14910:	svclt	0x00004770
   14914:	andeq	r6, r2, lr, asr #29
   14918:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   1491c:			; <UNDEFINED> instruction: 0x460cb530
   14920:	subvs	fp, fp, r5, lsl #1
   14924:	tstcs	r1, r5, lsl #12
   14928:			; <UNDEFINED> instruction: 0xf7ee4618
   1492c:	bmi	5d0114 <fputs@plt+0x5cc6b8>
   14930:	adcvs	r4, r0, sl, ror r4
   14934:	bmi	580f5c <fputs@plt+0x57d500>
   14938:	ldrbtmi	r2, [sl], #-0
   1493c:	ldmvs	r2, {r0, r1, r4, r6, fp, sp, lr}^
   14940:			; <UNDEFINED> instruction: 0xf6034413
   14944:			; <UNDEFINED> instruction: 0xf50372ff
   14948:	vld2.8	{d6-d9}, [r2], r0
   1494c:			; <UNDEFINED> instruction: 0x66eb62ff
   14950:	andeq	pc, r7, #34	; 0x22
   14954:	andlt	r6, r5, sl, lsr #13
   14958:	stmdbmi	sp, {r4, r5, r8, sl, fp, ip, sp, pc}
   1495c:	movwls	r6, #15659	; 0x3d2b
   14960:	ldmdavs	r4, {r1, r4, r6, fp, ip, lr}
   14964:	ldmda	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14968:			; <UNDEFINED> instruction: 0xf7ee6800
   1496c:	blls	10fe0c <fputs@plt+0x10c3b0>
   14970:	strmi	r2, [r2], -r1, lsl #2
   14974:	bmi	1f917c <fputs@plt+0x1f5720>
   14978:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1497c:	svc	0x007af7ee
   14980:			; <UNDEFINED> instruction: 0xf7ef2001
   14984:	svclt	0x0000e848
   14988:	andeq	r6, r2, r8, asr #8
   1498c:	andseq	sp, r6, sl, lsr #15
   14990:	andeq	r0, r0, ip, ror #4
   14994:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   14998:			; <UNDEFINED> instruction: 0x460cb570
   1499c:	strmi	r4, [r5], -lr, lsl #28
   149a0:	strtmi	r4, [r0], -r1, lsl #12
   149a4:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
   149a8:			; <UNDEFINED> instruction: 0xf7ff2300
   149ac:	ldmiblt	r0, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   149b0:			; <UNDEFINED> instruction: 0xb12a68b2
   149b4:			; <UNDEFINED> instruction: 0x462968f3
   149b8:			; <UNDEFINED> instruction: 0xf7ff4620
   149bc:	ldmdblt	r0, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}^
   149c0:			; <UNDEFINED> instruction: 0xf1046ea6
   149c4:	mcrvs	1, 7, r0, cr3, cr0, {2}
   149c8:	subeq	pc, ip, r4, lsl #2
   149cc:	bne	ffce627c <fputs@plt+0xffce2820>
   149d0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   149d4:	cfldrdlt	mvd14, [r0, #-8]!
   149d8:	andseq	sp, r6, r0, asr #14
   149dc:	svclt	0x00183817
   149e0:	ldrbmi	r2, [r0, -r1]!
   149e4:			; <UNDEFINED> instruction: 0x4605b538
   149e8:			; <UNDEFINED> instruction: 0x461c4618
   149ec:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   149f0:	strtmi	r6, [r0], -r3, lsl #16
   149f4:			; <UNDEFINED> instruction: 0xf7ff602b
   149f8:	stmdblt	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   149fc:	mcrvs	13, 5, fp, cr2, cr8, {1}
   14a00:	tstcs	r0, r8, lsr #12
   14a04:	ldrhtmi	lr, [r8], -sp
   14a08:	svclt	0x006cf7ff
   14a0c:	svclt	0x00183818
   14a10:	ldrbmi	r2, [r0, -r1]!
   14a14:	svclt	0x00183819
   14a18:	ldrbmi	r2, [r0, -r1]!
   14a1c:			; <UNDEFINED> instruction: 0x4604b510
   14a20:			; <UNDEFINED> instruction: 0xff7af7ff
   14a24:			; <UNDEFINED> instruction: 0xf44f6ea2
   14a28:			; <UNDEFINED> instruction: 0xf6cf4370
   14a2c:	strdcs	r7, [r0], -pc	; <UNPREDICTABLE>
   14a30:	rscsvc	pc, pc, #536870912	; 0x20000000
   14a34:	movteq	lr, #10755	; 0x2a03
   14a38:	ldclt	6, cr6, [r0, #-652]	; 0xfffffd74
   14a3c:			; <UNDEFINED> instruction: 0x461db570
   14a40:	cdpvs	0, 13, cr11, cr12, cr2, {4}
   14a44:			; <UNDEFINED> instruction: 0xf7ff4606
   14a48:	stmibvs	fp!, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   14a4c:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
   14a50:	beq	ff9431a4 <fputs@plt+0xff93f748>
   14a54:			; <UNDEFINED> instruction: 0xb1ac1e65
   14a58:	strcc	lr, [r5], #-2822	; 0xfffff4fa
   14a5c:	strbcs	lr, [r5, #2822]	; 0xb06
   14a60:	vst1.8	{d20-d22}, [pc :128], r9
   14a64:	strtmi	r6, [r0], -r0, lsl #4
   14a68:	strvs	pc, [r0, #-1445]	; 0xfffffa5b
   14a6c:	svc	0x0040f7ee
   14a70:	andvs	pc, r0, #1325400064	; 0x4f000000
   14a74:	stmiane	r0!, {r8, sp}
   14a78:	stcl	7, cr15, [sl, #-952]!	; 0xfffffc48
   14a7c:			; <UNDEFINED> instruction: 0xf5a442b4
   14a80:	mvnle	r5, r0, lsl #9
   14a84:	ldcllt	0, cr11, [r0, #-8]!
   14a88:	strtmi	r4, [r3], -r6, lsl #16
   14a8c:	smlatbcs	r1, sp, lr, r6
   14a90:	bmi	16aad8 <fputs@plt+0x16707c>
   14a94:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
   14a98:			; <UNDEFINED> instruction: 0xf7ee6800
   14a9c:	ldrb	lr, [r8, ip, ror #29]
   14aa0:	andeq	r6, r2, sl, lsr #6
   14aa4:	andeq	r0, r0, ip, ror #4
   14aa8:	andeq	r2, r1, lr, lsl #27
   14aac:	stmvs	r3, {r1, fp, sp, lr}
   14ab0:	cmplt	r3, sl, lsl r1
   14ab4:	ldrmi	r2, [r8], -r1, lsl #6
   14ab8:	stmdbvs	r2, {r4, r5, r6, r8, r9, sl, lr}
   14abc:	rscsle	r2, sl, r0, lsl #22
   14ac0:	svclt	0x00181e13
   14ac4:	ldrmi	r2, [r8], -r1, lsl #6
   14ac8:	stmdbvs	r3, {r4, r5, r6, r8, r9, sl, lr}
   14acc:	svclt	0x00183b00
   14ad0:	ldrmi	r2, [r8], -r1, lsl #6
   14ad4:	svclt	0x00004770
   14ad8:	svclt	0x00183813
   14adc:	ldrbmi	r2, [r0, -r1]!
   14ae0:	svclt	0x00183823
   14ae4:	ldrbmi	r2, [r0, -r1]!
   14ae8:			; <UNDEFINED> instruction: 0x460cb570
   14aec:	addslt	r4, ip, r7, lsl r9
   14af0:	ldrbtmi	r4, [r9], #-2583	; 0xfffff5e9
   14af4:	stmpl	sl, {r0, r1, r7, sl, fp, sp, lr}
   14af8:	andsls	r6, fp, #1179648	; 0x120000
   14afc:	andeq	pc, r0, #79	; 0x4f
   14b00:	ldrmi	fp, [r9], -fp, lsr #2
   14b04:	andcs	r4, r3, sl, ror #12
   14b08:	cdp	7, 7, cr15, cr0, cr14, {7}
   14b0c:	bmi	481094 <fputs@plt+0x47d638>
   14b10:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   14b14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14b18:	subsmi	r9, sl, fp, lsl fp
   14b1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14b20:	andcs	sp, r0, r2, lsl r1
   14b24:	ldcllt	0, cr11, [r0, #-112]!	; 0xffffff90
   14b28:			; <UNDEFINED> instruction: 0x560ce9dd
   14b2c:	rscsvc	pc, ip, pc, asr #12
   14b30:	adcmi	r2, r8, #0, 2
   14b34:	movweq	lr, #27505	; 0x6b71
   14b38:	blmi	20bae4 <fputs@plt+0x208088>
   14b3c:	orrcc	pc, r0, r5, asr #11
   14b40:	ldrbtmi	r6, [fp], #-97	; 0xffffff9f
   14b44:			; <UNDEFINED> instruction: 0xe7e2601d
   14b48:	cdp	7, 8, cr15, cr0, cr14, {7}
   14b4c:	andeq	r6, r2, r6, lsl #5
   14b50:	andeq	r0, r0, r4, ror #4
   14b54:	andeq	r6, r2, r6, ror #4
   14b58:			; <UNDEFINED> instruction: 0x0016d5b6
   14b5c:	vmul.i8	d20, d5, d31
   14b60:	bmi	fe3c6c <fputs@plt+0xfe0210>
   14b64:	lfmne	f7, 1, [r0], #-780	; 0xfffffcf4
   14b68:	mvnsmi	lr, sp, lsr #18
   14b6c:			; <UNDEFINED> instruction: 0x46074479
   14b70:			; <UNDEFINED> instruction: 0xf8574605
   14b74:	addlt	r0, ip, r0, asr #30
   14b78:	stcge	8, cr5, [r3], {138}	; 0x8a
   14b7c:	strbmi	r4, [r0, #-3641]!	; 0xfffff1c7
   14b80:	andls	r6, fp, #1179648	; 0x120000
   14b84:	andeq	pc, r0, #79	; 0x4f
   14b88:	ldmvs	sl!, {r0, r3, r4, r5, r6, fp, sp, lr}
   14b8c:	ldrbtmi	r4, [lr], #-1571	; 0xfffff9dd
   14b90:	teqle	r5, r7, lsl #6
   14b94:	mulsgt	r0, sp, r8
   14b98:	svceq	0x0000f1bc
   14b9c:			; <UNDEFINED> instruction: 0xf1bcd014
   14ba0:			; <UNDEFINED> instruction: 0xd12d0f01
   14ba4:	stcge	8, cr6, [r6], {251}	; 0xfb
   14ba8:	abseqe	f7, #5.0
   14bac:	strgt	r4, [pc], #-1696	; 14bb4 <fputs@plt+0x11158>
   14bb0:	ldmdbvs	r8!, {r8, sp}
   14bb4:	stceq	0, cr6, [r0], {32}
   14bb8:	blcc	92c20 <fputs@plt+0x8f1c4>
   14bbc:	ldrbmi	r4, [r0, #1049]!	; 0x419
   14bc0:	mvnsle	fp, r9, lsl #5
   14bc4:	and	r9, lr, r8, lsl #24
   14bc8:			; <UNDEFINED> instruction: 0x0016f8bd
   14bcc:	ldreq	pc, [r5, -sp, lsl #2]
   14bd0:	strbtmi	r4, [r1], -r3, lsr #12
   14bd4:	blcs	92c28 <fputs@plt+0x8f1cc>
   14bd8:	adcsmi	r4, fp, #285212672	; 0x11000000
   14bdc:	mvnsle	fp, r9, lsl #5
   14be0:			; <UNDEFINED> instruction: 0x2012f8bd
   14be4:	addmi	r0, r8, #148	; 0x94
   14be8:	ldfcsd	f5, [pc], #-40	; 14bc8 <fputs@plt+0x1116c>
   14bec:			; <UNDEFINED> instruction: 0xf1bcdd08
   14bf0:	andsle	r0, r4, r0, lsl #30
   14bf4:	svceq	0x0001f1bc
   14bf8:			; <UNDEFINED> instruction: 0xf44fbf08
   14bfc:	andsle	r2, r0, r0, lsl #7
   14c00:	rscscc	pc, pc, pc, asr #32
   14c04:	blmi	5a746c <fputs@plt+0x5a3a10>
   14c08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14c0c:	blls	2eec7c <fputs@plt+0x2eb220>
   14c10:			; <UNDEFINED> instruction: 0xf04f405a
   14c14:	tstle	lr, r0, lsl #6
   14c18:	pop	{r2, r3, ip, sp, pc}
   14c1c:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [pc :256], r0
   14c20:	adcmi	r3, r3, #128, 6
   14c24:	stccc	3, cr13, [r4], {236}	; 0xec
   14c28:	andcs	r4, r0, r9, lsr #12
   14c2c:			; <UNDEFINED> instruction: 0xf7ff4622
   14c30:	stmdbpl	fp!, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
   14c34:	addsmi	r4, r8, #192, 6
   14c38:	andcs	fp, r0, r8, lsl #30
   14c3c:	stcmi	0, cr13, [fp], {226}	; 0xe2
   14c40:	bmi	2dd04c <fputs@plt+0x2d95f0>
   14c44:	ldrbtmi	r5, [sl], #-2356	; 0xfffff6cc
   14c48:	stmdavs	r0!, {ip, pc}
   14c4c:	cdp	7, 1, cr15, cr2, cr14, {7}
   14c50:	rscscc	pc, pc, pc, asr #32
   14c54:			; <UNDEFINED> instruction: 0xf7eee7d6
   14c58:	svclt	0x0000edfa
   14c5c:	andeq	r6, r2, ip, lsl #4
   14c60:	andeq	r0, r0, r4, ror #4
   14c64:	andeq	r6, r2, sl, ror #3
   14c68:	andeq	r6, r2, r0, ror r1
   14c6c:	andeq	r0, r0, ip, ror #4
   14c70:	andeq	r2, r1, r2, lsr #24
   14c74:			; <UNDEFINED> instruction: 0xf7ffb508
   14c78:	stmdblt	r8!, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   14c7c:	pop	{r0, r2, fp, lr}
   14c80:	ldrbtmi	r4, [r8], #-8
   14c84:	cdplt	7, 4, cr15, cr0, cr14, {7}
   14c88:	pop	{r0, r1, fp, lr}
   14c8c:	ldrbtmi	r4, [r8], #-8
   14c90:	cdplt	7, 3, cr15, cr10, cr14, {7}
   14c94:	andeq	r2, r1, lr, lsl #24
   14c98:	andeq	r2, r1, r6, lsr #24
   14c9c:	vstrle.16	s4, [r0, #-254]	; 0xffffff02	; <UNPREDICTABLE>
   14ca0:			; <UNDEFINED> instruction: 0xf04fe75c
   14ca4:			; <UNDEFINED> instruction: 0x477030ff
   14ca8:	mvnsmi	lr, sp, lsr #18
   14cac:	blmi	1000edc <fputs@plt+0xffd480>
   14cb0:	ldcmi	6, cr4, [pc], #-24	; 14ca0 <fputs@plt+0x11244>
   14cb4:	ldrbtmi	r4, [fp], #-2623	; 0xfffff5c1
   14cb8:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
   14cbc:	strmi	r5, [ip], -r2, lsr #17
   14cc0:	stmdaeq	r5, {r8, r9, fp, sp, lr, pc}
   14cc4:	andls	r6, r9, #1179648	; 0x120000
   14cc8:	andeq	pc, r0, #79	; 0x4f
   14ccc:	rsble	r2, r3, r0, lsl #18
   14cd0:	strcs	pc, [r0, r5, asr #11]
   14cd4:	stmibne	r1, {r1, r3, r5, r9, sl, lr}^
   14cd8:	cdp	7, 0, cr15, cr10, cr14, {7}
   14cdc:	ldrtmi	r3, [sl], -r3, lsl #10
   14ce0:			; <UNDEFINED> instruction: 0xf0252100
   14ce4:	strbmi	r0, [r0], -r3, lsl #10
   14ce8:	strbeq	pc, [r0, -r6, lsl #2]	; <UNPREDICTABLE>
   14cec:	ldc	7, cr15, [r0], #-952	; 0xfffffc48
   14cf0:	movwcs	r1, #3370	; 0xd2a
   14cf4:	cmpcc	r1, r5, asr #4	; <UNPREDICTABLE>
   14cf8:	vsubw.s8	<illegal reg q12.5>, <illegal reg q1.5>, d2
   14cfc:	andcs	r1, r1, r0, lsr r1
   14d00:	vsubl.s8	<illegal reg q12.5>, d0, d6
   14d04:	ldmeq	r2, {r2, r4}
   14d08:			; <UNDEFINED> instruction: 0xf8ad9308
   14d0c:	andscs	r2, r4, #10
   14d10:	andcc	pc, r9, sp, lsl #17
   14d14:	tstls	r1, r3, lsl #6
   14d18:	andls	r9, r5, r4, lsl #2
   14d1c:	teqlt	ip, #1879048192	; 0x70000000
   14d20:	stmdage	r8, {r2, sl, fp, sp, pc}
   14d24:	strtmi	r2, [r2], -r1, asr #2
   14d28:			; <UNDEFINED> instruction: 0xf812e001
   14d2c:	strmi	r1, [fp], #-3841	; 0xfffff0ff
   14d30:	addslt	r4, fp, #144, 4
   14d34:			; <UNDEFINED> instruction: 0xf8add1f9
   14d38:	stcgt	0, cr3, [pc], {34}	; 0x22
   14d3c:	stmdavs	r0!, {r4, r5, sl, sp, lr}
   14d40:	adcsvs	r6, sl, r9, ror r0
   14d44:	rscsvs	r6, fp, r8, lsr r1
   14d48:	ldrtmi	r4, [r1], -sl, lsr #12
   14d4c:			; <UNDEFINED> instruction: 0xf7fe2000
   14d50:	bmi	694bec <fputs@plt+0x691190>
   14d54:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   14d58:	cmnpl	r0, r0, asr #7
   14d5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14d60:	subsmi	r9, sl, r9, lsl #22
   14d64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14d68:	andlt	sp, sl, sp, lsl r1
   14d6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14d70:	movweq	pc, #20749	; 0x510d	; <UNPREDICTABLE>
   14d74:	andeq	pc, sp, #1073741827	; 0x40000003
   14d78:	and	r2, r1, r1, asr #2
   14d7c:	blne	92dd0 <fputs@plt+0x8f374>
   14d80:	addsmi	r4, r3, #12, 8	; 0xc000000
   14d84:	mvnsle	fp, r4, lsr #5
   14d88:			; <UNDEFINED> instruction: 0xf8adab01
   14d8c:	blgt	1e4dcc <fputs@plt+0x1e1370>
   14d90:	rsbsvs	r6, r9, r0, lsr r4
   14d94:			; <UNDEFINED> instruction: 0xe7d760ba
   14d98:	strcc	pc, [r0, r5, asr #11]
   14d9c:	stmibne	r1, {r1, r3, r5, r9, sl, lr}^
   14da0:	stc	7, cr15, [r6, #952]!	; 0x3b8
   14da4:			; <UNDEFINED> instruction: 0xf7eee79a
   14da8:	svclt	0x0000ed52
   14dac:	andseq	sp, r6, r2, asr #8
   14db0:	andeq	r6, r2, r0, asr #1
   14db4:	andeq	r0, r0, r4, ror #4
   14db8:	andeq	r6, r2, r2, lsr #32
   14dbc:	ldrb	r2, [r3, -r0, lsl #2]!
   14dc0:	ldrb	r2, [r1, -r1, lsl #2]!
   14dc4:			; <UNDEFINED> instruction: 0x460cb570
   14dc8:	addslt	r4, ip, r8, lsl r9
   14dcc:	ldrbtmi	r4, [r9], #-2584	; 0xfffff5e8
   14dd0:	stmpl	sl, {r0, r1, r7, sl, fp, sp, lr}
   14dd4:	andsls	r6, fp, #1179648	; 0x120000
   14dd8:	andeq	pc, r0, #79	; 0x4f
   14ddc:	ldrmi	fp, [r9], -fp, lsr #2
   14de0:	andcs	r4, r3, sl, ror #12
   14de4:	stc	7, cr15, [r2, #-952]	; 0xfffffc48
   14de8:	bmi	4c1370 <fputs@plt+0x4bd914>
   14dec:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   14df0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14df4:	subsmi	r9, sl, fp, lsl fp
   14df8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14dfc:	andcs	sp, r0, r4, lsl r1
   14e00:	ldcllt	0, cr11, [r0, #-112]!	; 0xffffff90
   14e04:			; <UNDEFINED> instruction: 0x560ce9dd
   14e08:	rscsvc	pc, ip, pc, asr #12
   14e0c:	andeq	pc, r3, r0, asr #5
   14e10:	adcmi	r2, r8, #0, 2
   14e14:	movweq	lr, #27505	; 0x6b71
   14e18:	blmi	20bdbc <fputs@plt+0x208360>
   14e1c:	orrcs	pc, r0, r5, asr #11
   14e20:	ldrbtmi	r6, [fp], #-97	; 0xffffff9f
   14e24:			; <UNDEFINED> instruction: 0xe7e0601d
   14e28:	ldc	7, cr15, [r0, #-952]	; 0xfffffc48
   14e2c:	andeq	r5, r2, sl, lsr #31
   14e30:	andeq	r0, r0, r4, ror #4
   14e34:	andeq	r5, r2, sl, lsl #31
   14e38:			; <UNDEFINED> instruction: 0x0016d2d6
   14e3c:	vldrle	s4, [r1, #-0]
   14e40:	strmi	fp, [sl], #-1040	; 0xfffffbf0
   14e44:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
   14e48:	blcc	92e94 <fputs@plt+0x8f438>
   14e4c:	tstcs	r0, #536576	; 0x83000
   14e50:			; <UNDEFINED> instruction: 0xf8344291
   14e54:	b	fe0e0ea8 <fputs@plt+0xfe0dd44c>
   14e58:	addlt	r2, r0, #0
   14e5c:			; <UNDEFINED> instruction: 0xf85dd1f4
   14e60:	ldrbmi	r4, [r0, -r4, lsl #22]!
   14e64:	svclt	0x00004770
   14e68:	andeq	r2, r1, sl, ror #21
   14e6c:	vldrle.16	s4, [r4, #-0]	; <UNPREDICTABLE>
   14e70:	stmdane	r4, {r4, r5, sl, ip, sp, pc}^
   14e74:	movwcs	r4, #3338	; 0xd0a
   14e78:			; <UNDEFINED> instruction: 0xf810447d
   14e7c:	b	fe05ba88 <fputs@plt+0xfe05802c>
   14e80:	adcmi	r2, r0, #-1073741820	; 0xc0000004
   14e84:	andsne	pc, r1, r5, lsr r8	; <UNPREDICTABLE>
   14e88:	movwcs	lr, #14977	; 0x3a81
   14e8c:			; <UNDEFINED> instruction: 0xd1f4b29b
   14e90:			; <UNDEFINED> instruction: 0xbc30ba5b
   14e94:	mulshi	r3, fp, r2
   14e98:	movwcs	r4, #1904	; 0x770
   14e9c:			; <UNDEFINED> instruction: 0x47708013
   14ea0:			; <UNDEFINED> instruction: 0x00012ab8
   14ea4:	svcmi	0x00f0e92d
   14ea8:	stmiavs	r7, {r0, r3, r4, r7, ip, sp, pc}^
   14eac:	addsne	pc, r9, #74448896	; 0x4700000
   14eb0:			; <UNDEFINED> instruction: 0xf6c56943
   14eb4:	stmdbvs	r6, {r1, r7, r9, sp}
   14eb8:	b	13fab08 <fputs@plt+0x13f70ac>
   14ebc:	stmvs	r5, {r0, r1, r2, r4, r5, r7, r8, r9, fp}
   14ec0:			; <UNDEFINED> instruction: 0x0c03ea86
   14ec4:	shadd16mi	r9, r4, r2
   14ec8:	b	fe1b8f2c <fputs@plt+0xfe1b54d0>
   14ecc:	stmibvs	r0, {r0, r1, r3, r9, sl}
   14ed0:			; <UNDEFINED> instruction: 0x0c07ea0c
   14ed4:	ldrdhi	pc, [r0], -r1
   14ed8:	bl	24f98 <fputs@plt+0x2153c>
   14edc:	b	fe3172ec <fputs@plt+0xfe313890>
   14ee0:	bl	257ef4 <fputs@plt+0x254498>
   14ee4:			; <UNDEFINED> instruction: 0x901667f5
   14ee8:	blx	fe62f010 <fputs@plt+0xfe62b5b4>
   14eec:	ldrls	pc, [r3], #-3720	; 0xfffff178
   14ef0:	ldrtmi	r4, [ip], #102	; 0x66
   14ef4:	bl	39b16c <fputs@plt+0x397710>
   14ef8:	blt	16b30 <fputs@plt+0x130d4>
   14efc:	b	13e5f9c <fputs@plt+0x13e2540>
   14f00:	b	fe2d61dc <fputs@plt+0xfe2d2780>
   14f04:	strmi	r0, [r6], #-3076	; 0xfffff3fc
   14f08:	ldrbtvs	lr, [r7], r6, lsl #22
   14f0c:	b	338f24 <fputs@plt+0x3354c8>
   14f10:	b	13d7f34 <fputs@plt+0x13d44d8>
   14f14:	svcls	0x001300b7
   14f18:			; <UNDEFINED> instruction: 0x0c0bea8c
   14f1c:	ldrdge	pc, [r8], -r1
   14f20:	ldrdhi	pc, [ip], -r1
   14f24:			; <UNDEFINED> instruction: 0xf98afa9a
   14f28:	and	pc, r4, sp, asr #17
   14f2c:	ldrmi	r4, [r6], #1726	; 0x6be
   14f30:	streq	lr, [r0, -r4, lsl #21]
   14f34:	blx	fe626274 <fputs@plt+0xfe622818>
   14f38:	ldrls	pc, [r4, #-2184]	; 0xfffff778
   14f3c:	streq	lr, [r2, #-2827]	; 0xfffff4f5
   14f40:			; <UNDEFINED> instruction: 0xa010f8d1
   14f44:	bleq	fedcf888 <fputs@plt+0xfedcbe2c>
   14f48:			; <UNDEFINED> instruction: 0xf8cd4445
   14f4c:	eorsmi	r8, r7, r8, lsl r0
   14f50:			; <UNDEFINED> instruction: 0x8014f8d1
   14f54:	bl	32632c <fputs@plt+0x3228d0>
   14f58:	b	fe030338 <fputs@plt+0xfe02c8dc>
   14f5c:	rsbmi	r0, r7, fp, lsl #28
   14f60:			; <UNDEFINED> instruction: 0xf68afa9a
   14f64:	ldrmi	r4, [r4], #-1071	; 0xfffffbd1
   14f68:	vmlaeq.f32	s28, s24, s28
   14f6c:			; <UNDEFINED> instruction: 0xf888fa98
   14f70:	ldrbvs	lr, [ip, r7, lsl #22]!
   14f74:	b	13e604c <fputs@plt+0x13e25f0>
   14f78:	b	fe398270 <fputs@plt+0xfe394814>
   14f7c:	strbmi	r0, [r5], -r0, lsl #28
   14f80:			; <UNDEFINED> instruction: 0xf8d19607
   14f84:	b	fe2f4fec <fputs@plt+0xfe2f1590>
   14f88:	strtmi	r0, [r6], #1548	; 0x60c
   14f8c:	bl	3ba3b4 <fputs@plt+0x3b6958>
   14f90:	ldrshtmi	r6, [lr], -r7
   14f94:	b	13e684c <fputs@plt+0x13e2df0>
   14f98:	ldrmi	r0, [r4], #-1463	; 0xfffffa49
   14f9c:	strtmi	r6, [r0], #-2511	; 0xfffff631
   14fa0:			; <UNDEFINED> instruction: 0xf888fa98
   14fa4:	streq	lr, [r5], #-2700	; 0xfffff574
   14fa8:	streq	lr, [fp], -r6, lsl #21
   14fac:	beq	cfbd4 <fputs@plt+0xcc178>
   14fb0:	streq	lr, [lr], #-2564	; 0xfffff5fc
   14fb4:	b	13e5fd4 <fputs@plt+0x13e2578>
   14fb8:	bl	1952b8 <fputs@plt+0x19185c>
   14fbc:	ldrbmi	r6, [r3], #1790	; 0x6fe
   14fc0:	beq	34f9d8 <fputs@plt+0x34bf7c>
   14fc4:	b	fe1838bc <fputs@plt+0xfe17fe60>
   14fc8:			; <UNDEFINED> instruction: 0xf8d10700
   14fcc:	eorsmi	lr, r7, r0, lsr #32
   14fd0:	andsls	pc, r4, sp, asr #17
   14fd4:	stmdbeq	r2, {r2, r8, r9, fp, sp, lr, pc}
   14fd8:	strbmi	r9, [ip], #1041	; 0x411
   14fdc:	streq	lr, [r5], #-2695	; 0xfffff579
   14fe0:	blx	fe7a6178 <fputs@plt+0xfe7a271c>
   14fe4:	ldrbmi	pc, [sl], #3214	; 0xc8e	; <UNPREDICTABLE>
   14fe8:			; <UNDEFINED> instruction: 0x46679315
   14fec:	ldrdgt	pc, [r4], -r1	; <UNPREDICTABLE>
   14ff0:	bvs	ffdcfc20 <fputs@plt+0xffdcc1c4>
   14ff4:	ldrteq	lr, [r6], pc, asr #20
   14ff8:	stmdbeq	r6, {r7, r9, fp, sp, lr, pc}
   14ffc:	stc2	10, cr15, [ip], {156}	; 0x9c	; <UNPREDICTABLE>
   15000:	ldrbtvs	lr, [sl], #2820	; 0xb04
   15004:	subhi	pc, r0, sp, asr #17
   15008:	stmdbeq	sl, {r0, r3, r9, fp, sp, lr, pc}
   1500c:	b	13fac20 <fputs@plt+0x13f71c4>
   15010:	ldrmi	r0, [r7], #-2746	; 0xfffff546
   15014:	ldrdhi	pc, [r8], -r1	; <UNPREDICTABLE>
   15018:	strtmi	r4, [pc], #-1635	; 15020 <fputs@plt+0x115c4>
   1501c:			; <UNDEFINED> instruction: 0x0c0aea86
   15020:	stmdbeq	r0, {r0, r3, r7, r9, fp, sp, lr, pc}
   15024:	ldreq	lr, [r4, #2639]!	; 0xa4f
   15028:	b	326314 <fputs@plt+0x3228b8>
   1502c:	ldrmi	r0, [lr], r4, lsl #24
   15030:	bl	266290 <fputs@plt+0x262834>
   15034:	b	fe32f80c <fputs@plt+0xfe32bdb0>
   15038:	b	fe298058 <fputs@plt+0xfe2945fc>
   1503c:	ldrbtmi	r0, [r0], #-1797	; 0xfffff8fb
   15040:	mcr2	10, 4, pc, cr8, cr8, {4}	; <UNPREDICTABLE>
   15044:	bl	3a61cc <fputs@plt+0x3a2770>
   15048:			; <UNDEFINED> instruction: 0xf8cd0b02
   1504c:	b	20d0f4 <fputs@plt+0x209698>
   15050:			; <UNDEFINED> instruction: 0xf8d10709
   15054:	bl	4d10c <fputs@plt+0x496b0>
   15058:	b	fe1ed444 <fputs@plt+0xfe1e99e8>
   1505c:	b	13d6c8c <fputs@plt+0x13d3230>
   15060:	ldrbmi	r0, [lr], #-2489	; 0xfffff647
   15064:	ldrsbthi	pc, [r0], -r1	; <UNPREDICTABLE>
   15068:	stc2	10, cr15, [lr], {158}	; 0x9e	; <UNPREDICTABLE>
   1506c:	bleq	28fa88 <fputs@plt+0x28c02c>
   15070:	bl	1a6170 <fputs@plt+0x1a2714>
   15074:			; <UNDEFINED> instruction: 0xf8d166f0
   15078:	b	30d150 <fputs@plt+0x3096f4>
   1507c:	b	13d7c84 <fputs@plt+0x13d4228>
   15080:			; <UNDEFINED> instruction: 0xf8cd00b0
   15084:	strbtmi	ip, [r4], -ip, lsr #32
   15088:	stc2	10, cr15, [r8], {152}	; 0x98	; <UNPREDICTABLE>
   1508c:	b	fe25b330 <fputs@plt+0xfe2578d4>
   15090:	ldrtmi	r0, [sl], #1024	; 0x400
   15094:	blx	fe7a516c <fputs@plt+0xfe7a1710>
   15098:			; <UNDEFINED> instruction: 0xf8cdfe8e
   1509c:	b	fe305164 <fputs@plt+0xfe301708>
   150a0:	ldrmi	r0, [r4], #2821	; 0xb05
   150a4:	strbtmi	r4, [r5], #-1235	; 0xfffffb2d
   150a8:			; <UNDEFINED> instruction: 0x0c09ea84
   150ac:	beq	fedcf9f0 <fputs@plt+0xfedcbf94>
   150b0:	blvs	ffdcfce4 <fputs@plt+0xffdcc288>
   150b4:	stmdaeq	r2, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
   150b8:	strtmi	r4, [ip], #1654	; 0x676
   150bc:	ldrsbt	pc, [r8], -r1	; <UNPREDICTABLE>
   150c0:	strbmi	r9, [r1], #3329	; 0xd01
   150c4:	mcr2	10, 4, pc, cr14, cr14, {4}	; <UNPREDICTABLE>
   150c8:	b	fe039cf4 <fputs@plt+0xfe036298>
   150cc:	bl	316cfc <fputs@plt+0x3132a0>
   150d0:			; <UNDEFINED> instruction: 0x46a86cfb
   150d4:	ldrbtmi	r9, [r3], -r5, lsl #26
   150d8:	ldrsbt	pc, [ip], -r1	; <UNPREDICTABLE>
   150dc:	b	1fb4f0 <fputs@plt+0x1f7a94>
   150e0:	b	fe216d14 <fputs@plt+0xfe2132b8>
   150e4:	b	13d7100 <fputs@plt+0x13d36a4>
   150e8:	strhmi	r0, [r7], #-187	; 0xffffff45
   150ec:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   150f0:	b	fe29b35c <fputs@plt+0xfe297900>
   150f4:	strmi	r0, [r8], #-1035	; 0xfffffbf5
   150f8:	stmdbls	r4, {r0, r1, r2, r3, r6, sl, lr}
   150fc:	ldrbvs	lr, [ip, r7, lsl #22]!
   15100:	ldreq	lr, [ip, #2639]!	; 0xa4f
   15104:	streq	lr, [ip], #-2564	; 0xfffff5fc
   15108:	stc2	10, cr15, [lr], {158}	; 0x9e	; <UNPREDICTABLE>
   1510c:	b	fe13a51c <fputs@plt+0xfe136ac0>
   15110:	b	fe216140 <fputs@plt+0xfe2126e4>
   15114:	strbtmi	r0, [r5], -r6, lsl #16
   15118:	stmdbls	r6, {r2, r3, r7, r9, sl, lr}
   1511c:	strls	r4, [r4, #-1028]	; 0xfffffbfc
   15120:	stcls	6, cr4, [r9, #-160]	; 0xffffff60
   15124:	smlabbeq	r1, ip, sl, lr
   15128:	b	13fa964 <fputs@plt+0x13f6f08>
   1512c:	mcrls	12, 0, r7, cr2, cr8, {7}
   15130:	stcls	0, cr4, [r5, #-420]	; 0xfffffe5c
   15134:			; <UNDEFINED> instruction: 0xf8cd4059
   15138:	b	fe305150 <fputs@plt+0xfe3016f4>
   1513c:	movwls	r0, #58886	; 0xe606
   15140:	blls	66188 <fputs@plt+0x6272c>
   15144:	b	fe1a5244 <fputs@plt+0xfe1a17e8>
   15148:	strtmi	r0, [ip], fp, lsl #12
   1514c:	cfstrsls	mvf4, [r7, #-320]	; 0xfffffec0
   15150:	ldmne	lr, {r4, r5, sl, lr}
   15154:	ldmibeq	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   15158:	ldrbtvs	lr, [r7], #2820	; 0xb04
   1515c:	beq	18fb94 <fputs@plt+0x18c138>
   15160:	stcls	15, cr9, [sl, #-8]
   15164:	mcrls	4, 0, r4, cr6, cr3, {5}
   15168:	streq	lr, [r9, -r7, lsl #21]
   1516c:	beq	18fb9c <fputs@plt+0x18c140>
   15170:	eormi	r9, r7, r2, lsl #26
   15174:	rscsvs	lr, r4, r0, lsl #22
   15178:	mcrls	6, 0, r4, cr8, cr4, {5}
   1517c:	b	13e5340 <fputs@plt+0x13e18e4>
   15180:	stmdbls	fp, {r0, r4, r5, r6, r7, r8, sl, ip, sp, lr}
   15184:	stmdaeq	r6, {r2, r3, r7, r9, fp, sp, lr, pc}
   15188:	b	13fc9a0 <fputs@plt+0x13f8f44>
   1518c:	strls	r0, [r5, #-1204]	; 0xfffffb4c
   15190:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   15194:	b	fe2bb5b8 <fputs@plt+0xfe2b7b5c>
   15198:	strtmi	r0, [ip], r6, lsl #20
   1519c:	streq	lr, [r4], -r9, lsl #21
   151a0:	ldrbmi	r9, [pc], #-3330	; 151a8 <fputs@plt+0x1174c>
   151a4:	ldmdbls	r0, {r1, r2, r3, r7, r9, sl, lr}
   151a8:	mulmi	r6, r4, r4
   151ac:	vmlaeq.f32	s28, s3, s28
   151b0:	bl	1fb5e8 <fputs@plt+0x1f7b8c>
   151b4:	strtmi	r6, [ip], #2032	; 0x7f0
   151b8:	vmlaeq.f32	s28, s3, s28
   151bc:	b	fe1bb5e4 <fputs@plt+0xfe1b7b88>
   151c0:	b	13d69ec <fputs@plt+0x13d2f90>
   151c4:	b	13d548c <fputs@plt+0x13d1a30>
   151c8:	strbtmi	r7, [r6], #-2810	; 0xfffff506
   151cc:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   151d0:	blls	166c08 <fputs@plt+0x1631ac>
   151d4:	bleq	cfe04 <fputs@plt+0xcc3a8>
   151d8:	b	fe13b624 <fputs@plt+0xfe137bc8>
   151dc:	srsia	sp, #0
   151e0:	b	13fd2d8 <fputs@plt+0x13f987c>
   151e4:	b	13d7cc8 <fputs@plt+0x13d426c>
   151e8:	ldrshtmi	r7, [sp], -r8
   151ec:			; <UNDEFINED> instruction: 0x0c01ea8c
   151f0:	ldrbvs	lr, [r7, r6, lsl #22]!
   151f4:	b	fe03b63c <fputs@plt+0xfe037be0>
   151f8:	b	fe396a28 <fputs@plt+0xfe392fcc>
   151fc:	eorsmi	r0, lr, r3, lsl #28
   15200:	rsbmi	r4, r5, r2, asr #8
   15204:	b	13e6294 <fputs@plt+0x13e2838>
   15208:	b	fe1b4e08 <fputs@plt+0xfe1b13ac>
   1520c:			; <UNDEFINED> instruction: 0xf8cd0400
   15210:			; <UNDEFINED> instruction: 0xf8cde01c
   15214:	ldrmi	r8, [r4], #-24	; 0xffffffe8
   15218:	bls	1e6c40 <fputs@plt+0x1e31e4>
   1521c:	ldrbmi	r9, [r9], #2307	; 0x903
   15220:	strbmi	r9, [sp], #-3598	; 0xfffff1f2
   15224:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   15228:			; <UNDEFINED> instruction: 0x31a1f64e
   1522c:	bicsvs	pc, r9, r6, asr #13
   15230:			; <UNDEFINED> instruction: 0x91004696
   15234:	bls	466474 <fputs@plt+0x462a18>
   15238:	stmdaeq	r6, {r3, r7, r9, fp, sp, lr, pc}
   1523c:	bl	17b65c <fputs@plt+0x177c00>
   15240:	blls	36ea24 <fputs@plt+0x36afc8>
   15244:	ldreq	lr, [r7, pc, asr #20]!
   15248:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   1524c:	ldrmi	r9, [r3], r3, lsl #18
   15250:			; <UNDEFINED> instruction: 0x0c03ea8c
   15254:	ldrbtmi	r9, [r0], #-2569	; 0xfffff5f7
   15258:	strmi	r9, [lr], pc, lsl #22
   1525c:	b	fe2fca74 <fputs@plt+0xfe2f9018>
   15260:	stmdbls	sl, {r1, r9}
   15264:			; <UNDEFINED> instruction: 0x0c03ea8c
   15268:	stmdbeq	r7, {r1, r3, r7, r9, fp, sp, lr, pc}
   1526c:	mcrls	0, 0, r4, cr0, cr2, {3}
   15270:	blvc	fff4fbb4 <fputs@plt+0xfff4c158>
   15274:	ldrbtvs	lr, [r5], #2820	; 0xb04
   15278:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   1527c:	vmlaeq.f32	s28, s3, s28
   15280:	ldreq	lr, [r5, #2639]!	; 0xa4f
   15284:	ldrbmi	r9, [lr], #-2311	; 0xfffff6f9
   15288:			; <UNDEFINED> instruction: 0x0c05ea87
   1528c:	b	13e63b4 <fputs@plt+0x13e2958>
   15290:			; <UNDEFINED> instruction: 0xf8cd78f8
   15294:	bl	3531c <fputs@plt+0x318c0>
   15298:	b	fe32d670 <fputs@plt+0xfe329c14>
   1529c:	submi	r0, sl, r4, lsl #24
   152a0:	b	13e6570 <fputs@plt+0x13e2b14>
   152a4:	mcrls	1, 0, r0, cr1, cr4, {5}
   152a8:	strbtmi	r9, [r2], #3072	; 0xc00
   152ac:	b	fe3b96bc <fputs@plt+0xfe3b5c60>
   152b0:	stmdbls	r8, {r1, r2, r9, sl, fp}
   152b4:	rscsvc	lr, r2, #323584	; 0x4f000
   152b8:	bvs	ffc4fee8 <fputs@plt+0xffc4c48c>
   152bc:	vmlaeq.f32	s28, s23, s28
   152c0:			; <UNDEFINED> instruction: 0x9c02190e
   152c4:	b	13e63a8 <fputs@plt+0x13e294c>
   152c8:	b	fe174ec8 <fputs@plt+0xfe17146c>
   152cc:	stcls	8, cr0, [r9], {4}
   152d0:	stmdaeq	r0, {r3, r7, r9, fp, sp, lr, pc}
   152d4:	adcseq	lr, r0, pc, asr #20
   152d8:	strtmi	r4, [r4], r7, asr #8
   152dc:	cdpls	12, 0, cr9, cr5, cr11, {0}
   152e0:	ldrbvs	lr, [sl, r7, lsl #22]!
   152e4:			; <UNDEFINED> instruction: 0x0c04ea8c
   152e8:	andls	r9, r9, #0, 24
   152ec:			; <UNDEFINED> instruction: 0x0c06ea8c
   152f0:	stmdbeq	r4, {r1, r8, r9, fp, sp, lr, pc}
   152f4:			; <UNDEFINED> instruction: 0x9c0a9a02
   152f8:	b	fe0a6434 <fputs@plt+0xfe0a29d8>
   152fc:	bls	316b04 <fputs@plt+0x3130a8>
   15300:	eor	pc, r8, sp, asr #17
   15304:			; <UNDEFINED> instruction: 0x0c01ea8c
   15308:	stmdaeq	r2, {r2, r7, r9, fp, sp, lr, pc}
   1530c:			; <UNDEFINED> instruction: 0x9c0b9a00
   15310:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   15314:	bl	3bbf50 <fputs@plt+0x3b84f4>
   15318:	stmdbls	r9, {r1, r8, fp}
   1531c:	streq	lr, [sl], -r6, lsl #21
   15320:	vmlaeq.f32	s28, s7, s8
   15324:	beq	feecfc68 <fputs@plt+0xfeecc20c>
   15328:	strtmi	r9, [lr], #-3074	; 0xfffff3fe
   1532c:	streq	lr, [sl, #-2688]	; 0xfffff580
   15330:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   15334:	rsbsmi	r4, sp, ip, asr #8
   15338:	strtmi	r9, [r5], #-2310	; 0xfffff6fa
   1533c:	b	13fc374 <fputs@plt+0x13f8918>
   15340:	blls	34738 <fputs@plt+0x30cdc>
   15344:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   15348:	bl	1bbb78 <fputs@plt+0x1b811c>
   1534c:	b	fe3aef30 <fputs@plt+0xfe3ab4d4>
   15350:	b	13d8b5c <fputs@plt+0x13d5100>
   15354:	bl	317238 <fputs@plt+0x3137dc>
   15358:	strbtmi	r0, [r1], -r3, lsl #18
   1535c:	vmlaeq.f32	s28, s5, s28
   15360:			; <UNDEFINED> instruction: 0x0c07ea8a
   15364:	strtmi	r4, [r0], r2, asr #12
   15368:	strbmi	r9, [r8], #-3086	; 0xfffff3f2
   1536c:			; <UNDEFINED> instruction: 0x0c06ea8c
   15370:	b	fe226dbc <fputs@plt+0xfe223360>
   15374:	ldrmi	r0, [r9], #2052	; 0x804
   15378:	strmi	r9, [r4], #3079	; 0xc07
   1537c:	b	13fbfb8 <fputs@plt+0x13f855c>
   15380:	stmdals	r4, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr}
   15384:	ldrbvs	lr, [r6, #2821]!	; 0xb05
   15388:	and	pc, r8, sp, asr #17
   1538c:	ldrteq	lr, [r6], pc, asr #20
   15390:	vmlaeq.f32	s28, s1, s6
   15394:	stmdaeq	r4, {r3, r7, r9, fp, sp, lr, pc}
   15398:	b	fe1fb3a8 <fputs@plt+0xfe1f794c>
   1539c:	tstls	r0, r6, lsl #8
   153a0:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   153a4:	bl	33b7ac <fputs@plt+0x337d50>
   153a8:	blls	3b0784 <fputs@plt+0x3acd28>
   153ac:	b	13e5564 <fputs@plt+0x13e1b08>
   153b0:	strbmi	r0, [sl], #1461	; 0x5b5
   153b4:	vmlaeq.f32	s28, s23, s28
   153b8:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   153bc:			; <UNDEFINED> instruction: 0xf8cd4681
   153c0:	strmi	r8, [r9], #12
   153c4:	andeq	lr, r5, r6, lsl #21
   153c8:	andeq	lr, ip, r0, lsl #21
   153cc:	b	fe3b9c18 <fputs@plt+0xfe3b61bc>
   153d0:	strbmi	r0, [pc], #-3586	; 153d8 <fputs@plt+0x1197c>
   153d4:	strmi	r9, [r7], #-2563	; 0xfffff5fd
   153d8:	stmdals	r0, {r3, r4, r7, r9, sl, lr}
   153dc:	b	13fbfe8 <fputs@plt+0x13f858c>
   153e0:	stmdbls	r8, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr}
   153e4:	b	fe226e30 <fputs@plt+0xfe2233d4>
   153e8:	strmi	r0, [r1], #2051	; 0x803
   153ec:	b	fe23b3fc <fputs@plt+0xfe2379a0>
   153f0:	blls	1173fc <fputs@plt+0x1139a0>
   153f4:	strbmi	r4, [lr], #-1649	; 0xfffff98f
   153f8:	ldrbmi	r4, [r4], #-1673	; 0xfffff977
   153fc:	stmdaeq	r0, {r3, r7, r9, fp, sp, lr, pc}
   15400:	blls	166e80 <fputs@plt+0x163424>
   15404:	ldrbtvs	lr, [ip], #2820	; 0xb04
   15408:	vldmiaeq	ip!, {s28-s106}
   1540c:	vmlaeq.f32	s28, s7, s28
   15410:	b	fe17c03c <fputs@plt+0xfe1785e0>
   15414:	b	13d7c4c <fputs@plt+0x13d41f0>
   15418:	b	fe3b3800 <fputs@plt+0xfe3afda4>
   1541c:	blls	18c30 <fputs@plt+0x151d4>
   15420:	andshi	pc, r0, sp, asr #17
   15424:	ldrbvs	lr, [r4, r7, lsl #22]!
   15428:	blls	66694 <fputs@plt+0x62c38>
   1542c:	beq	14fe5c <fputs@plt+0x14c400>
   15430:	vmlaeq.f32	s28, s5, s28
   15434:	ldrteq	lr, [r4], #2639	; 0xa4f
   15438:	ldrmi	r9, [r8], sl, lsl #20
   1543c:	b	fe33c080 <fputs@plt+0xfe338624>
   15440:	tstls	fp, r4
   15444:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   15448:	strbmi	r4, [sp], #-120	; 0xffffff88
   1544c:	stmdaeq	r2, {r3, r7, r9, fp, sp, lr, pc}
   15450:	strmi	r9, [r5], #-2564	; 0xfffff5fc
   15454:	ldrbmi	r9, [r6], #-2304	; 0xfffff700
   15458:	bl	1bb48c <fputs@plt+0x1b7a30>
   1545c:			; <UNDEFINED> instruction: 0x469166f7
   15460:	b	fe22668c <fputs@plt+0xfe222c30>
   15464:	ldmib	sp, {fp}^
   15468:	b	13d5884 <fputs@plt+0x13d1e28>
   1546c:	bl	157350 <fputs@plt+0x1538f4>
   15470:	strdmi	r6, [r8], #-86	; 0xffffffaa
   15474:	beq	20fe8c <fputs@plt+0x20c430>
   15478:	beq	1cfea8 <fputs@plt+0x1cc44c>
   1547c:	vcvtvc.s16.f32	s29, s29, #-14
   15480:	b	13e6c8c <fputs@plt+0x13e3230>
   15484:	mrcls	0, 0, r0, cr0, cr6, {5}
   15488:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1548c:	and	pc, r4, sp, asr #17
   15490:	rsbsmi	r4, r1, ip, asr #9
   15494:			; <UNDEFINED> instruction: 0xf8cd9e01
   15498:			; <UNDEFINED> instruction: 0x46988014
   1549c:	ldrbmi	r9, [r4], #2823	; 0xb07
   154a0:	mcrls	6, 0, r4, cr0, cr6, {5}
   154a4:	b	fe2394e4 <fputs@plt+0xfe235a88>
   154a8:	ldrtmi	r0, [r6], #2051	; 0x803
   154ac:	rsbsmi	r9, r8, r1, lsl lr
   154b0:	rsbmi	r4, r8, r4, ror r4
   154b4:	stmdaeq	r6, {r3, r7, r9, fp, sp, lr, pc}
   154b8:	bl	33ccf8 <fputs@plt+0x33929c>
   154bc:	ldrshmi	r6, [r1], #-197	; 0xffffff3b
   154c0:	ldreq	lr, [r5, #2639]!	; 0xa4f
   154c4:	strmi	r9, [r4], #-2565	; 0xfffff5fb
   154c8:	b	fe1bb4d0 <fputs@plt+0xfe1b7a74>
   154cc:	vmlals.f32	s0, s2, s10
   154d0:	ldrbtvs	lr, [ip], #2820	; 0xb04
   154d4:	stmdbeq	r0, {r1, r8, r9, fp, sp, lr, pc}
   154d8:	rscsvc	lr, r1, pc, asr #20
   154dc:	b	fe23b8fc <fputs@plt+0xfe237ea0>
   154e0:	cdpls	8, 0, cr0, cr2, cr6, {0}
   154e4:	b	fe066628 <fputs@plt+0xfe062bcc>
   154e8:	b	13d591c <fputs@plt+0x13d1ec0>
   154ec:	ldrshtmi	r7, [r1], #-232	; 0xffffff18
   154f0:	andls	r9, ip, r0, lsl #28
   154f4:			; <UNDEFINED> instruction: 0xf8cd4051
   154f8:			; <UNDEFINED> instruction: 0x469ee034
   154fc:	bl	3c124 <fputs@plt+0x386c8>
   15500:	bls	397920 <fputs@plt+0x393ec4>
   15504:	beq	34ff34 <fputs@plt+0x34c4d8>
   15508:	vldmiaeq	ip!, {s28-s106}
   1550c:	vmlaeq.f32	s28, s7, s28
   15510:	b	fe166640 <fputs@plt+0xfe162be4>
   15514:	rsbmi	r0, r0, ip
   15518:	mvnsvc	lr, pc, asr #20
   1551c:	bls	e6d7c <fputs@plt+0xe3320>
   15520:	stmdals	r0, {r1, r2, sl, lr}
   15524:	vmlaeq.f32	s28, s5, s28
   15528:	ldrbmi	r9, [r7], #-2573	; 0xfffff5f3
   1552c:	beq	5013c <fputs@plt+0x4c6e0>
   15530:	stmdbls	ip, {r3, r9, sl, lr}
   15534:	ldrbvs	lr, [r4, r7, lsl #22]!
   15538:	ldrteq	lr, [r4], #2639	; 0xa4f
   1553c:	b	fe3b9564 <fputs@plt+0xfe3b5b08>
   15540:	stmdbls	r9, {r0, r9, sl, fp}
   15544:	stmdaeq	r4, {r2, r3, r7, r9, fp, sp, lr, pc}
   15548:	ldrbtvs	lr, [r7], r6, lsl #22
   1554c:	bleq	8ff80 <fputs@plt+0x8c524>
   15550:	b	fe23b984 <fputs@plt+0xfe237f28>
   15554:	b	13d7578 <fputs@plt+0x13d3b1c>
   15558:	b	fe2d743c <fputs@plt+0xfe2d39e0>
   1555c:	stmdbls	r0, {r0, r8, r9, fp}
   15560:	bleq	cff94 <fputs@plt+0xcc538>
   15564:	strmi	r9, [r8], #-2570	; 0xfffff5f6
   15568:	smlabbeq	r7, r4, sl, lr
   1556c:	stmdals	r4, {r2, r7, sl, lr}
   15570:	b	13e573c <fputs@plt+0x13e1ce0>
   15574:			; <UNDEFINED> instruction: 0xf8cd7efe
   15578:	b	fe10d5e0 <fputs@plt+0xfe109b84>
   1557c:	ldrbmi	r0, [r5], #-3586	; 0xfffff1fe
   15580:	vmlaeq.f32	s28, s1, s28
   15584:	stmdals	r0, {r2, r3, r7, sl, lr}
   15588:	bl	17b9a8 <fputs@plt+0x177f4c>
   1558c:	bl	2579b4 <fputs@plt+0x253f58>
   15590:	bls	26ed70 <fputs@plt+0x26b314>
   15594:	stmdbeq	r0, {r0, r8, r9, fp, sp, lr, pc}
   15598:	b	13fb9c0 <fputs@plt+0x13f7f64>
   1559c:	b	13f3990 <fputs@plt+0x13eff34>
   155a0:	b	fe397080 <fputs@plt+0xfe393624>
   155a4:	ldmdbls	r0, {r0, r9, sl, fp}
   155a8:	beq	1cffcc <fputs@plt+0x1cc570>
   155ac:	submi	r4, sl, r3, asr #12
   155b0:	ldmdane	r8, {r0, r8, fp, ip, pc}
   155b4:	bl	33c1d4 <fputs@plt+0x338778>
   155b8:	b	fe2b0994 <fputs@plt+0xfe2acf38>
   155bc:	submi	r0, sl, r5, lsl #20
   155c0:	ldreq	lr, [r5, #2639]!	; 0xa4f
   155c4:	smlabbeq	r5, r6, sl, lr
   155c8:	strmi	r4, [r7], #-90	; 0xffffffa6
   155cc:	ldmdals	r1, {r1, r3, r8, r9, fp, ip, pc}
   155d0:	smlabbeq	ip, r1, sl, lr
   155d4:	vcvtvc.s16.f32	s29, s29, #-14
   155d8:	eors	pc, r8, sp, asr #17
   155dc:	b	fe0e6620 <fputs@plt+0xfe0e2bc4>
   155e0:	stmdbls	r0, {r9, sl, fp}
   155e4:	blls	3a671c <fputs@plt+0x3a2cc0>
   155e8:			; <UNDEFINED> instruction: 0xf8cd4454
   155ec:	bl	135684 <fputs@plt+0x131c28>
   155f0:	bl	ee9e8 <fputs@plt+0xeaf8c>
   155f4:	b	13d7a00 <fputs@plt+0x13d3fa4>
   155f8:	movwls	r7, #29682	; 0x73f2
   155fc:	vldmiaeq	ip!, {s28-s106}
   15600:	b	fe17c21c <fputs@plt+0xfe1787c0>
   15604:	ldmdbls	r0, {r2, r3, fp}
   15608:	stmdaeq	r4, {r3, r7, r9, fp, sp, lr, pc}
   1560c:	vmlaeq.f32	s28, s7, s28
   15610:	strbmi	r9, [lr], #-2825	; 0xfffff4f7
   15614:	ldrbvs	lr, [r4, r7, lsl #22]!
   15618:	vmlaeq.f32	s28, s7, s28
   1561c:	bl	23c22c <fputs@plt+0x2387d0>
   15620:	b	13d7a40 <fputs@plt+0x13d3fe4>
   15624:	b	fe0568fc <fputs@plt+0xfe052ea0>
   15628:	stmdbls	r7, {r0, r1, r9}
   1562c:	blls	2709c <fputs@plt+0x23640>
   15630:	b	13fce68 <fputs@plt+0x13f940c>
   15634:	strmi	r7, [fp], #-3838	; 0xfffff102
   15638:	smlabbeq	r4, ip, sl, lr
   1563c:	mcrls	0, 0, r4, cr14, cr2, {3}
   15640:	ldrmi	r4, [sp], #-121	; 0xffffff87
   15644:	strmi	r4, [sp], #-114	; 0xffffff8e
   15648:	bicsmi	pc, ip, fp, asr #12
   1564c:	tstvc	fp, r8, asr #13	; <UNPREDICTABLE>
   15650:	b	13f9a58 <fputs@plt+0x13f5ffc>
   15654:	stmdbls	r0, {r1, r4, r5, r6, r7, r9, ip, sp, lr}
   15658:	mcrls	6, 0, r4, cr3, cr3, {3}
   1565c:	ldmibvs	r7!, {r0, r3, r8, r9, fp, sp, lr, pc}^
   15660:			; <UNDEFINED> instruction: 0x46131859
   15664:	b	fe03bea0 <fputs@plt+0xfe038444>
   15668:	strmi	r0, [ip], #2054	; 0x806
   1566c:	b	fe23ba90 <fputs@plt+0xfe238034>
   15670:	b	13d7680 <fputs@plt+0x13d3c24>
   15674:	b	fe217558 <fputs@plt+0xfe213afc>
   15678:	stmdbls	fp, {r0, fp}
   1567c:	eor	pc, r8, sp, asr #17
   15680:	ldrbvs	lr, [r9, #2821]!	; 0xb05
   15684:	b	fe2ba2c8 <fputs@plt+0xfe2b686c>
   15688:	ldrmi	r0, [r9], -r1, lsl #28
   1568c:	b	13fc294 <fputs@plt+0x13f8838>
   15690:	b	125597c <fputs@plt+0x1251f20>
   15694:	b	1156eb8 <fputs@plt+0x115345c>
   15698:	b	255ea0 <fputs@plt+0x252444>
   1569c:	ldrmi	r0, [r9], #-2311	; 0xfffff6f9
   156a0:	blls	225740 <fputs@plt+0x221ce4>
   156a4:	streq	lr, [r9], -r6, asr #20
   156a8:	b	165798 <fputs@plt+0x161d3c>
   156ac:	strmi	r0, [ip], #-2304	; 0xfffff700
   156b0:	b	10bbae0 <fputs@plt+0x10b8084>
   156b4:	bl	315ee0 <fputs@plt+0x312484>
   156b8:	b	fe3b0a94 <fputs@plt+0xfe3ad038>
   156bc:	ldrtmi	r0, [r4], #3587	; 0xe03
   156c0:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   156c4:	b	fe3bced8 <fputs@plt+0xfe3b947c>
   156c8:	ldrmi	r0, [r4], #-3585	; 0xfffff1ff
   156cc:	strbmi	r9, [r3], -r0, lsl #18
   156d0:	b	13fbee8 <fputs@plt+0x13f848c>
   156d4:	tstls	r0, #759169024	; 0x2d400000
   156d8:	ldrbtvs	lr, [ip], #2820	; 0xb04
   156dc:	stmdaeq	r2, {r1, r2, r7, r9, fp, sp, lr, pc}
   156e0:	blls	19b860 <fputs@plt+0x197e04>
   156e4:	cfmvdhrls	mvd15, r4
   156e8:	andeq	lr, r5, #76, 20	; 0x4c000
   156ec:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   156f0:			; <UNDEFINED> instruction: 0x01bcea4f
   156f4:	stmdaeq	r6, {r3, r7, r9, fp, sp, lr, pc}
   156f8:	andmi	r9, r2, fp, lsl #28
   156fc:	vcvtvc.s16.f32	s29, s29, #-14
   15700:			; <UNDEFINED> instruction: 0x0c05ea0c
   15704:	and	pc, r8, sp, asr #17
   15708:	b	10bc318 <fputs@plt+0x10b88bc>
   1570c:	ldrtmi	r0, [r6], ip, lsl #24
   15710:	vmlals.f32	s18, s2, s0
   15714:	beq	9002c <fputs@plt+0x8c5d0>
   15718:	bleq	8ff30 <fputs@plt+0x8c4d4>
   1571c:	b	fe39b98c <fputs@plt+0xfe397f30>
   15720:	b	298f40 <fputs@plt+0x2954e4>
   15724:	vmlals.f32	s0, s18, s10
   15728:	b	12a6770 <fputs@plt+0x12a2d14>
   1572c:	bls	417f60 <fputs@plt+0x414504>
   15730:	ldrbvs	lr, [r4, r7, lsl #22]!
   15734:	vmlaeq.f32	s28, s13, s28
   15738:	cdpls	4, 0, cr4, cr4, cr2, {4}
   1573c:	strbtmi	r9, [r7], #-2053	; 0xfffff7fb
   15740:	vldmiavc	r8!, {s29-s107}
   15744:	eorgt	pc, ip, sp, asr #17
   15748:	vmlaeq.f32	s28, s5, s28
   1574c:	stmdaeq	r0, {r1, r2, r7, r9, fp, sp, lr, pc}
   15750:	b	13fbf58 <fputs@plt+0x13f84fc>
   15754:	stmdals	fp, {r2, r4, r5, r7, sl}
   15758:	vldmiavc	lr!, {s29-s107}
   1575c:	andgt	pc, ip, sp, asr #17
   15760:	bvs	ffe10390 <fputs@plt+0xffe0c934>
   15764:	b	11db974 <fputs@plt+0x11d7f18>
   15768:	ldrmi	r0, [r5], #-4
   1576c:	b	13fbf78 <fputs@plt+0x13f851c>
   15770:	vmovls.16	d30[0], r0
   15774:	eormi	r4, r7, r8
   15778:	bls	3271d0 <fputs@plt+0x323774>
   1577c:	stmdals	r3, {r0, r1, r2, r8, r9, lr}
   15780:	vmlaeq.f32	s28, s5, s24
   15784:	b	fe23bf8c <fputs@plt+0xfe238530>
   15788:	b	12977a8 <fputs@plt+0x1293d4c>
   1578c:	b	fe216fc0 <fputs@plt+0xfe213564>
   15790:	stmne	r2, {r0, r1, fp}
   15794:	b	2a5834 <fputs@plt+0x2a1dd8>
   15798:	ldrmi	r0, [r1], #-11
   1579c:	ldrbvs	lr, [sl, #2821]!	; 0xb05
   157a0:	ldrtmi	r4, [sp], #-774	; 0xfffffcfa
   157a4:	b	13fc3c8 <fputs@plt+0x13f896c>
   157a8:	svcls	0x000d7cf8
   157ac:	bls	267ec <fputs@plt+0x22d90>
   157b0:	vmlaeq.f32	s28, s7, s28
   157b4:	b	13fbbd0 <fputs@plt+0x13f8174>
   157b8:	blls	2982a8 <fputs@plt+0x29484c>
   157bc:	ldrbtvs	lr, [r5], r6, lsl #22
   157c0:	stmdaeq	r7, {r0, r7, r9, fp, sp, lr, pc}
   157c4:	ldrmi	r4, [r1], #-1633	; 0xfffff99f
   157c8:	strmi	r9, [ip], #-2059	; 0xfffff7f5
   157cc:	b	fe23bbe0 <fputs@plt+0xfe238184>
   157d0:	b	fe3977e4 <fputs@plt+0xfe393d88>
   157d4:	blls	218fdc <fputs@plt+0x215580>
   157d8:	andeq	lr, sl, #282624	; 0x45000
   157dc:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   157e0:	b	13fbc18 <fputs@plt+0x13f81bc>
   157e4:	b	95ac0 <fputs@plt+0x92064>
   157e8:	b	15601c <fputs@plt+0x1525c0>
   157ec:	srsia	sp, #10
   157f0:	subsmi	ip, r9, r4, lsr r0
   157f4:	vldmiavc	lr!, {s29-s107}
   157f8:			; <UNDEFINED> instruction: 0xf8cd4315
   157fc:	ldmib	sp, {r2, lr, pc}^
   15800:	b	11a2008 <fputs@plt+0x119e5ac>
   15804:	bl	11880c <fputs@plt+0x114db0>
   15808:	b	1aebe8 <fputs@plt+0x1ab18c>
   1580c:	ldrmi	r0, [sl], #-3584	; 0xfffff200
   15810:	strtmi	r9, [r5], #-2831	; 0xfffff4f1
   15814:			; <UNDEFINED> instruction: 0x0c0aea0c
   15818:	b	133c854 <fputs@plt+0x1338df8>
   1581c:	subsmi	r0, r9, lr, lsl #24
   15820:	vcvtvc.f32.u32	s29, s30
   15824:	mlsmi	r1, r3, r4, r4
   15828:	ldrbtmi	r9, [r3], -r6, lsl #20
   1582c:	mvnsvc	lr, pc, asr #20
   15830:	tstls	r4, ip, lsl #6
   15834:	vmlaeq.f32	s28, s5, s14
   15838:			; <UNDEFINED> instruction: 0x461f9910
   1583c:	b	13fc444 <fputs@plt+0x13f89e8>
   15840:	b	1157f20 <fputs@plt+0x11544c4>
   15844:	strbtmi	r0, [r3], #1033	; 0x409
   15848:	b	fe39bc38 <fputs@plt+0xfe3981dc>
   1584c:	blls	219058 <fputs@plt+0x2155fc>
   15850:	blvs	ffd90484 <fputs@plt+0xffd8ca28>
   15854:	b	13fbc80 <fputs@plt+0x13f8224>
   15858:	b	117334 <fputs@plt+0x1138d8>
   1585c:	b	158864 <fputs@plt+0x154e08>
   15860:	svcls	0x00010509
   15864:	streq	lr, [r5], #-2636	; 0xfffff5b4
   15868:	stcls	0, cr4, [r4, #-356]	; 0xfffffe9c
   1586c:	b	fe3bc474 <fputs@plt+0xfe3b8a18>
   15870:	ldrmi	r0, [r2], #3591	; 0xe07
   15874:	stmdaeq	r6, {r0, r1, r3, r6, r9, fp, sp, lr, pc}
   15878:	stcls	8, cr1, [r2, #-956]	; 0xfffffc44
   1587c:	bvs	fff104ac <fputs@plt+0xfff0ca50>
   15880:	vldmiavc	lr!, {s29-s107}
   15884:	bl	125a30 <fputs@plt+0x121fd4>
   15888:	cfstr32ls	mvfx0, [ip], {10}
   1588c:	andeq	lr, r6, #45056	; 0xb000
   15890:	b	23c4b0 <fputs@plt+0x238a54>
   15894:	b	12178c0 <fputs@plt+0x1213e64>
   15898:	strbtmi	r0, [r2], -r2, lsl #16
   1589c:			; <UNDEFINED> instruction: 0x0c04ea81
   158a0:	ldrtmi	r9, [r8], #-3072	; 0xfffff400
   158a4:	blls	3a7324 <fputs@plt+0x3a38c8>
   158a8:	streq	lr, [r0, -r8, lsl #22]
   158ac:			; <UNDEFINED> instruction: 0x9c0b1910
   158b0:	ldmeq	fp!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   158b4:	vmlaeq.f32	s28, s7, s28
   158b8:	ldrbvs	lr, [r5, r7, lsl #22]!
   158bc:	beq	fed90200 <fputs@plt+0xfed8c7a4>
   158c0:	b	fe3ba100 <fputs@plt+0xfe3b66a4>
   158c4:	b	11590dc <fputs@plt+0x1155680>
   158c8:	b	1560f0 <fputs@plt+0x152694>
   158cc:	cfstrsls	mvf0, [r4, #-32]	; 0xffffffe0
   158d0:	vldmiavc	ip!, {s29-s107}
   158d4:	eorsmi	r9, r2, r9, lsl #18
   158d8:	vmlaeq.f32	s28, s11, s28
   158dc:			; <UNDEFINED> instruction: 0xf8cd9d07
   158e0:	strmi	ip, [r1], #20
   158e4:	b	fe066574 <fputs@plt+0xfe062b18>
   158e8:	stcls	0, cr0, [r0], {5}
   158ec:			; <UNDEFINED> instruction: 0x0c0aea47
   158f0:	b	33bd0c <fputs@plt+0x3382b0>
   158f4:	bl	25891c <fputs@plt+0x254ec0>
   158f8:	b	13f00dc <fputs@plt+0x13ec680>
   158fc:	stmdbne	sp, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr}
   15900:	streq	lr, [sl], #-2567	; 0xfffff5f9
   15904:			; <UNDEFINED> instruction: 0x0c04ea4c
   15908:	bl	3269c8 <fputs@plt+0x322f6c>
   1590c:	cfsh32ls	mvfx0, mvfx10, #6
   15910:	strbmi	r9, [sl], #-2307	; 0xfffff6fd
   15914:	stmdbeq	r6, {r0, r1, r7, r9, fp, sp, lr, pc}
   15918:	submi	r9, r8, sp, lsl #28
   1591c:	blls	3bd5c <fputs@plt+0x38300>
   15920:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
   15924:	b	13fd140 <fputs@plt+0x13f96e4>
   15928:	strhmi	r0, [r8], #-119	; 0xffffff89
   1592c:	b	10a7304 <fputs@plt+0x10a38a8>
   15930:	b	fe255d54 <fputs@plt+0xfe2522f8>
   15934:	ldrmi	r0, [ip], #-2310	; 0xfffff6fa
   15938:	blls	1fd17c <fputs@plt+0x1f9720>
   1593c:	ldrbvs	lr, [r2, #2821]!	; 0xb05
   15940:	bleq	fecd0284 <fputs@plt+0xfeccc828>
   15944:	rscsvc	lr, r0, pc, asr #20
   15948:	andls	r4, r6, sl, lsr r0
   1594c:	tsteq	sl, r1, lsl #20
   15950:	tstmi	r1, #68, 8	; 0x44000000
   15954:	stmdaeq	r6, {r0, r1, r7, r9, fp, sp, lr, pc}
   15958:	b	117c178 <fputs@plt+0x117871c>
   1595c:	blls	15990 <fputs@plt+0x11f34>
   15960:	streq	lr, [fp], -r5, lsl #20
   15964:	sub	pc, r4, sp, asr #17
   15968:	bl	a5a50 <fputs@plt+0xa1ff4>
   1596c:	bls	59180 <fputs@plt+0x55724>
   15970:	ldmdals	r1, {r1, r2, r8, r9, lr}
   15974:	vldmiavc	r9!, {s29-s107}
   15978:	ldrbtvs	lr, [r5], #2820	; 0xb04
   1597c:	stmdaeq	r2, {r3, r7, r9, fp, sp, lr, pc}
   15980:	b	13e6a0c <fputs@plt+0x13e2fb0>
   15984:	blls	297060 <fputs@plt+0x293604>
   15988:	ldrbtmi	r9, [r2], #2560	; 0xa00
   1598c:	stmdaeq	r0, {r3, r7, r9, fp, sp, lr, pc}
   15990:			; <UNDEFINED> instruction: 0x46649810
   15994:	eorgt	pc, r8, sp, asr #17
   15998:	b	1066af8 <fputs@plt+0x106309c>
   1599c:	bl	1989b8 <fputs@plt+0x194f5c>
   159a0:	b	fe0ef56c <fputs@plt+0xfe0ebb10>
   159a4:	stmiane	r2!, {r8, fp}
   159a8:	b	13fb9e0 <fputs@plt+0x13f7f84>
   159ac:	b	316c78 <fputs@plt+0x31321c>
   159b0:	eormi	r0, r9, fp, lsl #24
   159b4:	vcvtvc.f32.u32	s29, s30
   159b8:			; <UNDEFINED> instruction: 0xf8cd4417
   159bc:	bls	1cda34 <fputs@plt+0x1c9fd8>
   159c0:			; <UNDEFINED> instruction: 0x0c01ea4c
   159c4:	b	fe27c608 <fputs@plt+0xfe278bac>
   159c8:	stmdbls	r7, {r8, fp}
   159cc:	stmdbeq	r2, {r0, r3, r7, r9, fp, sp, lr, pc}
   159d0:	b	11bc1e0 <fputs@plt+0x11b8784>
   159d4:	eormi	r0, r8, r4
   159d8:	ldrbvs	lr, [r6, r7, lsl #22]!
   159dc:	stmdbls	r0, {r3, r7, r9, sl, lr}
   159e0:	vmlaeq.f32	s28, s5, s6
   159e4:	bl	23c5fc <fputs@plt+0x238ba0>
   159e8:	b	1981f4 <fputs@plt+0x194798>
   159ec:	b	fe395e04 <fputs@plt+0xfe3923a8>
   159f0:	movwmi	r0, #7683	; 0x1e03
   159f4:	ldrbmi	r9, [r3], #2832	; 0xb10
   159f8:	ldrtmi	r9, [ip], #2059	; 0x80b
   159fc:	b	13fd62c <fputs@plt+0x13f9bd0>
   15a00:	b	fe0f3dec <fputs@plt+0xfe0f0390>
   15a04:	blls	39820c <fputs@plt+0x3947b0>
   15a08:	vmlaeq.f32	s28, s15, s28
   15a0c:	b	fe2a731c <fputs@plt+0xfe2a38c0>
   15a10:	blls	1d8224 <fputs@plt+0x1d47c8>
   15a14:	vcvtvc.s16.f32	s29, s29, #-14
   15a18:	eor	pc, r0, sp, asr #17
   15a1c:	beq	11044c <fputs@plt+0x10c9f0>
   15a20:	b	13fc630 <fputs@plt+0x13f8bd4>
   15a24:	andls	r0, fp, #11927552	; 0xb60000
   15a28:	bls	27288 <fputs@plt+0x2382c>
   15a2c:	blls	e74ac <fputs@plt+0xe3a50>
   15a30:	ldrmi	r4, [r6], #-1113	; 0xfffffba7
   15a34:	bleq	110474 <fputs@plt+0x10ca18>
   15a38:	b	133c660 <fputs@plt+0x1338c04>
   15a3c:	bl	56264 <fputs@plt+0x52808>
   15a40:	b	13ee238 <fputs@plt+0x13ea7dc>
   15a44:	strhtmi	r0, [r2], -ip
   15a48:			; <UNDEFINED> instruction: 0x0c08ea0c
   15a4c:	b	10a6b0c <fputs@plt+0x10a30b0>
   15a50:	ldrmi	r0, [ip], ip, lsl #4
   15a54:	b	107c65c <fputs@plt+0x1078c00>
   15a58:	b	56e7c <fputs@plt+0x53420>
   15a5c:	b	157e80 <fputs@plt+0x154424>
   15a60:	bl	316e88 <fputs@plt+0x31342c>
   15a64:	blls	159278 <fputs@plt+0x15581c>
   15a68:	stmdbeq	r9, {r0, r2, r6, r9, fp, sp, lr, pc}
   15a6c:	b	fe2fcea0 <fputs@plt+0xfe2f9444>
   15a70:	bl	198684 <fputs@plt+0x194c28>
   15a74:	b	fe2ef640 <fputs@plt+0xfe2ebbe4>
   15a78:	vstrls	d0, [sp, #-20]	; 0xffffffec
   15a7c:	vldmiavc	sl!, {s29-s107}
   15a80:	beq	fec903c4 <fputs@plt+0xfec8c968>
   15a84:	submi	r9, r5, r1, lsl r9
   15a88:			; <UNDEFINED> instruction: 0x46664432
   15a8c:	stmdbls	r0, {r0, r2, r3, r6, lr}
   15a90:	b	10bb2d4 <fputs@plt+0x10b7878>
   15a94:	strmi	r0, [lr], #-10
   15a98:	blls	fbec0 <fputs@plt+0xf8464>
   15a9c:	submi	r4, sp, r4, ror r4
   15aa0:	strbmi	r9, [ip], #-2305	; 0xfffff6ff
   15aa4:	ldmibvc	fp!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   15aa8:	andls	pc, r8, sp, asr #17
   15aac:	stmdbeq	r1, {r0, r1, r7, r9, fp, sp, lr, pc}
   15ab0:	tsteq	r7, r0, lsl #20
   15ab4:	blls	3bad4 <fputs@plt+0x38078>
   15ab8:	vldmiavs	r2!, {d30-d31}
   15abc:	stmdbeq	r0, {r0, r3, r7, r9, fp, sp, lr, pc}
   15ac0:	b	13fbad0 <fputs@plt+0x13f8074>
   15ac4:	b	99594 <fputs@plt+0x95b38>
   15ac8:	strmi	r0, [r3], #-522	; 0xfffffdf6
   15acc:	andeq	lr, r2, r1, asr #20
   15ad0:	rscsvc	lr, r5, #323584	; 0x4f000
   15ad4:	bls	3fa2e8 <fputs@plt+0x3f688c>
   15ad8:	cfstrsls	mvf4, [sp, #-280]	; 0xfffffee8
   15adc:	ldrbtvs	lr, [ip], r6, lsl #22
   15ae0:	stmdbeq	r2, {r0, r3, r7, r9, fp, sp, lr, pc}
   15ae4:	ldrtmi	r9, [r0], #-2572	; 0xfffff5f4
   15ae8:	ldmibne	r9, {r1, r3, r9, sl, fp, ip, pc}^
   15aec:	svcls	0x00024055
   15af0:	b	1325ccc <fputs@plt+0x1322270>
   15af4:	b	316b34 <fputs@plt+0x3130d8>
   15af8:	rsbsmi	r0, sp, lr, lsl #16
   15afc:	b	13d708 <fputs@plt+0x139cac>
   15b00:	b	13d6b30 <fputs@plt+0x13d30d4>
   15b04:	b	11189fc <fputs@plt+0x1114fa0>
   15b08:	b	13d6330 <fputs@plt+0x13d28d4>
   15b0c:	cfstr32ls	mvfx7, [r3], {245}	; 0xf5
   15b10:	vldmiavc	r9!, {s29-s107}
   15b14:	vrshl.s8	d25, d1, d12
   15b18:	stcls	3, cr1, [ip, #-856]	; 0xfffffca8
   15b1c:	msrcs	SPSR_x, #204, 12	; 0xcc00000
   15b20:	eorgt	pc, r4, sp, asr #17
   15b24:	svcls	0x000446bc
   15b28:	movwls	r4, #1034	; 0x40a
   15b2c:	blls	1dbeb8 <fputs@plt+0x1d845c>
   15b30:	b	fe3275d8 <fputs@plt+0xfe323b7c>
   15b34:	stcls	7, cr0, [lr, #-28]	; 0xffffffe4
   15b38:	streq	lr, [fp], -lr, lsl #21
   15b3c:	blls	2e5cc0 <fputs@plt+0x2e2264>
   15b40:	submi	r4, r6, r1, asr r4
   15b44:	streq	lr, [r5, #-2696]	; 0xfffff578
   15b48:	strmi	r4, [lr], #-103	; 0xffffff99
   15b4c:	subsmi	r9, sp, r0, lsl #24
   15b50:	bl	bbf7c <fputs@plt+0xb8520>
   15b54:	blls	6e71c <fputs@plt+0x6acc0>
   15b58:	adcseq	lr, r0, pc, asr #20
   15b5c:	ldrbtvs	lr, [r2], r6, lsl #22
   15b60:	stmdaeq	r4, {r0, r1, r8, r9, fp, sp, lr, pc}
   15b64:	ldrbtvc	lr, [r7], #2639	; 0xa4f
   15b68:	strmi	r9, [ip], r9, lsl #30
   15b6c:	rsbsmi	r9, sp, r0, lsl #18
   15b70:	strmi	r9, [ip], #3844	; 0xf04
   15b74:	smlabbeq	r0, fp, sl, lr
   15b78:	ldrshmi	r4, [r1], #-68	; 0xffffffbc
   15b7c:	b	13e6d08 <fputs@plt+0x13e32ac>
   15b80:			; <UNDEFINED> instruction: 0x46bc02b2
   15b84:	b	fe03d7a0 <fputs@plt+0xfe039d44>
   15b88:	bl	59398 <fputs@plt+0x5593c>
   15b8c:	strls	r6, [ip], #-502	; 0xfffffe0a
   15b90:	streq	lr, [r7, -ip, lsl #21]
   15b94:	ldrteq	lr, [r6], #2639	; 0xa4f
   15b98:			; <UNDEFINED> instruction: 0x0c0beb08
   15b9c:	stmdaeq	r6, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
   15ba0:	strbtmi	r9, [r0], #3592	; 0xe08
   15ba4:	bleq	1505b4 <fputs@plt+0x14cb58>
   15ba8:	mcrls	0, 0, r4, cr12, cr7, {3}
   15bac:	b	fe2e5d30 <fputs@plt+0xfe2e22d4>
   15bb0:	b	13d87bc <fputs@plt+0x13d4d60>
   15bb4:	bl	218280 <fputs@plt+0x214824>
   15bb8:			; <UNDEFINED> instruction: 0x46b468f1
   15bbc:	stmdbls	pc, {r9, sl, fp, ip, pc}	; <UNPREDICTABLE>
   15bc0:	beq	2905d8 <fputs@plt+0x28cb7c>
   15bc4:	b	13e6e9c <fputs@plt+0x13e3440>
   15bc8:	stcls	6, cr7, [lr, #-980]	; 0xfffffc2c
   15bcc:	strmi	r4, [r3], #1120	; 0x460
   15bd0:	rscsvc	lr, r7, pc, asr #20
   15bd4:	b	fe2bb3ec <fputs@plt+0xfe2b7990>
   15bd8:	strtmi	r0, [lr], r8, lsl #20
   15bdc:	blls	13d028 <fputs@plt+0x1395cc>
   15be0:	b	fe3a7404 <fputs@plt+0xfe3a39a8>
   15be4:	stmdals	ip, {r0, r2, r9, sl, fp}
   15be8:	b	fe3bd3f0 <fputs@plt+0xfe3b9994>
   15bec:	stmdbls	r5, {r0, r9, sl, fp}
   15bf0:	vmlaeq.f32	s28, s1, s28
   15bf4:	stmdals	r2, {r1, r2, r3, r4, r7, r8, fp, ip}
   15bf8:	bl	2e6cc8 <fputs@plt+0x2e326c>
   15bfc:			; <UNDEFINED> instruction: 0x468c6bf8
   15c00:	ldrmi	r9, [r2], #2310	; 0x906
   15c04:	b	fe33c434 <fputs@plt+0xfe3389d8>
   15c08:	stmdbls	r0, {r0, sl, fp}
   15c0c:	ldmeq	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   15c10:	ldmdane	r9!, {r1, r2, r3, r4, r5, r9, sl, lr}^
   15c14:			; <UNDEFINED> instruction: 0x0c00ea8c
   15c18:	cfstrsls	mvf4, [r3], {33}	; 0x21
   15c1c:	andeq	lr, r8, r9, lsl #21
   15c20:	streq	lr, [r2, -r5, lsl #21]
   15c24:	bl	2bc42c <fputs@plt+0x2b89d0>
   15c28:	b	13f081c <fputs@plt+0x13ecdc0>
   15c2c:	b	fe03582c <fputs@plt+0xfe031dd0>
   15c30:	rsbmi	r0, r7, fp
   15c34:	bleq	fef10578 <fputs@plt+0xfef0cb1c>
   15c38:	bl	3bb474 <fputs@plt+0x3b7a18>
   15c3c:	b	fe31704c <fputs@plt+0xfe3135f0>
   15c40:	b	fe218c54 <fputs@plt+0xfe2151f8>
   15c44:	rsbsmi	r0, r7, fp, lsl #4
   15c48:	movwvs	lr, #27101	; 0x69dd
   15c4c:	b	fe0a6d88 <fputs@plt+0xfe0a332c>
   15c50:	b	fe196480 <fputs@plt+0xfe192a24>
   15c54:	strtmi	r0, [sl], #-1027	; 0xfffffbfd
   15c58:	b	13fd484 <fputs@plt+0x13f9a28>
   15c5c:	stcls	12, cr7, [sl, #-1008]	; 0xfffffc10
   15c60:	blls	26c6c <fputs@plt+0x23210>
   15c64:	b	fe125e3c <fputs@plt+0xfe1223e0>
   15c68:	bl	56ca8 <fputs@plt+0x5324c>
   15c6c:			; <UNDEFINED> instruction: 0x46a961fa
   15c70:	b	13fd0a4 <fputs@plt+0x13f9648>
   15c74:	bl	318764 <fputs@plt+0x314d08>
   15c78:	b	13d5c8c <fputs@plt+0x13d2230>
   15c7c:	b	fe2f3c60 <fputs@plt+0xfe2f0204>
   15c80:	strmi	r0, [r0], #1546	; 0x60a
   15c84:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   15c88:	stcls	8, cr1, [r1, #-992]	; 0xfffffc20
   15c8c:	b	13fc8b0 <fputs@plt+0x13f8e54>
   15c90:	strls	r7, [r5], #-1268	; 0xfffffb0c
   15c94:	stcls	0, cr4, [r8], {78}	; 0x4e
   15c98:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   15c9c:	b	fe266dbc <fputs@plt+0xfe263360>
   15ca0:	b	fe0d80d8 <fputs@plt+0xfe0d467c>
   15ca4:	blls	2d7cbc <fputs@plt+0x2d4260>
   15ca8:	ldmibvc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   15cac:	andsls	pc, r8, sp, asr #17
   15cb0:	stmdals	ip, {r0, r1, r7, sl, lr}
   15cb4:	blls	3e7720 <fputs@plt+0x3e3cc4>
   15cb8:	b	fe23ccc0 <fputs@plt+0xfe239264>
   15cbc:	b	fe257cc4 <fputs@plt+0xfe254268>
   15cc0:	blls	1180d4 <fputs@plt+0x114678>
   15cc4:	bl	bbce0 <fputs@plt+0xb8284>
   15cc8:	b	fe26e894 <fputs@plt+0xfe26ae38>
   15ccc:	blls	1980e0 <fputs@plt+0x194684>
   15cd0:			; <UNDEFINED> instruction: 0x01b1ea4f
   15cd4:	b	fe2a6d5c <fputs@plt+0xfe2a3300>
   15cd8:	ldrbmi	r0, [r0], #-1281	; 0xfffffaff
   15cdc:	blls	2774c <fputs@plt+0x23cf0>
   15ce0:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
   15ce4:	ldrbtvs	lr, [r2], r6, lsl #22
   15ce8:	blls	166f58 <fputs@plt+0x1634fc>
   15cec:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   15cf0:	andshi	pc, ip, sp, asr #17
   15cf4:	stmdbeq	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
   15cf8:	subsmi	r9, r5, r8, lsl #22
   15cfc:	adcseq	lr, r2, #323584	; 0x4f000
   15d00:	streq	lr, [r2], #-2689	; 0xfffff57f
   15d04:			; <UNDEFINED> instruction: 0x46984451
   15d08:	ldrbmi	r9, [sp], #-2818	; 0xfffff4fe
   15d0c:	ldmibvc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   15d10:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   15d14:	bl	17c950 <fputs@plt+0x178ef4>
   15d18:	ldrshtmi	r6, [r4], #-86	; 0xffffffaa
   15d1c:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   15d20:	b	13fc944 <fputs@plt+0x13f8ee8>
   15d24:	strmi	r0, [r4], #-1718	; 0xfffff94a
   15d28:	andeq	lr, r6, r2, lsl #21
   15d2c:	ldrbtvs	lr, [r5], #2820	; 0xb04
   15d30:	blls	277a0 <fputs@plt+0x23d44>
   15d34:	b	13e5edc <fputs@plt+0x13e2480>
   15d38:	bl	297414 <fputs@plt+0x2939b8>
   15d3c:	blls	198950 <fputs@plt+0x194ef4>
   15d40:	strmi	r4, [r8], #-1114	; 0xfffffba6
   15d44:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   15d48:	b	fe1bc98c <fputs@plt+0xfe1b8f30>
   15d4c:	bl	16168 <fputs@plt+0x1270c>
   15d50:	strdmi	r6, [r1], #-4	; <UNPREDICTABLE>
   15d54:	ldrteq	lr, [r4], #2639	; 0xa4f
   15d58:	blls	e77c8 <fputs@plt+0xe3d6c>
   15d5c:	b	fe166da8 <fputs@plt+0xfe16334c>
   15d60:	b	fe296578 <fputs@plt+0xfe292b1c>
   15d64:	blls	18578 <fputs@plt+0x14b1c>
   15d68:	vmlaeq.f32	s28, s29, s20
   15d6c:	bl	265e7c <fputs@plt+0x262420>
   15d70:	blls	98584 <fputs@plt+0x94b28>
   15d74:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   15d78:	ldrmi	r4, [r6], #-1110	; 0xfffffbaa
   15d7c:	ldrmi	r9, [fp], r1, lsl #20
   15d80:	bl	7c9ac <fputs@plt+0x78f50>
   15d84:	b	13ee54c <fputs@plt+0x13eaaf0>
   15d88:	b	fe2d6050 <fputs@plt+0xfe2d25f4>
   15d8c:	blls	1d89a0 <fputs@plt+0x1d4f44>
   15d90:			; <UNDEFINED> instruction: 0x0c0cea8b
   15d94:	bleq	507ac <fputs@plt+0x4cd50>
   15d98:	vmlaeq.f32	s28, s7, s28
   15d9c:	b	fe33c9a4 <fputs@plt+0xfe338f48>
   15da0:	bl	198dcc <fputs@plt+0x195370>
   15da4:	bl	22f970 <fputs@plt+0x22bf14>
   15da8:	blls	d85bc <fputs@plt+0xd4b60>
   15dac:	vcvtvc.s16.f32	s29, s29, #-14
   15db0:	bleq	907e4 <fputs@plt+0x8cd88>
   15db4:	stmdbeq	r2, {r0, r1, r7, r9, fp, sp, lr, pc}
   15db8:	b	13fc9c0 <fputs@plt+0x13f8f64>
   15dbc:	ldrbmi	r0, [r5], #-433	; 0xfffffe4f
   15dc0:	andeq	lr, r3, #14336	; 0x3800
   15dc4:	beq	907cc <fputs@plt+0x8cd70>
   15dc8:	ldrbmi	r9, [sp], #-2825	; 0xfffff4f7
   15dcc:	bls	26e24 <fputs@plt+0x233c8>
   15dd0:	ldrbvs	lr, [r6, #2821]!	; 0xb05
   15dd4:	beq	1d0804 <fputs@plt+0x1ccda8>
   15dd8:	vldmiavc	ip!, {s29-s107}
   15ddc:	ldrteq	lr, [r6], pc, asr #20
   15de0:	b	fe066f70 <fputs@plt+0xfe063514>
   15de4:	ldrbmi	r0, [r4], #-2822	; 0xfffff4fa
   15de8:	streq	lr, [r7, -r9, lsl #21]
   15dec:	beq	fed90730 <fputs@plt+0xfed8ccd4>
   15df0:	ldrbtvs	lr, [r5], #2820	; 0xb04
   15df4:	bleq	190828 <fputs@plt+0x18cdcc>
   15df8:	cfstrsls	mvf4, [r1, #-64]	; 0xffffffc0
   15dfc:	bls	127868 <fputs@plt+0x123e0c>
   15e00:	stmdaeq	r8, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   15e04:	ldrbmi	r9, [r8], #-2828	; 0xfffff4f4
   15e08:	subsmi	r9, r5, r5, lsl #30
   15e0c:	stmdbeq	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
   15e10:	b	fe27c630 <fputs@plt+0xfe278bd4>
   15e14:	svcls	0x00000907
   15e18:	b	fe265f74 <fputs@plt+0xfe262518>
   15e1c:	bls	1965c <fputs@plt+0x15c00>
   15e20:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   15e24:	stmdbeq	r7, {r3, r8, r9, fp, sp, lr, pc}
   15e28:	streq	lr, [sl, -r6, lsl #21]
   15e2c:	vmovvc.f64	d30, #226	; 0xbf100000 -0.5625000
   15e30:	bl	3c66c <fputs@plt+0x38c10>
   15e34:	strdmi	r6, [r7], #-4	; <UNPREDICTABLE>
   15e38:	blls	1e5fa8 <fputs@plt+0x1e254c>
   15e3c:	ldrteq	lr, [r4], #2639	; 0xa4f
   15e40:	subsmi	r4, sl, r9, asr #8
   15e44:			; <UNDEFINED> instruction: 0x0c0cea85
   15e48:	b	fe2bca50 <fputs@plt+0xfe2b8ff4>
   15e4c:	ldrtmi	r0, [r9], #-1284	; 0xfffffafc
   15e50:	bl	67030 <fputs@plt+0x635d4>
   15e54:	b	fe16e61c <fputs@plt+0xfe16abc0>
   15e58:	b	13d9660 <fputs@plt+0x13d5c04>
   15e5c:	ldcls	0, cr0, [r4, #-704]	; 0xfffffd40
   15e60:	bleq	50878 <fputs@plt+0x4ce1c>
   15e64:	fldmiaxvc	ip!, {d30}	;@ Deprecated
   15e68:	b	fe2e7048 <fputs@plt+0xfe2e35ec>
   15e6c:	bl	198a78 <fputs@plt+0x19501c>
   15e70:	b	fe0afa3c <fputs@plt+0xfe0abfe0>
   15e74:	ldrbmi	r0, [r4], #2056	; 0x808
   15e78:	svcls	0x00139a17
   15e7c:	b	13e6f30 <fputs@plt+0x13e34d4>
   15e80:	ldflss	f0, [r2, #-708]	; 0xfffffd3c
   15e84:	bl	e71fc <fputs@plt+0xe37a0>
   15e88:	bl	334270 <fputs@plt+0x330814>
   15e8c:	b	fe03126c <fputs@plt+0xfe02d810>
   15e90:	strbmi	r0, [r4], #-769	; 0xfffffcff
   15e94:	stmdaeq	r6, {r0, r1, r7, r9, fp, sp, lr, pc}
   15e98:	movweq	lr, #51973	; 0xcb05
   15e9c:	ldrteq	lr, [r6], r7, lsl #22
   15ea0:	sbcsvs	r4, r3, r5, lsl r6
   15ea4:	strbmi	r6, [r4], #-278	; 0xfffffeea
   15ea8:	bl	13c704 <fputs@plt+0x138ca8>
   15eac:	ldrmi	r6, [r1], #-1276	; 0xfffffb04
   15eb0:	bls	5ae45c <fputs@plt+0x5aaa00>
   15eb4:	ldrmi	r6, [r0], #-172	; 0xffffff54
   15eb8:	andslt	r6, r9, r8, lsr #3
   15ebc:	svchi	0x00f0e8bd
   15ec0:	mvnsmi	lr, #737280	; 0xb4000
   15ec4:	stmdavs	r3, {r0, r1, r2, r4, r9, sl, lr}
   15ec8:	strmi	r4, [ip], -r5, lsl #12
   15ecc:			; <UNDEFINED> instruction: 0xf003189a
   15ed0:			; <UNDEFINED> instruction: 0xf1c8083f
   15ed4:	andvs	r0, r2, r0, asr #12
   15ed8:	stmdavs	r3, {r1, r5, r8, r9, sl, fp, ip, sp, pc}^
   15edc:	subvs	r3, r3, r1, lsl #6
   15ee0:	svclt	0x008c42be
   15ee4:	movwcs	r2, #4864	; 0x1300
   15ee8:	svceq	0x0000f1b8
   15eec:	movwcs	fp, #3848	; 0xf08
   15ef0:	svccs	0x003fb9a3
   15ef4:			; <UNDEFINED> instruction: 0xf1a7bf81
   15ef8:			; <UNDEFINED> instruction: 0xf0260640
   15efc:			; <UNDEFINED> instruction: 0x3640063f
   15f00:	stmdble	r5!, {r1, r2, r4, r5, r8, fp, ip}
   15f04:	strtmi	r4, [r8], -r1, lsr #12
   15f08:			; <UNDEFINED> instruction: 0xf7fe3440
   15f0c:	adcsmi	pc, r4, #812	; 0x32c
   15f10:			; <UNDEFINED> instruction: 0xf007d1f8
   15f14:	ldmiblt	r7, {r0, r1, r2, r3, r4, r5, r8, r9, sl}
   15f18:	mvnshi	lr, #12386304	; 0xbd0000
   15f1c:	ldmdbeq	ip, {r8, ip, sp, lr, pc}
   15f20:	bl	2677f0 <fputs@plt+0x263d94>
   15f24:	svccc	0x00400008
   15f28:	bl	fea53ee4 <fputs@plt+0xfea50488>
   15f2c:	strtmi	r4, [r8], -r9, asr #12
   15f30:			; <UNDEFINED> instruction: 0xf7fe4447
   15f34:	ldrtmi	pc, [r4], #-4023	; 0xfffff049	; <UNPREDICTABLE>
   15f38:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15f3c:			; <UNDEFINED> instruction: 0xf105e7d9
   15f40:			; <UNDEFINED> instruction: 0x463a001c
   15f44:	ldrtmi	r4, [r1], -r0, asr #8
   15f48:	mvnsmi	lr, #12386304	; 0xbd0000
   15f4c:	bllt	fe553f08 <fputs@plt+0xfe5504ac>
   15f50:	strb	r4, [r0, r6, lsr #12]!
   15f54:	andcc	pc, r1, #536870916	; 0x20000004
   15f58:	orrcc	pc, r9, #77594624	; 0x4a00000
   15f5c:	subvc	pc, r5, #1610612748	; 0x6000000c
   15f60:	bicvc	pc, sp, #216006656	; 0xce00000
   15f64:			; <UNDEFINED> instruction: 0xf64d6082
   15f68:	strdvs	r4, [r3], #46	; 0x2e
   15f6c:	adcseq	pc, sl, #210763776	; 0xc900000
   15f70:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   15f74:	vaddw.s8	q11, <illegal reg q0.5>, d2
   15f78:	vcge.s8	d16, d14, d18
   15f7c:	strdvs	r1, [r3, #-32]	; 0xffffffe0
   15f80:	sbcscc	pc, r2, #204, 4	; 0xc000000c
   15f84:	orrvs	r2, r2, r0, lsl #6
   15f88:	movwcc	lr, #2496	; 0x9c0
   15f8c:	svclt	0x00004770
   15f90:	ldr	fp, [r5, r2, lsl #2]
   15f94:	svclt	0x00004770
   15f98:			; <UNDEFINED> instruction: 0x460db530
   15f9c:			; <UNDEFINED> instruction: 0x46044930
   15fa0:	addlt	r4, r5, r0, lsr sl
   15fa4:	ldrbtmi	r6, [r9], #-2051	; 0xfffff7fd
   15fa8:	stmpl	sl, {r6, fp, sp, lr}
   15fac:	ldmdavs	r2, {r0, r3, r4, r6, r8, r9, sl, fp}
   15fb0:			; <UNDEFINED> instruction: 0xf04f9203
   15fb4:	b	10567bc <fputs@plt+0x1052d60>
   15fb8:			; <UNDEFINED> instruction: 0xf00301c0
   15fbc:	sbcseq	r0, fp, pc, lsr r2
   15fc0:	blt	284834 <fputs@plt+0x280dd8>
   15fc4:	movwne	lr, #6605	; 0x19cd
   15fc8:	stmdbmi	r7!, {r0, r1, r2, r4, r5, r9, fp, sp}
   15fcc:			; <UNDEFINED> instruction: 0xf1c2bf94
   15fd0:			; <UNDEFINED> instruction: 0xf1c20238
   15fd4:			; <UNDEFINED> instruction: 0x46200278
   15fd8:			; <UNDEFINED> instruction: 0xf7ff4479
   15fdc:	andcs	pc, r8, #452	; 0x1c4
   15fe0:	strtmi	sl, [r0], -r1, lsl #18
   15fe4:			; <UNDEFINED> instruction: 0xff6cf7ff
   15fe8:	bmi	834b7c <fputs@plt+0x831120>
   15fec:	ldrbtmi	r7, [sl], #-43	; 0xffffffd5
   15ff0:	rsbvc	r8, fp, r3, ror #18
   15ff4:	beq	6f0288 <fputs@plt+0x6ec82c>
   15ff8:	stmiavs	r3!, {r0, r1, r3, r5, r7, ip, sp, lr}
   15ffc:	blvc	ff8f23b0 <fputs@plt+0xff8ee954>
   16000:	stmibhi	r3!, {r0, r1, r3, r5, r8, ip, sp, lr}^
   16004:	stmiavs	r3!, {r0, r1, r3, r5, r6, r8, ip, sp, lr}^
   16008:			; <UNDEFINED> instruction: 0x71ab0a1b
   1600c:	mvnvc	r6, r3, ror #17
   16010:	eorvc	r7, fp, #58112	; 0xe300
   16014:	rsbvc	r8, fp, #405504	; 0x63000
   16018:	beq	6f04ac <fputs@plt+0x6eca50>
   1601c:	stmdbvs	r3!, {r0, r1, r3, r5, r7, r9, ip, sp, lr}
   16020:	sfmvc	f7, 2, [r3, #940]!	; 0x3ac
   16024:	bhi	ff8f2cd8 <fputs@plt+0xff8ef27c>
   16028:	stmdbvs	r3!, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
   1602c:			; <UNDEFINED> instruction: 0x73ab0a1b
   16030:	mvnvc	r6, #1622016	; 0x18c000
   16034:	strtvc	r7, [fp], #-3811	; 0xfffff11d
   16038:	strbtvc	r8, [fp], #-2915	; 0xfffff49d
   1603c:	beq	6f06d0 <fputs@plt+0x6ecc74>
   16040:	stmibvs	r3!, {r0, r1, r3, r5, r7, sl, ip, sp, lr}
   16044:	blmi	1f33f8 <fputs@plt+0x1ef99c>
   16048:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1604c:	subsmi	r9, sl, r3, lsl #22
   16050:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16054:	andlt	sp, r5, r1, lsl #2
   16058:			; <UNDEFINED> instruction: 0xf7edbd30
   1605c:	svclt	0x0000ebf8
   16060:	ldrdeq	r4, [r2], -r2
   16064:	andeq	r0, r0, r4, ror #4
   16068:	andeq	r1, r1, r8, asr fp
   1606c:	andeq	r4, r2, sl, lsl #27
   16070:	stmdami	r0!, {r0, r1, r9, sl, lr}
   16074:			; <UNDEFINED> instruction: 0x4614b510
   16078:	ldrbtmi	r4, [r8], #-2591	; 0xfffff5e1
   1607c:	stmpl	r2, {r1, r3, r4, r7, ip, sp, pc}
   16080:	addcc	pc, r9, sl, asr #12
   16084:	sbcvc	pc, sp, lr, asr #13
   16088:	andsls	r6, r9, #1179648	; 0x120000
   1608c:	andeq	pc, r0, #79	; 0x4f
   16090:	andcc	pc, r1, #536870916	; 0x20000004
   16094:	vaddl.s8	<illegal reg q12.5>, d6, d5
   16098:	vhsub.s8	<illegal reg q11.5>, <illegal reg q2.5>, <illegal reg q2.5>
   1609c:	andls	r4, r4, #118	; 0x76
   160a0:	eorseq	pc, r2, r1, asr #5
   160a4:	rscsmi	pc, lr, #80740352	; 0x4d00000
   160a8:			; <UNDEFINED> instruction: 0xf6c99007
   160ac:	stmdage	r2, {r1, r3, r4, r5, r7, r9}
   160b0:	vhsub.s8	d25, d14, d6
   160b4:	vrshr.s64	<illegal reg q8.5>, q8, #52
   160b8:	andls	r3, r8, #536870925	; 0x2000000d
   160bc:	stmib	sp, {r9, sp}^
   160c0:			; <UNDEFINED> instruction: 0xb1292202
   160c4:	ldrmi	r4, [r9], -sl, lsl #12
   160c8:			; <UNDEFINED> instruction: 0xf7ff9001
   160cc:	stmdals	r1, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   160d0:			; <UNDEFINED> instruction: 0xf7ff4621
   160d4:	bmi	295e60 <fputs@plt+0x292404>
   160d8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   160dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   160e0:	subsmi	r9, sl, r9, lsl fp
   160e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   160e8:	andslt	sp, sl, r1, lsl #2
   160ec:			; <UNDEFINED> instruction: 0xf7edbd10
   160f0:	svclt	0x0000ebae
   160f4:	strdeq	r4, [r2], -lr
   160f8:	andeq	r0, r0, r4, ror #4
   160fc:	muleq	r2, lr, ip
   16100:	stmdami	r0!, {r0, r1, r9, sl, lr}
   16104:			; <UNDEFINED> instruction: 0x4614b510
   16108:	ldrbtmi	r4, [r8], #-2591	; 0xfffff5e1
   1610c:	stmpl	r2, {r1, r3, r4, r7, ip, sp, pc}
   16110:	addcc	pc, r9, sl, asr #12
   16114:	sbcvc	pc, sp, lr, asr #13
   16118:	andsls	r6, r9, #1179648	; 0x120000
   1611c:	andeq	pc, r0, #79	; 0x4f
   16120:	andcc	pc, r1, #536870916	; 0x20000004
   16124:	vaddl.s8	<illegal reg q12.5>, d6, d5
   16128:	vhsub.s8	<illegal reg q11.5>, <illegal reg q2.5>, <illegal reg q2.5>
   1612c:	andls	r4, r4, #118	; 0x76
   16130:	eorseq	pc, r2, r1, asr #5
   16134:	rscsmi	pc, lr, #80740352	; 0x4d00000
   16138:			; <UNDEFINED> instruction: 0xf6c99007
   1613c:	stmdage	r2, {r1, r3, r4, r5, r7, r9}
   16140:	vhsub.s8	d25, d14, d6
   16144:	vrshr.s64	<illegal reg q8.5>, q8, #52
   16148:	andls	r3, r8, #536870925	; 0x2000000d
   1614c:	stmib	sp, {r9, sp}^
   16150:			; <UNDEFINED> instruction: 0xb1292202
   16154:	ldrmi	r4, [r9], -sl, lsl #12
   16158:			; <UNDEFINED> instruction: 0xf7ff9001
   1615c:	stmdals	r1, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   16160:			; <UNDEFINED> instruction: 0xf7ff4621
   16164:	bmi	295dd0 <fputs@plt+0x292374>
   16168:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1616c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16170:	subsmi	r9, sl, r9, lsl fp
   16174:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16178:	andslt	sp, sl, r1, lsl #2
   1617c:			; <UNDEFINED> instruction: 0xf7edbd10
   16180:	svclt	0x0000eb66
   16184:	andeq	r4, r2, lr, ror #24
   16188:	andeq	r0, r0, r4, ror #4
   1618c:	andeq	r4, r2, lr, lsl #24
   16190:	svcmi	0x00f0e92d
   16194:	stclmi	6, cr4, [lr, #-120]	; 0xffffff88
   16198:	blmi	13c24a4 <fputs@plt+0x13bea48>
   1619c:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   161a0:	svcge	0x002f447d
   161a4:	strmi	r4, [r4], -fp, lsl #13
   161a8:	teqcs	r6, fp, ror #17
   161ac:			; <UNDEFINED> instruction: 0x46404691
   161b0:	ldmdavs	fp, {r6, r9, sp}
   161b4:			; <UNDEFINED> instruction: 0xf04f933f
   161b8:			; <UNDEFINED> instruction: 0xf8dd0300
   161bc:			; <UNDEFINED> instruction: 0xf7eda128
   161c0:	ldrtmi	lr, [r8], -r8, asr #19
   161c4:	cmpcs	ip, r0, asr #4
   161c8:	stmib	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   161cc:	svceq	0x0000f1bb
   161d0:	mcrne	13, 3, sp, cr0, cr7, {0}
   161d4:	ldrtmi	r4, [sl], -r1, asr #12
   161d8:	ldrcs	r2, [r6, #-860]!	; 0xfffffca4
   161dc:	and	r2, r1, r0, lsl #8
   161e0:	ldmdavc	r3, {r0, r2, r3, fp, ip, sp, lr}
   161e4:			; <UNDEFINED> instruction: 0xf8103401
   161e8:	mcrrcs	15, 0, ip, r0, cr1
   161ec:	strmi	fp, [r3, #3864]!	; 0xf18
   161f0:	streq	lr, [ip, #-2693]	; 0xfffff57b
   161f4:	movweq	lr, #51843	; 0xca83
   161f8:	blpl	94204 <fputs@plt+0x907a8>
   161fc:	blcc	9420c <fputs@plt+0x907b0>
   16200:	stmdage	r3, {r1, r2, r3, r5, r6, r7, sl, fp, ip, lr, pc}
   16204:	subcs	r4, r0, #68157440	; 0x4100000
   16208:	vhadd.s8	d25, d2, d1
   1620c:	vsubw.s8	<illegal reg q9.5>, q3, d1
   16210:	movwls	r7, #21317	; 0x5345
   16214:	orrcc	pc, r9, #77594624	; 0x4a00000
   16218:	bicvc	pc, sp, #216006656	; 0xce00000
   1621c:			; <UNDEFINED> instruction: 0xf64d9306
   16220:			; <UNDEFINED> instruction: 0xf6c943fe
   16224:	movwls	r0, #29626	; 0x73ba
   16228:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   1622c:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   16230:	vcgt.s8	d25, d14, d8
   16234:	vrsra.s64	<illegal reg q8.5>, q8, #52
   16238:	movwls	r3, #37842	; 0x93d2
   1623c:	stmib	sp, {r8, r9, sp}^
   16240:			; <UNDEFINED> instruction: 0xf7ff3303
   16244:	stmdals	r1, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   16248:	ldrtmi	fp, [r2], -r6, lsr #2
   1624c:			; <UNDEFINED> instruction: 0xf7ff4649
   16250:	stmdals	r1, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   16254:	andls	sl, r1, sl, lsl ip
   16258:			; <UNDEFINED> instruction: 0xf7ff4621
   1625c:	stmdals	r1, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   16260:	subcs	r4, r0, #59768832	; 0x3900000
   16264:	movwcc	pc, #4674	; 0x1242	; <UNPREDICTABLE>
   16268:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
   1626c:			; <UNDEFINED> instruction: 0xf64a9305
   16270:			; <UNDEFINED> instruction: 0xf6ce3389
   16274:	movwls	r7, #25549	; 0x63cd
   16278:	mvnsmi	pc, #80740352	; 0x4d00000
   1627c:			; <UNDEFINED> instruction: 0x03baf6c9
   16280:	vcgt.s8	d25, d5, d7
   16284:	vbic.i32	q10, #5632	; 0x00001600
   16288:	movwls	r0, #33586	; 0x8332
   1628c:	mvnsne	pc, #-536870908	; 0xe0000004
   16290:	bicscc	pc, r2, #204, 4	; 0xc000000c
   16294:	movwcs	r9, #777	; 0x309
   16298:	movwcc	lr, #14797	; 0x39cd
   1629c:	mrc2	7, 0, pc, cr0, cr15, {7}
   162a0:	stmdals	r1, {r2, r4, r9, sp}
   162a4:			; <UNDEFINED> instruction: 0xf7ff4621
   162a8:	stmdals	r1, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
   162ac:			; <UNDEFINED> instruction: 0xf7ff4651
   162b0:	bmi	295c84 <fputs@plt+0x292228>
   162b4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   162b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   162bc:	subsmi	r9, sl, pc, lsr fp
   162c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   162c4:	sublt	sp, r1, r2, lsl #2
   162c8:	svchi	0x00f0e8bd
   162cc:	b	fefd4288 <fputs@plt+0xfefd082c>
   162d0:	ldrdeq	r4, [r2], -r8
   162d4:	andeq	r0, r0, r4, ror #4
   162d8:	andeq	r4, r2, r2, asr #21
   162dc:	ldrbmi	r2, [r0, -r0]!
   162e0:	svcmi	0x00f0e92d
   162e4:	bvs	8e7afc <fputs@plt+0x8e40a0>
   162e8:	stmibvs	r0, {r0, r1, r2, r3, r4, r7, ip, sp, pc}
   162ec:	stmiavs	r7!, {r1, r2, r3, r7, r9, sl, lr}
   162f0:	ldrvc	pc, [r8, #1602]	; 0x642
   162f4:	vorr.i32	d25, #17920	; 0x00004600
   162f8:	strmi	r2, [r6], -sl, lsl #11
   162fc:	rscscs	lr, r0, #323584	; 0x4f000
   16300:	b	fe0b0c88 <fputs@plt+0xfe0ad22c>
   16304:	stmibvs	r1!, {r1, r2, r4, r5, r7, r9, ip}^
   16308:	ldmmi	r1, {r2, r6, r9, ip, sp, lr, pc}
   1630c:	vmul.i<illegal width 8>	d22, d23, d3[4]
   16310:			; <UNDEFINED> instruction: 0x96031837
   16314:	cfmvrdlls	r9, mvd6
   16318:	andsls	r6, fp, r4, lsr #18
   1631c:	andeq	lr, r6, r1, lsl #21
   16320:	ldrls	r9, [r9], #-3587	; 0xfffff1fd
   16324:	eorsmi	r9, r0, fp, lsl ip
   16328:	rsbsvs	lr, r6, #532480	; 0x82000
   1632c:	ldrdgt	pc, [r0], -lr
   16330:	b	11e73cc <fputs@plt+0x11e3970>
   16334:	strtmi	r0, [sl], #-1539	; 0xfffff9fd
   16338:	b	13fd798 <fputs@plt+0x13f9d3c>
   1633c:	tstls	r8, #1996488704	; 0x77000000
   16340:	ldcls	0, cr4, [r9, #-416]	; 0xfffffe60
   16344:	blx	fe727354 <fputs@plt+0xfe7238f8>
   16348:	b	fe152580 <fputs@plt+0xfe14eb24>
   1634c:	strhtmi	r0, [lr], -r7
   16350:	andsmi	r4, pc, sp, lsr r6	; <UNPREDICTABLE>
   16354:	ldmdals	ip, {r0, r1, r9, sl, lr}
   16358:	b	fe127058 <fputs@plt+0xfe1235fc>
   1635c:	ldrmi	r5, [sl], #-1205	; 0xfffffb4b
   16360:	and	pc, r0, sp, asr #17
   16364:	ldrtmi	r6, [r4], #-2368	; 0xfffff6c0
   16368:	movwls	r9, #17682	; 0x4512
   1636c:	stmiane	r0!, {r1, r3, r4, ip, pc}
   16370:	stcls	15, cr9, [r3], {26}
   16374:	bls	1c670 <fputs@plt+0x18c14>
   16378:			; <UNDEFINED> instruction: 0x0c01ea84
   1637c:	b	33d3dc <fputs@plt+0x339980>
   16380:	ldmdavs	r7, {r0, r2, sl, fp}^
   16384:	b	fe32760c <fputs@plt+0xfe323bb0>
   16388:	blt	f19394 <fputs@plt+0xf15938>
   1638c:	bls	4bb39c <fputs@plt+0x4b7940>
   16390:	ldrbcs	lr, [r5, pc, asr #20]!
   16394:	b	13fcfa4 <fputs@plt+0x13f9548>
   16398:	b	a3560 <fputs@plt+0x9fb04>
   1639c:	b	1099ba4 <fputs@plt+0x1096148>
   163a0:	bls	617ba8 <fputs@plt+0x61414c>
   163a4:	b	fe1e74b8 <fputs@plt+0xfe1e3a5c>
   163a8:	b	fe11c284 <fputs@plt+0xfe118828>
   163ac:	b	fe1d7674 <fputs@plt+0xfe1d3c18>
   163b0:	andsmi	r6, r6, r5, ror r7
   163b4:	b	fe127548 <fputs@plt+0xfe123aec>
   163b8:	ldrtmi	r5, [fp], #-1200	; 0xfffffb50
   163bc:	streq	lr, [lr], -r6, asr #20
   163c0:	strtmi	r9, [r6], #-3865	; 0xfffff0e7
   163c4:			; <UNDEFINED> instruction: 0xf64f18f2
   163c8:	bl	1e370c <fputs@plt+0x1dfcb0>
   163cc:	blls	193e0 <fputs@plt+0x15984>
   163d0:	strbpl	pc, [r0], #715	; 0x2cb	; <UNPREDICTABLE>
   163d4:	streq	lr, [r2, -r0, asr #20]
   163d8:	strmi	r9, [ip], #-285	; 0xfffffee3
   163dc:	b	3065c <fputs@plt+0x2cc00>
   163e0:	blls	d87f0 <fputs@plt+0xd4d94>
   163e4:	vcvtrcs.u32.f32	s29, s30
   163e8:	b	fe3c4cc8 <fputs@plt+0xfe3c126c>
   163ec:	b	fe0ddee4 <fputs@plt+0xfe0da488>
   163f0:	b	fe39840c <fputs@plt+0xfe3949b0>
   163f4:	b	231dec <fputs@plt+0x22e390>
   163f8:	ldrtmi	r0, [r1], -ip, lsl #16
   163fc:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   16400:	b	13fd050 <fputs@plt+0x13f95f4>
   16404:	strmi	r3, [ip], #-1650	; 0xfffff98e
   16408:	b	fe1a648c <fputs@plt+0xfe1a2a30>
   1640c:	b	fe197edc <fputs@plt+0xfe194480>
   16410:	b	11ebee0 <fputs@plt+0x11e8484>
   16414:	ldrtmi	r0, [r7], #-1801	; 0xfffff8f7
   16418:	strbmi	r9, [r4], #-3608	; 0xfffff1e8
   1641c:	ldrbtmi	r9, [r4], #-261	; 0xfffffefb
   16420:	beq	350e3c <fputs@plt+0x34d3e0>
   16424:			; <UNDEFINED> instruction: 0x46b6193b
   16428:	cfstrsls	mvf4, [r0], {166}	; 0xa6
   1642c:	b	be040 <fputs@plt+0xba5e4>
   16430:	b	299044 <fputs@plt+0x2955e8>
   16434:	b	13d8c74 <fputs@plt+0x13d5218>
   16438:	stmiavs	r6!, {r1, r2, r3, r4, r5, r6, r7, fp, sp}^
   1643c:	strtcc	pc, [r5], #1613	; 0x64d
   16440:	ldrtne	pc, [r5], #1742	; 0x6ce	; <UNPREDICTABLE>
   16444:	beq	190e74 <fputs@plt+0x18d418>
   16448:	blt	de7540 <fputs@plt+0xde3ae4>
   1644c:	ldrbtcc	lr, [r3], -pc, asr #20
   16450:	ldmne	lr!, {r3, r7, r9, fp, sp, lr, pc}
   16454:	tstls	sl, r9, lsr r6
   16458:	stmdbls	r0, {r2, r3, sl, lr}
   1645c:	streq	lr, [r3, -r2, asr #20]
   16460:	ldrteq	lr, [r3], r6, lsl #21
   16464:	b	fe1a6488 <fputs@plt+0xfe1a2a2c>
   16468:	b	11ebf3c <fputs@plt+0x11e84e0>
   1646c:			; <UNDEFINED> instruction: 0xf8d1070b
   16470:	b	fe2424b8 <fputs@plt+0xfe23ea5c>
   16474:	bl	1b0674 <fputs@plt+0x1acc18>
   16478:	ldrbmi	r0, [r4], #-2311	; 0xfffff6f9
   1647c:	strbmi	r9, [r4], #-3602	; 0xfffff1ee
   16480:			; <UNDEFINED> instruction: 0xf88bfa9b
   16484:	strtmi	r1, [r1], #2359	; 0x937
   16488:	b	fe327da8 <fputs@plt+0xfe32434c>
   1648c:	vshl.s8	d16, d14, d12
   16490:			; <UNDEFINED> instruction: 0xf6c3285b
   16494:	stmdbls	r0, {r1, r2, r4, r6, fp, ip}
   16498:	b	10e7760 <fputs@plt+0x10e3d04>
   1649c:	strls	r0, [r6], -r9, lsl #20
   164a0:	b	13e6598 <fputs@plt+0x13e2b3c>
   164a4:	b	13e1488 <fputs@plt+0x13dda2c>
   164a8:	b	fe123e94 <fputs@plt+0xfe120438>
   164ac:	strbmi	r0, [r5], #-1036	; 0xfffffbf4
   164b0:	blne	fee10ee4 <fputs@plt+0xfee0d488>
   164b4:	stmdaeq	r9, {r0, r1, r9, fp, sp, lr, pc}
   164b8:	beq	d0ce8 <fputs@plt+0xcd28c>
   164bc:	ldrteq	lr, [r9], r6, lsl #21
   164c0:	blvs	1e10ef4 <fputs@plt+0x1e0d498>
   164c4:	ldrtpl	lr, [r9], r6, lsl #21
   164c8:	b	12a7564 <fputs@plt+0x12a3b08>
   164cc:	ldrbmi	r0, [sp], #-2568	; 0xfffff5f8
   164d0:	stmdaeq	sl, {r1, r2, r8, r9, fp, sp, lr, pc}
   164d4:			; <UNDEFINED> instruction: 0xb014f8d1
   164d8:	strtmi	r1, [r8], #2372	; 0x944
   164dc:	blx	fe314f50 <fputs@plt+0xfe3114f4>
   164e0:	streq	lr, [r7, #-2702]	; 0xfffff572
   164e4:	ldrbtne	pc, [r1], r1, asr #4	; <UNPREDICTABLE>
   164e8:	ldrbtne	pc, [r1], r5, asr #13	; <UNPREDICTABLE>
   164ec:			; <UNDEFINED> instruction: 0xf8cd4456
   164f0:	eormi	sl, r5, ip, lsl r0
   164f4:	beq	250e20 <fputs@plt+0x24d3c4>
   164f8:	blcs	ffd50e3c <fputs@plt+0xffd4d3e0>
   164fc:	rsbscc	lr, r8, pc, asr #20
   16500:	streq	lr, [lr, #-2693]	; 0xfffff57b
   16504:	b	fe2e77dc <fputs@plt+0xfe2e3d80>
   16508:	b	25d3e0 <fputs@plt+0x259984>
   1650c:	b	297d34 <fputs@plt+0x2942d8>
   16510:	b	fe018d24 <fputs@plt+0xfe0152c8>
   16514:	b	fe2d67fc <fputs@plt+0xfe2d2da0>
   16518:	b	fe0312f0 <fputs@plt+0xfe02d894>
   1651c:	strtmi	r5, [ip], #184	; 0xb8
   16520:	beq	1d0e50 <fputs@plt+0x1cd3f4>
   16524:	bl	2789c <fputs@plt+0x23e40>
   16528:			; <UNDEFINED> instruction: 0xf8d1060a
   1652c:	strbtmi	fp, [r6], #-24	; 0xffffffe8
   16530:	b	fe1e76c0 <fputs@plt+0xfe1e3c64>
   16534:	blx	fe6d654c <fputs@plt+0xfe6d2af0>
   16538:	vpmax.s8	d31, d24, d11
   1653c:	vmull.s8	q9, d25, d20
   16540:			; <UNDEFINED> instruction: 0xf8cd2c3f
   16544:	ldrbmi	sl, [r4], #32
   16548:	b	1226590 <fputs@plt+0x1222b34>
   1654c:	b	13d8d6c <fputs@plt+0x13d5310>
   16550:	b	13e1520 <fputs@plt+0x13ddac4>
   16554:	rsbsmi	r3, r8, r6, ror r5
   16558:	b	fe2e78f8 <fputs@plt+0xfe2e3e9c>
   1655c:	b	21d42c <fputs@plt+0x2199d0>
   16560:	b	299580 <fputs@plt+0x295b24>
   16564:	b	fe158d90 <fputs@plt+0xfe155334>
   16568:	b	fe2d7c48 <fputs@plt+0xfe2d41ec>
   1656c:	b	fe17133c <fputs@plt+0xfe16d8e0>
   16570:	strmi	r5, [r6], #1462	; 0x5b6
   16574:	beq	350ea4 <fputs@plt+0x34d448>
   16578:	bl	1678f8 <fputs@plt+0x163e9c>
   1657c:			; <UNDEFINED> instruction: 0xf8d10c0a
   16580:	bl	1025f8 <fputs@plt+0xfeb9c>
   16584:	ldrbtmi	r0, [r4], #14
   16588:	movweq	lr, #10884	; 0x2a84
   1658c:	mcr2	10, 4, pc, cr11, cr11, {4}	; <UNPREDICTABLE>
   16590:	ldrbvs	pc, [r5, #1605]	; 0x645	; <UNPREDICTABLE>
   16594:	ldrcc	pc, [ip, #-1738]	; 0xfffff936
   16598:	ldrbtmi	r9, [r5], #-2304	; 0xfffff700
   1659c:	beq	350ebc <fputs@plt+0x34d460>
   165a0:	eor	pc, r4, sp, asr #17
   165a4:	b	13e65b8 <fputs@plt+0x13e2b5c>
   165a8:	b	13e1570 <fputs@plt+0x13ddb14>
   165ac:	rsbmi	r3, r3, ip, ror lr
   165b0:	b	fe2e7674 <fputs@plt+0xfe2e3c18>
   165b4:	b	19d47c <fputs@plt+0x199a20>
   165b8:	b	2979f0 <fputs@plt+0x293f94>
   165bc:	b	fe398de4 <fputs@plt+0xfe395388>
   165c0:	b	fe2da0b8 <fputs@plt+0xfe2d665c>
   165c4:	b	fe3b138c <fputs@plt+0xfe3ad930>
   165c8:	ldrmi	r5, [pc], #-3772	; 165d0 <fputs@plt+0x12b74>
   165cc:	beq	190efc <fputs@plt+0x18d4a0>
   165d0:	ldrbmi	r6, [pc], #-2571	; 165d8 <fputs@plt+0x12b7c>
   165d4:	streq	lr, [sl, #-2830]	; 0xfffff4f2
   165d8:	ldrtmi	r4, [r9], #1085	; 0x43d
   165dc:	blcs	fe653f0c <fputs@plt+0xfe6504b0>
   165e0:			; <UNDEFINED> instruction: 0xf6cdba1f
   165e4:	b	fe099208 <fputs@plt+0xfe0957ac>
   165e8:	ldrtmi	r0, [fp], #768	; 0x300
   165ec:	vmlseq.f32	s28, s10, s24
   165f0:	b	fc234 <fputs@plt+0xf87d8>
   165f4:	b	13d7220 <fputs@plt+0x13d37c4>
   165f8:	b	13e11e4 <fputs@plt+0x13dd788>
   165fc:	subsmi	r3, r3, r5, ror r7
   16600:	b	fe2a7778 <fputs@plt+0xfe2a3d1c>
   16604:	b	31d0f0 <fputs@plt+0x319694>
   16608:	b	399224 <fputs@plt+0x3957c8>
   1660c:	b	fe1d9e2c <fputs@plt+0xfe1d63d0>
   16610:	b	fe2984ec <fputs@plt+0xfe294a90>
   16614:	b	13b1000 <fputs@plt+0x13ad5a4>
   16618:	ldrmi	r0, [ip], #-3595	; 0xfffff1f5
   1661c:	ldrpl	lr, [r5, r7, lsl #21]!
   16620:	ldrbtmi	r4, [r7], #-1108	; 0xfffffbac
   16624:	ldrdge	pc, [r4], -r1	; <UNPREDICTABLE>
   16628:	ldrtmi	r4, [ip], #-1184	; 0xfffffb60
   1662c:	movweq	lr, #39552	; 0x9a80
   16630:	mcr2	10, 4, pc, cr10, cr10, {4}	; <UNPREDICTABLE>
   16634:	blcc	93f50 <fputs@plt+0x904f4>
   16638:	blcs	fe113144 <fputs@plt+0xfe10f6e8>
   1663c:	sub	pc, r0, sp, asr #17
   16640:	b	e7a14 <fputs@plt+0xe3fb8>
   16644:	b	115726c <fputs@plt+0x1153810>
   16648:	b	13d9e60 <fputs@plt+0x13d6404>
   1664c:	b	13e1234 <fputs@plt+0x13dd7d8>
   16650:	submi	r3, r3, r4, ror r7
   16654:	b	fe2a77c4 <fputs@plt+0xfe2a3d68>
   16658:	b	15d140 <fputs@plt+0x1596e4>
   1665c:	b	399274 <fputs@plt+0x395818>
   16660:	b	fe1d9e98 <fputs@plt+0xfe1d643c>
   16664:	b	fe29853c <fputs@plt+0xfe294ae0>
   16668:	b	13b1050 <fputs@plt+0x13ad5f4>
   1666c:	ldrmi	r0, [sl], #-3595	; 0xfffff1f5
   16670:	ldrpl	lr, [r4, r7, lsl #21]!
   16674:	ldrbtmi	r4, [r7], #-1106	; 0xfffffbae
   16678:	ldrdge	pc, [r8], -r1	; <UNPREDICTABLE>
   1667c:	ldrtmi	r4, [sl], #-1046	; 0xfffffbea
   16680:	mcr2	10, 4, pc, cr10, cr10, {4}	; <UNPREDICTABLE>
   16684:	streq	lr, [r8, -r9, lsl #21]
   16688:	eor	pc, ip, sp, asr #17
   1668c:			; <UNDEFINED> instruction: 0x53bef248
   16690:	vqdmlal.s<illegal width 8>	<illegal reg q12.5>, d2, d0
   16694:	b	1127360 <fputs@plt+0x1123904>
   16698:	ldrbtmi	r0, [r3], #-2562	; 0xfffff5fe
   1669c:	b	13e6780 <fputs@plt+0x13e2d24>
   166a0:	b	13e1680 <fputs@plt+0x13ddc24>
   166a4:	b	fe1e6074 <fputs@plt+0xfe1e2618>
   166a8:	strmi	r0, [r3], #-1801	; 0xfffff8f7
   166ac:	blne	fedd10e0 <fputs@plt+0xfedcd684>
   166b0:	andeq	lr, r2, r4, lsl #20
   166b4:	beq	190ee4 <fputs@plt+0x18d488>
   166b8:			; <UNDEFINED> instruction: 0x0eb2ea8e
   166bc:	blvs	1dd10f0 <fputs@plt+0x1dcd694>
   166c0:			; <UNDEFINED> instruction: 0x5eb2ea8e
   166c4:	b	12a77b8 <fputs@plt+0x12a3d5c>
   166c8:	bvs	ff3d8ed0 <fputs@plt+0xff3d5474>
   166cc:	bl	3a7840 <fputs@plt+0x3a3de4>
   166d0:	ldrmi	r0, [ip], #10
   166d4:	blt	ee773c <fputs@plt+0xee3ce0>
   166d8:	blpl	ff113ffc <fputs@plt+0xff1105a0>
   166dc:	blpl	3531f8 <fputs@plt+0x34f79c>
   166e0:	vmlseq.f32	s28, s0, s4
   166e4:	b	fe227f68 <fputs@plt+0xfe22450c>
   166e8:	strls	r0, [ip, -r6, lsl #6]
   166ec:	b	e79e0 <fputs@plt+0xe3f84>
   166f0:	b	13d7328 <fputs@plt+0x13d38cc>
   166f4:	b	13e12ec <fputs@plt+0x13dd890>
   166f8:	b	fe0e44c0 <fputs@plt+0xfe0e0a64>
   166fc:	ldrbmi	r0, [r9], #776	; 0x308
   16700:	bne	fef51130 <fputs@plt+0xfef4d6d4>
   16704:	bleq	50f14 <fputs@plt+0x4d4b8>
   16708:	vmlaeq.f32	s28, s8, s28
   1670c:	ldreq	lr, [r0, r7, lsl #21]!
   16710:	bvs	1f51140 <fputs@plt+0x1f4d6e4>
   16714:	ldrpl	lr, [r0, r7, lsl #21]!
   16718:	b	13a7984 <fputs@plt+0x13a3f28>
   1671c:	blvs	2d9f50 <fputs@plt+0x2d64f4>
   16720:	bl	1e7a6c <fputs@plt+0x1e4010>
   16724:	strbmi	r0, [sp], #-2830	; 0xfffff4f2
   16728:	blt	6e7a5c <fputs@plt+0x6e4000>
   1672c:	streq	lr, [ip, -r6, lsl #21]
   16730:	bpl	1d5404c <fputs@plt+0x1d505f0>
   16734:	bcs	fefd3258 <fputs@plt+0xfefcf7fc>
   16738:	mlami	pc, sl, r4, r4	; <UNPREDICTABLE>
   1673c:	b	103b378 <fputs@plt+0x103791c>
   16740:	rsbsmi	r0, r7, fp, lsl #18
   16744:	vcmpcs.f32	s29, #0.0
   16748:	cmncc	fp, #323584	; 0x4f000
   1674c:	b	fe3a7a94 <fputs@plt+0xfe3a4038>
   16750:	b	1e22c <fputs@plt+0x1a7d0>
   16754:	b	258f88 <fputs@plt+0x25552c>
   16758:	b	fe0d8b68 <fputs@plt+0xfe0d510c>
   1675c:	ldrtmi	r0, [r8], #955	; 0x3bb
   16760:	b	fe3b14a4 <fputs@plt+0xfe3ada48>
   16764:	b	fe0f2140 <fputs@plt+0xfe0ee6e4>
   16768:	b	126b65c <fputs@plt+0x1267c00>
   1676c:	ldrbtmi	r0, [r0], #2314	; 0x90a
   16770:	beq	291384 <fputs@plt+0x28d928>
   16774:	strbmi	fp, [r4], #-2619	; 0xfffff5c5
   16778:	ldrmi	r4, [r9], -r2, asr #9
   1677c:	ldmibne	lr!, {r0, r1, r3, r6, r9, ip, sp, lr, pc}^
   16780:	movweq	lr, #23180	; 0x5a8c
   16784:	ldmibeq	lr, {r3, r6, r7, r9, ip, sp, lr, pc}^
   16788:	smlabbls	lr, r9, r4, r4
   1678c:	stmdbls	r0, {r0, r1, r5, lr}
   16790:	vcmpcs.f32	s29, s30
   16794:	stmdaeq	sl, {r0, r1, r3, r6, r9, fp, sp, lr, pc}
   16798:	movweq	lr, #51843	; 0xca83
   1679c:	b	13e78dc <fputs@plt+0x13e3e80>
   167a0:	b	fe3a4590 <fputs@plt+0xfe3a0b34>
   167a4:	ldrmi	r1, [lr], #-3764	; 0xfffff14c
   167a8:	stmdaeq	r0, {r3, r9, fp, sp, lr, pc}
   167ac:	movweq	lr, #43531	; 0xaa0b
   167b0:	ldreq	lr, [sl, r7, lsl #21]!
   167b4:	vaddvs.f32	s29, s9, s28
   167b8:	stmdaeq	r3, {r3, r6, r9, fp, sp, lr, pc}
   167bc:	b	fe1e7a9c <fputs@plt+0xfe1e4040>
   167c0:	blvs	fe3ac6b0 <fputs@plt+0xfe3a8c54>
   167c4:	strbmi	r4, [r7], #-1138	; 0xfffffb8e
   167c8:			; <UNDEFINED> instruction: 0x63a7f240
   167cc:	stmdbeq	lr, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   167d0:	b	fe1850b0 <fputs@plt+0xfe181654>
   167d4:			; <UNDEFINED> instruction: 0xf6c90e04
   167d8:	b	3a3750 <fputs@plt+0x39fcf4>
   167dc:	ldrtmi	r0, [r3], #-3586	; 0xfffff1fe
   167e0:	ldmcs	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   167e4:	blvs	ff267978 <fputs@plt+0xff263f1c>
   167e8:			; <UNDEFINED> instruction: 0x0c05ea8e
   167ec:	ldmne	r2!, {r3, r7, r9, fp, sp, lr, pc}
   167f0:	streq	lr, [r9, -sl, asr #20]
   167f4:	ldmdavs	r2!, {r3, r7, r9, fp, sp, lr, pc}^
   167f8:	b	13e7a70 <fputs@plt+0x13e4014>
   167fc:	strbmi	r3, [r4], #889	; 0x379
   16800:	streq	lr, [fp, -r7, lsl #20]
   16804:	stmdaeq	r9, {r1, r3, r9, fp, sp, lr, pc}
   16808:			; <UNDEFINED> instruction: 0x03b9ea83
   1680c:	b	fe105038 <fputs@plt+0xfe1015dc>
   16810:	b	11eb6fc <fputs@plt+0x11e7ca0>
   16814:	strbtmi	r0, [r0], #-2056	; 0xfffff7f8
   16818:	ldrmi	r4, [r8], #1551	; 0x60f
   1681c:	cmnne	r4, pc, asr #4	; <UNPREDICTABLE>
   16820:	movweq	lr, #10884	; 0x2a84
   16824:	orrsne	pc, fp, ip, asr #5
   16828:	ldrtmi	r4, [r9], #-1248	; 0xfffffb20
   1682c:	strls	r4, [r1], -r3
   16830:	cdpls	4, 0, cr4, cr4, cr9, {1}
   16834:	b	13e69c8 <fputs@plt+0x13e2f6c>
   16838:	strmi	r2, [fp], #-3312	; 0xfffff310
   1683c:	vsubcc.f32	s29, s16, s30
   16840:	b	127cc88 <fputs@plt+0x127922c>
   16844:	b	fe317c6c <fputs@plt+0xfe314210>
   16848:	b	fe39db10 <fputs@plt+0xfe39a0b4>
   1684c:			; <UNDEFINED> instruction: 0x97000eb8
   16850:	streq	lr, [sl, #-2565]	; 0xfffff5fb
   16854:	ldrbvs	lr, [r0, -ip, lsl #21]!
   16858:	mcrls	6, 0, r4, cr1, cr4, {5}
   1685c:	b	fe3a7a94 <fputs@plt+0xfe3a4038>
   16860:	b	26af48 <fputs@plt+0x2674ec>
   16864:	b	115a08c <fputs@plt+0x1156630>
   16868:	stcls	14, cr0, [r2, #-56]	; 0xffffffc8
   1686c:	b	13e78f0 <fputs@plt+0x13e3e94>
   16870:	b	fe0e7850 <fputs@plt+0xfe0e3df4>
   16874:	strmi	r4, [lr], #886	; 0x376
   16878:			; <UNDEFINED> instruction: 0x41b5ea4f
   1687c:	orrscs	lr, r6, #536576	; 0x83000
   16880:	mvnsne	lr, r1, lsl #21
   16884:	strtmi	r4, [lr], -r3, ror #8
   16888:	ldrbeq	lr, [r5, #2689]	; 0xa81
   1688c:	ldrmi	r4, [sp], #-1211	; 0xfffffb45
   16890:	bicne	pc, r1, r6, asr #12
   16894:	movweq	lr, #2690	; 0xa82
   16898:	orrsmi	pc, fp, lr, asr #5
   1689c:	strtmi	r9, [r9], #-1282	; 0xfffffafe
   168a0:	movweq	lr, #47619	; 0xba03
   168a4:	ldrtmi	r9, [lr], #3339	; 0xd0b
   168a8:	b	13e7934 <fputs@plt+0x13e3ed8>
   168ac:	ldrshmi	r2, [r3], #-123	; 0xffffff85
   168b0:	ldrne	lr, [fp, r7, lsl #21]!
   168b4:	ldmdbne	r1!, {r0, r1, r3, sl, lr}^
   168b8:	b	123dcc0 <fputs@plt+0x123a264>
   168bc:	cdpls	4, 0, cr0, cr5, cr14, {0}
   168c0:	ldrbvs	lr, [fp, -r7, lsl #21]!
   168c4:			; <UNDEFINED> instruction: 0x3c7eea4f
   168c8:	b	1279bc <fputs@plt+0x123f60>
   168cc:	b	2178f8 <fputs@plt+0x213e9c>
   168d0:	b	fe318510 <fputs@plt+0xfe314ab4>
   168d4:	teqmi	ip, #48640	; 0xbe00
   168d8:	vldmiapl	lr!, {s28-s167}
   168dc:	ldrbmi	lr, [r5, pc, asr #20]!
   168e0:	ldrbmi	lr, [r5, -r7, lsl #21]!
   168e4:	b	13e7b7c <fputs@plt+0x13e4120>
   168e8:	b	fe1e7bc8 <fputs@plt+0xfe1e416c>
   168ec:	b	fe120748 <fputs@plt+0xfe11ccec>
   168f0:	ldrmi	r1, [sl], #1270	; 0x4f6
   168f4:	b	fe127938 <fputs@plt+0xfe123edc>
   168f8:	ldrmi	r0, [ip], #1238	; 0x4d6
   168fc:	b	fe01cdf4 <fputs@plt+0xfe019398>
   16900:	vcgt.s8	d16, d4, d11
   16904:			; <UNDEFINED> instruction: 0xf6ce7186
   16908:	strls	r7, [r5], #-446	; 0xfffffe42
   1690c:	b	e7998 <fputs@plt+0xe3f3c>
   16910:	b	13d7540 <fputs@plt+0x13d3ae4>
   16914:			; <UNDEFINED> instruction: 0x463427fa
   16918:	ldrmi	r9, [r1], #-3596	; 0xfffff1f4
   1691c:	b	fe1e6a30 <fputs@plt+0xfe1e2fd4>
   16920:	b	139c810 <fputs@plt+0x1398db4>
   16924:	b	fe1d715c <fputs@plt+0xfe1d3700>
   16928:	ldrtmi	r6, [r4], #-1914	; 0xfffff886
   1692c:	cdpls	4, 0, cr4, cr10, cr11, {0}
   16930:	cmncc	ip, pc, asr #20
   16934:	ldrtmi	r9, [fp], #-3330	; 0xfffff2fe
   16938:	andeq	lr, r8, #8192	; 0x2000
   1693c:	streq	lr, [ip, -lr, lsl #20]
   16940:			; <UNDEFINED> instruction: 0x01bcea81
   16944:	b	fe0675a8 <fputs@plt+0xfe063b4c>
   16948:	strls	r5, [r4], #-444	; 0xfffffe44
   1694c:	adcsmi	lr, r6, #323584	; 0x4f000
   16950:	ldrmi	r4, [r9], #1039	; 0x40f
   16954:	b	fe0a79d8 <fputs@plt+0xfe0a3f7c>
   16958:	blls	11b538 <fputs@plt+0x117adc>
   1695c:	mvnsmi	lr, pc, asr #20
   16960:	sbcseq	lr, r6, #532480	; 0x82000
   16964:	cmnmi	r5, r1, lsl #21
   16968:	b	fe0679d8 <fputs@plt+0xfe063f7c>
   1696c:	b	fe2defc8 <fputs@plt+0xfe2db56c>
   16970:	ldmdane	r1, {r1, r3, r8, r9}^
   16974:	sbcpl	pc, r6, #76546048	; 0x4900000
   16978:	sbcvc	pc, r1, #192, 12	; 0xc000000
   1697c:	strmi	r9, [sl], #-260	; 0xfffffefc
   16980:	movweq	lr, #39427	; 0x9a03
   16984:	mvnscs	lr, pc, asr #20
   16988:	b	fe0679d0 <fputs@plt+0xfe063f74>
   1698c:	b	fe0db078 <fputs@plt+0xfe0d761c>
   16990:	strmi	r0, [r3], #-779	; 0xfffffcf5
   16994:	rsbsvs	lr, r9, r1, lsl #21
   16998:	b	133cdd4 <fputs@plt+0x1339378>
   1699c:	strmi	r0, [r3], #-1031	; 0xfffffbf9
   169a0:	streq	lr, [lr], #-2564	; 0xfffff5fc
   169a4:	mcrls	8, 0, r1, cr6, cr1, {3}
   169a8:	andeq	lr, r7, ip, lsl #20
   169ac:	rsbscc	lr, r7, #323584	; 0x4f000
   169b0:	b	fe0a75c8 <fputs@plt+0xfe0a3b6c>
   169b4:	b	13d7498 <fputs@plt+0x13d3a3c>
   169b8:	b	fe0a8098 <fputs@plt+0xfe0a463c>
   169bc:	b	fe16b4a0 <fputs@plt+0xfe167a44>
   169c0:	stcls	0, cr1, [r5, #-984]	; 0xfffffc28
   169c4:	b	fe027a54 <fputs@plt+0xfe023ff8>
   169c8:	strmi	r0, [r8], #-214	; 0xffffff2a
   169cc:	b	13e7c34 <fputs@plt+0x13e41d8>
   169d0:	ldrls	r4, [r1, #-1269]	; 0xfffffb0b
   169d4:	ldrbtmi	lr, [r5], #-2692	; 0xfffff57c
   169d8:	b	fe127a48 <fputs@plt+0xfe123fec>
   169dc:	vand	d18, d26, d5
   169e0:	stmdane	r1, {r2, r3, r6, r7, sl, ip}^
   169e4:	strmi	pc, [ip], #-706	; 0xfffffd3e
   169e8:	mvnscs	lr, #323584	; 0x4f000
   169ec:	b	fe2a8214 <fputs@plt+0xfe2a47b8>
   169f0:	andls	r0, r5, r9, lsl #2
   169f4:	cdpls	4, 0, cr4, cr6, cr4, {0}
   169f8:	tsteq	r8, r1, lsl #20
   169fc:	b	fe067c90 <fputs@plt+0xfe064234>
   16a00:	ldrbmi	r0, [r9], #-266	; 0xfffffef6
   16a04:	ldrtmi	r9, [r3], r7, lsl #26
   16a08:	b	fe0fe248 <fputs@plt+0xfe0fa7ec>
   16a0c:	b	11db8f4 <fputs@plt+0x11d7e98>
   16a10:	b	fe0d6a20 <fputs@plt+0xfe0d2fc4>
   16a14:	ldrtmi	r6, [r3], #888	; 0x378
   16a18:	ldrbtcc	lr, [r2], #-2639	; 0xfffff5b1
   16a1c:	ldrmi	r9, [r9], #-3588	; 0xfffff1fc
   16a20:	andeq	lr, ip, r0, lsl #20
   16a24:	movweq	lr, #10759	; 0x2a07
   16a28:	ldrteq	lr, [r2], #2692	; 0xa84
   16a2c:	ldrtpl	lr, [r2], #2692	; 0xa84
   16a30:	b	13e7644 <fputs@plt+0x13e3be8>
   16a34:	strtmi	r4, [r3], #-181	; 0xffffff4b
   16a38:	rscsne	lr, r5, r0, lsl #21
   16a3c:	ldrbtmi	lr, [r6], #2639	; 0xa4f
   16a40:	sbcseq	lr, r5, r0, lsl #21
   16a44:	ldrbtmi	lr, [r6], #-2692	; 0xfffff57c
   16a48:	b	fe127bb0 <fputs@plt+0xfe124154>
   16a4c:	stmdbne	r4, {r1, r2, r4, r7, sl, sp}
   16a50:	strmi	r4, [fp], #-1166	; 0xfffffb72
   16a54:	strtmi	r9, [r0], -r7, lsl #26
   16a58:	smlabbeq	r8, r9, sl, lr
   16a5c:	strbtmi	pc, [pc], #-1602	; 16a64 <fputs@plt+0x13008>	; <UNPREDICTABLE>
   16a60:	strbtpl	pc, [r9], #1730	; 0x6c2	; <UNPREDICTABLE>
   16a64:	b	67a7c <fputs@plt+0x64020>
   16a68:	b	13d6ea8 <fputs@plt+0x13d344c>
   16a6c:	strtmi	r2, [r2], #3070	; 0xbfe
   16a70:	blne	fefd14a4 <fputs@plt+0xfefcda48>
   16a74:	smlabbeq	r9, r1, sl, lr
   16a78:	b	fe2e7bc4 <fputs@plt+0xfe2e4168>
   16a7c:			; <UNDEFINED> instruction: 0x46ab6a7e
   16a80:	andls	r9, r6, r1, lsl #26
   16a84:	andeq	lr, r3, r2, asr #20
   16a88:	cfstrsls	mvf4, [r8, #-684]	; 0xfffffd54
   16a8c:	eorsmi	r4, r8, r1, asr r4
   16a90:	beq	1112a0 <fputs@plt+0x10d844>
   16a94:	b	103e2b0 <fputs@plt+0x103a854>
   16a98:	b	13d92c8 <fputs@plt+0x13d586c>
   16a9c:	b	13e3c70 <fputs@plt+0x13e0214>
   16aa0:	b	fe126d7c <fputs@plt+0xfe123320>
   16aa4:	b	fe017d78 <fputs@plt+0xfe01431c>
   16aa8:	stcls	0, cr1, [r8, #-980]	; 0xfffffc2c
   16aac:	ldrtpl	lr, [r3], #2692	; 0xa84
   16ab0:	ldrbmi	r4, [r4], #-1164	; 0xfffffb74
   16ab4:	bmi	ffdd13f8 <fputs@plt+0xffdcd99c>
   16ab8:	bmi	1dd14e8 <fputs@plt+0x1dcda8c>
   16abc:	sbcseq	lr, r5, r0, lsl #21
   16ac0:	b	fe2a7c28 <fputs@plt+0xfe2a41cc>
   16ac4:	stmdane	r5!, {r1, r2, r4, r7, r8, r9, fp, sp}^
   16ac8:	b	fe227cdc <fputs@plt+0xfe224280>
   16acc:	vrhadd.s8	d16, d8, d14
   16ad0:			; <UNDEFINED> instruction: 0xf6c44aaa
   16ad4:			; <UNDEFINED> instruction: 0x9c082a74
   16ad8:	b	67e48 <fputs@plt+0x643ec>
   16adc:	strbmi	r0, [sl], #268	; 0x10c
   16ae0:	rscscs	lr, ip, pc, asr #20
   16ae4:	smlabbeq	r8, r1, sl, lr
   16ae8:	adcsne	lr, ip, r0, lsl #21
   16aec:	b	13e7c38 <fputs@plt+0x13e41dc>
   16af0:			; <UNDEFINED> instruction: 0x462e3a75
   16af4:	andslt	pc, ip, sp, asr #17
   16af8:	rsbsvs	lr, ip, r0, lsl #21
   16afc:	beq	fed9152c <fputs@plt+0xfed8dad0>
   16b00:	stcls	6, cr4, [r9], {163}	; 0xa3
   16b04:	strmi	r9, [r1], #-1546	; 0xfffff9f6
   16b08:	stmdbeq	r5, {r0, r1, r6, r9, fp, sp, lr, pc}
   16b0c:	bpl	fedd153c <fputs@plt+0xfedcdae0>
   16b10:	andeq	lr, r6, r3, lsl #20
   16b14:	b	27e334 <fputs@plt+0x27a8d8>
   16b18:	vstrls.16	s0, [r0, #-4]	; <UNPREDICTABLE>
   16b1c:	andeq	lr, r0, r9, asr #20
   16b20:	ldmibmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   16b24:	ldmibne	r4!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   16b28:	b	13e7c70 <fputs@plt+0x13e4214>
   16b2c:	strtmi	r4, [fp], #2806	; 0xaf6
   16b30:	ldmibeq	r4, {r0, r3, r7, r9, fp, sp, lr, pc}^
   16b34:	bmi	1dd1564 <fputs@plt+0x1dcdb08>
   16b38:	bcs	fe5d1568 <fputs@plt+0xfe5cdb0c>
   16b3c:	strmi	r4, [r8], #-1241	; 0xfffffb27
   16b40:	ldrbmi	r4, [r1], #1039	; 0x40f
   16b44:	b	fe3a8420 <fputs@plt+0xfe3a49c4>
   16b48:	adflse	f0, f7, #4.0
   16b4c:	bne	ff75447c <fputs@plt+0xff750a20>
   16b50:	bmi	fec5466c <fputs@plt+0xfec50c10>
   16b54:	strbmi	r4, [sl], #57	; 0x39
   16b58:	strbmi	r9, [r2], #3082	; 0xc0a
   16b5c:	stmdaeq	lr, {r0, r7, r9, fp, sp, lr, pc}
   16b60:	blcs	ffe114a4 <fputs@plt+0xffe0da48>
   16b64:	b	13e7eac <fputs@plt+0x13e4450>
   16b68:			; <UNDEFINED> instruction: 0xf8cd4ab6
   16b6c:	b	fe2fabf4 <fputs@plt+0xfe2f7198>
   16b70:	b	111da54 <fputs@plt+0x1119ff8>
   16b74:	b	fe298f7c <fputs@plt+0xfe295520>
   16b78:			; <UNDEFINED> instruction: 0x9c0a1af6
   16b7c:	blvs	1e115b0 <fputs@plt+0x1e0db54>
   16b80:	cmncc	r0, pc, asr #20
   16b84:	beq	ff5d15b4 <fputs@plt+0xff5cdb58>
   16b88:	ldrbmi	r9, [r8], #3591	; 0xe07
   16b8c:	stmdbeq	r3, {r0, r3, r9, fp, sp, lr, pc}
   16b90:	bleq	513a8 <fputs@plt+0x4d94c>
   16b94:	lslseq	lr, r1, #21
   16b98:	b	127dbc4 <fputs@plt+0x127a168>
   16b9c:	b	fe058fd0 <fputs@plt+0xfe055574>
   16ba0:	b	13eb268 <fputs@plt+0x13e780c>
   16ba4:	strbmi	r4, [r9], #-3062	; 0xfffff40a
   16ba8:	stmdbeq	r8, {r1, r8, r9, fp, sp, lr, pc}
   16bac:	strtmi	r9, [r2], #2562	; 0xa02
   16bb0:	blmi	1dd15e4 <fputs@plt+0x1dcdb88>
   16bb4:	blcs	fe5d15e8 <fputs@plt+0xfe5cdb8c>
   16bb8:	strbmi	r4, [r1], #-1170	; 0xfffffb6e
   16bbc:			; <UNDEFINED> instruction: 0xf64844da
   16bc0:			; <UNDEFINED> instruction: 0xf2c708da
   16bc4:	stcls	8, cr6, [sl], {249}	; 0xf9
   16bc8:	bleq	211600 <fputs@plt+0x20dba4>
   16bcc:	b	2e7f14 <fputs@plt+0x2e44b8>
   16bd0:			; <UNDEFINED> instruction: 0xf8cd0b09
   16bd4:	bl	23ec6c <fputs@plt+0x23b210>
   16bd8:	b	1019418 <fputs@plt+0x10159bc>
   16bdc:	b	fe2d8be8 <fputs@plt+0xfe2d518c>
   16be0:	b	21a418 <fputs@plt+0x2169bc>
   16be4:	b	13d8bfc <fputs@plt+0x13d51a0>
   16be8:			; <UNDEFINED> instruction: 0x460c22f9
   16bec:	blcc	1c91530 <fputs@plt+0x1c8dad4>
   16bf0:	b	fe0bd038 <fputs@plt+0xfe0b95dc>
   16bf4:	b	fe09b6e0 <fputs@plt+0xfe097c84>
   16bf8:	ldrbmi	r6, [r6], #633	; 0x279
   16bfc:	bleq	fed51630 <fputs@plt+0xfed4dbd4>
   16c00:	strls	r4, [r6], #-1174	; 0xfffffb6a
   16c04:	blpl	fed51638 <fputs@plt+0xfed4dbdc>
   16c08:	andeq	lr, r4, #0, 20
   16c0c:	bmi	fec91550 <fputs@plt+0xfec8daf4>
   16c10:	b	fe2bdc38 <fputs@plt+0xfe2ba1dc>
   16c14:			; <UNDEFINED> instruction: 0x9e0f1af1
   16c18:	beq	ff491648 <fputs@plt+0xff48dbec>
   16c1c:	andeq	lr, r2, #72, 20	; 0x48000
   16c20:	b	13e7ef0 <fputs@plt+0x13e4494>
   16c24:	mrcls	8, 0, r4, cr1, cr4, {7}
   16c28:	b	fe227d98 <fputs@plt+0xfe22433c>
   16c2c:	ldrbtmi	r4, [r2], #-2932	; 0xfffff48c
   16c30:	blcs	fe551664 <fputs@plt+0xfe54dc08>
   16c34:	bl	e7f04 <fputs@plt+0xe44a8>
   16c38:	cdpls	8, 0, cr0, cr6, cr14, {0}
   16c3c:	vmlaeq.f64	d14, d11, d10
   16c40:	movweq	lr, #39559	; 0x9a87
   16c44:	sub	pc, ip, sp, asr #17
   16c48:	bne	14d3564 <fputs@plt+0x14cfb08>
   16c4c:			; <UNDEFINED> instruction: 0xf6c99c0b
   16c50:	b	d9550 <fputs@plt+0xd5af4>
   16c54:	ldrbtmi	r0, [r2], #776	; 0x308
   16c58:	b	fe0e7fe8 <fputs@plt+0xfe0e458c>
   16c5c:	ldrbmi	r0, [r4], #3079	; 0xc07
   16c60:	bmi	fed515a4 <fputs@plt+0xfed4db48>
   16c64:	blcs	ffe515a8 <fputs@plt+0xffe4db4c>
   16c68:	bne	ffd51698 <fputs@plt+0xffd4dc3c>
   16c6c:	blne	fee516a0 <fputs@plt+0xfee4dc44>
   16c70:	beq	ff5516a0 <fputs@plt+0xff54dc44>
   16c74:	b	fe2fdc94 <fputs@plt+0xfe2fa238>
   16c78:	ldrbmi	r6, [ip], #2936	; 0xb78
   16c7c:	vmlseq.f32	s28, s4, s12
   16c80:	bleq	d1498 <fputs@plt+0xcda3c>
   16c84:	b	3bdcb0 <fputs@plt+0x3ba254>
   16c88:	cdpls	14, 0, cr0, cr10, cr0, {0}
   16c8c:	vmlseq.f32	s28, s22, s28
   16c90:	cmncc	r2, #323584	; 0x4f000
   16c94:	blmi	ffd515d8 <fputs@plt+0xffd4db7c>
   16c98:			; <UNDEFINED> instruction: 0x03b2ea83
   16c9c:	blmi	1d516d0 <fputs@plt+0x1d4dc74>
   16ca0:			; <UNDEFINED> instruction: 0x53b2ea83
   16ca4:	blcs	fe5516d8 <fputs@plt+0xfe54dc7c>
   16ca8:	strmi	r9, [sl], #3076	; 0xc04
   16cac:	strtmi	r4, [r2], #1139	; 0x473
   16cb0:	strbtmi	r4, [r6], #1718	; 0x6b6
   16cb4:	ldrbmi	r4, [sl], #1123	; 0x463
   16cb8:	sfmvs	f7, 3, [sp], #-304	; 0xfffffed0
   16cbc:	bleq	2516e8 <fputs@plt+0x24dc8c>
   16cc0:	ldceq	6, cr15, [r1], #-808	; 0xfffffcd8
   16cc4:	b	2fd0fc <fputs@plt+0x2f96a0>
   16cc8:	vmlals.f64	d0, d6, d14
   16ccc:	b	13e8024 <fputs@plt+0x13e45c8>
   16cd0:			; <UNDEFINED> instruction: 0xf8cd24fe
   16cd4:	ldrtmi	sl, [ip], #40	; 0x28
   16cd8:	beq	1115e8 <fputs@plt+0x10db8c>
   16cdc:	streq	lr, [r9, -fp, lsl #21]
   16ce0:	ldrtne	lr, [lr], #2692	; 0xa84
   16ce4:	beq	1d1514 <fputs@plt+0x1cdab8>
   16ce8:	ldrbtvs	lr, [lr], #-2692	; 0xfffff57c
   16cec:	strbtmi	r9, [r7], #-3603	; 0xfffff1ed
   16cf0:	blcc	1d11634 <fputs@plt+0x1d0dbd8>
   16cf4:	b	13e7d98 <fputs@plt+0x13e433c>
   16cf8:	b	a9fc4 <fputs@plt+0xa6568>
   16cfc:	strls	r0, [pc, -r3, lsl #8]
   16d00:	bleq	fed11734 <fputs@plt+0xfed0dcd8>
   16d04:	b	fe2fe948 <fputs@plt+0xfe2faeec>
   16d08:	b	fe32dbdc <fputs@plt+0xfe32a180>
   16d0c:	b	129e0d8 <fputs@plt+0x129a67c>
   16d10:	b	fe317d28 <fputs@plt+0xfe3142cc>
   16d14:	b	13da060 <fputs@plt+0x13d6604>
   16d18:	stmdbls	fp, {r1, r2, r4, r5, r6, r7, r9, fp, lr}
   16d1c:	ldrtmi	r4, [ip], #-1116	; 0xfffffba4
   16d20:	blmi	1dd1750 <fputs@plt+0x1dcdcf4>
   16d24:	beq	21192c <fputs@plt+0x20ded0>
   16d28:	strmi	r9, [ip], #3845	; 0xf05
   16d2c:	blcs	fe5d1760 <fputs@plt+0xfe5cdd04>
   16d30:	stmdbls	sp, {r2, r3, r4, r5, r7, sl, lr}
   16d34:	b	fe2280ac <fputs@plt+0xfe224650>
   16d38:	vhadd.s8	d16, d2, d14
   16d3c:	vqdmlsl.s<illegal width 8>	<illegal reg q11.5>, d27, d0[2]
   16d40:	b	18954 <fputs@plt+0x14ef8>
   16d44:	strbtmi	r0, [r7], #-10
   16d48:	b	13e7e8c <fputs@plt+0x13e4430>
   16d4c:	b	fe021d3c <fputs@plt+0xfe01e2e0>
   16d50:	vmlals.f16	s0, s20, s16	; <UNPREDICTABLE>
   16d54:	blne	feed1788 <fputs@plt+0xfeecdd2c>
   16d58:	b	13e8044 <fputs@plt+0x13e45e8>
   16d5c:			; <UNDEFINED> instruction: 0xf8cd47b1
   16d60:	b	fe306e18 <fputs@plt+0xfe3033bc>
   16d64:	b	10f1b54 <fputs@plt+0x10ee0f8>
   16d68:	b	fe1d9d80 <fputs@plt+0xfe1d6324>
   16d6c:	ldrbmi	r1, [r9], #2033	; 0x7f1
   16d70:			; <UNDEFINED> instruction: 0x0c02ea0c
   16d74:	bleq	151588 <fputs@plt+0x14db2c>
   16d78:	ldrbeq	lr, [r1, r7, lsl #21]
   16d7c:	b	133d1b4 <fputs@plt+0x1339758>
   16d80:	b	13d9db4 <fputs@plt+0x13d6358>
   16d84:	b	13e9d64 <fputs@plt+0x13e6308>
   16d88:	strmi	r3, [pc], #-116	; 16d90 <fputs@plt+0x13334>
   16d8c:	blmi	1dd17c0 <fputs@plt+0x1dcdd64>
   16d90:	strtmi	r9, [pc], #-2310	; 16d98 <fputs@plt+0x1333c>
   16d94:	adcseq	lr, r4, r0, lsl #21
   16d98:	blcs	fe5d17cc <fputs@plt+0xfe5cdd70>
   16d9c:	adcspl	lr, r4, r0, lsl #21
   16da0:	strbmi	r4, [r9], #-1211	; 0xfffffb45
   16da4:	strls	r4, [r6, #-1120]	; 0xfffffba0
   16da8:	cfstrsls	mvf4, [lr, #-288]	; 0xfffffee0
   16dac:			; <UNDEFINED> instruction: 0xf647465f
   16db0:	b	fe3b54d4 <fputs@plt+0xfe3b1a78>
   16db4:			; <UNDEFINED> instruction: 0xf6cb0b0a
   16db8:	pkhtbmi	r7, ip, r9, asr #18
   16dbc:	bleq	915f0 <fputs@plt+0x8db94>
   16dc0:	b	13e80ac <fputs@plt+0x13e4650>
   16dc4:	mcrls	1, 0, r2, cr11, cr1, {7}
   16dc8:			; <UNDEFINED> instruction: 0x11bcea81
   16dcc:	bl	27ca04 <fputs@plt+0x278fa8>
   16dd0:	b	fe2d89f8 <fputs@plt+0xfe2d4f9c>
   16dd4:	b	1118e14 <fputs@plt+0x11153b8>
   16dd8:	b	fe0591e0 <fputs@plt+0xfe055784>
   16ddc:	ldrtmi	r6, [r8], #380	; 0x17c
   16de0:	blcc	1c51724 <fputs@plt+0x1c4dcc8>
   16de4:	ldrmi	lr, [r5, pc, asr #20]!
   16de8:	b	268010 <fputs@plt+0x2645b4>
   16dec:	b	119200 <fputs@plt+0x1157a4>
   16df0:	b	fe2d71f8 <fputs@plt+0xfe2d379c>
   16df4:	b	fe1d9cbc <fputs@plt+0xfe1d6260>
   16df8:	b	fe2dcdd4 <fputs@plt+0xfe2d9378>
   16dfc:	b	fe1edcc4 <fputs@plt+0xfe1ea268>
   16e00:	b	1258d5c <fputs@plt+0x1255300>
   16e04:	stflss	f0, [sp, #-4]
   16e08:	ldmibmi	r6!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   16e0c:	b	fe267f78 <fputs@plt+0xfe26451c>
   16e10:	bl	a9bf0 <fputs@plt+0xa6194>
   16e14:	bls	1d923c <fputs@plt+0x1d57e0>
   16e18:	b	fe2e7edc <fputs@plt+0xfe2e4480>
   16e1c:	ldrmi	r2, [r7], #-2966	; 0xfffff46a
   16e20:	cdpls	4, 0, cr4, cr1, cr1, {2}
   16e24:	stmdaeq	fp, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   16e28:	andeq	lr, ip, #565248	; 0x8a000
   16e2c:	ldrbcc	pc, [r3, r0, asr #12]!	; <UNPREDICTABLE>
   16e30:	strbvs	pc, [r0, ip, asr #5]!	; <UNPREDICTABLE>
   16e34:	andeq	lr, r9, #8192	; 0x2000
   16e38:	b	13e7f5c <fputs@plt+0x13e4500>
   16e3c:	ldrbtmi	r2, [r7], #-3065	; 0xfffff407
   16e40:	vmlaeq.f32	s28, s21, s4
   16e44:	b	13e8144 <fputs@plt+0x13e46e8>
   16e48:	b	fe1e8d28 <fputs@plt+0xfe1e52cc>
   16e4c:	b	fe2dce2c <fputs@plt+0xfe2d93d0>
   16e50:	b	fe1ddd3c <fputs@plt+0xfe1da2e0>
   16e54:	mcrls	7, 0, r0, cr14, cr6, {6}
   16e58:	blvs	1e9188c <fputs@plt+0x1e8de30>
   16e5c:	eorshi	pc, r4, sp, asr #17
   16e60:	rsbscc	lr, r1, #323584	; 0x4f000
   16e64:	stmdaeq	r1, {r6, r9, fp, sp, lr, pc}
   16e68:	cfmvdhrls	mvd12, r4
   16e6c:	b	2281ec <fputs@plt+0x224790>
   16e70:	b	18e88 <fputs@plt+0x1542c>
   16e74:	b	fe099a80 <fputs@plt+0xfe096024>
   16e78:	b	1217944 <fputs@plt+0x1213ee8>
   16e7c:	b	fe098eb0 <fputs@plt+0xfe095454>
   16e80:	b	13eb94c <fputs@plt+0x13e7ef0>
   16e84:	strbmi	r4, [r2], #-3062	; 0xfffff40a
   16e88:	stmdaeq	lr, {r0, r1, r8, r9, fp, sp, lr, pc}
   16e8c:	b	fe2fdab4 <fputs@plt+0xfe2fa058>
   16e90:	ldrbtmi	r4, [r2], #-2934	; 0xfffff48a
   16e94:	blcs	fe5d18c8 <fputs@plt+0xfe5cde6c>
   16e98:	cfmvdlrls	mvd0, r4
   16e9c:	vmlaeq.f64	d14, d11, d7
   16ea0:	movtne	pc, #29257	; 0x7249	; <UNPREDICTABLE>
   16ea4:	streq	lr, [r9, -ip, lsl #21]
   16ea8:			; <UNDEFINED> instruction: 0x53a7f2cd
   16eac:	streq	lr, [r8, -r7, lsl #20]
   16eb0:	b	13e8084 <fputs@plt+0x13e4628>
   16eb4:	ldrmi	r2, [sl], #3064	; 0xbf8
   16eb8:	streq	lr, [ip, -r7, lsl #21]
   16ebc:	blne	fee518f0 <fputs@plt+0xfee4de94>
   16ec0:	movweq	lr, #10817	; 0x2a41
   16ec4:			; <UNDEFINED> instruction: 0xf8cd4457
   16ec8:	b	fe30efb0 <fputs@plt+0xfe30b554>
   16ecc:	b	13f1cb4 <fputs@plt+0x13ee258>
   16ed0:	ldrtmi	r4, [fp], #3766	; 0xeb6
   16ed4:	b	66ee8 <fputs@plt+0x6348c>
   16ed8:	b	fe398ae8 <fputs@plt+0xfe39508c>
   16edc:	teqmi	fp, #3936	; 0xf60
   16ee0:	vfnmseq.f32	s29, s13, s28
   16ee4:	b	13fe6f0 <fputs@plt+0x13fac94>
   16ee8:	svcls	0x000d3a72
   16eec:	beq	fecd191c <fputs@plt+0xfeccdec0>
   16ef0:	b	fe2a81d0 <fputs@plt+0xfe2a4774>
   16ef4:	ldrmi	r5, [sl], #2738	; 0xab2
   16ef8:	b	13fe308 <fputs@plt+0x13fa8ac>
   16efc:	ldrbmi	r4, [ip], #-1783	; 0xfffff909
   16f00:	ldrbtmi	lr, [r7], -r6, lsl #21
   16f04:	b	fe1a8258 <fputs@plt+0xfe1a47fc>
   16f08:	svcls	0x00092397
   16f0c:	ldrbcc	pc, [r1], -r6, asr #4	; <UNPREDICTABLE>
   16f10:	strbvs	pc, [sl], r0, asr #5	; <UNPREDICTABLE>
   16f14:	b	13e8214 <fputs@plt+0x13e47b8>
   16f18:	ldrmi	r2, [lr], #2036	; 0x7f4
   16f1c:	movweq	lr, #35465	; 0x8a89
   16f20:	eormi	r4, r3, r6, ror r4
   16f24:	b	13e81fc <fputs@plt+0x13e47a0>
   16f28:	b	fe1a8a04 <fputs@plt+0xfe1a4fa8>
   16f2c:	b	fe0dcb08 <fputs@plt+0xfe0d90ac>
   16f30:	b	fe1d7b5c <fputs@plt+0xfe1d4100>
   16f34:	b	fe19ce0c <fputs@plt+0xfe1993b0>
   16f38:	stcls	6, cr0, [r0, #-852]	; 0xfffffcac
   16f3c:	beq	351b50 <fputs@plt+0x34e0f4>
   16f40:	eors	pc, ip, sp, asr #17
   16f44:	ldrbvs	lr, [r4, -r7, lsl #21]!
   16f48:	vmlseq.f32	s28, s22, s4
   16f4c:			; <UNDEFINED> instruction: 0x3c7bea4f
   16f50:	movweq	lr, #31498	; 0x7b0a
   16f54:	vmlaeq.f32	s28, s2, s28
   16f58:	b	bbb64 <fputs@plt+0xb8108>
   16f5c:	b	fe318b90 <fputs@plt+0xfe315134>
   16f60:	strtmi	r0, [lr], #-3259	; 0xfffff345
   16f64:	b	13be3a4 <fputs@plt+0x13ba948>
   16f68:	blls	5a78c <fputs@plt+0x56d30>
   16f6c:	vldmiapl	fp!, {s28-s167}
   16f70:			; <UNDEFINED> instruction: 0xf64244f4
   16f74:	ldrmi	r1, [ip], #3687	; 0xe67
   16f78:	b	13e7fe0 <fputs@plt+0x13e4584>
   16f7c:	blls	4e8f58 <fputs@plt+0x4e54fc>
   16f80:	ldrbmi	lr, [r5, -r7, lsl #21]!
   16f84:	cdpmi	2, 2, cr15, cr9, cr1, {6}
   16f88:	b	fe1e8008 <fputs@plt+0xfe1e45ac>
   16f8c:	ldmibne	r5!, {r0, r2, r4, r7, r8, r9, sl, sp}^
   16f90:	ldrls	r9, [r0, #-1]
   16f94:	movweq	lr, #19080	; 0x4a88
   16f98:	b	13e8258 <fputs@plt+0x13e47fc>
   16f9c:	ldcls	7, cr2, [r1, #-960]	; 0xfffffc40
   16fa0:	b	fe1e6fb4 <fputs@plt+0xfe1e3558>
   16fa4:	stmdals	r1, {r4, r5, r7, r8, r9, sl, ip}
   16fa8:	movweq	lr, #35459	; 0x8a83
   16fac:	ldrmi	r4, [r9], #1265	; 0x4f1
   16fb0:			; <UNDEFINED> instruction: 0x43b5ea4f
   16fb4:	mvnsne	lr, #536576	; 0x83000
   16fb8:	ldrbvs	lr, [r0, -r7, lsl #21]!
   16fbc:	b	fe0fd000 <fputs@plt+0xfe0f95a4>
   16fc0:	stcls	3, cr0, [r2, #-852]	; 0xfffffcac
   16fc4:	streq	lr, [ip], -fp, asr #20
   16fc8:	vsubcc.f32	s29, s24, s30
   16fcc:	andsmi	r4, r6, pc, asr #8
   16fd0:	stmdbeq	ip, {r0, r1, r3, r9, fp, sp, lr, pc}
   16fd4:			; <UNDEFINED> instruction: 0x0ebcea8e
   16fd8:	b	13e808c <fputs@plt+0x13e4630>
   16fdc:	b	11a87a4 <fputs@plt+0x11a4d48>
   16fe0:	b	fe15880c <fputs@plt+0xfe154db0>
   16fe4:	b	fe3a85ac <fputs@plt+0xfe3a4b50>
   16fe8:	ldrtmi	r5, [r6], #3772	; 0xebc
   16fec:	ldrcs	lr, [r0], r5, lsl #21
   16ff0:	ldrtmi	r9, [r9], #-3338	; 0xfffff2f6
   16ff4:	ldrbtmi	r9, [r7], #-2052	; 0xfffff7fc
   16ff8:	b	13280ac <fputs@plt+0x1324650>
   16ffc:	ldrtmi	r0, [r3], #-2311	; 0xfffff6f9
   17000:	b	13fe80c <fputs@plt+0x13fadb0>
   17004:	b	2669e8 <fputs@plt+0x262f8c>
   17008:	ldrmi	r0, [sp], -fp, lsl #18
   1700c:			; <UNDEFINED> instruction: 0xf6404066
   17010:	vsubw.s8	q9, q9, d5
   17014:	strtmi	r7, [fp], #-951	; 0xfffffc49
   17018:	rsbmi	r4, r6, lr
   1701c:	ldrtmi	r4, [r3], #-1091	; 0xfffffbbd
   17020:	ldrtmi	lr, [r0], pc, asr #20
   17024:	ldrbtne	lr, [r0], r6, lsl #21
   17028:	b	fe1bc438 <fputs@plt+0xfe1b89dc>
   1702c:	ldmdals	r1, {r4, r6, r7, r9, sl}
   17030:	ldrbcs	lr, [r1, #2639]!	; 0xa4f
   17034:			; <UNDEFINED> instruction: 0x0eb7ea8e
   17038:	ldmdals	r0, {r1, r2, sl, lr}
   1703c:	ldmne	r1!, {r0, r2, r7, r9, fp, sp, lr, pc}
   17040:	streq	lr, [r7, #-2572]	; 0xfffff5f4
   17044:	ldmdavs	r1!, {r3, r7, r9, fp, sp, lr, pc}^
   17048:			; <UNDEFINED> instruction: 0x5eb7ea8e
   1704c:	stmdbeq	r5, {r0, r3, r6, r9, fp, sp, lr, pc}
   17050:	strbmi	r9, [r3], #-3339	; 0xfffff2f5
   17054:	bmi	ffc51998 <fputs@plt+0xffc4df3c>
   17058:	stmdaeq	lr, {r0, r3, r8, r9, fp, sp, lr, pc}
   1705c:	strtmi	r4, [lr], #-1050	; 0xfffffbe6
   17060:	cfstrsls	mvf4, [r1, #-268]	; 0xfffffef4
   17064:	bmi	1c51a94 <fputs@plt+0x1c4e038>
   17068:	b	fe2bbc70 <fputs@plt+0xfe2b8214>
   1706c:	stmdals	r0, {r4, r7, r9, fp, sp}
   17070:	vmlaeq.f64	d14, d10, d6
   17074:	movweq	lr, #6789	; 0x1a85
   17078:	ldmdane	r8!, {r1, r6, r9, ip, sp, lr, pc}
   1707c:			; <UNDEFINED> instruction: 0xf6c29d01
   17080:	ldrbtmi	r6, [r0], #2075	; 0x81b
   17084:	strbmi	r4, [r4], #-19	; 0xffffffed
   17088:	b	13e723c <fputs@plt+0x13e37e0>
   1708c:			; <UNDEFINED> instruction: 0x46053870
   17090:	ldmeq	r5!, {r3, r7, r9, fp, sp, lr, pc}
   17094:	stmdbeq	r5, {r0, r1, r2, r9, fp, sp, lr, pc}
   17098:	streq	lr, [r0], -r7, asr #20
   1709c:	sub	pc, r4, sp, asr #17
   170a0:	b	13fd0bc <fputs@plt+0x13f9660>
   170a4:	b	fe222c74 <fputs@plt+0xfe21f218>
   170a8:	stcls	8, cr5, [r2, #-724]	; 0xfffffd2c
   170ac:			; <UNDEFINED> instruction: 0x1eb2ea8e
   170b0:	beq	111cc8 <fputs@plt+0x10e26c>
   170b4:	vaddvs.f32	s29, s5, s28
   170b8:	movsmi	lr, #323584	; 0x4f000
   170bc:	b	13e841c <fputs@plt+0x13e49c0>
   170c0:			; <UNDEFINED> instruction: 0x9c044af5
   170c4:	mvnsne	lr, #536576	; 0x83000
   170c8:	bmi	1d91af8 <fputs@plt+0x1d8e09c>
   170cc:	streq	lr, [ip], -r6, lsl #20
   170d0:	bcs	fe591b00 <fputs@plt+0xfe58e0a4>
   170d4:	bicseq	lr, r0, #536576	; 0x83000
   170d8:	b	11be510 <fputs@plt+0x11baab4>
   170dc:	strtmi	r0, [r3], #-1545	; 0xfffff9f7
   170e0:	strtmi	r4, [fp], #-1200	; 0xfffffb50
   170e4:	strbmi	r4, [r6], #1267	; 0x4f3
   170e8:	stmdaeq	sl, {r0, r1, r8, r9, fp, sp, lr, pc}
   170ec:	mvnspl	pc, #73400320	; 0x4600000
   170f0:	andshi	pc, r0, sp, asr #17
   170f4:	msrpl	CPSR_fs, #196, 12	; 0xc400000
   170f8:	b	fe07e904 <fputs@plt+0xfe07aea8>
   170fc:	cfstrsls	mvf0, [r6, #-8]
   17100:	b	128214 <fputs@plt+0x1247b8>
   17104:	ldrmi	r0, [lr], #-1035	; 0xfffffbf5
   17108:	blls	27240 <fputs@plt+0x237e4>
   1710c:	ldmcs	fp!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17110:	strtmi	r4, [r0], #-1584	; 0xfffff9d0
   17114:	ldrtmi	lr, [r5], #2639	; 0xa4f
   17118:	streq	lr, [lr], -r3, asr #20
   1711c:	ldrbtne	lr, [r5], #2692	; 0xa84
   17120:	b	fe127220 <fputs@plt+0xfe1237c4>
   17124:	cfstrsls	mvf0, [r0, #-852]	; 0xfffffcac
   17128:	cmncc	lr, #323584	; 0x4f000
   1712c:	ldmne	fp!, {r3, r7, r9, fp, sp, lr, pc}
   17130:	stmdbeq	lr, {r0, r2, r9, fp, sp, lr, pc}
   17134:			; <UNDEFINED> instruction: 0x03beea83
   17138:	stmdbeq	r9, {r1, r2, r6, r9, fp, sp, lr, pc}
   1713c:	b	fe0fe958 <fputs@plt+0xfe0faefc>
   17140:	b	fe22c040 <fputs@plt+0xfe2285e4>
   17144:	ldrtmi	r6, [r4], #-2171	; 0xfffff785
   17148:	ldrmi	r9, [r9], #3601	; 0xe11
   1714c:	strbmi	r9, [r0], #-2829	; 0xfffff4f3
   17150:	b	13fe570 <fputs@plt+0x13fab14>
   17154:	ldrmi	r4, [ip], #-2806	; 0xfffff50a
   17158:	bmi	1dd1b88 <fputs@plt+0x1dce12c>
   1715c:	b	fe2a8368 <fputs@plt+0xfe2a490c>
   17160:	strmi	r2, [r4], #2710	; 0xa96
   17164:	stmdaeq	sl, {r2, r8, r9, fp, sp, lr, pc}
   17168:	andeq	lr, fp, r2, lsl #21
   1716c:	ldrpl	pc, [r3], -r0, asr #12
   17170:	ldrtcc	pc, [r8], -r5, asr #5	; <UNPREDICTABLE>
   17174:	b	28294 <fputs@plt+0x24838>
   17178:	subsmi	r0, r0, ip
   1717c:	strmi	r4, [r1], #-1073	; 0xfffffbcf
   17180:	stcls	8, cr9, [r0], {7}
   17184:	beq	291ac4 <fputs@plt+0x28e068>
   17188:	mvnscs	lr, #323584	; 0x4f000
   1718c:	ldrbtcc	lr, [r9], -pc, asr #20
   17190:	beq	1519c0 <fputs@plt+0x14df64>
   17194:	ldrtmi	lr, [r0], #2639	; 0xa4f
   17198:			; <UNDEFINED> instruction: 0x13bcea83
   1719c:	ldrbtne	lr, [r0], #2692	; 0xa84
   171a0:	cmnvs	ip, #536576	; 0x83000
   171a4:	ldrbeq	lr, [r0], #2692	; 0xa84
   171a8:	b	fe1a81dc <fputs@plt+0xfe1a4780>
   171ac:	b	398c98 <fputs@plt+0x39523c>
   171b0:	strtmi	r0, [ip], #-265	; 0xfffffef7
   171b4:	b	12be5cc <fputs@plt+0x12bab70>
   171b8:	b	fe1975c4 <fputs@plt+0xfe193b68>
   171bc:	ldrmi	r5, [pc], #-1721	; 171c4 <fputs@plt+0x13768>
   171c0:			; <UNDEFINED> instruction: 0xf8cd440e
   171c4:	ldmne	r1!, {r2, r4, pc}^
   171c8:	rscsmi	lr, r5, pc, asr #20
   171cc:	b	fe03de0c <fputs@plt+0xfe03a3b0>
   171d0:	b	fe0273ac <fputs@plt+0xfe023950>
   171d4:	stcls	0, cr2, [r7, #-596]	; 0xfffffdac
   171d8:	vqshl.s8	d20, d12, d7
   171dc:	strmi	r3, [r4], #-852	; 0xfffffcac
   171e0:	movwpl	pc, #41670	; 0xa2c6	; <UNPREDICTABLE>
   171e4:	b	fe2fc23c <fputs@plt+0xfe2f87e0>
   171e8:	strtmi	r0, [r3], #-12
   171ec:	eorsmi	r9, r8, r8, lsl #24
   171f0:	b	fe028260 <fputs@plt+0xfe024804>
   171f4:	b	1257228 <fputs@plt+0x12537cc>
   171f8:	strmi	r0, [r2], #-1537	; 0xfffff9ff
   171fc:	adcsmi	lr, r4, pc, asr #20
   17200:	rscsne	lr, r4, r0, lsl #21
   17204:	ldmcs	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17208:	sbcseq	lr, r4, r0, lsl #21
   1720c:	cmncc	r1, #323584	; 0x4f000
   17210:	cfstrsls	mvf4, [r5, #-160]	; 0xffffff60
   17214:	streq	lr, [lr], -r6, lsl #20
   17218:	streq	lr, [r1], #-2569	; 0xfffff5f7
   1721c:	ldmne	r7!, {r3, r7, r9, fp, sp, lr, pc}
   17220:			; <UNDEFINED> instruction: 0x03b1ea83
   17224:	bmi	ffd91b68 <fputs@plt+0xffd8e10c>
   17228:	ldmdavs	r7!, {r3, r7, r9, fp, sp, lr, pc}^
   1722c:			; <UNDEFINED> instruction: 0x53b1ea83
   17230:	b	fe2a7f08 <fputs@plt+0xfe2a44ac>
   17234:			; <UNDEFINED> instruction: 0x462e4a75
   17238:	strbmi	r9, [r2], #-3328	; 0xfffff300
   1723c:	b	fe2a82b4 <fputs@plt+0xfe2a4858>
   17240:	ldrmi	r2, [r4], #-2710	; 0xfffff56a
   17244:	bls	3e82a0 <fputs@plt+0x3e4844>
   17248:	ldrtcs	pc, [fp], r0, asr #12	; <UNPREDICTABLE>
   1724c:	strbtvs	pc, [sl], -r7, asr #5	; <UNPREDICTABLE>
   17250:	ldrmi	r9, [r0], #-1280	; 0xfffffb00
   17254:	andeq	lr, r7, #140, 20	; 0x8c000
   17258:	stmdaeq	sl, {r8, r9, fp, sp, lr, pc}
   1725c:	strbmi	r4, [r6], #-42	; 0xffffffd6
   17260:	andeq	lr, ip, #532480	; 0x82000
   17264:	b	13e8538 <fputs@plt+0x13e4adc>
   17268:	mcrls	3, 0, r2, cr9, cr5, {7}
   1726c:	b	13e84c0 <fputs@plt+0x13e4a64>
   17270:	strls	r3, [r1], #-628	; 0xfffffd8c
   17274:	andeq	lr, r4, r1, asr #20
   17278:			; <UNDEFINED> instruction: 0x13b5ea83
   1727c:	adcseq	lr, r4, #532480	; 0x82000
   17280:	stcls	6, cr4, [r0], {37}	; 0x25
   17284:	bmi	fedd1bc8 <fputs@plt+0xfedce16c>
   17288:	bne	ffdd1cb8 <fputs@plt+0xffdce25c>
   1728c:	andeq	lr, r9, r0, lsl #20
   17290:	beq	ff5d1cc0 <fputs@plt+0xff5ce264>
   17294:	streq	lr, [r5], -r1, lsl #20
   17298:	cmnvs	r4, #536576	; 0x83000
   1729c:	teqmi	r0, #8, 24	; 0x800
   172a0:	adcspl	lr, r5, #532480	; 0x82000
   172a4:	cfldrsls	mvf4, [r4], {162}	; 0xa2
   172a8:	strmi	r4, [r2], #-1115	; 0xfffffba5
   172ac:			; <UNDEFINED> instruction: 0xf8cd449e
   172b0:	ldrmi	r8, [r3], #-24	; 0xffffffe8
   172b4:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   172b8:	b	fe23db00 <fputs@plt+0xfe23a0a4>
   172bc:	stmdals	r0, {r2, r4, r5, r6, fp, lr}
   172c0:	ldmcs	r4, {r3, r7, r9, fp, sp, lr, pc}
   172c4:			; <UNDEFINED> instruction: 0xf64c4492
   172c8:	ldrbmi	r1, [r0], #558	; 0x22e
   172cc:	sbcne	pc, r2, #200, 4	; 0x8000000c
   172d0:	beq	51cf4 <fputs@plt+0x4e298>
   172d4:	strbmi	r9, [r2], #-2067	; 0xfffff7ed
   172d8:	beq	3d1b08 <fputs@plt+0x3ce0ac>
   172dc:	beq	211d0c <fputs@plt+0x20e2b0>
   172e0:	ldrbmi	r4, [r4], #1172	; 0x494
   172e4:	bmi	fec51c28 <fputs@plt+0xfec4e1cc>
   172e8:	bne	ffc51d18 <fputs@plt+0xffc4e2bc>
   172ec:	streq	lr, [r3], -r5, asr #20
   172f0:	beq	ff451d20 <fputs@plt+0xff44e2c4>
   172f4:	stmdals	r1, {r0, r2, r9, sl, lr}
   172f8:	rsbscc	lr, r3, #323584	; 0x4f000
   172fc:	andmi	r9, lr, r9, lsl #24
   17300:	adcseq	lr, r3, #532480	; 0x82000
   17304:	teqmi	r0, #24
   17308:	subshi	pc, r4, sp, asr #17
   1730c:	adcspl	lr, r3, #532480	; 0x82000
   17310:	ldmcs	lr!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17314:	cfstrsls	mvf4, [r6], {162}	; 0xa2
   17318:	b	fe228328 <fputs@plt+0xfe2248cc>
   1731c:	stmdals	r2, {r1, r2, r3, r4, r5, r7, fp, ip}
   17320:	ldmdavs	lr!, {r3, r7, r9, fp, sp, lr, pc}^
   17324:	b	13e863c <fputs@plt+0x13e4be0>
   17328:	strmi	r4, [r2], #2292	; 0x8f4
   1732c:	b	fe23d334 <fputs@plt+0xfe2398d8>
   17330:	strbtmi	r4, [r1], #2164	; 0x874
   17334:	ldmcs	r4, {r3, r7, r9, fp, sp, lr, pc}
   17338:	andeq	lr, lr, r0, lsl #21
   1733c:	ldrbmi	r9, [r0], #3072	; 0xc00
   17340:	andeq	lr, r9, r0, lsl #20
   17344:	strmi	pc, [r5], r2, asr #12
   17348:	ldrbtcs	pc, [r2], -r9, asr #5	; <UNPREDICTABLE>
   1734c:	strbmi	r4, [r6], #-1172	; 0xfffffb6c
   17350:	stcls	0, cr4, [r1], {96}	; 0x60
   17354:	b	10e8438 <fputs@plt+0x10e49dc>
   17358:	b	13d8b90 <fputs@plt+0x13d5134>
   1735c:	b	19ff48 <fputs@plt+0x19c4ec>
   17360:			; <UNDEFINED> instruction: 0x9c0a0b04
   17364:	adcsne	lr, r9, #532480	; 0x82000
   17368:	b	fe0a838c <fputs@plt+0xfe0a4930>
   1736c:	b	13efd58 <fputs@plt+0x13ec2fc>
   17370:	b	13e3568 <fputs@plt+0x13dfb0c>
   17374:	ldrtmi	r4, [sl], #-2740	; 0xfffff54c
   17378:	bne	ffd51da8 <fputs@plt+0xffd4e34c>
   1737c:	streq	lr, [ip, -r3, lsl #20]
   17380:	adcseq	lr, ip, r0, lsl #21
   17384:	beq	ff551db4 <fputs@plt+0xff54e358>
   17388:	b	11fe3e4 <fputs@plt+0x11fa988>
   1738c:	b	fe018fc0 <fputs@plt+0xfe015564>
   17390:			; <UNDEFINED> instruction: 0xf8cd50bc
   17394:	ldrtmi	r8, [r8], #-28	; 0xffffffe4
   17398:	stmne	r7, {r1, r3, r5, r7, sl, lr}
   1739c:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   173a0:	b	fe23d3ec <fputs@plt+0xfe239990>
   173a4:	b	fe22957c <fputs@plt+0xfe225b20>
   173a8:	stmne	sp, {r2, r4, r7, fp, sp}
   173ac:	bls	285bc <fputs@plt+0x24b60>
   173b0:	cfstrsls	mvf4, [fp], {208}	; 0xd0
   173b4:	beq	291df4 <fputs@plt+0x28e398>
   173b8:	strbmi	r4, [r0], -r9, lsr #12
   173bc:	stmiaeq	r1!, {r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}
   173c0:	ldmcs	pc!, {r1, r3, r6, r7, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
   173c4:	strmi	r9, [r0], #8
   173c8:	andeq	lr, r7, ip, asr #20
   173cc:	andsmi	r4, r8, r2, asr #8
   173d0:	stmdaeq	r7, {r2, r3, r9, fp, sp, lr, pc}
   173d4:	beq	191c04 <fputs@plt+0x18e1a8>
   173d8:	ldrbtcs	lr, [r5], pc, asr #20
   173dc:	stmdaeq	r8, {r6, r9, fp, sp, lr, pc}
   173e0:	b	fe2bd404 <fputs@plt+0xfe2b99a8>
   173e4:	b	fe199c24 <fputs@plt+0xfe1961c8>
   173e8:	bl	9ceb4 <fputs@plt+0x99458>
   173ec:	b	fe19a01c <fputs@plt+0xfe1965c0>
   173f0:	b	13f0dbc <fputs@plt+0x13ed360>
   173f4:	bl	2e9ecc <fputs@plt+0x2e6470>
   173f8:	b	fe298818 <fputs@plt+0xfe294dbc>
   173fc:	b	13ddfd4 <fputs@plt+0x13da578>
   17400:	b	fe2a8fc8 <fputs@plt+0xfe2a556c>
   17404:	b	fe199f5c <fputs@plt+0xfe196500>
   17408:	stcls	6, cr4, [sl], {112}	; 0x70
   1740c:	ldrcs	lr, [r0], r6, lsl #21
   17410:	b	13fd428 <fputs@plt+0x13f99cc>
   17414:	strtmi	r3, [r2], #631	; 0x277
   17418:	adcseq	lr, r7, #532480	; 0x82000
   1741c:	smlabbls	r0, r2, r4, r4
   17420:	b	fe0a86f0 <fputs@plt+0xfe0a4c94>
   17424:	mcrls	2, 0, r5, cr12, cr7, {5}
   17428:	ldrmi	r9, [r0], #3073	; 0xc01
   1742c:	strtmi	r9, [ip], #-2560	; 0xfffff600
   17430:	blmi	fedd1d74 <fputs@plt+0xfedce318>
   17434:	b	fe268550 <fputs@plt+0xfe264af4>
   17438:	vhadd.s8	d16, d6, d2
   1743c:			; <UNDEFINED> instruction: 0xf6ca684b
   17440:			; <UNDEFINED> instruction: 0xf8cd081a
   17444:	ldrbmi	sl, [r0], #36	; 0x24
   17448:	b	11e74d0 <fputs@plt+0x11e3a74>
   1744c:	b	fe2d9c68 <fputs@plt+0xfe2d620c>
   17450:	b	fe01e430 <fputs@plt+0xfe01a9d4>
   17454:	b	13d7480 <fputs@plt+0x13d3a24>
   17458:	strbmi	r2, [r6], #756	; 0x2f4
   1745c:	beq	351c8c <fputs@plt+0x34e230>
   17460:	cmncc	r5, pc, asr #20
   17464:	bleq	ff5d1e98 <fputs@plt+0xff5ce43c>
   17468:	streq	lr, [r5], -r7, lsl #20
   1746c:	b	12a868c <fputs@plt+0x12a4c30>
   17470:	stmdals	fp, {r1, r2, r9, fp}
   17474:	adcsne	lr, r4, #532480	; 0x82000
   17478:	b	fe07eca0 <fputs@plt+0xfe07b244>
   1747c:	b	fe057b58 <fputs@plt+0xfe0540fc>
   17480:	b	fe0abb5c <fputs@plt+0xfe0a8100>
   17484:	ldrbtmi	r6, [r2], #-628	; 0xfffffd8c
   17488:	bl	6869c <fputs@plt+0x64c40>
   1748c:	ldrmi	r0, [r3], #-10
   17490:	vmlaeq.f64	d14, d2, d0
   17494:	ldmmi	r6!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17498:	b	fe23dcb4 <fputs@plt+0xfe23a258>
   1749c:	b	fe22967c <fputs@plt+0xfe225c20>
   174a0:	stmdbls	r0, {r1, r2, r4, r7, fp, sp}
   174a4:	b	13e86f8 <fputs@plt+0x13e4c9c>
   174a8:	ldrbmi	r2, [r8], #243	; 0xf3
   174ac:	streq	lr, [r4], -r1, lsl #21
   174b0:	b	fe027530 <fputs@plt+0xfe023ad4>
   174b4:			; <UNDEFINED> instruction: 0x464210b3
   174b8:	ldmdacc	r0!, {r3, r6, r9, sl, ip, sp, lr, pc}^
   174bc:	stmdacs	fp, {r2, r3, r6, r7, r9, ip, sp, lr, pc}^
   174c0:	ldrmi	r4, [r0], #78	; 0x4e
   174c4:	strbmi	r9, [r1], #522	; 0x20a
   174c8:	rsbscc	lr, lr, #323584	; 0x4f000
   174cc:	mcrls	4, 0, r4, cr13, cr1, {5}
   174d0:			; <UNDEFINED> instruction: 0x01beea82
   174d4:	rsbsvs	lr, r3, r0, lsl #21
   174d8:	adcspl	lr, lr, #528384	; 0x81000
   174dc:	b	13fd908 <fputs@plt+0x13f9eac>
   174e0:	strmi	r4, [r1], #2998	; 0xbb6
   174e4:	blne	ffdd1f18 <fputs@plt+0xffdce4bc>
   174e8:	b	117d520 <fputs@plt+0x1179ac4>
   174ec:	b	fe2d9d2c <fputs@plt+0xfe2d62d0>
   174f0:	b	29a450 <fputs@plt+0x2969f4>
   174f4:	b	159d18 <fputs@plt+0x1562bc>
   174f8:	strmi	r0, [r3], #2062	; 0x80e
   174fc:	ldrbtmi	lr, [r1], pc, asr #20
   17500:	b	12bd558 <fputs@plt+0x12b9afc>
   17504:	b	fe19952c <fputs@plt+0xfe195ad0>
   17508:	ldrmi	r4, [r0], #1649	; 0x671
   1750c:	ldrcs	lr, [r1], r6, lsl #21
   17510:	strbmi	r4, [ip], #1155	; 0x483
   17514:	strbmi	r9, [r1], #2304	; 0x900
   17518:	adcne	pc, r3, #1342177284	; 0x50000004
   1751c:	stmdaeq	r6, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   17520:	rsbvc	pc, ip, #204, 4	; 0xc000000c
   17524:	b	fe128634 <fputs@plt+0xfe124bd8>
   17528:	ldrmi	r0, [r1], #-2819	; 0xfffff4fd
   1752c:	b	2fdd6c <fputs@plt+0x2fa310>
   17530:	b	13da168 <fputs@plt+0x13d670c>
   17534:	b	fe2e212c <fputs@plt+0xfe2de6d0>
   17538:	b	fe29a150 <fputs@plt+0xfe2966f4>
   1753c:	ldrbmi	r1, [r9], #-2748	; 0xfffff544
   17540:	blmi	fecd1e84 <fputs@plt+0xfecce428>
   17544:	andeq	lr, r9, lr, asr #20
   17548:	bvs	1f51f78 <fputs@plt+0x1f4e51c>
   1754c:	subhi	pc, ip, sp, asr #17
   17550:	blne	ffcd1f84 <fputs@plt+0xffcce528>
   17554:	ldmdacc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17558:	ldrbmi	r9, [r1], #-3597	; 0xfffff1f3
   1755c:	b	3a7604 <fputs@plt+0x3a3ba8>
   17560:	b	fe219d8c <fputs@plt+0xfe216330>
   17564:	b	fe2d9850 <fputs@plt+0xfe2d5df4>
   17568:	bls	29a4b8 <fputs@plt+0x296a5c>
   1756c:	ldmpl	r9!, {r3, r7, r9, fp, sp, lr, pc}
   17570:	beq	2d1e78 <fputs@plt+0x2ce41c>
   17574:	strmi	r4, [pc], #-1218	; 1757c <fputs@plt+0x13b20>
   17578:	ldrtmi	r4, [r3], #1162	; 0x48a
   1757c:	b	13fd99c <fputs@plt+0x13f9f40>
   17580:			; <UNDEFINED> instruction: 0x970146f2
   17584:	ldrbtmi	lr, [r2], -r6, lsl #21
   17588:	b	fe1bf194 <fputs@plt+0xfe1bb738>
   1758c:	strmi	r2, [fp], #1682	; 0x692
   17590:	andeq	lr, ip, r3, lsl #21
   17594:	stmdaeq	r6, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   17598:	andseq	pc, r9, #81788928	; 0x4e00000
   1759c:	addsne	pc, r2, #-805306356	; 0xd000000c
   175a0:	strbmi	r4, [r2], #-56	; 0xffffffc8
   175a4:	b	13e770c <fputs@plt+0x13e3cb0>
   175a8:	ldrmi	r2, [r4], #-503	; 0xfffffe09
   175ac:	b	fe0685c4 <fputs@plt+0xfe064b68>
   175b0:	stmdals	pc, {r0, r1, r2, r4, r5, r7, r8, ip}	; <UNPREDICTABLE>
   175b4:	streq	lr, [sl], -r9, asr #20
   175b8:	b	13ff1c4 <fputs@plt+0x13fb768>
   175bc:			; <UNDEFINED> instruction: 0xf8cd327a
   175c0:	b	1b7678 <fputs@plt+0x1b3c1c>
   175c4:	b	13d8e04 <fputs@plt+0x13d53a8>
   175c8:	b	fe0aa490 <fputs@plt+0xfe0a6a34>
   175cc:	b	fe0580bc <fputs@plt+0xfe054660>
   175d0:	b	fe2efbb4 <fputs@plt+0xfe2ec158>
   175d4:	strtmi	r1, [r1], #-3056	; 0xfffff410
   175d8:	b	fe2fe618 <fputs@plt+0xfe2fabbc>
   175dc:	b	25a524 <fputs@plt+0x256ac8>
   175e0:	strtmi	r0, [r3], #10
   175e4:	b	fe0be638 <fputs@plt+0xfe0babdc>
   175e8:	movwmi	r5, #25274	; 0x62ba
   175ec:	ldmibne	r0, {r0, r2, r3, sl, lr}
   175f0:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   175f4:	b	fe23ee3c <fputs@plt+0xfe23b3e0>
   175f8:	vtst.8	q10, q0, q10
   175fc:	b	fe22fe94 <fputs@plt+0xfe22c438>
   17600:	ldcls	8, cr2, [r5], {148}	; 0x94
   17604:	addsvs	pc, r9, #-805306356	; 0xd000000c
   17608:	strtmi	r4, [r3], #1032	; 0x408
   1760c:	ldrbmi	r9, [r8], #3073	; 0xc01
   17610:	mvnscs	lr, pc, asr #20
   17614:	streq	lr, [r4], #-2700	; 0xfffff574
   17618:	eormi	r4, ip, r2, asr #8
   1761c:	b	fe128670 <fputs@plt+0xfe124c14>
   17620:	svcls	0x000f040c
   17624:	b	13e869c <fputs@plt+0x13e4c40>
   17628:	b	fe068508 <fputs@plt+0xfe064aac>
   1762c:	b	fe0dbd08 <fputs@plt+0xfe0d82ac>
   17630:			; <UNDEFINED> instruction: 0xf8cd13f6
   17634:	b	fe0776fc <fputs@plt+0xfe073ca0>
   17638:	b	12afc14 <fputs@plt+0x12ac1b8>
   1763c:	b	13d9644 <fputs@plt+0x13d5be8>
   17640:	b	fe0e4008 <fputs@plt+0xfe0e05ac>
   17644:	strmi	r0, [ip], #-982	; 0xfffffc2a
   17648:	stmdaeq	r9, {r3, r9, fp, sp, lr, pc}
   1764c:	tsteq	r0, sl, lsl #20
   17650:	adcseq	lr, r0, #532480	; 0x82000
   17654:	svcls	0x000b443b
   17658:	adcspl	lr, r0, #532480	; 0x82000
   1765c:	tsteq	r1, r8, asr #20
   17660:	bl	3a86ac <fputs@plt+0x3a4c50>
   17664:	strtmi	r0, [r1], #-516	; 0xfffffdfc
   17668:	ldrbtmi	lr, [r7], pc, asr #20
   1766c:	b	fe1be690 <fputs@plt+0xfe1bac34>
   17670:	b	fe1a9054 <fputs@plt+0xfe1a55f8>
   17674:	svcls	0x00022697
   17678:	tstls	r0, r3, lsr #8
   1767c:	cfmvdhrls	mvd1, r4
   17680:	vmla.i8	d25, d3, d0
   17684:	b	fe1ac8a0 <fputs@plt+0xfe1a8e44>
   17688:	vmlal.s8	q8, d15, d5
   1768c:	b	2286cc <fputs@plt+0x224c70>
   17690:	ldrmi	r0, [ip], #-2050	; 0xfffff7fe
   17694:	stmdaeq	r6, {r3, r7, r9, fp, sp, lr, pc}
   17698:	ldrtmi	lr, [r7], pc, asr #20
   1769c:	ldrbtne	lr, [r7], r6, lsl #21
   176a0:	b	fe1a8938 <fputs@plt+0xfe1a4edc>
   176a4:	svcls	0x000006d7
   176a8:	ldrbtcc	lr, [r1], #-2639	; 0xfffff5b1
   176ac:	vmlseq.f32	s28, s2, s0
   176b0:	b	fe1289c8 <fputs@plt+0xfe124f6c>
   176b4:	b	18980 <fputs@plt+0x14f24>
   176b8:	stmdbls	r0, {r0, r1, r2, fp}
   176bc:	b	3bf304 <fputs@plt+0x3bb8a8>
   176c0:	movwls	r0, #56842	; 0xde0a
   176c4:	mvnscs	lr, #323584	; 0x4f000
   176c8:			; <UNDEFINED> instruction: 0x13b2ea83
   176cc:	svcls	0x000c443e
   176d0:	ldrtpl	lr, [r1], #2692	; 0xa84
   176d4:	cmnvs	r2, #536576	; 0x83000
   176d8:	vmlseq.f32	s28, s16, s28
   176dc:	bl	128870 <fputs@plt+0x124e14>
   176e0:	ldrmi	r0, [r8], #2062	; 0x80e
   176e4:	streq	lr, [r3], #-2825	; 0xfffff4f7
   176e8:	blmi	ffe1202c <fputs@plt+0xffe0e5d0>
   176ec:	b	fe2fe314 <fputs@plt+0xfe2fa8b8>
   176f0:	vpadd.i8	q10, q5, <illegal reg q11.5>
   176f4:	b	fe2da8bc <fputs@plt+0xfe2d6e60>
   176f8:	ldrmi	r2, [lr], #-2967	; 0xfffff469
   176fc:	vmlaeq.f64	d14, d11, d6
   17700:	sfmeq	f7, 3, [sl], #-772	; 0xfffffcfc
   17704:	ldrbtmi	r9, [r4], #3585	; 0xe01
   17708:	movweq	lr, #10885	; 0x2a85
   1770c:	eors	pc, r8, sp, asr #17
   17710:	eormi	r4, r3, r6, ror #8
   17714:	b	13e78c8 <fputs@plt+0x13e3e6c>
   17718:			; <UNDEFINED> instruction: 0x46372ef4
   1771c:	ldrmi	r9, [pc], #-3601	; 17724 <fputs@plt+0x13cc8>
   17720:	b	fe3bdb28 <fputs@plt+0xfe3ba0cc>
   17724:	b	13df1fc <fputs@plt+0x13db7a0>
   17728:	b	13e6510 <fputs@plt+0x13e2ab4>
   1772c:	b	fe3a860c <fputs@plt+0xfe3a4bb0>
   17730:	b	fe0f3108 <fputs@plt+0xfe0ef6ac>
   17734:	ldrbtmi	r1, [r7], #-1014	; 0xfffffc0a
   17738:	bicseq	lr, r6, #536576	; 0x83000
   1773c:	b	107ef44 <fputs@plt+0x107b4e8>
   17740:	stmdbls	r2, {r3, r8, fp}
   17744:	vmlaeq.f32	s28, s16, s12
   17748:	strmi	r9, [fp], #-3597	; 0xfffff1f3
   1774c:	stmdbeq	r0, {r0, r3, r9, fp, sp, lr, pc}
   17750:	bleq	fee52184 <fputs@plt+0xfee4e728>
   17754:	vmlseq.f32	s28, s28, s18
   17758:	vldmiami	r6!, {s29-s107}
   1775c:	blpl	fee52190 <fputs@plt+0xfee4e734>
   17760:			; <UNDEFINED> instruction: 0x4c76ea8c
   17764:	b	fe33db7c <fputs@plt+0xfe33a120>
   17768:	mcrls	12, 0, r2, cr9, cr6, {4}
   1776c:	bl	2a8aec <fputs@plt+0x2a5090>
   17770:	ldrtmi	r0, [r3], #-2823	; 0xfffff4f9
   17774:	ldrne	pc, [r6], -ip, asr #4
   17778:			; <UNDEFINED> instruction: 0xf6c1449c
   1777c:	strbtmi	r1, [r6], #-1700	; 0xfffff95c
   17780:	ldrtmi	r4, [r5], #-1214	; 0xfffffb42
   17784:	b	123ef8c <fputs@plt+0x123b530>
   17788:	b	fe099bc8 <fputs@plt+0xfe09616c>
   1778c:	b	2593a4 <fputs@plt+0x255948>
   17790:	b	13d9bb0 <fputs@plt+0x13d6154>
   17794:	b	fe1a9260 <fputs@plt+0xfe1a5804>
   17798:	b	1dd364 <fputs@plt+0x1d9908>
   1779c:	b	fe1993d0 <fputs@plt+0xfe195974>
   177a0:	ldmdbls	r1, {r0, r4, r6, r7, r9, sl}
   177a4:	eorsgt	pc, ip, sp, asr #17
   177a8:	b	13e790c <fputs@plt+0x13e3eb0>
   177ac:	b	13e07a0 <fputs@plt+0x13dcd44>
   177b0:	ldrtmi	r3, [sp], #-3198	; 0xfffff382
   177b4:			; <UNDEFINED> instruction: 0x13bbea83
   177b8:	streq	lr, [lr, -r8, lsl #20]
   177bc:	vldmiaeq	lr!, {s28-s167}
   177c0:	stmdbls	lr, {r1, r3, r7, r9, sl, lr}
   177c4:	vldmiapl	lr!, {s28-s167}
   177c8:	cmnvs	fp, #536576	; 0x83000
   177cc:	stmdbeq	r7, {r0, r3, r6, r9, fp, sp, lr, pc}
   177d0:	bl	328884 <fputs@plt+0x324e28>
   177d4:	ldrmi	r0, [r8], #-1801	; 0xfffff8f7
   177d8:	b	13e885c <fputs@plt+0x13e4e00>
   177dc:	blls	2a8fa8 <fputs@plt+0x2a554c>
   177e0:	b	fe168ab0 <fputs@plt+0xfe165054>
   177e4:			; <UNDEFINED> instruction: 0xf6464571
   177e8:	b	fe16a810 <fputs@plt+0xfe166db4>
   177ec:	bl	2a0e38 <fputs@plt+0x29d3dc>
   177f0:	bl	199004 <fputs@plt+0x1955a8>
   177f4:			; <UNDEFINED> instruction: 0xf6c10a05
   177f8:	ldrbmi	r6, [r4], #3127	; 0xc37
   177fc:	strbtmi	r9, [r2], #-1793	; 0xfffff8ff
   17800:			; <UNDEFINED> instruction: 0x3c77ea4f
   17804:	b	fe13dc20 <fputs@plt+0xfe13a1c4>
   17808:	b	139843c <fputs@plt+0x13949e0>
   1780c:	b	fe318c30 <fputs@plt+0xfe3151d4>
   17810:	svcls	0x00010cb7
   17814:	rsbmi	r4, r3, r3
   17818:	ldrbtcs	lr, [r0], pc, asr #20
   1781c:	ldrtne	lr, [r0], r6, lsl #21
   17820:	b	fe328890 <fputs@plt+0xfe324e34>
   17824:	b	13eeb08 <fputs@plt+0x13eb0ac>
   17828:	svcls	0x000143b1
   1782c:	ldrbtvs	lr, [r0], -r6, lsl #21
   17830:	mvnsne	lr, #536576	; 0x83000
   17834:	streq	lr, [r8, #-2565]	; 0xfffff5fb
   17838:	b	fe0e8908 <fputs@plt+0xfe0e4eac>
   1783c:	b	398788 <fputs@plt+0x394d2c>
   17840:	stmdbls	r4, {r0, r1, r2, r9, sl}
   17844:	stcls	3, cr4, [pc, #-184]	; 17794 <fputs@plt+0x13d38>
   17848:	stmdbls	r0, {r0, r1, r3, sl, lr}
   1784c:	ldrmi	r4, [r1], #-1126	; 0xfffffb9a
   17850:	ldmibmi	r5!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17854:	andls	r1, r0, #11665408	; 0xb20000
   17858:	b	fe27e0ac <fputs@plt+0xfe27a650>
   1785c:			; <UNDEFINED> instruction: 0x9e004975
   17860:	ldmibcs	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   17864:	vqshl.s8	d20, d3, d7
   17868:	ldrmi	r7, [r9], #1356	; 0x54c
   1786c:			; <UNDEFINED> instruction: 0x0c06ea47
   17870:	strbvc	pc, [r8, #-706]	; 0xfffffd3e	; <UNPREDICTABLE>
   17874:	b	fe2ff4cc <fputs@plt+0xfe2fba70>
   17878:	strbmi	r0, [sp], #-768	; 0xfffffd00
   1787c:	andmi	r4, fp, ip, lsr #8
   17880:	ldrbcc	lr, [r6, #-2639]!	; 0xfffff5b1
   17884:	movweq	lr, #47747	; 0xba83
   17888:	ldreq	lr, [r6, #2693]!	; 0xa85
   1788c:	ldrtmi	lr, [r7], pc, asr #20
   17890:	rscscs	lr, r1, #323584	; 0x4f000
   17894:	b	fe1a8928 <fputs@plt+0xfe1a4ecc>
   17898:	mcrls	4, 0, r1, cr0, cr7, {7}
   1789c:	adcsne	lr, r1, #532480	; 0x82000
   178a0:	ldrbeq	lr, [r7], #2692	; 0xa84
   178a4:	rsbsvs	lr, r1, #532480	; 0x82000
   178a8:			; <UNDEFINED> instruction: 0x0c0eea0c
   178ac:	b	fe168900 <fputs@plt+0xfe164ea4>
   178b0:			; <UNDEFINED> instruction: 0x463e55b6
   178b4:	andvc	lr, r0, #3620864	; 0x374000
   178b8:	mlasmi	sl, r8, r4, r4
   178bc:	b	133f4d8 <fputs@plt+0x133ba7c>
   178c0:	b	13da8d0 <fputs@plt+0x13d6e74>
   178c4:	b	fe0a84b4 <fputs@plt+0xfe0a4a58>
   178c8:	strbtmi	r4, [r5], #-634	; 0xfffffd86
   178cc:	b	fe0a8948 <fputs@plt+0xfe0a4eec>
   178d0:	bls	2e0740 <fputs@plt+0x2dcce4>
   178d4:	svcls	0x0000443c
   178d8:			; <UNDEFINED> instruction: 0x3c75ea4f
   178dc:			; <UNDEFINED> instruction: 0xf64b4414
   178e0:	stmiane	r3!, {r0, r2, r4, r5, r7, r9, lr}^
   178e4:	adcsmi	pc, r0, #805306380	; 0x3000000c
   178e8:	strls	r4, [r2, #-1050]	; 0xfffffbe6
   178ec:	b	11e8a5c <fputs@plt+0x11e5000>
   178f0:	svcls	0x00010b05
   178f4:	streq	lr, [r1], #-2688	; 0xfffff580
   178f8:	streq	lr, [r8], #-2564	; 0xfffff5fc
   178fc:	vldmiaeq	r5!, {s28-s167}
   17900:	bleq	212134 <fputs@plt+0x20e6d8>
   17904:	stcls	15, cr9, [r2, #-24]	; 0xffffffe8
   17908:	ldrmi	r4, [r4], #-68	; 0xffffffbc
   1790c:	b	13fc554 <fputs@plt+0x13f8af8>
   17910:	b	13e83f4 <fputs@plt+0x13e4998>
   17914:	b	fe3208fc <fputs@plt+0xfe31cea0>
   17918:	b	fe0aebf4 <fputs@plt+0xfe0ab198>
   1791c:	sfmls	f1, 4, [r2, #-988]	; 0xfffffc24
   17920:			; <UNDEFINED> instruction: 0x13b8ea83
   17924:	sbcseq	lr, r7, #532480	; 0x82000
   17928:	b	fe0ff530 <fputs@plt+0xfe0fbad4>
   1792c:	ldrtmi	r6, [r2], #-888	; 0xfffffc88
   17930:	strtmi	r4, [ip], -r3, lsr #8
   17934:	svcls	0x000c403c
   17938:	streq	lr, [r4], #-2635	; 0xfffff5b5
   1793c:	blmi	ffe92280 <fputs@plt+0xffe8e824>
   17940:	b	fe2e8ad8 <fputs@plt+0xfe2e507c>
   17944:	ldrtmi	r4, [sl], #-3193	; 0xfffff387
   17948:	vldmiacs	r9, {s28-s167}
   1794c:	ldrmi	r4, [r4], #1052	; 0x41c
   17950:	adcsmi	pc, r3, #64, 12	; 0x4000000
   17954:	andsne	pc, ip, #204472320	; 0xc300000
   17958:			; <UNDEFINED> instruction: 0xf8cd449e
   1795c:	b	fe087a74 <fputs@plt+0xfe084018>
   17960:	strbtmi	r0, [r2], #-776	; 0xfffffcf8
   17964:			; <UNDEFINED> instruction: 0x0c04ea45
   17968:	strls	r9, [r4], #-3349	; 0xfffff2eb
   1796c:	b	e897c <fputs@plt+0xe4f20>
   17970:	stmdals	r0, {r1, r2, r3, r8, r9}
   17974:	submi	r9, fp, r4, lsl #30
   17978:			; <UNDEFINED> instruction: 0x0c00ea0c
   1797c:	b	13e89d0 <fputs@plt+0x13e4f74>
   17980:	b	13e3b58 <fputs@plt+0x13e00fc>
   17984:	b	13e8460 <fputs@plt+0x13e4a04>
   17988:	b	fe022988 <fputs@plt+0xfe01ef2c>
   1798c:	b	fe097c64 <fputs@plt+0xfe094208>
   17990:			; <UNDEFINED> instruction: 0x462e12f5
   17994:	blne	fefd23c8 <fputs@plt+0xfefce96c>
   17998:	adcspl	lr, r7, r0, lsl #21
   1799c:	sbcseq	lr, r5, #532480	; 0x82000
   179a0:	stcls	15, cr9, [r2, #-16]
   179a4:	blvs	1fd23d8 <fputs@plt+0x1fce97c>
   179a8:	ldrbmi	r9, [fp], #-3088	; 0xfffff3f0
   179ac:	bleq	2121c8 <fputs@plt+0x20e76c>
   179b0:	b	133f5bc <fputs@plt+0x133bb60>
   179b4:	stcls	12, cr0, [r6, #-44]	; 0xffffffd4
   179b8:	ldrmi	r4, [pc], #-1120	; 179c0 <fputs@plt+0x13f64>
   179bc:	b	13e8a24 <fputs@plt+0x13e4fc8>
   179c0:	blls	36a998 <fputs@plt+0x366f3c>
   179c4:	b	fe2e8a74 <fputs@plt+0xfe2e5018>
   179c8:	vstrls	d4, [r4, #-464]	; 0xfffffe30
   179cc:	b	fe2e8a3c <fputs@plt+0xfe2e4fe0>
   179d0:	ldrmi	r2, [r3], #2964	; 0xb94
   179d4:	mcrrcs	6, 4, pc, sl, cr10	; <UNPREDICTABLE>
   179d8:	ldclvs	6, cr15, [r8], {196}	; 0xc4
   179dc:	andeq	lr, lr, #136, 20	; 0x88000
   179e0:	ldrsbtmi	r4, [sl], -ip
   179e4:	b	1168b70 <fputs@plt+0x1165114>
   179e8:	stcls	12, cr0, [r7, #-0]
   179ec:	andeq	lr, r8, #532480	; 0x82000
   179f0:	ldrmi	r9, [r1], #-3074	; 0xfffff3fe
   179f4:	mvnscs	lr, #323584	; 0x4f000
   179f8:	subslt	pc, r0, sp, asr #17
   179fc:	adcsmi	lr, r5, #323584	; 0x4f000
   17a00:			; <UNDEFINED> instruction: 0x0c04ea0c
   17a04:	rscsne	lr, r5, #532480	; 0x82000
   17a08:	b	fe0fea20 <fputs@plt+0xfe0fafc4>
   17a0c:	b	fe09c8f0 <fputs@plt+0xfe098e94>
   17a10:	lfmls	f0, 4, [r1, #-852]	; 0xfffffcac
   17a14:	blcc	1c52358 <fputs@plt+0x1c4e8fc>
   17a18:	cmnvs	r7, #536576	; 0x83000
   17a1c:	bleq	fec52450 <fputs@plt+0xfec4e9f4>
   17a20:	strtmi	r4, [r1], -fp, lsl #8
   17a24:	b	fe2e7a30 <fputs@plt+0xfe2e3fd4>
   17a28:	b	132e8f0 <fputs@plt+0x132ae94>
   17a2c:	b	13d7e38 <fputs@plt+0x13d43dc>
   17a30:	ldrbmi	r4, [r9], #-3317	; 0xfffff30b
   17a34:	blmi	1d9246c <fputs@plt+0x1d8ea10>
   17a38:	blcs	fe59246c <fputs@plt+0xfe58ea10>
   17a3c:	stcls	13, cr9, [r0], {14}
   17a40:	strtmi	r4, [sl], #-1074	; 0xfffffbce
   17a44:	ldrmi	r4, [ip], #-1049	; 0xfffffbe7
   17a48:			; <UNDEFINED> instruction: 0x0c0beb02
   17a4c:	movtcs	pc, #63052	; 0xf64c	; <UNPREDICTABLE>
   17a50:	andeq	lr, r7, #581632	; 0x8e000
   17a54:	orrscc	pc, ip, #206569472	; 0xc500000
   17a58:	strbtmi	r4, [r3], #-34	; 0xffffffde
   17a5c:	subsgt	pc, r4, sp, asr #17
   17a60:	b	fe0a8b74 <fputs@plt+0xfe0a5118>
   17a64:	bls	119aa4 <fputs@plt+0x116048>
   17a68:			; <UNDEFINED> instruction: 0x0c01ea40
   17a6c:	blcs	ffd523b0 <fputs@plt+0xffd4e954>
   17a70:	b	fe2fbe7c <fputs@plt+0xfe2f8420>
   17a74:	b	31e94c <fputs@plt+0x31aef0>
   17a78:	b	13daa88 <fputs@plt+0x13d702c>
   17a7c:	sfmls	f3, 4, [r8, #-452]	; 0xfffffe3c
   17a80:	b	fe2e9320 <fputs@plt+0xfe2e58c4>
   17a84:	b	fe0b285c <fputs@plt+0xfe0aee00>
   17a88:	sfmls	f0, 4, [r1], {177}	; 0xb1
   17a8c:	ldrmi	r9, [r8], #2324	; 0x914
   17a90:	b	28df8 <fputs@plt+0x2539c>
   17a94:	b	131a6ac <fputs@plt+0x1316c50>
   17a98:	b	13daacc <fputs@plt+0x13d7070>
   17a9c:	b	13e8978 <fputs@plt+0x13e4f1c>
   17aa0:	b	fe0eaa6c <fputs@plt+0xfe0e7010>
   17aa4:	b	fe09ca80 <fputs@plt+0xfe099024>
   17aa8:	b	fe2ec580 <fputs@plt+0xfe2e8b24>
   17aac:			; <UNDEFINED> instruction: 0x9c074b71
   17ab0:	blcs	fe4924e4 <fputs@plt+0xfe48ea88>
   17ab4:	bicseq	lr, r5, #536576	; 0x83000
   17ab8:	vstrls.16	s18, [r2, #-30]	; 0xffffffe2	; <UNPREDICTABLE>
   17abc:	strmi	r4, [fp], #-1059	; 0xfffffbdd
   17ac0:	strbmi	r4, [r2], #-1122	; 0xfffffb9e
   17ac4:	stmdbls	r1, {r0, r2, r6, sl, lr}
   17ac8:	stmdaeq	fp, {r0, r1, r8, r9, fp, sp, lr, pc}
   17acc:	ldclvc	6, cr15, [r3], #280	; 0x118
   17ad0:	bleq	1d24f4 <fputs@plt+0x1cea98>
   17ad4:	subshi	pc, ip, sp, asr #17
   17ad8:	stceq	6, cr15, [lr], #-792	; 0xfffffce8
   17adc:	b	2feb08 <fputs@plt+0x2fb0ac>
   17ae0:	strbmi	r0, [r4], #2821	; 0xb05
   17ae4:	mvnscs	lr, #323584	; 0x4f000
   17ae8:	b	fe2e8ec0 <fputs@plt+0xfe2e5464>
   17aec:	strbtmi	r0, [r6], #3591	; 0xe07
   17af0:	vldmiami	r4!, {s28-s106}
   17af4:	vldmiane	r4!, {s29-s168}
   17af8:			; <UNDEFINED> instruction: 0x13b5ea83
   17afc:	vldmiaeq	r4, {s29-s168}
   17b00:	b	fe0feb28 <fputs@plt+0xfe0fb0cc>
   17b04:	b	10708e0 <fputs@plt+0x106ce84>
   17b08:	ldrmi	r0, [lr], #2050	; 0x802
   17b0c:	blls	68da4 <fputs@plt+0x65348>
   17b10:	blcc	1cd2454 <fputs@plt+0x1cce9f8>
   17b14:	b	23eb70 <fputs@plt+0x23b114>
   17b18:	b	fe2d9b20 <fputs@plt+0xfe2d60c4>
   17b1c:			; <UNDEFINED> instruction: 0x40130bb2
   17b20:	blpl	fecd2554 <fputs@plt+0xfecceaf8>
   17b24:	movweq	lr, #14920	; 0x3a48
   17b28:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17b2c:	b	fe228ca0 <fputs@plt+0xfe225244>
   17b30:	stmdbls	r4, {r2, r4, r5, r6, r8, r9, fp, lr}
   17b34:	blcs	fe552568 <fputs@plt+0xfe54eb0c>
   17b38:	bl	2a8ec8 <fputs@plt+0x2a546c>
   17b3c:	ldrbtmi	r0, [r1], #-3083	; 0xfffff3f5
   17b40:	vqshl.s8	q10, <illegal reg q9.5>, q4
   17b44:	movwls	r2, #3822	; 0xeee
   17b48:	vmlsl.s<illegal width 8>	q10, d7, d0[5]
   17b4c:	b	fe1ab590 <fputs@plt+0xfe1a7b34>
   17b50:	strls	r0, [r8], #-3077	; 0xfffff3fb
   17b54:	b	328df4 <fputs@plt+0x325398>
   17b58:	strmi	r0, [ip], -r1, lsl #24
   17b5c:	bcs	ffc924a0 <fputs@plt+0xffc8ea44>
   17b60:	ldrbtmi	r9, [r7], #-2304	; 0xfffff700
   17b64:	bne	fed52594 <fputs@plt+0xfed4eb38>
   17b68:	stmdaeq	r1, {r1, r6, r9, fp, sp, lr, pc}
   17b6c:	b	13fcb84 <fputs@plt+0x13f9128>
   17b70:	stmdbls	r1, {r0, r4, r5, r6, r9, sl, fp, ip, sp}
   17b74:	b	fe33e77c <fputs@plt+0xfe33ad20>
   17b78:	b	21ab98 <fputs@plt+0x21713c>
   17b7c:	stmdbls	r0, {r0, fp}
   17b80:	bvs	1d525b0 <fputs@plt+0x1d4eb54>
   17b84:	strbtmi	r9, [r7], #-3095	; 0xfffff3e9
   17b88:			; <UNDEFINED> instruction: 0x0eb1ea8e
   17b8c:	ldrbmi	r9, [r7], #-2314	; 0xfffff6f6
   17b90:	beq	1123a0 <fputs@plt+0x10e944>
   17b94:	beq	2d24bc <fputs@plt+0x2cea60>
   17b98:			; <UNDEFINED> instruction: 0x5eb3ea8e
   17b9c:	vldmiami	r1!, {s28-s106}
   17ba0:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17ba4:	vldmiane	r1!, {s29-s168}
   17ba8:	b	fe328f08 <fputs@plt+0xfe3254ac>
   17bac:	b	fe21aef8 <fputs@plt+0xfe21749c>
   17bb0:	stmdbls	r9, {r2, r4, r5, r6, fp, lr}
   17bb4:	ldrtmi	r1, [lr], #2499	; 0x9c3
   17bb8:	b	fe23dbc0 <fputs@plt+0xfe23a164>
   17bbc:	stcls	8, cr2, [r4], {148}	; 0x94
   17bc0:	ldrbtmi	r4, [r1], -ip, lsl #9
   17bc4:	b	1028efc <fputs@plt+0x10254a0>
   17bc8:	b	fe15a3d4 <fputs@plt+0xfe156978>
   17bcc:	stmdals	r0, {r2, r8, fp}
   17bd0:	strbmi	r9, [r4], #3091	; 0xc13
   17bd4:	strbcc	pc, [pc, -r6, asr #4]!	; <UNPREDICTABLE>
   17bd8:	streq	pc, [r5, r7, asr #13]!
   17bdc:	bleq	923e4 <fputs@plt+0x8e988>
   17be0:	stmdals	r8, {r0, r1, r2, r5, r6, sl, lr}
   17be4:	ldmdacc	r1!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17be8:	stmdbeq	r3, {r0, r3, r9, fp, sp, lr, pc}
   17bec:	b	fe228cec <fputs@plt+0xfe225290>
   17bf0:	b	13d9ebc <fputs@plt+0x13d6460>
   17bf4:			; <UNDEFINED> instruction: 0x910547b4
   17bf8:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   17bfc:	ldmpl	r1!, {r3, r7, r9, fp, sp, lr, pc}
   17c00:	vcvtbcs.f16.f32	s29, s30
   17c04:	b	fe1fe034 <fputs@plt+0xfe1fa5d8>
   17c08:	b	fe39dbe0 <fputs@plt+0xfe39a184>
   17c0c:	strbmi	r1, [lr], #-3763	; 0xfffff14d
   17c10:	ldrbeq	lr, [r4, r7, lsl #21]
   17c14:	ldmibmi	r0!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   17c18:	vaddvs.f32	s29, s7, s28
   17c1c:	b	fe268c60 <fputs@plt+0xfe265204>
   17c20:			; <UNDEFINED> instruction: 0x46014970
   17c24:	ldrbtmi	r9, [r6], #-2049	; 0xfffff7ff
   17c28:	beq	d2458 <fputs@plt+0xce9fc>
   17c2c:	ldmibcs	r1, {r0, r3, r7, r9, fp, sp, lr, pc}
   17c30:	b	12a8cf8 <fputs@plt+0x12a529c>
   17c34:	andls	r0, r1, fp, lsl #20
   17c38:	ldmdals	r0, {r1, r6, r7, sl, lr}
   17c3c:	vmlaeq.f64	d14, d6, d10
   17c40:			; <UNDEFINED> instruction: 0xf6479904
   17c44:	strmi	r0, [r7], #-2836	; 0xfffff4ec
   17c48:	ldrbtmi	r9, [r6], -r1, lsl #16
   17c4c:	b	fe07c878 <fputs@plt+0xfe078e1c>
   17c50:	blls	11b464 <fputs@plt+0x117a08>
   17c54:	b	3a8d98 <fputs@plt+0x3a533c>
   17c58:	b	13db460 <fputs@plt+0x13d7a04>
   17c5c:	stmdals	r5, {r4, r5, r6, r7, r8, fp, sp}
   17c60:	vmlaeq.f32	s28, s7, s28
   17c64:	b	103e870 <fputs@plt+0x103ae14>
   17c68:	stmdals	fp, {r1, r2, r9, fp}
   17c6c:	b	13e9538 <fputs@plt+0x13e5adc>
   17c70:	b	fe265e50 <fputs@plt+0xfe2623f4>
   17c74:	blls	1e348 <fputs@plt+0x1a8ec>
   17c78:	ldrtmi	lr, [r0], pc, asr #20
   17c7c:	blmi	ff2547a4 <fputs@plt+0xff250d48>
   17c80:	beq	1124b0 <fputs@plt+0x10ea54>
   17c84:	ldrbtne	lr, [r0], r6, lsl #21
   17c88:	stmdals	r5, {r0, r1, r9, sl, lr}
   17c8c:	ldrtmi	r9, [fp], #262	; 0x106
   17c90:	b	fe228e0c <fputs@plt+0xfe2253b0>
   17c94:			; <UNDEFINED> instruction: 0x468308b1
   17c98:	stmdals	r6, {r0, r8, fp, ip, pc}
   17c9c:	b	fe1a8e78 <fputs@plt+0xfe1a541c>
   17ca0:	b	2d97f4 <fputs@plt+0x2d5d98>
   17ca4:	b	fe25a8ac <fputs@plt+0xfe256e50>
   17ca8:	b	fe232274 <fputs@plt+0xfe22e818>
   17cac:	b	12adf74 <fputs@plt+0x12aa518>
   17cb0:	strbmi	r0, [sp], #-2827	; 0xfffff4f5
   17cb4:	bl	2e8fc8 <fputs@plt+0x2e556c>
   17cb8:	ldmdbne	r3, {r0, r2, r9, sl, fp}^
   17cbc:	bmi	fff52600 <fputs@plt+0xfff4eba4>
   17cc0:	movwls	r9, #10753	; 0x2a01
   17cc4:	blls	268d64 <fputs@plt+0x265308>
   17cc8:	stmdbls	r2, {r2, r4, r5, r6, r9, sl, lr}
   17ccc:	bmi	1f526fc <fputs@plt+0x1f4eca0>
   17cd0:	b	fe0ff11c <fputs@plt+0xfe0fb6c0>
   17cd4:	strls	r0, [r7], #-2050	; 0xfffff7fe
   17cd8:	stmdbeq	r4, {r6, r9, fp, sp, lr, pc}
   17cdc:	vldmiacs	ip, {s28-s165}
   17ce0:	stmdals	r7, {r1, r7, r9, sl, lr}
   17ce4:	b	228da4 <fputs@plt+0x225348>
   17ce8:	ldrtmi	r0, [r4], #2049	; 0x801
   17cec:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   17cf0:	ldrbcc	lr, [r4, #-2639]!	; 0xfffff5b1
   17cf4:			; <UNDEFINED> instruction: 0xf44f9b02
   17cf8:			; <UNDEFINED> instruction: 0x9c047b02
   17cfc:	blmi	ff215824 <fputs@plt+0xff211dc8>
   17d00:	b	fe169094 <fputs@plt+0xfe165638>
   17d04:	b	13d93cc <fputs@plt+0x13d5970>
   17d08:	stmdbls	ip, {r0, r4, r5, r6, r7, r9, sl, fp, sp}
   17d0c:	strls	r4, [r1], #-1116	; 0xfffffba4
   17d10:	b	fe3bed2c <fputs@plt+0xfe3bb2d0>
   17d14:			; <UNDEFINED> instruction: 0x462b1eb3
   17d18:	b	13ff128 <fputs@plt+0x13fb6cc>
   17d1c:	b	2697e8 <fputs@plt+0x265d8c>
   17d20:			; <UNDEFINED> instruction: 0x9c010904
   17d24:	beq	52554 <fputs@plt+0x4eaf8>
   17d28:	ldrbtne	lr, [r1], r6, lsl #21
   17d2c:	vaddvs.f32	s29, s11, s28
   17d30:	b	fe0e8e48 <fputs@plt+0xfe0e53ec>
   17d34:	b	126d3fc <fputs@plt+0x12699a0>
   17d38:	blls	1a168 <fputs@plt+0x1670c>
   17d3c:	ldrbeq	lr, [r1], r6, lsl #21
   17d40:	ldrbtmi	r9, [r4], #-2315	; 0xfffff6f5
   17d44:	strtmi	r4, [r3], #-1193	; 0xfffffb57
   17d48:	strmi	r9, [lr], #-513	; 0xfffffdff
   17d4c:	tsteq	r9, r4, lsl #22
   17d50:	bls	a95a8 <fputs@plt+0xa5b4c>
   17d54:	b	13ff1ac <fputs@plt+0x13fb750>
   17d58:	b	fe12ad3c <fputs@plt+0xfe1272e0>
   17d5c:	b	fe2db56c <fputs@plt+0xfe2d7b10>
   17d60:	bls	6ab44 <fputs@plt+0x670e8>
   17d64:	tstls	r0, lr, lsr #8
   17d68:	blcs	fe61279c <fputs@plt+0xfe60ed40>
   17d6c:	vmlaeq.f32	s28, s6, s28
   17d70:	b	1029044 <fputs@plt+0x10255e8>
   17d74:	b	fe399d80 <fputs@plt+0xfe396324>
   17d78:	strmi	r0, [r4], -r2, lsl #28
   17d7c:	stmdals	r9, {r9, fp, ip, pc}
   17d80:	ldrbtcc	lr, [r1], -pc, asr #20
   17d84:	ldmibvc	sl!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
   17d88:	vqdmlal.s<illegal width 8>	<illegal reg q12.5>, d9, d13
   17d8c:	b	13da48c <fputs@plt+0x13d6a30>
   17d90:	ldrbmi	r2, [r9], #2035	; 0x7f3
   17d94:	ldrne	lr, [r3, r7, lsl #21]!
   17d98:	b	128ec0 <fputs@plt+0x125464>
   17d9c:			; <UNDEFINED> instruction: 0x9c060902
   17da0:	ldrbvs	lr, [r3, -r7, lsl #21]!
   17da4:	ldrmi	lr, [r1, #2639]!	; 0xa4f
   17da8:	ldrtmi	r4, [r8], #-1136	; 0xfffffb90
   17dac:	stmdaeq	r4, {r3, r9, fp, sp, lr, pc}
   17db0:	b	fe1bf9cc <fputs@plt+0xfe1bbf70>
   17db4:	b	fe159884 <fputs@plt+0xfe155e28>
   17db8:	b	fe19d584 <fputs@plt+0xfe199b28>
   17dbc:	b	13ed88c <fputs@plt+0x13e9e30>
   17dc0:	b	122a9b8 <fputs@plt+0x1226f5c>
   17dc4:	b	fe159df0 <fputs@plt+0xfe156394>
   17dc8:	stmdbls	ip, {r0, r4, r6, r7, r8, sl}
   17dcc:	b	fe2a9094 <fputs@plt+0xfe2a5638>
   17dd0:	bl	1e97c8 <fputs@plt+0x1e5d6c>
   17dd4:	svcls	0x00150a00
   17dd8:	bls	a8e14 <fputs@plt+0xa53b8>
   17ddc:	b	fe1a8ed8 <fputs@plt+0xfe1a547c>
   17de0:	strtmi	r2, [ip], #3228	; 0xc9c
   17de4:	streq	lr, [r3, -r2, lsl #21]
   17de8:	cdpmi	6, 14, cr15, cr11, cr6, {2}
   17dec:	vmlsl.s8	<illegal reg q12.5>, d10, d1
   17df0:	stcls	14, cr4, [r0], {80}	; 0x50
   17df4:	strbmi	r4, [r0], #-1254	; 0xfffffb1a
   17df8:	b	1e8fc8 <fputs@plt+0x1e556c>
   17dfc:	b	119a2c <fputs@plt+0x115fd0>
   17e00:			; <UNDEFINED> instruction: 0xf8cd0e00
   17e04:			; <UNDEFINED> instruction: 0x4611c010
   17e08:	b	113e618 <fputs@plt+0x113abbc>
   17e0c:	b	13dae14 <fputs@plt+0x13d73b8>
   17e10:	ldrshmi	r2, [r7], #-106	; 0xffffff96
   17e14:	stcls	6, cr4, [r7], {34}	; 0x22
   17e18:	ldrbcc	lr, [r0, #-2639]!	; 0xfffff5b1
   17e1c:	ldrtne	lr, [sl], r6, lsl #21
   17e20:	ldmibeq	r0!, {r0, r2, r7, r9, fp, sp, lr, pc}
   17e24:			; <UNDEFINED> instruction: 0x0c04ea0c
   17e28:	b	fe1bee68 <fputs@plt+0xfe1bb40c>
   17e2c:	ldrtmi	r6, [r9], #-1658	; 0xfffff986
   17e30:			; <UNDEFINED> instruction: 0x0c0eea4c
   17e34:	ldrpl	lr, [r0, #2697]!	; 0xa89
   17e38:	ldmmi	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   17e3c:	ldrtmi	r4, [r1], #-1575	; 0xfffff9d9
   17e40:	ldmne	r4!, {r3, r7, r9, fp, sp, lr, pc}^
   17e44:	strbtmi	r9, [r5], #-3590	; 0xfffff1fa
   17e48:			; <UNDEFINED> instruction: 0xf24a9c0d
   17e4c:			; <UNDEFINED> instruction: 0xf6cb39f7
   17e50:	b	fe23263c <fputs@plt+0xfe22ebe0>
   17e54:	strtmi	r0, [r1], #2263	; 0x8d7
   17e58:	vcvtmi.f32.u16	s29, s29, #-14
   17e5c:	ldmdane	r7!, {r2, r3, r4, r5, r9, sl, lr}^
   17e60:	cfldrsls	mvf4, [r7, #-164]	; 0xffffff5c
   17e64:	b	102918c <fputs@plt+0x1025730>
   17e68:	b	fe399674 <fputs@plt+0xfe395c18>
   17e6c:	strbmi	r4, [r5], #-3707	; 0xfffff185
   17e70:	b	fe0e7ed0 <fputs@plt+0xfe0e4474>
   17e74:	bls	99ea4 <fputs@plt+0x96448>
   17e78:	blcs	fe7128b8 <fputs@plt+0xfe70ee5c>
   17e7c:	b	29130 <fputs@plt+0x256d4>
   17e80:	b	21ae8c <fputs@plt+0x217430>
   17e84:	b	13d9ea8 <fputs@plt+0x13d644c>
   17e88:	b	fe22166c <fputs@plt+0xfe21dc10>
   17e8c:	b	1199ea0 <fputs@plt+0x1196444>
   17e90:	ldrbmi	r0, [sl], #-3084	; 0xfffff3f4
   17e94:	b	fe17f6d8 <fputs@plt+0xfe17bc7c>
   17e98:	bl	9d57c <fputs@plt+0x99b20>
   17e9c:	b	fe15aac4 <fputs@plt+0xfe157068>
   17ea0:	b	13f1484 <fputs@plt+0x13eda28>
   17ea4:	b	fe266470 <fputs@plt+0xfe262a14>
   17ea8:	strtmi	r0, [fp], #2481	; 0x9b1
   17eac:	b	fe27f2c4 <fputs@plt+0xfe27b868>
   17eb0:	b	13ef97c <fputs@plt+0x13ebf20>
   17eb4:			; <UNDEFINED> instruction: 0xf64748b6
   17eb8:	vrshr.s64	q8, q9, #52
   17ebc:	strbtmi	r6, [r6], #625	; 0x271
   17ec0:	b	fe228f50 <fputs@plt+0xfe2254f4>
   17ec4:	stcls	12, cr1, [r7], {246}	; 0xf6
   17ec8:	b	fe329248 <fputs@plt+0xfe3257ec>
   17ecc:	b	13db22c <fputs@plt+0x13d77d0>
   17ed0:	strtmi	r4, [r3], #1781	; 0x6f5
   17ed4:	stmdbeq	lr, {r0, r6, r9, fp, sp, lr, pc}
   17ed8:	b	fe1bef00 <fputs@plt+0xfe1bb4a4>
   17edc:	b	fe1a98b8 <fputs@plt+0xfe1a5e5c>
   17ee0:	ldrmi	r2, [r4], #1685	; 0x695
   17ee4:	streq	lr, [lr, #-2561]	; 0xfffff5ff
   17ee8:	stmdbeq	r0, {r0, r3, r9, fp, sp, lr, pc}
   17eec:	stmdaeq	r7, {r1, r3, r7, r9, fp, sp, lr, pc}
   17ef0:	rsbscc	lr, lr, #323584	; 0x4f000
   17ef4:	b	126918c <fputs@plt+0x1265730>
   17ef8:			; <UNDEFINED> instruction: 0x9c000905
   17efc:	stmdaeq	fp, {r3, r9, fp, sp, lr, pc}
   17f00:	b	fe0bf314 <fputs@plt+0xfe0bb8b8>
   17f04:	ldrtmi	r0, [r4], #702	; 0x2be
   17f08:	ldrbtcs	lr, [fp], pc, asr #20
   17f0c:	adcspl	lr, lr, #532480	; 0x82000
   17f10:	b	fe229188 <fputs@plt+0xfe22572c>
   17f14:	b	fe199f44 <fputs@plt+0xfe1964e8>
   17f18:	strtmi	r1, [ip], #-1723	; 0xfffff945
   17f1c:	b	fe1bf37c <fputs@plt+0xfe1bb920>
   17f20:	ldrmi	r6, [r1], #1659	; 0x67b
   17f24:	bls	7292ac <fputs@plt+0x725850>
   17f28:	ldrtmi	r9, [r0], #2834	; 0xb12
   17f2c:	cfmuldls	mvd4, mvd10, mvd15
   17f30:	ldrmi	r9, [r9], #3353	; 0xd19
   17f34:	blls	6e8ffc <fputs@plt+0x6e55a0>
   17f38:	strtmi	r9, [r9], #-3608	; 0xfffff1e8
   17f3c:	ldrbmi	r6, [r3], #-273	; 0xfffffeef
   17f40:	strbmi	r9, [r4], #-2333	; 0xfffff6e3
   17f44:			; <UNDEFINED> instruction: 0x46106150
   17f48:	bl	7089c <fputs@plt+0x6ce40>
   17f4c:	andsvs	r0, r7, #46137344	; 0x2c00000
   17f50:	movweq	lr, #60166	; 0xeb06
   17f54:	bl	2702a8 <fputs@plt+0x26c84c>
   17f58:	bicvs	r0, r5, r8, lsl #4
   17f5c:	orrvs	r6, r4, r2, lsl #1
   17f60:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   17f64:	svclt	0x00008ff0
   17f68:	mvnsmi	lr, #737280	; 0xb4000
   17f6c:	stmdavs	r3, {r0, r1, r2, r4, r9, sl, lr}
   17f70:	strmi	r4, [ip], -r5, lsl #12
   17f74:			; <UNDEFINED> instruction: 0xf003189a
   17f78:			; <UNDEFINED> instruction: 0xf1c8083f
   17f7c:	andvs	r0, r2, r0, asr #12
   17f80:	stmdavs	r3, {r1, r5, r8, r9, sl, fp, ip, sp, pc}^
   17f84:	subvs	r3, r3, r1, lsl #6
   17f88:	svclt	0x008c42be
   17f8c:	movwcs	r2, #4864	; 0x1300
   17f90:	svceq	0x0000f1b8
   17f94:	movwcs	fp, #3848	; 0xf08
   17f98:	svccs	0x003fb9a3
   17f9c:			; <UNDEFINED> instruction: 0xf1a7bf81
   17fa0:			; <UNDEFINED> instruction: 0xf0260640
   17fa4:			; <UNDEFINED> instruction: 0x3640063f
   17fa8:	stmdble	r5!, {r1, r2, r4, r5, r8, fp, ip}
   17fac:	strtmi	r4, [r8], -r1, lsr #12
   17fb0:			; <UNDEFINED> instruction: 0xf7fe3440
   17fb4:	adcsmi	pc, r4, #2441216	; 0x254000
   17fb8:			; <UNDEFINED> instruction: 0xf007d1f8
   17fbc:	ldmiblt	r7, {r0, r1, r2, r3, r4, r5, r8, r9, sl}
   17fc0:	mvnshi	lr, #12386304	; 0xbd0000
   17fc4:	stmdbeq	r8!, {r8, ip, sp, lr, pc}
   17fc8:	bl	269898 <fputs@plt+0x265e3c>
   17fcc:	svccc	0x00400008
   17fd0:	bl	1555f84 <fputs@plt+0x1552528>
   17fd4:	strtmi	r4, [r8], -r9, asr #12
   17fd8:			; <UNDEFINED> instruction: 0xf7fe4447
   17fdc:	ldrtmi	pc, [r4], #-2433	; 0xfffff67f	; <UNPREDICTABLE>
   17fe0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   17fe4:			; <UNDEFINED> instruction: 0xf105e7d9
   17fe8:	ldrtmi	r0, [sl], -r8, lsr #32
   17fec:	ldrtmi	r4, [r1], -r0, asr #8
   17ff0:	mvnsmi	lr, #12386304	; 0xbd0000
   17ff4:	bllt	1055fa8 <fputs@plt+0x105254c>
   17ff8:	strb	r4, [r0, r6, lsr #12]!
   17ffc:	msrvs	SPSR_sxc, #-536870908	; 0xe0000004
   18000:	addvs	pc, r5, #77594624	; 0x4a00000
   18004:	movwcs	pc, #38598	; 0x96c6	; <UNPREDICTABLE>
   18008:	rsbcc	pc, r7, #212860928	; 0xcb00000
   1800c:	vhadd.s8	d22, d31, d3
   18010:	sbcvs	r3, r2, r2, ror r3
   18014:	msrmi	SPSR_fsx, #204472320	; 0xc300000
   18018:	eorspl	pc, sl, #-268435452	; 0xf0000004
   1801c:	vaddw.s8	q11, q5, d3
   18020:	vhsub.s8	<illegal reg q10.5>, <illegal reg q2.5>, <illegal reg q7.5>
   18024:	hvcvs	8767	; 0x223f
   18028:	movwne	pc, #58053	; 0xe2c5	; <UNPREDICTABLE>
   1802c:	addeq	pc, ip, #73400320	; 0x4600000
   18030:			; <UNDEFINED> instruction: 0xf6c96183
   18034:			; <UNDEFINED> instruction: 0xf64d3205
   18038:	bicvs	r1, r2, fp, lsr #7
   1803c:	orrvc	pc, r3, #202375168	; 0xc100000
   18040:	andspl	pc, r9, #76, 12	; 0x4c00000
   18044:			; <UNDEFINED> instruction: 0xf6c56203
   18048:	movwcs	r3, #736	; 0x2e0
   1804c:	stmib	r0, {r1, r6, r9, sp, lr}^
   18050:	ldrbmi	r3, [r0, -r0, lsl #6]!
   18054:	str	fp, [r7, r2, lsl #2]
   18058:	svclt	0x00004770
   1805c:			; <UNDEFINED> instruction: 0x460db530
   18060:			; <UNDEFINED> instruction: 0x4604493e
   18064:	addlt	r4, r5, lr, lsr sl
   18068:	ldrbtmi	r6, [r9], #-2051	; 0xfffff7fd
   1806c:	stmpl	sl, {r6, fp, sp, lr}
   18070:	ldmdavs	r2, {r0, r3, r4, r6, r8, r9, sl, fp}
   18074:			; <UNDEFINED> instruction: 0xf04f9203
   18078:	b	1058880 <fputs@plt+0x1054e24>
   1807c:			; <UNDEFINED> instruction: 0xf00301c0
   18080:	sbcseq	r0, fp, pc, lsr r2
   18084:	blt	2868f8 <fputs@plt+0x282e9c>
   18088:	movwne	lr, #6605	; 0x19cd
   1808c:	ldmdbmi	r5!, {r0, r1, r2, r4, r5, r9, fp, sp}
   18090:			; <UNDEFINED> instruction: 0xf1c2bf94
   18094:			; <UNDEFINED> instruction: 0xf1c20238
   18098:			; <UNDEFINED> instruction: 0x46200278
   1809c:			; <UNDEFINED> instruction: 0xf7ff4479
   180a0:	andcs	pc, r8, #396	; 0x18c
   180a4:	strtmi	sl, [r0], -r1, lsl #18
   180a8:			; <UNDEFINED> instruction: 0xff5ef7ff
   180ac:	bmi	bb6c40 <fputs@plt+0xbb31e4>
   180b0:	ldrbtmi	r7, [sl], #-43	; 0xffffffd5
   180b4:	rsbvc	r8, fp, r3, ror #18
   180b8:	beq	6f234c <fputs@plt+0x6ee8f0>
   180bc:	stmiavs	r3!, {r0, r1, r3, r5, r7, ip, sp, lr}
   180c0:	blvc	ff8f4474 <fputs@plt+0xff8f0a18>
   180c4:	stmibhi	r3!, {r0, r1, r3, r5, r8, ip, sp, lr}^
   180c8:	stmiavs	r3!, {r0, r1, r3, r5, r6, r8, ip, sp, lr}^
   180cc:			; <UNDEFINED> instruction: 0x71ab0a1b
   180d0:	mvnvc	r6, r3, ror #17
   180d4:	eorvc	r7, fp, #58112	; 0xe300
   180d8:	rsbvc	r8, fp, #405504	; 0x63000
   180dc:	beq	6f2570 <fputs@plt+0x6eeb14>
   180e0:	stmdbvs	r3!, {r0, r1, r3, r5, r7, r9, ip, sp, lr}
   180e4:	sfmvc	f7, 2, [r3, #940]!	; 0x3ac
   180e8:	bhi	ff8f4d9c <fputs@plt+0xff8f1340>
   180ec:	stmdbvs	r3!, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
   180f0:			; <UNDEFINED> instruction: 0x73ab0a1b
   180f4:	mvnvc	r6, #1622016	; 0x18c000
   180f8:	strtvc	r7, [fp], #-3811	; 0xfffff11d
   180fc:	strbtvc	r8, [fp], #-2915	; 0xfffff49d
   18100:	beq	6f2794 <fputs@plt+0x6eed38>
   18104:	stmibvs	r3!, {r0, r1, r3, r5, r7, sl, ip, sp, lr}
   18108:	svcvc	0x00e374eb
   1810c:	blhi	ff8f55c0 <fputs@plt+0xff8f1b64>
   18110:	stmibvs	r3!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^
   18114:	strvc	r0, [fp, #2587]!	; 0xa1b
   18118:	strbvc	r6, [fp, #2531]!	; 0x9e3
   1811c:	mlacc	r3, r4, r8, pc	; <UNPREDICTABLE>
   18120:	stclhi	6, cr7, [r3], #-172	; 0xffffff54
   18124:	bvs	8f5ad8 <fputs@plt+0x8f207c>
   18128:	ssatvc	r0, #12, fp, lsl #20
   1812c:	strbtvc	r6, [fp], r3, lsr #20
   18130:	mlacc	r7, r4, r8, pc	; <UNPREDICTABLE>
   18134:	stclhi	7, cr7, [r3], #172	; 0xac
   18138:	bvs	18f5eec <fputs@plt+0x18f2490>
   1813c:			; <UNDEFINED> instruction: 0x77ab0a1b
   18140:	strbvc	r6, [fp, r3, ror #20]!
   18144:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
   18148:	blls	f21b8 <fputs@plt+0xee75c>
   1814c:			; <UNDEFINED> instruction: 0xf04f405a
   18150:	mrsle	r0, SP_irq
   18154:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   18158:	bl	1e5610c <fputs@plt+0x1e526b0>
   1815c:	andeq	r2, r2, lr, lsl #26
   18160:	andeq	r0, r0, r4, ror #4
   18164:			; <UNDEFINED> instruction: 0x000238bc
   18168:	andeq	r2, r2, r6, asr #25
   1816c:	stmdami	r7!, {r0, r1, r9, sl, lr}
   18170:			; <UNDEFINED> instruction: 0x4614b510
   18174:	ldrbtmi	r4, [r8], #-2598	; 0xfffff5da
   18178:	stmpl	r2, {r1, r2, r3, r4, r7, ip, sp, pc}
   1817c:	rsbvs	pc, r7, lr, asr #4
   18180:	andcs	pc, r9, r6, asr #13
   18184:	andsls	r6, sp, #1179648	; 0x120000
   18188:	andeq	pc, r0, #79	; 0x4f
   1818c:	addvs	pc, r5, #77594624	; 0x4a00000
   18190:			; <UNDEFINED> instruction: 0xf6cb9005
   18194:	vhsub.s8	<illegal reg q9.5>, <illegal reg q7.5>, <illegal reg q11.5>
   18198:	andls	r3, r6, #114	; 0x72
   1819c:	rsbmi	pc, lr, r3, asr #13
   181a0:	eorspl	pc, sl, #-268435452	; 0xf0000004
   181a4:	vaddl.s8	<illegal reg q12.5>, d10, d7
   181a8:	vhsub.s8	<illegal reg q10.5>, <illegal reg q2.5>, <illegal reg q7.5>
   181ac:	andls	r2, r8, #127	; 0x7f
   181b0:	andne	pc, lr, r5, asr #5
   181b4:	addeq	pc, ip, #73400320	; 0x4600000
   181b8:			; <UNDEFINED> instruction: 0xf6c99009
   181bc:			; <UNDEFINED> instruction: 0xf64d3205
   181c0:	andls	r1, sl, #171	; 0xab
   181c4:	addvc	pc, r3, r1, asr #13
   181c8:	andspl	pc, r9, #76, 12	; 0x4c00000
   181cc:			; <UNDEFINED> instruction: 0xf6c5900b
   181d0:	stmdage	r3, {r5, r6, r7, r9, ip, sp}
   181d4:	andcs	r9, r0, #12, 4	; 0xc0000000
   181d8:	andcs	lr, r3, #3358720	; 0x334000
   181dc:	strmi	fp, [sl], -r9, lsr #2
   181e0:	andls	r4, r1, r9, lsl r6
   181e4:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   181e8:	strtmi	r9, [r1], -r1, lsl #16
   181ec:			; <UNDEFINED> instruction: 0xff36f7ff
   181f0:	blmi	1eaa18 <fputs@plt+0x1e6fbc>
   181f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   181f8:	blls	772268 <fputs@plt+0x76e80c>
   181fc:			; <UNDEFINED> instruction: 0xf04f405a
   18200:	mrsle	r0, SP_irq
   18204:	ldclt	0, cr11, [r0, #-120]	; 0xffffff88
   18208:	bl	8561bc <fputs@plt+0x852760>
   1820c:	andeq	r2, r2, r2, lsl #24
   18210:	andeq	r0, r0, r4, ror #4
   18214:	andeq	r2, r2, r4, lsl #23
   18218:	svcmi	0x00f0e92d
   1821c:			; <UNDEFINED> instruction: 0x4602b0dd
   18220:	stmdavs	r4, {r2, r3, r7, r8, r9, fp, lr}
   18224:	ldrbtmi	r6, [fp], #-2117	; 0xfffff7bb
   18228:			; <UNDEFINED> instruction: 0xf101902a
   1822c:			; <UNDEFINED> instruction: 0xf5010080
   18230:	andsls	r7, r5, r0, asr #2
   18234:	movtcc	r9, #294	; 0x126
   18238:	ldmvs	r1, {r4, r7, fp, sp, lr}^
   1823c:			; <UNDEFINED> instruction: 0x46139314
   18240:	bge	eb26a0 <fputs@plt+0xeaec44>
   18244:	strtls	r6, [ip], #-2399	; 0xfffff6a1
   18248:	eorls	r9, lr, sp, lsr #10
   1824c:	eorls	r9, r7, #-1073741813	; 0xc000000b
   18250:	strls	sl, [pc], #-2588	; 18258 <fputs@plt+0x147fc>
   18254:	ldmibvs	ip, {r0, r1, r3, r5, r9, ip, pc}^
   18258:	strls	r6, [r2, #-2458]	; 0xfffff666
   1825c:	bvs	77c294 <fputs@plt+0x778838>
   18260:	tstls	r1, r8, asr sl
   18264:			; <UNDEFINED> instruction: 0x96306a99
   18268:	eorls	r9, r8, #12845056	; 0xc40000
   1826c:	eorsls	r9, r4, r2, lsr r4
   18270:	teqls	r5, r3, lsr r5
   18274:	strls	r9, [r8], -r8, lsr #20
   18278:	andls	r9, r5, #2359296	; 0x240000
   1827c:	bvs	ff7b2fec <fputs@plt+0xff7af590>
   18280:	eorls	r6, r9, #31744	; 0x7c00
   18284:	strls	r9, [r6], #-2601	; 0xfffff5d7
   18288:	blvs	ff6f3100 <fputs@plt+0xff6ef6a4>
   1828c:	vhsub.s8	d25, d13, d7
   18290:	vrshr.s8	d16, d9, #5
   18294:	eorls	r6, r0, #1342177280	; 0x50000000
   18298:	rscsne	pc, r1, #268435460	; 0x10000004
   1829c:	rscsne	pc, r1, #206569472	; 0xc500000
   182a0:	bmi	1b7cb2c <fputs@plt+0x1b790d0>
   182a4:	andsls	r9, r2, r9, lsr r3
   182a8:	andsne	pc, r8, r8, asr #4
   182ac:			; <UNDEFINED> instruction: 0xf6cd910b
   182b0:	movwls	r2, #16493	; 0x406d
   182b4:	bicsvs	pc, r5, r5, asr #12
   182b8:	teqpl	r8, #-1342177276	; 0xb0000004	; <UNPREDICTABLE>
   182bc:	tstcc	ip, sl, asr #13	; <UNPREDICTABLE>
   182c0:	movtcc	pc, #33487	; 0x82cf	; <UNPREDICTABLE>
   182c4:	tstls	lr, #1073741833	; 0x40000009
   182c8:	orrsvc	pc, fp, r4, asr #12
   182cc:			; <UNDEFINED> instruction: 0xf6ca230e
   182d0:	tstls	r3, #1073741830	; 0x40000006
   182d4:	cmpcs	fp, #76, 4	; 0xc0000004	; <UNPREDICTABLE>
   182d8:			; <UNDEFINED> instruction: 0xf6c39122
   182dc:	vcge.s8	<illegal reg q8.5>, q4, q3
   182e0:	ldrtls	r2, [r6], -r4, lsr #3
   182e4:	teqcs	pc, r9, asr #5	; <UNPREDICTABLE>
   182e8:	ldrtls	r9, [r8], #-1847	; 0xfffff8c9
   182ec:	ldrls	r4, [r0, #-1146]	; 0xfffffb86
   182f0:	strls	r9, [lr], -r4, lsr #32
   182f4:			; <UNDEFINED> instruction: 0x9123970a
   182f8:	tstls	pc, #218103808	; 0xd000000
   182fc:	ldmpl	r3, {r0, r1, r2, r4, r6, r8, r9, fp, lr}^
   18300:	cmpls	fp, #1769472	; 0x1b0000
   18304:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18308:			; <UNDEFINED> instruction: 0x33bcf64d
   1830c:	orrne	pc, r9, #200, 4	; 0x8000000c
   18310:			; <UNDEFINED> instruction: 0xf64d931c
   18314:			; <UNDEFINED> instruction: 0xf6ce33a5
   18318:	tstls	sp, #-738197502	; 0xd4000002
   1831c:	msrcc	CPSR_fsxc, #70254592	; 0x4300000
   18320:	movtmi	pc, #54990	; 0xd6ce	; <UNPREDICTABLE>
   18324:			; <UNDEFINED> instruction: 0xf64f931a
   18328:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d27, d3[3]
   1832c:	tstls	fp, #192, 6
   18330:	bicpl	pc, sp, #1610612740	; 0x60000004
   18334:	mvncc	pc, #536870924	; 0x2000000c
   18338:	vcge.s8	d25, d4, d8
   1833c:	vrsra.s64	d20, d1, #57
   18340:	tstls	r9, #-603979776	; 0xdc000000
   18344:	bicmi	pc, ip, #-1073741824	; 0xc0000000
   18348:	msrcs	SPSR_fc, #683671552	; 0x28c00000
   1834c:	msrvs	SPSR_fsxc, #805306378	; 0x3000000a
   18350:			; <UNDEFINED> instruction: 0xf6429316
   18354:	vrsra.s64	d23, d8, #60
   18358:	tstls	r7, #671088642	; 0x28000002
   1835c:			; <UNDEFINED> instruction: 0xf1a39b13
   18360:			; <UNDEFINED> instruction: 0xf019090e
   18364:	cmnle	fp, r8, lsl #30
   18368:	svceq	0x000ff1b9
   1836c:	ldrbhi	pc, [r1, #832]	; 0x340	; <UNPREDICTABLE>
   18370:			; <UNDEFINED> instruction: 0xf8dd9b13
   18374:			; <UNDEFINED> instruction: 0xf1a3a09c
   18378:	srsia	sp, #16
   1837c:	ldrmi	r9, [r9], r4, asr #32
   18380:	tsteq	pc, r5	; <UNPREDICTABLE>
   18384:			; <UNDEFINED> instruction: 0xf1a5a85c
   18388:	stcne	3, cr0, [sl], #52	; 0x34
   1838c:	biceq	lr, r1, r0, lsl #22
   18390:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   18394:			; <UNDEFINED> instruction: 0xf0021f6f
   18398:			; <UNDEFINED> instruction: 0xf851020f
   1839c:	bl	4b5c4 <fputs@plt+0x47b68>
   183a0:			; <UNDEFINED> instruction: 0xf85103c3
   183a4:			; <UNDEFINED> instruction: 0xf0074c84
   183a8:	bl	299fec <fputs@plt+0x296590>
   183ac:	strcc	r0, [r1, #-706]	; 0xfffffd3e
   183b0:	bicsmi	lr, ip, pc, asr #20
   183b4:			; <UNDEFINED> instruction: 0x0eccea4f
   183b8:	strbeq	lr, [r7, r0, lsl #22]
   183bc:	vnmlavc.f32	s29, s8, s28
   183c0:	eorvs	lr, r2, r3, asr r9
   183c4:	cmpcc	r4, r1, asr #20
   183c8:	orrsne	lr, ip, #323584	; 0x4f000
   183cc:	smlabbeq	lr, r1, sl, lr
   183d0:	orrvs	lr, r4, #274432	; 0x43000
   183d4:	bleq	ff152d18 <fputs@plt+0xff14f2bc>
   183d8:	ldmdb	r7, {r0, r3, r4, r6, lr}^
   183dc:	tstls	r3, r2, lsr #14
   183e0:	ldmmi	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   183e4:	b	1232430 <fputs@plt+0x122e9d4>
   183e8:	b	12e6520 <fputs@plt+0x12e2ac4>
   183ec:	b	13f7564 <fputs@plt+0x13f3b08>
   183f0:	ldmdane	fp, {r1, r2, r4, r6, r8, r9, fp}^
   183f4:	b	12f2540 <fputs@plt+0x12eeae4>
   183f8:	b	fe237300 <fputs@plt+0xfe2338a4>
   183fc:	bl	11da434 <fputs@plt+0x11d69d8>
   18400:	stmdbls	r3, {r0, r9, sl, fp}
   18404:	mrrceq	10, 4, lr, r0, cr15
   18408:	ldmne	r4, {r3, r7, r9, fp, sp, lr, pc}
   1840c:	b	13de580 <fputs@plt+0x13dab24>
   18410:	b	1060870 <fputs@plt+0x105ce14>
   18414:	b	133081c <fputs@plt+0x132cdc0>
   18418:	b	fe2f7738 <fputs@plt+0xfe2f3cdc>
   1841c:	b	13db028 <fputs@plt+0x13d75cc>
   18420:	b	105cb80 <fputs@plt+0x1059124>
   18424:	bl	13b092c <fputs@plt+0x13aced0>
   18428:	b	fe2da050 <fputs@plt+0xfe2d65f4>
   1842c:	beq	5b038 <fputs@plt+0x575dc>
   18430:	strvs	lr, [r6], -r1, asr #20
   18434:	movweq	lr, #47891	; 0xbb13
   18438:	streq	lr, [r6], -ip, lsl #21
   1843c:	b	fe1b0490 <fputs@plt+0xfe1aca34>
   18440:	bl	11dc788 <fputs@plt+0x11d8d2c>
   18444:	strmi	r0, [r9, #0]!
   18448:	orrsle	r6, r9, r0, asr r0
   1844c:	ldrdls	pc, [r4], #-141	; 0xffffff73
   18450:	svclt	0x0000e006
   18454:	andeq	pc, r0, lr, ror #18
   18458:	andeq	r2, r2, ip, lsl #21
   1845c:	andeq	r0, r0, r4, ror #4
   18460:			; <UNDEFINED> instruction: 0xf0099d10
   18464:	svcls	0x0012030f
   18468:	cfldr32vc	mvfx15, [r8], #52	; 0x34
   1846c:	stceq	3, cr9, [r9], #68	; 0x44
   18470:	b	10db324 <fputs@plt+0x10d78c8>
   18474:	b	1069298 <fputs@plt+0x106583c>
   18478:	subsmi	r3, r9, r7, lsl #3
   1847c:	stcls	12, cr0, [sp], {187}	; 0xbb
   18480:	addcc	lr, r5, #274432	; 0x43000
   18484:	bleq	feeffce4 <fputs@plt+0xfeefc288>
   18488:	orrmi	lr, r5, #274432	; 0x43000
   1848c:	stmibne	r6!, {r3, r5, r6, r7, r8, sl}
   18490:	movweq	lr, #10883	; 0x2a83
   18494:	strcs	lr, [sl], #-2525	; 0xfffff623
   18498:	subscs	lr, r7, r0, asr #20
   1849c:	smlabbeq	r0, r1, sl, lr
   184a0:	sbcpl	lr, r7, pc, asr #20
   184a4:	streq	lr, [r2], #-2692	; 0xfffff57c
   184a8:	subscs	lr, r5, r0, asr #20
   184ac:	b	13ecc4 <fputs@plt+0x13b268>
   184b0:	cfldrsls	mvf0, [r7, #-20]	; 0xffffffec
   184b4:	movweq	lr, #2691	; 0xa83
   184b8:	bl	10be4e8 <fputs@plt+0x10baa8c>
   184bc:	stmibne	r9, {r0, r2, r8, sl}
   184c0:	b	fe13ed0c <fputs@plt+0xfe13b2b0>
   184c4:	cfcpysls	mvf0, mvf14
   184c8:	movweq	lr, #15173	; 0x3b45
   184cc:	stmdbne	r9, {r0, r1, r2, r3, r8, sl, fp, ip, pc}
   184d0:	sbceq	lr, r2, #12, 22	; 0x3000
   184d4:	mcrls	6, 0, r4, cr7, cr4, {5}
   184d8:	stceq	8, cr15, [r8], {82}	; 0x52
   184dc:	ldrvc	lr, [r5], #-2639	; 0xfffff5b1
   184e0:			; <UNDEFINED> instruction: 0x0c06ea8c
   184e4:	strvc	lr, [r5], pc, asr #20
   184e8:			; <UNDEFINED> instruction: 0x0c07ea0c
   184ec:			; <UNDEFINED> instruction: 0xf8529f07
   184f0:	b	fe323708 <fputs@plt+0xfe31fcac>
   184f4:	svcls	0x00020c07
   184f8:	movweq	lr, #52035	; 0xcb43
   184fc:	stmdaeq	r0, {r0, r4, r8, r9, fp, sp, lr, pc}
   18500:	bl	10be938 <fputs@plt+0x10baedc>
   18504:	ldrtmi	r0, [lr], r3, lsl #6
   18508:	ldreq	lr, [r7, r6, asr #20]
   1850c:	strne	lr, [lr], #-2628	; 0xfffff5bc
   18510:	strmi	r4, [lr], lr, lsr #12
   18514:	andeq	lr, r1, r6, asr #20
   18518:	strbteq	r9, [sp], -r2, lsl #18
   1851c:	b	fe1e9ff4 <fputs@plt+0xfe1e6598>
   18520:	stcls	6, cr0, [r8], {4}
   18524:	b	115a368 <fputs@plt+0x115690c>
   18528:	stmdbls	r2, {r0, r4, r6, r7, r8, sl, ip}
   1852c:	b	11e85b4 <fputs@plt+0x11e4b58>
   18530:			; <UNDEFINED> instruction: 0x4664079c
   18534:			; <UNDEFINED> instruction: 0x46264075
   18538:	stmdbls	r5, {r1, r3, r8, r9, sl, fp}
   1853c:	andne	lr, ip, #270336	; 0x42000
   18540:	streq	lr, [lr], #-2564	; 0xfffff5fc
   18544:			; <UNDEFINED> instruction: 0x0c01eb18
   18548:	b	103e958 <fputs@plt+0x103aefc>
   1854c:	b	fe1d8564 <fputs@plt+0xfe1d4b08>
   18550:			; <UNDEFINED> instruction: 0xf8cd0702
   18554:			; <UNDEFINED> instruction: 0xf50dc010
   18558:	b	13f7840 <fputs@plt+0x13f3de4>
   1855c:	strmi	r6, [sl], -r1, asr #8
   18560:	b	113e96c <fputs@plt+0x113af10>
   18564:	stcls	6, cr1, [r9], {214}	; 0xd6
   18568:	andeq	lr, r1, #270336	; 0x42000
   1856c:	andeq	lr, r4, #8192	; 0x2000
   18570:	bl	10ff590 <fputs@plt+0x10fbb34>
   18574:	strls	r0, [sp], #-1028	; 0xfffffbfc
   18578:	streq	lr, [r6], #-2695	; 0xfffff579
   1857c:	stmdane	sp!, {r1, r8, r9, sl, fp, ip, pc}
   18580:	streq	lr, [r1], -r7, lsl #20
   18584:	b	10be9d0 <fputs@plt+0x10baf74>
   18588:	bl	1098da8 <fputs@plt+0x109534c>
   1858c:	bls	4195a4 <fputs@plt+0x415b48>
   18590:	bl	33fdc4 <fputs@plt+0x33c368>
   18594:	bl	5588a0 <fputs@plt+0x554e44>
   18598:			; <UNDEFINED> instruction: 0xf8cd0c08
   1859c:	b	fe0c8604 <fputs@plt+0xfe0c4ba8>
   185a0:	cdpls	2, 0, cr0, cr4, cr6, {0}
   185a4:	movweq	lr, #15172	; 0x3b44
   185a8:			; <UNDEFINED> instruction: 0xf8509305
   185ac:	ldrtmi	r1, [r4], -r0, lsl #25
   185b0:	stcls	0, cr4, [sp], {34}	; 0x22
   185b4:	vldmiami	r6, {s28-s106}
   185b8:			; <UNDEFINED> instruction: 0xf8500bb3
   185bc:	svcls	0x000aac7c
   185c0:	stmdals	lr, {r0, r2, r5, r9, sl, lr}
   185c4:	vstmiacc	r4, {s28-s103}
   185c8:	orrmi	lr, r4, #274432	; 0x43000
   185cc:	b	fe33fe34 <fputs@plt+0xfe33c3d8>
   185d0:			; <UNDEFINED> instruction: 0x9c120903
   185d4:	vldmiacc	r5, {s28-s106}
   185d8:	svcls	0x001919be
   185dc:	streq	lr, [r0], #-2692	; 0xfffff57c
   185e0:	blls	13e604 <fputs@plt+0x13aba8>
   185e4:	streq	lr, [r5], #-2564	; 0xfffff5fc
   185e8:	streq	lr, [r7, -r0, asr #22]
   185ec:	ldmdane	r6!, {r2, fp, ip, pc}^
   185f0:	orrsmi	lr, r5, pc, asr #20
   185f4:	streq	lr, [r7, -sl, asr #22]
   185f8:	vstmiami	r3, {s28-s103}
   185fc:	stmiapl	r0, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   18600:	b	123e634 <fputs@plt+0x123abd8>
   18604:	b	1062760 <fputs@plt+0x105ed04>
   18608:	submi	r3, r2, r3, lsl #3
   1860c:	bl	599db4 <fputs@plt+0x596358>
   18610:	bls	39b220 <fputs@plt+0x3977c4>
   18614:	b	fe07fa34 <fputs@plt+0xfe07bfd8>
   18618:	b	fe118a50 <fputs@plt+0xfe114ff4>
   1861c:	tstls	r3, r2, lsl #8
   18620:	b	fe27ee3c <fputs@plt+0xfe27b3e0>
   18624:	stmdbls	r4, {r3, r8, r9}
   18628:	strvc	lr, [r5], pc, asr #20
   1862c:	ldmdbvc	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   18630:	mcrrvs	10, 4, lr, r5, cr15
   18634:	stmdbne	r2, {r0, r3, r6, r9, fp, sp, lr, pc}
   18638:	ldreq	lr, [r2], r6, asr #20
   1863c:	subscs	lr, r1, r0, asr #20
   18640:			; <UNDEFINED> instruction: 0x462a4611
   18644:	bl	11ffa88 <fputs@plt+0x11fc02c>
   18648:	bl	6dbe60 <fputs@plt+0x6d8404>
   1864c:	b	109b260 <fputs@plt+0x1097804>
   18650:	b	13da26c <fputs@plt+0x13d6810>
   18654:	strmi	r7, [sl], -r1, lsl #7
   18658:	b	133ea6c <fputs@plt+0x133b010>
   1865c:	b	13df9ac <fputs@plt+0x13dbf50>
   18660:	b	fe0756b0 <fputs@plt+0xfe071c54>
   18664:	stmdals	ip, {r8}
   18668:	b	fe1bee84 <fputs@plt+0xfe1bb428>
   1866c:	b	1d9e98 <fputs@plt+0x1d643c>
   18670:	stmdals	r6, {r8, r9, sl}
   18674:	streq	lr, [ip], -r6, lsl #21
   18678:	mcrrvs	10, 4, lr, r2, cr15
   1867c:	ldmeq	r0, {r0, r1, r6, r9, fp, sp, lr, pc}
   18680:	strne	lr, [r0], #-2628	; 0xfffff5bc
   18684:	movweq	lr, #23040	; 0x5a00
   18688:	streq	lr, [r1, #-2894]	; 0xfffff4b2
   1868c:	tstmi	pc, #131072	; 0x20000
   18690:	b	fe23eab8 <fputs@plt+0xfe23b05c>
   18694:	b	10992ac <fputs@plt+0x1095850>
   18698:	andsmi	r0, r0, r0, lsl #28
   1869c:	tsteq	r1, fp, lsl fp
   186a0:	tstls	r7, r6, lsl #20
   186a4:	ldmvc	r8!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   186a8:	b	133eab4 <fputs@plt+0x133b058>
   186ac:	b	39f9fc <fputs@plt+0x39bfa0>
   186b0:	ldmdbls	r1, {r0, r9, sl, fp}
   186b4:	b	13beee0 <fputs@plt+0x13bb484>
   186b8:	b	fe0dbec0 <fputs@plt+0xfe0d8464>
   186bc:	bl	2186f4 <fputs@plt+0x214c98>
   186c0:	bl	11599cc <fputs@plt+0x1155f70>
   186c4:	ldmibne	r6!, {r1, fp}^
   186c8:	bl	10402e0 <fputs@plt+0x103c884>
   186cc:	bls	1d870c <fputs@plt+0x1d4cb0>
   186d0:	eorhi	pc, r0, sp, asr #17
   186d4:	svcls	0x001046be
   186d8:	bmi	fe4d301c <fputs@plt+0xfe4cf5c0>
   186dc:	ldclgt	8, cr15, [r8], #-336	; 0xfffffeb0
   186e0:	movweq	lr, #31374	; 0x7a8e
   186e4:	vmoveq.32	d11[0], lr
   186e8:	movweq	lr, #10755	; 0x2a03
   186ec:	ldrcc	lr, [r2], pc, asr #20
   186f0:	eor	pc, r4, sp, asr #17
   186f4:	vmlseq.f64	d14, d5, d0
   186f8:	blls	229f64 <fputs@plt+0x226508>
   186fc:	ldclpl	8, cr15, [r4], #-336	; 0xfffffeb0
   18700:	b	12be734 <fputs@plt+0x12bacd8>
   18704:	b	13e6518 <fputs@plt+0x13e2abc>
   18708:	b	11aad5c <fputs@plt+0x11a7300>
   1870c:	ldrmi	r4, [lr], -r3, lsl #21
   18710:	b	fe1ff350 <fputs@plt+0xfe1fb8f4>
   18714:			; <UNDEFINED> instruction: 0x9c1a0a0a
   18718:	and	pc, ip, sp, asr #17
   1871c:	blls	6ea19c <fputs@plt+0x6e6740>
   18720:	stmdbne	r0, {r0, r2, r3, r9, fp, ip, pc}
   18724:	bl	13bf774 <fputs@plt+0x13bbd18>
   18728:	b	13db33c <fputs@plt+0x13d78e0>
   1872c:	mrcls	14, 0, r3, cr0, cr6, {4}
   18730:	subsmi	r9, r4, r7, lsl #30
   18734:	bl	43ef58 <fputs@plt+0x43b4fc>
   18738:	strmi	r0, [fp], -ip
   1873c:	b	fe0feb68 <fputs@plt+0xfe0fb10c>
   18740:	cdpls	3, 0, cr0, cr8, cr6, {0}
   18744:	bleq	193478 <fputs@plt+0x18fa1c>
   18748:	stmdals	r3, {r0, r1, r6, r7, fp, ip}
   1874c:			; <UNDEFINED> instruction: 0x4e87ea4e
   18750:	stmibcc	r7, {r0, r3, r6, r9, fp, sp, lr, pc}
   18754:	sbcpl	lr, r2, #323584	; 0x4f000
   18758:	b	10c03a8 <fputs@plt+0x10bc94c>
   1875c:	b	1210bc <fputs@plt+0x11d660>
   18760:	b	13d9780 <fputs@plt+0x13d5d24>
   18764:	b	13efa84 <fputs@plt+0x13ec028>
   18768:	b	13f6174 <fputs@plt+0x13f2718>
   1876c:	b	fe135bb8 <fputs@plt+0xfe13215c>
   18770:	b	1199794 <fputs@plt+0x1195d38>
   18774:	mcrls	7, 0, r0, cr6, cr0, {4}
   18778:	beq	d31a8 <fputs@plt+0xcf74c>
   1877c:	strne	lr, [r0, #-2629]	; 0xfffff5bb
   18780:	b	11befa4 <fputs@plt+0x11bb548>
   18784:	b	fe1da790 <fputs@plt+0xfe1d6d34>
   18788:	svcls	0x000f0605
   1878c:	streq	lr, [r4], #-2891	; 0xfffff4b5
   18790:	bl	4ffbb0 <fputs@plt+0x4fc154>
   18794:	blls	db3c4 <fputs@plt+0xd7968>
   18798:	mrrccs	10, 4, lr, r2, cr12
   1879c:	stmdaeq	r7, {r3, r9, fp, sp, lr, pc}
   187a0:	subvs	lr, r1, #323584	; 0x4f000
   187a4:	streq	lr, [r1, -r5, lsl #20]
   187a8:	stmdals	r3, {r0, r2, r8, fp, ip, pc}
   187ac:	sbcsne	lr, r3, #270336	; 0x42000
   187b0:	streq	lr, [r3, #-2625]	; 0xfffff5bf
   187b4:	b	fe0bebe0 <fputs@plt+0xfe0bb184>
   187b8:	b	fe258fd8 <fputs@plt+0xfe25557c>
   187bc:	vmlals.f16	s0, s24, s28	; <UNPREDICTABLE>
   187c0:	stmdbeq	ip, {r0, r3, r7, r9, fp, sp, lr, pc}
   187c4:			; <UNDEFINED> instruction: 0x7e80ea4f
   187c8:	andsvc	lr, r0, pc, asr #20
   187cc:	streq	lr, [r9], #-2884	; 0xfffff4bc
   187d0:	vfnmaeq.f32	s28, s2, s28
   187d4:	stmdbeq	r6, {r0, r1, r3, r4, r8, r9, fp, sp, lr, pc}
   187d8:	andne	lr, r1, r0, asr #20
   187dc:	eorls	pc, ip, sp, asr #17
   187e0:	mcrrvs	10, 4, lr, r3, cr15
   187e4:	b	fe3bfff4 <fputs@plt+0xfe3bc598>
   187e8:	stmdbls	r5, {}	; <UNPREDICTABLE>
   187ec:	cdpvc	5, 11, cr15, cr8, cr13, {0}
   187f0:	streq	lr, [r6, #-2565]	; 0xfffff5fb
   187f4:	streq	lr, [r7, -r8, asr #20]
   187f8:	streq	lr, [r3], -r1, lsl #20
   187fc:	stmdbls	r9, {r0, r4, r8, r9, fp, ip, pc}
   18800:	streq	lr, [r6, #-2629]	; 0xfffff5bb
   18804:	bl	3c0038 <fputs@plt+0x3bc5dc>
   18808:	blls	5af1c <fputs@plt+0x574c0>
   1880c:	vldmiane	r1, {s29-s104}
   18810:	vmlseq.f64	d14, d3, d4
   18814:			; <UNDEFINED> instruction: 0x0c0cea80
   18818:	blls	11ef7c <fputs@plt+0x11b520>
   1881c:			; <UNDEFINED> instruction: 0x0c05eb4c
   18820:	andeq	lr, fp, r7, lsl fp
   18824:	bl	133c830 <fputs@plt+0x1338dd4>
   18828:	andls	r0, ip, r4
   1882c:			; <UNDEFINED> instruction: 0xf8590bb7
   18830:			; <UNDEFINED> instruction: 0xf8cd0c6c
   18834:			; <UNDEFINED> instruction: 0x469ee038
   18838:			; <UNDEFINED> instruction: 0x9c109b07
   1883c:	b	fe3bc868 <fputs@plt+0xfe3b8e0c>
   18840:	ldmdals	ip, {r0, r1, r8, sl}
   18844:	ldrhtmi	r0, [r5], -r3
   18848:	stmdane	r0!, {r0, r2, r3, r9, sl, fp, ip, pc}
   1884c:			; <UNDEFINED> instruction: 0xf8599c08
   18850:	b	fe1a3a18 <fputs@plt+0xfe19ffbc>
   18854:	ldcls	8, cr0, [r2], {4}
   18858:	strtmi	r9, [r4], lr, lsl #28
   1885c:	b	10ff8d8 <fputs@plt+0x10fbe7c>
   18860:	blls	2e7280 <fputs@plt+0x2e3824>
   18864:	bleq	15359c <fputs@plt+0x14fb40>
   18868:	stmne	r0, {r0, r1, r3, sl, fp, ip, pc}
   1886c:	b	11ff0ac <fputs@plt+0x11fb650>
   18870:	b	13ea690 <fputs@plt+0x13e6c34>
   18874:	b	13ec2d4 <fputs@plt+0x13e8878>
   18878:	b	13eef8c <fputs@plt+0x13eb530>
   1887c:	b	12662dc <fputs@plt+0x1262880>
   18880:	b	11a2dd0 <fputs@plt+0x119f374>
   18884:	b	22a29c <fputs@plt+0x226840>
   18888:	b	139a898 <fputs@plt+0x1396e3c>
   1888c:	sfmls	f3, 4, [lr], {132}	; 0x84
   18890:	vmlaeq.f32	s28, s13, s4
   18894:	vmlals.f64	d9, d1, d4
   18898:	vstmiapl	r4, {s29-s107}
   1889c:	b	fe17f8c8 <fputs@plt+0xfe17be6c>
   188a0:	b	fe299cb4 <fputs@plt+0xfe296258>
   188a4:	bl	12d94c8 <fputs@plt+0x12d5a6c>
   188a8:	stmdbne	r0, {r2, r8, r9, fp}^
   188ac:	b	fe0ffce0 <fputs@plt+0xfe0fc284>
   188b0:	svcls	0x00010309
   188b4:	subvs	lr, r6, #323584	; 0x4f000
   188b8:	b	107f8f4 <fputs@plt+0x107be98>
   188bc:	b	131a0dc <fputs@plt+0x1316680>
   188c0:	stcls	12, cr2, [ip, #-340]	; 0xfffffeac
   188c4:	bvc	fe213208 <fputs@plt+0xfe20f7ac>
   188c8:	ldrvc	lr, [r7, -pc, asr #20]
   188cc:	stmdaeq	r4, {r3, r7, r9, fp, sp, lr, pc}
   188d0:			; <UNDEFINED> instruction: 0x0c0cea8e
   188d4:	beq	fe593204 <fputs@plt+0xfe58f7a8>
   188d8:	strne	lr, [r5, -r7, asr #20]
   188dc:	b	fe2bfd14 <fputs@plt+0xfe2bc2b8>
   188e0:	tstls	r9, r7, lsl #14
   188e4:	cdpvc	5, 11, cr15, cr8, cr13, {0}
   188e8:	ldrvc	lr, [r5], #-2639	; 0xfffff5b1
   188ec:	bl	12fd934 <fputs@plt+0x12f9ed8>
   188f0:	stmiane	r0, {r3, sl}^
   188f4:	b	10bf500 <fputs@plt+0x10bbaa4>
   188f8:	ldrdls	r1, [sl], -r5
   188fc:	b	6a3ac <fputs@plt+0x66950>
   18900:	stmdals	r6, {r0, r1, fp}
   18904:	b	13fed18 <fputs@plt+0x13fb2bc>
   18908:	b	1b6f24 <fputs@plt+0x1b34c8>
   1890c:	b	125a114 <fputs@plt+0x12566b8>
   18910:	b	105af64 <fputs@plt+0x1057508>
   18914:	ldcls	0, cr0, [r0, #-20]	; 0xffffffec
   18918:			; <UNDEFINED> instruction: 0x0c0ceb44
   1891c:	b	1168a80 <fputs@plt+0x1165024>
   18920:	blls	45dd34 <fputs@plt+0x45a2d8>
   18924:	b	13ff168 <fputs@plt+0x13fb70c>
   18928:			; <UNDEFINED> instruction: 0x9c0a6b4a
   1892c:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   18930:	vdiveq.f64	d30, d3, d14
   18934:	bl	53f56c <fputs@plt+0x53bb10>
   18938:	vstrls	s0, [fp, #-8]
   1893c:	andeq	lr, r3, #4096	; 0x1000
   18940:			; <UNDEFINED> instruction: 0x9c029905
   18944:	streq	lr, [r8], -r6, asr #20
   18948:	andeq	lr, r1, r0, lsl #20
   1894c:	bl	133ed58 <fputs@plt+0x133b2fc>
   18950:	tstmi	r0, #4, 16	; 0x40000
   18954:	bls	29f054 <fputs@plt+0x29b5f8>
   18958:	blne	ff49328c <fputs@plt+0xff48f830>
   1895c:	stclmi	8, cr15, [r8], #-376	; 0xfffffe88
   18960:	stmdbeq	fp, {r0, r3, r7, r9, fp, sp, lr, pc}
   18964:	bl	12805e4 <fputs@plt+0x127cb88>
   18968:			; <UNDEFINED> instruction: 0xf85e0900
   1896c:	strtmi	r0, [lr], r4, ror #24
   18970:	ldmne	r3!, {r0, r1, r2, r8, sl, fp, ip, pc}
   18974:	eorsge	pc, ip, sp, asr #17
   18978:			; <UNDEFINED> instruction: 0x0c0ceb49
   1897c:	vmlaeq.f32	s28, s29, s10
   18980:	vstrls.16	s2, [r8, #-120]	; 0xffffff88	; <UNPREDICTABLE>
   18984:	b	14005c4 <fputs@plt+0x13fcb68>
   18988:	bls	3f6f9c <fputs@plt+0x3f3540>
   1898c:	subhi	pc, r0, sp, asr #17
   18990:	beq	2133ac <fputs@plt+0x20f950>
   18994:	b	3c05dc <fputs@plt+0x3bcb80>
   18998:	b	13dc1a8 <fputs@plt+0x13d874c>
   1899c:	b	13ea3ec <fputs@plt+0x13e6990>
   189a0:			; <UNDEFINED> instruction: 0xf8cd3892
   189a4:	b	11c89cc <fputs@plt+0x11c4f70>
   189a8:	b	12277cc <fputs@plt+0x1223d70>
   189ac:	ldrtmi	r4, [sp], -r7, lsl #17
   189b0:	strbpl	lr, [r2, pc, asr #20]
   189b4:	b	13ff1d8 <fputs@plt+0x13fb77c>
   189b8:	mrcls	12, 0, r4, cr15, cr5, {4}
   189bc:	ldrcc	lr, [r5, #2639]	; 0xa4f
   189c0:	vmlaeq.f32	s28, s5, s28
   189c4:	bl	11bf1dc <fputs@plt+0x11bb780>
   189c8:	b	fe2d89d0 <fputs@plt+0xfe2d4f74>
   189cc:	stmiane	r4!, {r3, r9, sl}
   189d0:			; <UNDEFINED> instruction: 0x96019a10
   189d4:	ldmdavc	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   189d8:	beq	d3208 <fputs@plt+0xcf7ac>
   189dc:	b	1200224 <fputs@plt+0x11fc7c8>
   189e0:	bls	3e2730 <fputs@plt+0x3decd4>
   189e4:	blpl	ff1d3328 <fputs@plt+0xff1cf8cc>
   189e8:	b	11801f4 <fputs@plt+0x117c798>
   189ec:	b	1329ffc <fputs@plt+0x13265a0>
   189f0:	bls	367c00 <fputs@plt+0x3641a4>
   189f4:	streq	lr, [r7], -r6, lsl #21
   189f8:			; <UNDEFINED> instruction: 0x0c05ea8c
   189fc:	strbvs	lr, [r3, -pc, asr #20]
   18a00:	andeq	lr, r0, r2, asr #22
   18a04:	b	107f22c <fputs@plt+0x107b7d0>
   18a08:	strls	r0, [r4, #-1283]	; 0xfffffafd
   18a0c:	beq	d343c <fputs@plt+0xcf9e0>
   18a10:	andeq	lr, lr, #20, 22	; 0x5000
   18a14:	bl	103fa58 <fputs@plt+0x103bffc>
   18a18:	ldmibne	r2, {r1, r3}
   18a1c:	b	80248 <fputs@plt+0x7c7ec>
   18a20:	tstls	r1, r3, lsl #20
   18a24:	blcs	1553358 <fputs@plt+0x154f8fc>
   18a28:	stmdbls	ip, {r1, sl, fp, ip, pc}
   18a2c:			; <UNDEFINED> instruction: 0x0c0bea8c
   18a30:	andeq	lr, ip, r0, asr #22
   18a34:	ldmibeq	r4, {r0, r3, r6, r9, fp, sp, lr, pc}
   18a38:	stmdane	r4, {r3, r6, r9, fp, sp, lr, pc}
   18a3c:	b	fe27fa4c <fputs@plt+0xfe27bff0>
   18a40:			; <UNDEFINED> instruction: 0xf50d0808
   18a44:			; <UNDEFINED> instruction: 0x462579b8
   18a48:			; <UNDEFINED> instruction: 0x7e84ea4f
   18a4c:	ldrbne	lr, [r5, r7, asr #20]
   18a50:	b	fe23fe68 <fputs@plt+0xfe23c40c>
   18a54:	svcls	0x00060807
   18a58:	strls	r4, [r4, #-53]	; 0xffffffcb
   18a5c:	ldmne	pc!, {r1, r8, sl, fp, ip, pc}	; <UNPREDICTABLE>
   18a60:	b	13fe69c <fputs@plt+0x13fac40>
   18a64:	b	1075abc <fputs@plt+0x1072060>
   18a68:	svcls	0x00020605
   18a6c:	blvs	11933b0 <fputs@plt+0x118f954>
   18a70:	b	7febc <fputs@plt+0x7c460>
   18a74:	stmdbls	r3, {r0, r1, r2, r8, r9, sl}
   18a78:	strne	lr, [r3], #-2628	; 0xfffff5bc
   18a7c:	vfnmaeq.f32	s28, s6, s28
   18a80:	stmibeq	r5, {r0, r3, r8, r9, fp, sp, lr, pc}^
   18a84:	b	1bfe9c <fputs@plt+0x1bc440>
   18a88:	stmdbls	r5, {r0, r9, sl}
   18a8c:	streq	lr, [sl, #-2629]	; 0xfffff5bb
   18a90:	blne	ff5133c4 <fputs@plt+0xff50f968>
   18a94:	vmlaeq.f32	s28, s9, s28
   18a98:			; <UNDEFINED> instruction: 0x0c00eb41
   18a9c:	bl	62979c <fputs@plt+0x625d40>
   18aa0:	b	fe39aabc <fputs@plt+0xfe397060>
   18aa4:	svcls	0x000d0e0b
   18aa8:			; <UNDEFINED> instruction: 0xf8cd990b
   18aac:	bl	13c8af4 <fputs@plt+0x13c5098>
   18ab0:	cdpls	12, 0, cr0, cr15, cr6, {0}
   18ab4:	vmoveq.32	d2[0], lr
   18ab8:	stclpl	8, cr15, [r0], #-356	; 0xfffffe9c
   18abc:			; <UNDEFINED> instruction: 0x0c00eb4c
   18ac0:	b	fe07fb48 <fputs@plt+0xfe07c0ec>
   18ac4:			; <UNDEFINED> instruction: 0xf8590a06
   18ac8:	b	2c7c40 <fputs@plt+0x2c41e4>
   18acc:	stmdbne	r5!, {r0, r1, r2, r9, fp}^
   18ad0:	b	13feb10 <fputs@plt+0x13fb0b4>
   18ad4:			; <UNDEFINED> instruction: 0x463a4697
   18ad8:	ands	pc, r4, sp, asr #17
   18adc:	vfnmacc.f32	s28, s14, s30
   18ae0:	andsgt	pc, r8, sp, asr #17
   18ae4:	sbcpl	lr, r2, #323584	; 0x4f000
   18ae8:	stcls	15, cr9, [r1], #-64	; 0xffffffc0
   18aec:	andeq	lr, r7, r0, lsl #21
   18af0:	bl	1140708 <fputs@plt+0x113ccac>
   18af4:	b	fe29bb28 <fputs@plt+0xfe2980cc>
   18af8:	stmdbls	r7, {r0, sl}
   18afc:	stmmi	r7, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
   18b00:	strcc	lr, [r7], r6, asr #20
   18b04:	stcls	8, cr1, [r4, #-420]	; 0xfffffe5c
   18b08:	ldmibcc	r7, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   18b0c:	ldrmi	lr, [r7, pc, asr #20]
   18b10:	andeq	lr, r5, r0, lsl #20
   18b14:	vmlaeq.f32	s28, s13, s16
   18b18:	blcs	1593428 <fputs@plt+0x158f9cc>
   18b1c:	bls	23ff58 <fputs@plt+0x23c4fc>
   18b20:	stmibmi	r5, {r0, r3, r6, r9, fp, sp, lr, pc}
   18b24:	strcc	lr, [r5, r7, asr #20]
   18b28:	bl	133ff40 <fputs@plt+0x133c4e4>
   18b2c:	bls	39bb3c <fputs@plt+0x3980e0>
   18b30:			; <UNDEFINED> instruction: 0x9c0d1909
   18b34:	streq	lr, [r7, -r9, lsl #21]
   18b38:	strbpl	lr, [r5], pc, asr #20
   18b3c:	b	fe03ff58 <fputs@plt+0xfe03c4fc>
   18b40:	b	fe398b50 <fputs@plt+0xfe3950f4>
   18b44:	andls	r0, r8, #-1342177280	; 0xb0000000
   18b48:	ldrbcs	lr, [r4], -r6, asr #20
   18b4c:	b	13ff36c <fputs@plt+0x13fb910>
   18b50:	b	13f6bac <fputs@plt+0x13f3150>
   18b54:	cfstr32ls	mvfx7, [r5], {133}	; 0x85
   18b58:			; <UNDEFINED> instruction: 0x0c00eb4c
   18b5c:	b	1228d40 <fputs@plt+0x12252e4>
   18b60:	b	115eb70 <fputs@plt+0x115b114>
   18b64:	sfmls	f0, 4, [r8, #-584]	; 0xfffffdb8
   18b68:	blvs	11534ac <fputs@plt+0x114fa50>
   18b6c:	tstmi	ip, #1879048192	; 0x70000000
   18b70:	stmdbne	r9, {r0, r1, r2, fp, ip, pc}^
   18b74:	bl	133f394 <fputs@plt+0x133b938>
   18b78:	stcls	12, cr0, [r1, #-28]	; 0xffffffe4
   18b7c:	stmdaeq	r0, {r3, r7, r9, fp, sp, lr, pc}
   18b80:	cdpls	8, 0, cr9, cr2, cr5, {0}
   18b84:	stcls	0, cr4, [r6, #-176]	; 0xffffff50
   18b88:	bvc	fe0d34cc <fputs@plt+0xfe0cfa70>
   18b8c:	ldmdbvc	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   18b90:	blne	ff4d34c4 <fputs@plt+0xff4cfa68>
   18b94:	b	e9854 <fputs@plt+0xe5df8>
   18b98:	b	12993a0 <fputs@plt+0x1295944>
   18b9c:	b	125a1e4 <fputs@plt+0x1256788>
   18ba0:	stmdals	r6, {r8, fp, ip}
   18ba4:	bvc	fee55fe0 <fputs@plt+0xfee52584>
   18ba8:	b	fe229800 <fputs@plt+0xfe225da4>
   18bac:	bls	9abe0 <fputs@plt+0x97184>
   18bb0:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   18bb4:	vmlsvs.f32	s29, s0, s30
   18bb8:	svcls	0x000c9811
   18bbc:	beq	ff0537ec <fputs@plt+0xff04fd90>
   18bc0:	eorsmi	r9, lr, r9, lsl #16
   18bc4:	bleq	9380c <fputs@plt+0x8fdb0>
   18bc8:			; <UNDEFINED> instruction: 0xf8cd9806
   18bcc:	b	c4c74 <fputs@plt+0xc1218>
   18bd0:	stmdals	r5, {r9}
   18bd4:	streq	lr, [r2], -r6, asr #20
   18bd8:	vfnmane.f32	s29, s0, s28
   18bdc:	b	fe27ebf0 <fputs@plt+0xfe27b194>
   18be0:	bl	101b020 <fputs@plt+0x10175c4>
   18be4:	bl	61b81c <fputs@plt+0x617dc0>
   18be8:	bl	125ac00 <fputs@plt+0x12571a4>
   18bec:			; <UNDEFINED> instruction: 0xf8cd0906
   18bf0:	bl	644c68 <fputs@plt+0x64120c>
   18bf4:			; <UNDEFINED> instruction: 0xf85a0e01
   18bf8:	stcls	12, cr2, [pc, #-352]	; 18aa0 <fputs@plt+0x15044>
   18bfc:			; <UNDEFINED> instruction: 0x0c0ceb49
   18c00:	b	13ff03c <fputs@plt+0x13fb5e0>
   18c04:	svcls	0x0022389b
   18c08:	streq	lr, [r1], #-2693	; 0xfffff57b
   18c0c:			; <UNDEFINED> instruction: 0xf85a9d0a
   18c10:	bl	5f3d68 <fputs@plt+0x5f030c>
   18c14:	b	11b424 <fputs@plt+0x1179c8>
   18c18:	svcls	0x00100405
   18c1c:	addscc	lr, r5, pc, asr #20
   18c20:	orrsmi	lr, r5, pc, asr #20
   18c24:	ldrbmi	r9, [sl], -r4, lsl #26
   18c28:	eor	pc, r0, sp, asr #17
   18c2c:	orrcc	lr, fp, r1, asr #20
   18c30:	streq	lr, [r5, -r7, lsl #21]
   18c34:	b	1040064 <fputs@plt+0x103c608>
   18c38:			; <UNDEFINED> instruction: 0xf8cd408b
   18c3c:	b	fe048cd4 <fputs@plt+0xfe045278>
   18c40:	b	13d8c4c <fputs@plt+0x13d51f0>
   18c44:	b	13eff78 <fputs@plt+0x13ec51c>
   18c48:	b	13ef364 <fputs@plt+0x13eb908>
   18c4c:	bls	8ea29c <fputs@plt+0x8e6840>
   18c50:	ldmdbcs	fp, {r0, r3, r6, r9, fp, sp, lr, pc}^
   18c54:	andeq	lr, r9, r0, lsl #21
   18c58:	vmlseq.f64	d14, d6, d2
   18c5c:	rsbsmi	r9, r4, pc, lsl #28
   18c60:	bl	6c0494 <fputs@plt+0x6bca38>
   18c64:	ldrbmi	r0, [lr], -r6, lsl #4
   18c68:	streq	lr, [r6, -r7, lsl #20]
   18c6c:	b	124049c <fputs@plt+0x123ca40>
   18c70:	smlabbls	r3, r6, r1, r4
   18c74:	b	117f09c <fputs@plt+0x117b640>
   18c78:	cfsh32ls	mvfx3, mvfx9, #-58
   18c7c:	blvc	fe0935c0 <fputs@plt+0xfe08fb64>
   18c80:	bvc	4935c4 <fputs@plt+0x48fb68>
   18c84:	b	12bf0c4 <fputs@plt+0x12bb668>
   18c88:	bl	139f4a8 <fputs@plt+0x139ba4c>
   18c8c:	ldmdbls	r0, {r0, r9, sl, fp}
   18c90:	andls	r1, fp, #294912	; 0x48000
   18c94:	b	fe1ff4c4 <fputs@plt+0xfe1fba68>
   18c98:	stmdbls	r3, {r0, r8, r9, sl}
   18c9c:	streq	lr, [r7, -lr, asr #22]
   18ca0:	b	fe07fcbc <fputs@plt+0xfe07c260>
   18ca4:	b	131acc0 <fputs@plt+0x1317264>
   18ca8:	bls	4611f8 <fputs@plt+0x45d79c>
   18cac:	cfldr32vc	mvfx15, [r8], #52	; 0x34
   18cb0:	b	12fd0c4 <fputs@plt+0x12f9668>
   18cb4:	stflss	f0, [r8, #-600]	; 0xfffffda8
   18cb8:	bl	32a758 <fputs@plt+0x326cfc>
   18cbc:	bls	dbfcc <fputs@plt+0xd8570>
   18cc0:	subgt	pc, r4, sp, asr #17
   18cc4:	streq	lr, [r5], -r4, asr #20
   18cc8:			; <UNDEFINED> instruction: 0x0c02ea88
   18ccc:	b	13ff500 <fputs@plt+0x13fbaa4>
   18cd0:	vstrls	d6, [r9, #-276]	; 0xfffffeec
   18cd4:	andls	r1, r3, #1179648	; 0x120000
   18cd8:	bl	11ff504 <fputs@plt+0x11fbaa8>
   18cdc:	stcls	7, cr0, [r8], {12}
   18ce0:	ldmdbvc	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   18ce4:	stmdals	r6, {r0, r2, r3, r5, r7, r8, r9, sl}
   18ce8:	stmdaeq	r4, {r1, r2, r3, r9, fp, sp, lr, pc}
   18cec:	blne	ff4d3620 <fputs@plt+0xff4cfbc4>
   18cf0:	stmdbne	r4, {r0, r3, r6, r9, fp, sp, lr, pc}
   18cf4:	ldreq	lr, [r4, #2629]	; 0xa45
   18cf8:	tstmi	r0, #256	; 0x100
   18cfc:	b	fe2bf528 <fputs@plt+0xfe2bbacc>
   18d00:	andsmi	r0, lr, r1, lsl #2
   18d04:	smlabbeq	fp, r1, sl, lr
   18d08:	stcls	6, cr4, [r3], {164}	; 0xa4
   18d0c:	vmlsvs.f32	s29, s4, s30
   18d10:	streq	lr, [r8], -r6, asr #20
   18d14:			; <UNDEFINED> instruction: 0x0c04eb1c
   18d18:			; <UNDEFINED> instruction: 0xf8cd9c06
   18d1c:	b	fe288dd4 <fputs@plt+0xfe285378>
   18d20:	b	11a13c <fputs@plt+0x1166e0>
   18d24:	stcls	12, cr0, [r2], {2}
   18d28:	b	3f550 <fputs@plt+0x3baf4>
   18d2c:	stcls	0, cr0, [ip], {4}
   18d30:	andeq	lr, ip, r0, asr #20
   18d34:	stmdaeq	r7, {r2, r6, r8, r9, fp, sp, lr, pc}
   18d38:	vfnmane.f32	s29, s4, s28
   18d3c:	stmibne	r9, {r0, r4, sl, fp, ip, pc}
   18d40:	b	fe17f554 <fputs@plt+0xfe17baf8>
   18d44:	bl	115a184 <fputs@plt+0x1156728>
   18d48:			; <UNDEFINED> instruction: 0xf8cd0c00
   18d4c:	bl	478e34 <fputs@plt+0x4753d8>
   18d50:			; <UNDEFINED> instruction: 0xf8540e02
   18d54:	bl	1333e9c <fputs@plt+0x1330440>
   18d58:	bls	35bd7c <fputs@plt+0x358320>
   18d5c:	svcls	0x0024990a
   18d60:	stmdaeq	r1, {r1, r7, r9, fp, sp, lr, pc}
   18d64:	mcrrpl	8, 5, pc, ip, cr4	; <UNPREDICTABLE>
   18d68:	svcls	0x000419ba
   18d6c:	stmdals	fp, {r0, r1, r2, r9, sl, fp, ip, pc}
   18d70:	streq	lr, [r6], #-2695	; 0xfffff579
   18d74:			; <UNDEFINED> instruction: 0xf8cd9e25
   18d78:	b	248d90 <fputs@plt+0x245334>
   18d7c:	bl	119ad84 <fputs@plt+0x1197328>
   18d80:	stcls	12, cr0, [sp, #-20]	; 0xffffffec
   18d84:	stceq	15, cr9, [r1], {14}
   18d88:	bleq	1937b0 <fputs@plt+0x18fd54>
   18d8c:	cdpls	13, 0, cr9, cr11, cr15, {0}
   18d90:	vstrls.16	s2, [lr, #-164]	; 0xffffff5c	; <UNPREDICTABLE>
   18d94:	eors	pc, r0, sp, asr #17
   18d98:	vfnmacc.f32	s28, s0, s30
   18d9c:	bmi	fe2136dc <fputs@plt+0xfe20fc80>
   18da0:	orrcc	lr, r7, r1, asr #20
   18da4:	ldmibcc	r7, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   18da8:	sbcpl	lr, r0, pc, asr #20
   18dac:	ldrmi	lr, [r7, pc, asr #20]
   18db0:	stmibmi	r6, {r0, r3, r6, r9, fp, sp, lr, pc}
   18db4:	streq	lr, [r5], #-2564	; 0xfffff5fc
   18db8:	subscs	lr, r5, r0, asr #20
   18dbc:	strcc	lr, [r6, r7, asr #20]
   18dc0:	strbpl	lr, [r5], pc, asr #20
   18dc4:	b	fe2c020c <fputs@plt+0xfe2bc7b0>
   18dc8:	stmdbls	ip, {r0, r9, sl, fp}
   18dcc:	streq	lr, [r7, -r9, lsl #21]
   18dd0:			; <UNDEFINED> instruction: 0x0c05eb4c
   18dd4:	bl	4c01ec <fputs@plt+0x4bc790>
   18dd8:	b	fe39960c <fputs@plt+0xfe395bb0>
   18ddc:	b	fe118de4 <fputs@plt+0xfe115388>
   18de0:	cfstrsls	mvf0, [fp, #-20]	; 0xffffffec
   18de4:	ldmdavc	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   18de8:	orrvc	lr, r1, pc, asr #20
   18dec:			; <UNDEFINED> instruction: 0x0c04eb4c
   18df0:	b	119ee40 <fputs@plt+0x119b3e4>
   18df4:	strls	r2, [r3, #-1365]	; 0xfffffaab
   18df8:	cdpls	13, 0, cr9, cr12, cr1, {0}
   18dfc:	b	107fe10 <fputs@plt+0x107c3b4>
   18e00:	b	121945c <fputs@plt+0x1215a00>
   18e04:	stcls	8, cr1, [r8, #-20]	; 0xffffffec
   18e08:	stmdbvs	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   18e0c:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   18e10:	b	117f22c <fputs@plt+0x117b7d0>
   18e14:	vmlals.f64	d0, d1, d6
   18e18:	streq	lr, [r4, -r7, lsl #21]
   18e1c:	stcls	6, cr4, [ip], {174}	; 0xae
   18e20:	bleq	93654 <fputs@plt+0x8fbf8>
   18e24:	ldrvc	lr, [r6, #-2639]	; 0xfffff5b1
   18e28:	b	13ff254 <fputs@plt+0x13fb7f8>
   18e2c:	b	127784c <fputs@plt+0x1273df0>
   18e30:			; <UNDEFINED> instruction: 0x9e0119d6
   18e34:	andeq	lr, r4, lr, lsl #20
   18e38:			; <UNDEFINED> instruction: 0x0c07eb4c
   18e3c:	bleq	53770 <fputs@plt+0x4fd14>
   18e40:	vmlseq.f32	s28, s12, s2
   18e44:	ldmne	pc, {r0, r9, sl, fp, ip, pc}	; <UNPREDICTABLE>
   18e48:	blls	7ee68 <fputs@plt+0x7b40c>
   18e4c:	strne	lr, [r4, #-2629]	; 0xfffff5bb
   18e50:	strbvs	lr, [r6], -pc, asr #20
   18e54:	beq	fe553784 <fputs@plt+0xfe54fd28>
   18e58:	ldrbne	lr, [r4], r6, asr #20
   18e5c:	b	7fe6c <fputs@plt+0x7c410>
   18e60:	b	fe219a74 <fputs@plt+0xfe216018>
   18e64:	b	39ae90 <fputs@plt+0x397434>
   18e68:	b	fe15c670 <fputs@plt+0xfe158c14>
   18e6c:	bl	111b69c <fputs@plt+0x1117c40>
   18e70:	b	13992a8 <fputs@plt+0x139584c>
   18e74:	bl	61c688 <fputs@plt+0x618c2c>
   18e78:	b	fe29aeac <fputs@plt+0xfe297450>
   18e7c:	bl	129b69c <fputs@plt+0x1297c40>
   18e80:	bl	61c6c0 <fputs@plt+0x618c64>
   18e84:	andls	r0, pc, #536870912	; 0x20000000
   18e88:	blls	57f6e0 <fputs@plt+0x57bc84>
   18e8c:	subeq	pc, r0, #-2147483648	; 0x80000000
   18e90:	bl	13bd6e8 <fputs@plt+0x13b9c8c>
   18e94:	andls	r0, r2, #12, 4	; 0xc0000000
   18e98:	movtcc	r9, #2598	; 0xa26
   18e9c:	addsmi	r9, sl, #16, 14	; 0x400000
   18ea0:	tstls	r5, #-2147483644	; 0x80000004
   18ea4:	blls	50d038 <fputs@plt+0x5095dc>
   18ea8:	tstls	r3, #8, 6	; 0x20000000
   18eac:			; <UNDEFINED> instruction: 0xf8539b14
   18eb0:	andsls	r2, r6, #64, 24	; 0x4000
   18eb4:	ldccs	8, cr15, [ip], #-332	; 0xfffffeb4
   18eb8:			; <UNDEFINED> instruction: 0xf8539217
   18ebc:	andsls	r2, r8, #56, 24	; 0x3800
   18ec0:	ldccs	8, cr15, [r4], #-332	; 0xfffffeb4
   18ec4:			; <UNDEFINED> instruction: 0xf8539219
   18ec8:	andsls	r2, sl, #48, 24	; 0x3000
   18ecc:	stccs	8, cr15, [ip], #-332	; 0xfffffeb4
   18ed0:			; <UNDEFINED> instruction: 0xf853921b
   18ed4:	andsls	r2, ip, #40, 24	; 0x2800
   18ed8:	stccs	8, cr15, [r4], #-332	; 0xfffffeb4
   18edc:			; <UNDEFINED> instruction: 0xf853921d
   18ee0:	andsls	r2, lr, #32, 24	; 0x2000
   18ee4:	ldccs	8, cr15, [ip], {83}	; 0x53
   18ee8:			; <UNDEFINED> instruction: 0xf853921f
   18eec:	eorls	r2, r0, #24, 24	; 0x1800
   18ef0:	ldccs	8, cr15, [r4], {83}	; 0x53
   18ef4:			; <UNDEFINED> instruction: 0xf8539221
   18ef8:	eorls	r2, r2, #16, 24	; 0x1000
   18efc:	stccs	8, cr15, [ip], {83}	; 0x53
   18f00:			; <UNDEFINED> instruction: 0xf8539223
   18f04:	eorls	r2, r4, #8, 24	; 0x800
   18f08:	stccc	8, cr15, [r4], {83}	; 0x53
   18f0c:			; <UNDEFINED> instruction: 0xf7ff9325
   18f10:	ldmdals	r3, {r0, r2, r5, r9, fp, ip, sp, pc}
   18f14:	ldmdbls	r5, {r1, r2, r3, r6, r7, r9, sl, lr}
   18f18:			; <UNDEFINED> instruction: 0xf1a19a2b
   18f1c:	bl	99d24 <fputs@plt+0x962c8>
   18f20:	strmi	r0, [ip], r0, asr #5
   18f24:	movwcc	r7, #34904	; 0x8858
   18f28:	stcmi	8, cr15, [r8], {19}
   18f2c:	stchi	8, cr15, [r4], {19}
   18f30:			; <UNDEFINED> instruction: 0xf8130400
   18f34:	b	1043f48 <fputs@plt+0x10404ec>
   18f38:			; <UNDEFINED> instruction: 0xf8136004
   18f3c:			; <UNDEFINED> instruction: 0xf8136c06
   18f40:	b	112bf4c <fputs@plt+0x11284f0>
   18f44:	b	1031f6c <fputs@plt+0x102e510>
   18f48:	b	1122768 <fputs@plt+0x111ed0c>
   18f4c:			; <UNDEFINED> instruction: 0xf813440a
   18f50:			; <UNDEFINED> instruction: 0xf813ac02
   18f54:	ldrmi	r0, [ip, #3077]	; 0xc05
   18f58:	streq	lr, [r0], -r6, asr #20
   18f5c:	strcs	lr, [sl], #-2628	; 0xfffff5bc
   18f60:	svcmi	0x0008f842
   18f64:	bicsle	r6, sp, r6, asr r0
   18f68:			; <UNDEFINED> instruction: 0xf7ff46f1
   18f6c:	bls	407958 <fputs@plt+0x403efc>
   18f70:	stmdbls	r2, {r2, r3, r5, r8, r9, fp, ip, pc}
   18f74:	ldmne	fp, {r0, r2, r3, r5, fp, ip, pc}
   18f78:	bl	103ffb0 <fputs@plt+0x103c554>
   18f7c:	stmdals	lr!, {r0, r8}
   18f80:	bl	440c30 <fputs@plt+0x43d1d4>
   18f84:	stmdals	r1, {r2, r8, r9, fp}
   18f88:	eorsvs	r9, fp, pc, lsr #24
   18f8c:	andeq	lr, r0, r4, asr #22
   18f90:	andls	r9, r1, r8, lsl #24
   18f94:	bls	27f05c <fputs@plt+0x27b600>
   18f98:	ldmdals	r1!, {r0, r1, r8, fp, ip}
   18f9c:	bl	103ffb8 <fputs@plt+0x103c55c>
   18fa0:	stmdals	r8!, {r1, r9}
   18fa4:	stmdbne	r4, {r1, r2, r8, sl, fp, ip, pc}
   18fa8:	mrcls	8, 0, r9, cr0, cr2, {1}
   18fac:	streq	lr, [r5, #-2880]	; 0xfffff4c0
   18fb0:	movwls	r9, #10291	; 0x2833
   18fb4:	ldmdals	r4!, {r0, r1, r7, r8, fp, ip}
   18fb8:	movwls	r9, #15890	; 0x3e12
   18fbc:	bl	102a8b0 <fputs@plt+0x1026e54>
   18fc0:	ldmdals	r5!, {r1, r2, r9, sl}
   18fc4:	stmdals	fp, {r2, r7, r9, sl, lr}
   18fc8:			; <UNDEFINED> instruction: 0x0c00eb1c
   18fcc:			; <UNDEFINED> instruction: 0x46869836
   18fd0:	bl	13bf010 <fputs@plt+0x13bb5b4>
   18fd4:	ldmdals	r7!, {r9, sl, fp}
   18fd8:	stmdals	sl, {r7, r9, sl, lr}
   18fdc:	stmdaeq	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
   18fe0:	strmi	r9, [r1], r9, lsr #16
   18fe4:	rsbsvs	r9, r9, r7, lsl #16
   18fe8:	stmdbeq	r0, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
   18fec:	stmdbls	r4, {r3, r4, r5, fp, ip, pc}
   18ff0:	strmi	r9, [r2], r1, lsl #30
   18ff4:	cmpvs	sl, sp, lsl #16
   18ff8:	beq	53c68 <fputs@plt+0x5020c>
   18ffc:	bmi	4ff0e8 <fputs@plt+0x4fb68c>
   19000:	tsteq	r1, r0, asr #22
   19004:	stmdbls	r2, {r0, r3, r4, r6, r7, r8, r9, sp, lr}
   19008:	sbcsvs	r4, pc, sl, ror r4	; <UNPREDICTABLE>
   1900c:			; <UNDEFINED> instruction: 0x611961dd
   19010:	subsvs	r9, lr, #49152	; 0xc000
   19014:	eor	pc, ip, r3, asr #17
   19018:	eorsls	pc, r4, r3, asr #17
   1901c:	andlt	pc, r8, r3, asr #17
   19020:	andsvs	r6, r9, #156, 2	; 0x27
   19024:	eorgt	pc, r8, r3, asr #17
   19028:	eorshi	pc, r0, r3, asr #17
   1902c:	eorsge	pc, r8, r3, asr #17
   19030:	ldmpl	r3, {r0, r1, r2, r8, r9, fp, lr}^
   19034:	blls	16f30a4 <fputs@plt+0x16ef648>
   19038:			; <UNDEFINED> instruction: 0xf04f405a
   1903c:	mrsle	r0, LR_svc
   19040:	pop	{r0, r2, r3, r4, r6, ip, sp, pc}
   19044:			; <UNDEFINED> instruction: 0xf7ea8ff0
   19048:	svclt	0x0000ec02
   1904c:	andeq	r1, r2, r0, ror sp
   19050:	andeq	r0, r0, r4, ror #4
   19054:	svcmi	0x00f8e92d
   19058:	ldmib	r0, {r2, r9, sl, lr}^
   1905c:			; <UNDEFINED> instruction: 0xf04fab10
   19060:	strmi	r0, [lr], -r0, lsl #18
   19064:	bl	6aa8c0 <fputs@plt+0x6a6e64>
   19068:			; <UNDEFINED> instruction: 0xf04f0002
   1906c:	bl	16d9c74 <fputs@plt+0x16d6218>
   19070:			; <UNDEFINED> instruction: 0xf00a0109
   19074:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl}^
   19078:	svclt	0x002c0110
   1907c:	andcs	r2, r0, #268435456	; 0x10000000
   19080:	andle	r4, r6, r3, lsl r3
   19084:	andscc	lr, r2, #212, 18	; 0x350000
   19088:	strtvs	r3, [r3], #769	; 0x301
   1908c:	andeq	pc, r0, #-2147483632	; 0x80000010
   19090:	ldmdbne	fp!, {r1, r5, r6, r7, sl, sp, lr}^
   19094:	stmdale	fp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
   19098:	pop	{r0, r2, r3, r8, fp, ip, sp, pc}
   1909c:			; <UNDEFINED> instruction: 0xf1048ff8
   190a0:			; <UNDEFINED> instruction: 0x462a0050
   190a4:			; <UNDEFINED> instruction: 0x46314438
   190a8:	svcmi	0x00f8e8bd
   190ac:	blt	ff95705c <fputs@plt+0xff953600>
   190b0:	stmibeq	pc!, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
   190b4:	ldrbeq	pc, [pc, #-5]!	; 190b7 <fputs@plt+0x1565b>	; <UNPREDICTABLE>
   190b8:	rscle	r2, sp, r0, lsl #30
   190bc:			; <UNDEFINED> instruction: 0x46b001ff
   190c0:	stmdbeq	r7, {r1, r2, r8, r9, fp, sp, lr, pc}
   190c4:	strtmi	r4, [r0], -r1, asr #12
   190c8:	stmeq	r0, {r3, r8, ip, sp, lr, pc}
   190cc:			; <UNDEFINED> instruction: 0xf8a4f7ff
   190d0:	mvnsle	r4, r1, asr #11
   190d4:	smladxcs	r0, lr, r4, r4
   190d8:			; <UNDEFINED> instruction: 0xf104e7de
   190dc:			; <UNDEFINED> instruction: 0xf1c70850
   190e0:	ldrtmi	r0, [r1], -r0, lsl #5
   190e4:	andeq	lr, r7, r8, lsl #22
   190e8:	cfstrscc	mvf4, [r0, #88]	; 0x58
   190ec:	b	ff1d709c <fputs@plt+0xff1d3640>
   190f0:	strtmi	r4, [r0], -r1, asr #12
   190f4:			; <UNDEFINED> instruction: 0xf7ff443d
   190f8:	ldrb	pc, [sl, pc, lsl #17]	; <UNPREDICTABLE>
   190fc:	orrcs	r6, r0, r2, lsl #24
   19100:			; <UNDEFINED> instruction: 0xf002b5f8
   19104:	stmne	r3, {r0, r1, r2, r3, r4, r5, r6, r9}
   19108:	bcs	1c25914 <fputs@plt+0x1c21eb8>
   1910c:	ldrbeq	pc, [r0, #-256]	; 0xffffff00	; <UNPREDICTABLE>
   19110:			; <UNDEFINED> instruction: 0xf8834604
   19114:	bl	15d25c <fputs@plt+0x159800>
   19118:	svclt	0x00980002
   1911c:	rsbseq	pc, r0, #-2147483600	; 0x80000030
   19120:	tstcs	r0, r5, lsr r8
   19124:	b	5570d4 <fputs@plt+0x553678>
   19128:			; <UNDEFINED> instruction: 0x3010e9d4
   1912c:	stclvs	6, cr4, [r5], #164	; 0xa4
   19130:	ldrdgt	pc, [r8], #-132	; 0xffffff7c
   19134:	svceq	0x004000c7
   19138:	ldrbvc	lr, [r3, -r7, asr #20]
   1913c:	b	10194f8 <fputs@plt+0x1015a9c>
   19140:	b	1159478 <fputs@plt+0x1155a1c>
   19144:	beq	eb66bc <fputs@plt+0xeb2c60>
   19148:	vst1.8	{d0-d3}, [r2 :256], lr
   1914c:	vst1.16	{d4-d7}, [r6 :256]
   19150:	b	109ab54 <fputs@plt+0x10970f8>
   19154:	b	13f19b8 <fputs@plt+0x13edf5c>
   19158:	tstmi	r6, #21248	; 0x5300
   1915c:	subpl	pc, r7, #201326595	; 0xc000003
   19160:	sbcvs	lr, r3, #270336	; 0x42000
   19164:	cfldrdmi	mvd15, [pc], #-48	; 1913c <fputs@plt+0x156e0>
   19168:	b	1099cdc <fputs@plt+0x1096280>
   1916c:	vst1.8	{d0-d3}, [r3], ip
   19170:	b	1199f74 <fputs@plt+0x1196518>
   19174:	tstmi	r3, #7340032	; 0x700000
   19178:	blt	b87980 <fputs@plt+0xb83f24>
   1917c:	teqvs	r2, #196, 18	; 0x310000
   19180:	eorspl	lr, r0, r4, asr #19
   19184:	pop	{r5, r9, sl, lr}
   19188:			; <UNDEFINED> instruction: 0xf7ff40f8
   1918c:			; <UNDEFINED> instruction: 0xf1c2b845
   19190:	smlabbcs	r0, r0, r2, r0
   19194:	ldmib	ip, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19198:	strtmi	r4, [r9], -r0, lsr #12
   1919c:			; <UNDEFINED> instruction: 0xf83cf7ff
   191a0:	rsbscs	r4, r0, #40, 12	; 0x2800000
   191a4:	svclt	0x0000e7bd
   191a8:	tstge	r9, #240, 8	; 0xf0000000
   191ac:	movwcs	lr, #2515	; 0x9d3
   191b0:	ldmib	r5, {r0, r3, r4, r8, sl, sp, pc}^
   191b4:	ldrge	r4, [sl, -r0, lsl #10]
   191b8:			; <UNDEFINED> instruction: 0x6700e9d7
   191bc:	movwcs	lr, #2496	; 0x9c0
   191c0:	strmi	lr, [r2, #-2496]	; 0xfffff640
   191c4:	ldmib	r3, {r3, r4, r8, r9, sp, pc}^
   191c8:	ldrge	r2, [r9, #-768]	; 0xfffffd00
   191cc:	strmi	lr, [r0, #-2517]	; 0xfffff62b
   191d0:	strvs	lr, [r4, -r0, asr #19]
   191d4:	movwcs	lr, #27072	; 0x69c0
   191d8:	ldmib	r7, {r0, r1, r2, r4, r8, r9, sl, sp, pc}^
   191dc:	tstge	r8, #0, 14
   191e0:	movwcs	lr, #2515	; 0x9d3
   191e4:	strmi	lr, [r8, #-2496]	; 0xfffff640
   191e8:	ldmib	r5, {r0, r1, r2, r4, r8, sl, sp, pc}^
   191ec:	stmib	r0, {r8, sl, lr}^
   191f0:	andcs	r2, r0, #12, 6	; 0x30000000
   191f4:	stmib	r0, {r8, r9, sp}^
   191f8:	stmib	r0, {r1, r3, r8, r9, sl, sp, lr}^
   191fc:	stmib	r0, {r1, r2, r3, r8, sl, lr}^
   19200:	ldcllt	3, cr2, [r0], #72	; 0x48
   19204:	tstcs	r0, #192, 18	; 0x300000
   19208:	svclt	0x00004770
   1920c:	andhi	pc, r0, pc, lsr #7
   19210:	ldrdgt	r9, [r5, -r8]
   19214:	blgt	fef00790 <fputs@plt+0xfeefcd34>
   19218:	ldrbtcc	sp, [ip], -r7, lsl #10
   1921c:	addsvs	r2, sl, #688128	; 0xa8000
   19220:	rsbscc	sp, r0, r7, lsl sp
   19224:	cmpls	r9, sl, asr r1
   19228:			; <UNDEFINED> instruction: 0xf70e5939
   1922c:	strne	lr, [pc, #-3288]!	; 1855c <fputs@plt+0x14b00>
   19230:			; <UNDEFINED> instruction: 0xffc00b31
   19234:	ldrvs	r2, [r3, -r7, ror #12]!
   19238:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1923c:			; <UNDEFINED> instruction: 0x8eb44a87
   19240:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   19244:	blle	324a80 <fputs@plt+0x321024>
   19248:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1924c:			; <UNDEFINED> instruction: 0x47b5481d
   19250:	svclt	0x0000e700
   19254:			; <UNDEFINED> instruction: 0x4605b538
   19258:			; <UNDEFINED> instruction: 0xf7ff460c
   1925c:			; <UNDEFINED> instruction: 0xf1a5ff4f
   19260:			; <UNDEFINED> instruction: 0xf1050308
   19264:	strtmi	r0, [r1], -r8, lsr #32
   19268:	movwcc	r7, #35802	; 0x8bda
   1926c:			; <UNDEFINED> instruction: 0xf1014283
   19270:			; <UNDEFINED> instruction: 0xf8010108
   19274:	ldmhi	sl, {r3, sl, fp, sp}^
   19278:	stccs	8, cr15, [r7], {1}
   1927c:	b	13f33ec <fputs@plt+0x13ef990>
   19280:			; <UNDEFINED> instruction: 0xf8012212
   19284:	ldmdavs	sl, {r1, r2, sl, fp, sp}^
   19288:	stccs	8, cr15, [r5], {1}
   1928c:			; <UNDEFINED> instruction: 0xf80178da
   19290:	ldmdahi	sl, {r2, sl, fp, sp}^
   19294:	stccs	8, cr15, [r3], {1}
   19298:	b	13f3308 <fputs@plt+0x13ef8ac>
   1929c:			; <UNDEFINED> instruction: 0xf8012212
   192a0:	ldmdavs	sl, {r1, sl, fp, sp}
   192a4:	stccs	8, cr15, [r1], {1}
   192a8:	ldfltd	f5, [r8, #-888]!	; 0xfffffc88
   192ac:	strmi	r4, [r1], -fp, lsl #12
   192b0:	push	{r0, r1, r3, r4, r5, fp, lr}
   192b4:			; <UNDEFINED> instruction: 0x461443d0
   192b8:	blmi	eaab28 <fputs@plt+0xea70cc>
   192bc:	vqshl.s8	q2, q12, <illegal reg q7.5>
   192c0:	ldmib	r9, {r5, r7, r8, fp}^
   192c4:	adcslt	r8, r8, r0, lsl #18
   192c8:	ldmib	r7, {r0, r1, r2, r5, r8, r9, sl, sp, pc}^
   192cc:	stmiapl	r3, {r8, r9, sl, sp, lr}^
   192d0:	ldmdavs	fp, {r1, fp, sp, pc}
   192d4:			; <UNDEFINED> instruction: 0xf04f9337
   192d8:	stmib	sp, {r8, r9}^
   192dc:	vmla.i8	d8, d15, d2
   192e0:	ldmib	r9, {r4, r7, r8, fp}^
   192e4:	stmib	sp, {r8, fp, pc}^
   192e8:	strcs	r6, [r0], -r4, lsl #14
   192ec:	stmib	sp, {r8, r9, sl, sp}^
   192f0:	stmib	sp, {r2, r4, r8, r9, sl, sp, lr}^
   192f4:	vmla.i8	d8, d15, d6
   192f8:	ldmib	r9, {r7, r8, fp}^
   192fc:	stmib	sp, {r8, fp, pc}^
   19300:			; <UNDEFINED> instruction: 0xa71f6712
   19304:			; <UNDEFINED> instruction: 0x6700e9d7
   19308:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1930c:	ldmdbeq	r8!, {r0, r1, r2, r3, r9, ip, sp, lr, pc}^
   19310:	stmdbhi	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   19314:	strvs	lr, [sl, -sp, asr #19]
   19318:	ldmib	r7, {r0, r2, r3, r4, r8, r9, sl, sp, pc}^
   1931c:	stmib	sp, {r8, r9, sl, sp, lr}^
   19320:	vmla.i8	d8, d15, d12
   19324:	ldmib	r9, {r2, r4, r5, r6, r8, fp}^
   19328:	andls	r8, r1, r0, lsl #18
   1932c:	strvs	lr, [lr, -sp, asr #19]
   19330:	ldmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   19334:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   19338:	strtmi	r9, [r1], -r1, lsl #16
   1933c:			; <UNDEFINED> instruction: 0xff8af7ff
   19340:	blmi	62bbac <fputs@plt+0x628150>
   19344:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19348:	blls	df33b8 <fputs@plt+0xdef95c>
   1934c:			; <UNDEFINED> instruction: 0xf04f405a
   19350:	mrsle	r0, LR_svc
   19354:	pop	{r3, r4, r5, ip, sp, pc}
   19358:			; <UNDEFINED> instruction: 0xf7ea83d0
   1935c:	svclt	0x0000ea78
   19360:	ldrdgt	r9, [r5, -r8]
   19364:	blgt	fef008e0 <fputs@plt+0xfeefce84>
   19368:	ldrbtcc	sp, [ip], -r7, lsl #10
   1936c:	addsvs	r2, sl, #688128	; 0xa8000
   19370:	rsbscc	sp, r0, r7, lsl sp
   19374:	cmpls	r9, sl, asr r1
   19378:			; <UNDEFINED> instruction: 0xf70e5939
   1937c:	strne	lr, [pc, #-3288]!	; 186ac <fputs@plt+0x14c50>
   19380:			; <UNDEFINED> instruction: 0xffc00b31
   19384:	ldrvs	r2, [r3, -r7, ror #12]!
   19388:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1938c:			; <UNDEFINED> instruction: 0x8eb44a87
   19390:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   19394:	blle	324bd0 <fputs@plt+0x321174>
   19398:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1939c:			; <UNDEFINED> instruction: 0x47b5481d
   193a0:			; <UNDEFINED> instruction: 0x00021abc
   193a4:	andeq	r0, r0, r4, ror #4
   193a8:	andeq	r1, r2, r4, lsr sl
   193ac:	tstge	r8, #240, 8	; 0xf0000000
   193b0:	movwcs	lr, #2515	; 0x9d3
   193b4:	ldmib	r5, {r3, r4, r8, sl, sp, pc}^
   193b8:	ldrge	r4, [r9, -r0, lsl #10]
   193bc:			; <UNDEFINED> instruction: 0x6700e9d7
   193c0:	movwcs	lr, #2496	; 0x9c0
   193c4:	strmi	lr, [r2, #-2496]	; 0xfffff640
   193c8:	ldmib	r3, {r0, r1, r2, r4, r8, r9, sp, pc}^
   193cc:	ldrge	r2, [r8, #-768]	; 0xfffffd00
   193d0:	strmi	lr, [r0, #-2517]	; 0xfffff62b
   193d4:	strvs	lr, [r4, -r0, asr #19]
   193d8:	movwcs	lr, #27072	; 0x69c0
   193dc:	ldmib	r7, {r1, r2, r4, r8, r9, sl, sp, pc}^
   193e0:	tstge	r7, #0, 14
   193e4:	movwcs	lr, #2515	; 0x9d3
   193e8:	strmi	lr, [r8, #-2496]	; 0xfffff640
   193ec:	ldmib	r5, {r1, r2, r4, r8, sl, sp, pc}^
   193f0:	stmib	r0, {r8, sl, lr}^
   193f4:	andcs	r2, r0, #12, 6	; 0x30000000
   193f8:	stmib	r0, {r8, r9, sp}^
   193fc:	stmib	r0, {r1, r3, r8, r9, sl, sp, lr}^
   19400:	stmib	r0, {r1, r2, r3, r8, sl, lr}^
   19404:	ldcllt	3, cr2, [r0], #72	; 0x48
   19408:	tstcs	r0, #192, 18	; 0x300000
   1940c:	svclt	0x00004770
   19410:	vtbl.8	d12, {d12-d13}, d8
   19414:	bvs	292db8 <fputs@plt+0x28f35c>
   19418:	strbhi	sl, [sl], #1851	; 0x73b
   1941c:	bllt	1a04e38 <fputs@plt+0x1a013dc>
   19420:	vcmla.f32	d15, d4, d27[0], #90
   19424:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   19428:	svcpl	0x001d36f1
   1942c:	strbge	pc, [pc, #-1338]	; 18efa <fputs@plt+0x1549e>	; <UNPREDICTABLE>
   19430:	sfmge	f0, 3, [r6, #836]!	; 0x344
   19434:	tstpl	lr, pc, ror r2
   19438:	blcs	fb44bc <fputs@plt+0xfb0a60>
   1943c:	blls	173674 <fputs@plt+0x16fc18>
   19440:	blx	10889f6 <fputs@plt+0x1084f9a>
   19444:	svcne	0x0083d9ab
   19448:	cmnne	lr, #1073741854	; 0x4000001e
   1944c:	blpl	ff84c8b8 <fputs@plt+0xff848e5c>
   19450:	svclt	0x0000e600
   19454:			; <UNDEFINED> instruction: 0x4605b538
   19458:			; <UNDEFINED> instruction: 0xf7ff460c
   1945c:			; <UNDEFINED> instruction: 0xf1a5fe4f
   19460:			; <UNDEFINED> instruction: 0xf1050308
   19464:			; <UNDEFINED> instruction: 0x46210038
   19468:	movwcc	r7, #35802	; 0x8bda
   1946c:			; <UNDEFINED> instruction: 0xf1014283
   19470:			; <UNDEFINED> instruction: 0xf8010108
   19474:	ldmhi	sl, {r3, sl, fp, sp}^
   19478:	stccs	8, cr15, [r7], {1}
   1947c:	b	13f35ec <fputs@plt+0x13efb90>
   19480:			; <UNDEFINED> instruction: 0xf8012212
   19484:	ldmdavs	sl, {r1, r2, sl, fp, sp}^
   19488:	stccs	8, cr15, [r5], {1}
   1948c:			; <UNDEFINED> instruction: 0xf80178da
   19490:	ldmdahi	sl, {r2, sl, fp, sp}^
   19494:	stccs	8, cr15, [r3], {1}
   19498:	b	13f3508 <fputs@plt+0x13efaac>
   1949c:			; <UNDEFINED> instruction: 0xf8012212
   194a0:	ldmdavs	sl, {r1, sl, fp, sp}
   194a4:	stccs	8, cr15, [r1], {1}
   194a8:	ldfltd	f5, [r8, #-888]!	; 0xfffffc88
   194ac:	strmi	r4, [r1], -fp, lsl #12
   194b0:	push	{r0, r1, r3, r4, r5, fp, lr}
   194b4:			; <UNDEFINED> instruction: 0x461443d0
   194b8:	blmi	eaad28 <fputs@plt+0xea72cc>
   194bc:	vqshl.s8	q2, q12, <illegal reg q7.5>
   194c0:	ldmib	r9, {r5, r7, r8, fp}^
   194c4:	adcslt	r8, r8, r0, lsl #18
   194c8:	ldmib	r7, {r0, r1, r2, r5, r8, r9, sl, sp, pc}^
   194cc:	stmiapl	r3, {r8, r9, sl, sp, lr}^
   194d0:	ldmdavs	fp, {r1, fp, sp, pc}
   194d4:			; <UNDEFINED> instruction: 0xf04f9337
   194d8:	stmib	sp, {r8, r9}^
   194dc:	vmla.i8	d8, d15, d2
   194e0:	ldmib	r9, {r4, r7, r8, fp}^
   194e4:	stmib	sp, {r8, fp, pc}^
   194e8:	strcs	r6, [r0], -r4, lsl #14
   194ec:	stmib	sp, {r8, r9, sl, sp}^
   194f0:	stmib	sp, {r2, r4, r8, r9, sl, sp, lr}^
   194f4:	vmla.i8	d8, d15, d6
   194f8:	ldmib	r9, {r7, r8, fp}^
   194fc:	stmib	sp, {r8, fp, pc}^
   19500:			; <UNDEFINED> instruction: 0xa71f6712
   19504:			; <UNDEFINED> instruction: 0x6700e9d7
   19508:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1950c:	ldmdbeq	r8!, {r0, r1, r2, r3, r9, ip, sp, lr, pc}^
   19510:	stmdbhi	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   19514:	strvs	lr, [sl, -sp, asr #19]
   19518:	ldmib	r7, {r0, r2, r3, r4, r8, r9, sl, sp, pc}^
   1951c:	stmib	sp, {r8, r9, sl, sp, lr}^
   19520:	vmla.i8	d8, d15, d12
   19524:	ldmib	r9, {r2, r4, r5, r6, r8, fp}^
   19528:	andls	r8, r1, r0, lsl #18
   1952c:	strvs	lr, [lr, -sp, asr #19]
   19530:	ldmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   19534:	stc2	7, cr15, [lr, #1020]	; 0x3fc
   19538:	strtmi	r9, [r1], -r1, lsl #16
   1953c:			; <UNDEFINED> instruction: 0xff8af7ff
   19540:	blmi	62bdac <fputs@plt+0x628350>
   19544:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19548:	blls	df35b8 <fputs@plt+0xdefb5c>
   1954c:			; <UNDEFINED> instruction: 0xf04f405a
   19550:	mrsle	r0, LR_svc
   19554:	pop	{r3, r4, r5, ip, sp, pc}
   19558:			; <UNDEFINED> instruction: 0xf7ea83d0
   1955c:	svclt	0x0000e978
   19560:	vtbl.8	d12, {d12-d13}, d8
   19564:	bvs	292f08 <fputs@plt+0x28f4ac>
   19568:	strbhi	sl, [sl], #1851	; 0x73b
   1956c:	bllt	1a04f88 <fputs@plt+0x1a0152c>
   19570:	vcmla.f32	d15, d4, d27[0], #90
   19574:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   19578:	svcpl	0x001d36f1
   1957c:	strbge	pc, [pc, #-1338]	; 1904a <fputs@plt+0x155ee>	; <UNPREDICTABLE>
   19580:	sfmge	f0, 3, [r6, #836]!	; 0x344
   19584:	tstpl	lr, pc, ror r2
   19588:	blcs	fb460c <fputs@plt+0xfb0bb0>
   1958c:	blls	1737c4 <fputs@plt+0x16fd68>
   19590:	blx	1088b46 <fputs@plt+0x10850ea>
   19594:	svcne	0x0083d9ab
   19598:	cmnne	lr, #1073741854	; 0x4000001e
   1959c:	blpl	ff84ca08 <fputs@plt+0xff848fac>
   195a0:			; <UNDEFINED> instruction: 0x000218bc
   195a4:	andeq	r0, r0, r4, ror #4
   195a8:	andeq	r1, r2, r4, lsr r8
   195ac:	addsmi	r6, r8, #64, 16	; 0x400000
   195b0:	strlt	sp, [r8, #-3079]	; 0xfffff3f9
   195b4:	stmdavs	fp, {r3, r9, sl, lr}
   195b8:			; <UNDEFINED> instruction: 0xf7ea6013
   195bc:	andcs	lr, r0, r6, lsl r8
   195c0:			; <UNDEFINED> instruction: 0xf04fbd08
   195c4:			; <UNDEFINED> instruction: 0x477030ff
   195c8:	addsmi	r6, r8, #64, 16	; 0x400000
   195cc:	strlt	sp, [r8, #-3079]	; 0xfffff3f9
   195d0:	stmdahi	fp, {r3, r9, sl, lr}
   195d4:			; <UNDEFINED> instruction: 0xf7ea8013
   195d8:	andcs	lr, r0, r8, lsl #16
   195dc:			; <UNDEFINED> instruction: 0xf04fbd08
   195e0:			; <UNDEFINED> instruction: 0x477030ff
   195e4:			; <UNDEFINED> instruction: 0x460cb510
   195e8:	ldrmi	r6, [r1], -r0, lsr #16
   195ec:			; <UNDEFINED> instruction: 0xf7f1461a
   195f0:	strmi	pc, [r3], -r3, asr #17
   195f4:	eorvs	r2, r3, r0
   195f8:	svclt	0x0000bd10
   195fc:	andcs	fp, r4, r0, lsl r5
   19600:			; <UNDEFINED> instruction: 0xf7ea460c
   19604:	andcs	lr, r0, #12, 18	; 0x30000
   19608:	ldrmi	r4, [r0], -r3, lsl #12
   1960c:	andsvs	r6, sl, r3, lsr #32
   19610:	svclt	0x0000bd10
   19614:	andcs	fp, r2, r0, lsl r5
   19618:			; <UNDEFINED> instruction: 0xf7ea460c
   1961c:	andcs	lr, r0, #0, 18
   19620:	ldrmi	r4, [r0], -r3, lsl #12
   19624:	andshi	r6, sl, r3, lsr #32
   19628:	svclt	0x0000bd10
   1962c:			; <UNDEFINED> instruction: 0x460cb510
   19630:	ldrmi	r8, [r1], -r0, lsr #16
   19634:			; <UNDEFINED> instruction: 0xf7fb461a
   19638:	strmi	pc, [r3], -r1, lsl #24
   1963c:	eorhi	r2, r3, r0
   19640:	svclt	0x0000bd10
   19644:	addlt	fp, r2, r0, lsl r5
   19648:	addsmi	r6, ip, #68, 16	; 0x440000
   1964c:	strmi	sp, [r8], -sl, lsl #24
   19650:	andls	r4, r1, r1, lsl r6
   19654:	mrc2	7, 7, pc, cr14, cr15, {7}
   19658:			; <UNDEFINED> instruction: 0xf7e99801
   1965c:	andcs	lr, r0, r6, asr #31
   19660:	ldclt	0, cr11, [r0, #-8]
   19664:	rscscc	pc, pc, pc, asr #32
   19668:	svclt	0x0000e7fa
   1966c:	ldrmi	r4, [r1], -r8, lsl #12
   19670:	ldrmi	fp, [sl], -r8, lsl #10
   19674:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   19678:	stclt	0, cr2, [r8, #-0]
   1967c:	sbcscs	fp, r0, r8, lsr r5
   19680:			; <UNDEFINED> instruction: 0xf7ea460c
   19684:	strmi	lr, [r5], -ip, asr #17
   19688:	mrc2	7, 4, pc, cr0, cr15, {7}
   1968c:	eorvs	r2, r5, r0
   19690:	svclt	0x0000bd38
   19694:	addlt	fp, r2, r0, lsl r5
   19698:	addsmi	r6, ip, #68, 16	; 0x440000
   1969c:	strmi	sp, [r8], -sl, lsl #24
   196a0:	andls	r4, r1, r1, lsl r6
   196a4:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
   196a8:			; <UNDEFINED> instruction: 0xf7e99801
   196ac:	mulcs	r0, lr, pc	; <UNPREDICTABLE>
   196b0:	ldclt	0, cr11, [r0, #-8]
   196b4:	rscscc	pc, pc, pc, asr #32
   196b8:	svclt	0x0000e7fa
   196bc:	ldrmi	r4, [r1], -r8, lsl #12
   196c0:	ldrmi	fp, [sl], -r8, lsl #10
   196c4:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
   196c8:	stclt	0, cr2, [r8, #-0]
   196cc:	sbcscs	fp, r0, r8, lsr r5
   196d0:			; <UNDEFINED> instruction: 0xf7ea460c
   196d4:	strmi	lr, [r5], -r4, lsr #17
   196d8:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   196dc:	eorvs	r2, r5, r0
   196e0:	svclt	0x0000bd38
   196e4:	addlt	fp, r2, r0, lsl r5
   196e8:	addsmi	r6, ip, #68, 16	; 0x440000
   196ec:	strmi	sp, [r8], -sl, lsl #24
   196f0:	andls	r4, r1, r1, lsl r6
   196f4:	ldc2	7, cr15, [r2], #1016	; 0x3f8
   196f8:			; <UNDEFINED> instruction: 0xf7e99801
   196fc:	andcs	lr, r0, r6, ror pc
   19700:	ldclt	0, cr11, [r0, #-8]
   19704:	rscscc	pc, pc, pc, asr #32
   19708:	svclt	0x0000e7fa
   1970c:	ldrmi	r4, [r1], -r8, lsl #12
   19710:	ldrmi	fp, [sl], -r8, lsl #10
   19714:	ldc2	7, cr15, [lr], {254}	; 0xfe
   19718:	stclt	0, cr2, [r8, #-0]
   1971c:	rsbcs	fp, r8, r8, lsr r5
   19720:			; <UNDEFINED> instruction: 0xf7ea460c
   19724:			; <UNDEFINED> instruction: 0x4605e87c
   19728:	stc2l	7, cr15, [r8], #-1016	; 0xfffffc08
   1972c:	eorvs	r2, r5, r0
   19730:	svclt	0x0000bd38
   19734:	addlt	fp, r2, r0, lsl r5
   19738:	addsmi	r6, ip, #68, 16	; 0x440000
   1973c:	strmi	sp, [r8], -sl, lsl #24
   19740:	andls	r4, r1, r1, lsl r6
   19744:	stc2	7, cr15, [r8], #-1008	; 0xfffffc10
   19748:			; <UNDEFINED> instruction: 0xf7e99801
   1974c:	andcs	lr, r0, lr, asr #30
   19750:	ldclt	0, cr11, [r0, #-8]
   19754:	rscscc	pc, pc, pc, asr #32
   19758:	svclt	0x0000e7fa
   1975c:	ldrmi	r4, [r1], -r8, lsl #12
   19760:	ldrmi	fp, [sl], -r8, lsl #10
   19764:	ldc2	7, cr15, [r4], {252}	; 0xfc
   19768:	stclt	0, cr2, [r8, #-0]
   1976c:	subscs	fp, ip, r8, lsr r5
   19770:			; <UNDEFINED> instruction: 0xf7ea460c
   19774:			; <UNDEFINED> instruction: 0x4605e854
   19778:	blx	ffb57772 <fputs@plt+0xffb53d16>
   1977c:	eorvs	r2, r5, r0
   19780:	svclt	0x0000bd38
   19784:			; <UNDEFINED> instruction: 0x4606b5f8
   19788:	strmi	r4, [pc], -fp, lsl #26
   1978c:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
   19790:	ldrtmi	r6, [r0], -r9, lsr #16
   19794:			; <UNDEFINED> instruction: 0xf7ea351c
   19798:			; <UNDEFINED> instruction: 0xb128e938
   1979c:	cfstrscs	mvf3, [r6], {1}
   197a0:			; <UNDEFINED> instruction: 0xf06fd1f6
   197a4:	ldcllt	0, cr0, [r8, #368]!	; 0x170
   197a8:	andscs	r4, ip, #4, 22	; 0x1000
   197ac:	blx	aa9a2 <fputs@plt+0xa6f46>
   197b0:	eorsvs	r3, ip, r4, lsl #8
   197b4:	svclt	0x0000bdf8
   197b8:	andeq	r2, r2, sl, lsl #4
   197bc:	andeq	r2, r2, ip, ror #3
   197c0:	strdlt	fp, [r3], r0
   197c4:	strmi	r4, [r6], -pc, lsl #24
   197c8:	strcs	r4, [r0, #-1551]	; 0xfffff9f1
   197cc:	tstls	r1, ip, ror r4
   197d0:			; <UNDEFINED> instruction: 0xf8543410
   197d4:			; <UNDEFINED> instruction: 0x46301c10
   197d8:	ldmdb	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   197dc:	stmdavs	r3!, {r3, r8, fp, ip, sp, pc}
   197e0:	strcc	fp, [r1, #-2363]	; 0xfffff6c5
   197e4:	cfstrscs	mvf3, [r6, #-112]	; 0xffffff90
   197e8:			; <UNDEFINED> instruction: 0xf06fd1f3
   197ec:	andlt	r0, r3, ip, asr r0
   197f0:	blmi	188fb8 <fputs@plt+0x18555c>
   197f4:	ldrbtmi	r2, [fp], #-540	; 0xfffffde4
   197f8:	strcc	pc, [r5, #-2818]	; 0xfffff4fe
   197fc:	andlt	r6, r3, sp, lsr r0
   19800:	svclt	0x0000bdf0
   19804:	andeq	r2, r2, ip, asr #3
   19808:	andeq	r2, r2, r2, lsr #3
   1980c:	svclt	0x0018380b
   19810:	ldrbmi	r2, [r0, -r1]!
   19814:	vst2.8	{d22-d23}, [pc], r3
   19818:	vmlal.s<illegal width 8>	q10, d10, d1[7]
   1981c:			; <UNDEFINED> instruction: 0xf02312ac
   19820:	bne	fe61a824 <fputs@plt+0xfe616dc8>
   19824:			; <UNDEFINED> instruction: 0xf04fbf18
   19828:			; <UNDEFINED> instruction: 0x477030ff
   1982c:			; <UNDEFINED> instruction: 0x4604b510
   19830:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   19834:	stmda	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19838:	stmdavs	r2!, {r4, r8, fp, lr}
   1983c:	ldrbtmi	r2, [r9], #-1
   19840:	cdp	7, 4, cr15, cr2, cr9, {7}
   19844:	stmdavs	r2!, {r1, r2, r3, r8, fp, lr}^
   19848:	ldrbtmi	r2, [r9], #-1
   1984c:	cdp	7, 3, cr15, cr12, cr9, {7}
   19850:	stmiavs	r2!, {r2, r3, r8, fp, lr}
   19854:	ldrbtmi	r2, [r9], #-1
   19858:	cdp	7, 3, cr15, cr6, cr9, {7}
   1985c:	stmiavs	r2!, {r1, r3, r8, fp, lr}^
   19860:	ldrbtmi	r2, [r9], #-1
   19864:	cdp	7, 3, cr15, cr0, cr9, {7}
   19868:	stmdbvs	r2!, {r3, r8, fp, lr}
   1986c:	pop	{r0, sp}
   19870:	ldrbtmi	r4, [r9], #-16
   19874:	cdplt	7, 2, cr15, cr6, cr9, {7}
   19878:	andeq	lr, r0, r6, lsl r6
   1987c:	andeq	lr, r0, lr, lsr #12
   19880:	andeq	lr, r0, r6, lsr r6
   19884:	andeq	lr, r0, lr, lsr r6
   19888:	andeq	lr, r0, r6, asr #12
   1988c:	andeq	lr, r0, sl, asr #12
   19890:	cfldr32mi	mvfx11, [r3], {56}	; 0x38
   19894:	orrslt	r4, r8, ip, ror r4
   19898:	ldmdavc	fp, {r0, r1, sl, fp, sp, lr}
   1989c:	stmdavs	r3, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
   198a0:	stmdblt	fp!, {r1, r7, fp, sp, lr}
   198a4:	stmibvs	r0, {r1, r3, r4, r5, r8, fp, ip, sp, pc}^
   198a8:	svclt	0x00183800
   198ac:	ldclt	0, cr2, [r8, #-4]!
   198b0:	andcs	fp, r1, sl, lsl #2
   198b4:	stmdbvs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   198b8:	rscsle	r2, r4, r0, lsl #22
   198bc:	ldrb	r2, [r9, r1]!
   198c0:	rscscc	pc, pc, pc, asr #32
   198c4:	stcmi	13, cr11, [r7, #-224]	; 0xffffff20
   198c8:	stfvss	f2, [r3, #-4]
   198cc:	stmdbpl	r0!, {r1, r2, r9, fp, lr}^
   198d0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   198d4:	svc	0x00cef7e9
   198d8:	rscscc	pc, pc, pc, asr #32
   198dc:	svclt	0x0000bd38
   198e0:	andeq	r1, r2, r4, ror #9
   198e4:	andeq	r0, r0, ip, ror #4
   198e8:	andeq	lr, r0, r0, lsl #12
   198ec:	mvnsmi	lr, sp, lsr #18
   198f0:	bmi	72b338 <fputs@plt+0x7278dc>
   198f4:	blmi	745b0c <fputs@plt+0x7420b0>
   198f8:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   198fc:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx15
   19900:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
   19904:	movwls	r6, #14363	; 0x381b
   19908:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1990c:	stm	r8, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19910:	stmdbge	r2, {r8, r9, sp}
   19914:			; <UNDEFINED> instruction: 0x46052210
   19918:	eorvs	r4, fp, r0, lsr #12
   1991c:	cdp	7, 10, cr15, cr6, cr9, {7}
   19920:	ldmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
   19924:	adcmi	r9, r3, #2048	; 0x800
   19928:	bmi	48d960 <fputs@plt+0x489f04>
   1992c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   19930:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19934:	subsmi	r9, sl, r3, lsl #22
   19938:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1993c:	andlt	sp, r4, r0, lsl r1
   19940:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19944:	ldrtmi	r4, [fp], -fp, lsl #16
   19948:	tstcs	r1, fp, lsl #20
   1994c:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
   19950:	strhi	lr, [r0], #-2509	; 0xfffff633
   19954:			; <UNDEFINED> instruction: 0xf7e96800
   19958:	andcs	lr, r1, lr, lsl #31
   1995c:	ldmda	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19960:	svc	0x0074f7e9
   19964:	andeq	r1, r2, lr, ror r4
   19968:	andeq	r0, r0, r4, ror #4
   1996c:	andeq	r1, r2, r6, ror r4
   19970:	andeq	r1, r2, sl, asr #8
   19974:	andeq	r0, r0, ip, ror #4
   19978:	andeq	r8, r0, r6, ror #15
   1997c:	svcmi	0x00f0e92d
   19980:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   19984:	bmi	ff07c59c <fputs@plt+0xff078b40>
   19988:	ldrdls	pc, [r0], #-131	; 0xffffff7d
   1998c:	ldrbtmi	r4, [sl], #-3008	; 0xfffff440
   19990:	addlt	r4, sp, r0, asr #19
   19994:	strbmi	r4, [r8], -r0, asr #25
   19998:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   1999c:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   199a0:			; <UNDEFINED> instruction: 0xf04f930b
   199a4:	movwcs	r0, #768	; 0x300
   199a8:	movwls	r9, #29701	; 0x7405
   199ac:	cdp	7, 7, cr15, cr2, cr9, {7}
   199b0:	tstvs	r0, r6, lsl #10	; <UNPREDICTABLE>
   199b4:	rscscs	r4, pc, #53477376	; 0x3300000
   199b8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   199bc:	cmphi	r5, r0	; <UNPREDICTABLE>
   199c0:	blcs	979d4 <fputs@plt+0x93f78>
   199c4:	mvnsle	r4, fp, lsl #5
   199c8:			; <UNDEFINED> instruction: 0xf44f4bb4
   199cc:	vqdmull.s<illegal width 8>	q10, d10, d1[7]
   199d0:	strcs	r1, [r0, -ip, lsr #23]
   199d4:	cmpcc	r4, #2063597568	; 0x7b000000
   199d8:	bcc	fe455204 <fputs@plt+0xfe4517a8>
   199dc:	vmla.f64	d10, d8, d10
   199e0:	blge	1e8228 <fputs@plt+0x1e47cc>
   199e4:	bcc	fe45520c <fputs@plt+0xfe4517b0>
   199e8:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
   199ec:	bcc	455218 <fputs@plt+0x4517bc>
   199f0:	ssatmi	r4, #20, fp, asr #12
   199f4:	mrc	6, 0, r4, cr8, cr14, {0}
   199f8:			; <UNDEFINED> instruction: 0x46531a10
   199fc:	beq	fe455264 <fputs@plt+0xfe451808>
   19a00:			; <UNDEFINED> instruction: 0xf7e9220a
   19a04:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   19a08:	rscshi	pc, sp, r0, asr #6
   19a0c:	bne	455278 <fputs@plt+0x45181c>
   19a10:	stmdals	r7, {r3, r9, fp, sp, pc}
   19a14:			; <UNDEFINED> instruction: 0xf7e93701
   19a18:	stmdacs	r0, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   19a1c:	movwcs	sp, #235	; 0xeb
   19a20:	ldrmi	sl, [r8], r9, lsl #24
   19a24:	ldrtmi	r9, [r3], -r3, lsl #6
   19a28:			; <UNDEFINED> instruction: 0x469a4656
   19a2c:	ldmibmi	sp, {r0, r1, r2, ip, pc}
   19a30:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   19a34:	svc	0x0054f7e9
   19a38:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19a3c:	stmdavc	r3, {r2, r3, r4, r5, ip, lr, pc}
   19a40:	eorsle	r2, r9, r3, lsr #22
   19a44:	svceq	0x0000f1b8
   19a48:	sbcshi	pc, r0, r0
   19a4c:	svceq	0x0001f1b8
   19a50:			; <UNDEFINED> instruction: 0xf108d036
   19a54:	andcs	r0, r0, r1, lsl #16
   19a58:	strb	r9, [r8, r7]!
   19a5c:			; <UNDEFINED> instruction: 0x46024992
   19a60:	beq	fe4552cc <fputs@plt+0xfe451870>
   19a64:			; <UNDEFINED> instruction: 0xf7f14479
   19a68:	mcrrne	12, 0, pc, r3, cr15	; <UNPREDICTABLE>
   19a6c:	andeq	pc, r0, fp, asr #17
   19a70:	rscshi	pc, r4, r0
   19a74:	ldrbmi	r4, [r0], #-2957	; 0xfffff473
   19a78:	andeq	pc, r0, fp, asr #17
   19a7c:	ldrbtmi	r2, [fp], #-0
   19a80:	bcs	73af0 <fputs@plt+0x70094>
   19a84:			; <UNDEFINED> instruction: 0xf0404622
   19a88:	stmibmi	r9, {r4, r6, r7, pc}
   19a8c:	ldrbtmi	r9, [r9], #-7
   19a90:	svc	0x0026f7e9
   19a94:	stmdavc	r3, {r7, r8, ip, sp, pc}
   19a98:	andle	r2, sp, r3, lsr #22
   19a9c:	strcs	r4, [r0, #-2437]	; 0xfffff67b
   19aa0:	strtmi	r4, [r2], -r8, lsr #12
   19aa4:	strls	r4, [r7, #-1145]	; 0xfffffb87
   19aa8:			; <UNDEFINED> instruction: 0xf7e99104
   19aac:	stmdbls	r4, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   19ab0:	stmdavc	r3, {r4, r8, ip, sp, pc}
   19ab4:	teqle	sl, r3, lsr #22
   19ab8:	ssatmi	r4, #19, r3, asr #12
   19abc:			; <UNDEFINED> instruction: 0xe79a461e
   19ac0:	blcc	806d4 <fputs@plt+0x7cc78>
   19ac4:	vqdmulh.s<illegal width 8>	d2, d0, d5
   19ac8:	andge	r8, r2, #221	; 0xdd
   19acc:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   19ad0:			; <UNDEFINED> instruction: 0x4710441a
   19ad4:			; <UNDEFINED> instruction: 0xffffff89
   19ad8:	andeq	r0, r0, r1, lsl #2
   19adc:	andeq	r0, r0, r9, ror #1
   19ae0:	andeq	r0, r0, sp, lsl #1
   19ae4:	andeq	r0, r0, r5, ror r0
   19ae8:	andeq	r0, r0, r9, lsl r0
   19aec:	ldrtmi	r4, [sl], -r9, asr #12
   19af0:	mrc2	7, 7, pc, cr12, cr15, {7}
   19af4:	ldrdhi	pc, [r0, #143]	; 0x8f
   19af8:	ldrbtmi	r2, [r8], #1280	; 0x500
   19afc:			; <UNDEFINED> instruction: 0xf8cb4641
   19b00:			; <UNDEFINED> instruction: 0x46280014
   19b04:	strls	r4, [r7, #-1570]	; 0xfffff9de
   19b08:	cdp	7, 14, cr15, cr10, cr9, {7}
   19b0c:	sbcsle	r2, r3, r0, lsl #16
   19b10:	blcs	8f7b24 <fputs@plt+0x8f40c8>
   19b14:			; <UNDEFINED> instruction: 0x4622d0d0
   19b18:	strtmi	r4, [r8], -r1, asr #12
   19b1c:			; <UNDEFINED> instruction: 0xf7e99507
   19b20:	stmdacs	r0, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
   19b24:	stmdavc	r3, {r3, r6, r7, ip, lr, pc}
   19b28:	sbcle	r2, r5, r3, lsr #22
   19b2c:	strtmi	r4, [r8], -r1, asr #12
   19b30:	strls	r4, [r7, #-1570]	; 0xfffff9de
   19b34:	cdp	7, 13, cr15, cr4, cr9, {7}
   19b38:	adcsle	r2, sp, r0, lsl #16
   19b3c:	blcs	8f7b50 <fputs@plt+0x8f40f4>
   19b40:			; <UNDEFINED> instruction: 0xf04fd0ba
   19b44:	str	r0, [r4, r4, lsl #16]
   19b48:	ldrtmi	r4, [sl], -r9, asr #12
   19b4c:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   19b50:	ldrdhi	pc, [r8, #-143]!	; 0xffffff71
   19b54:	ldrbtmi	r2, [r8], #1280	; 0x500
   19b58:			; <UNDEFINED> instruction: 0xf8cb4641
   19b5c:	bfi	r0, r0, #0, #17
   19b60:			; <UNDEFINED> instruction: 0x4649463a
   19b64:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   19b68:	ldrsbhi	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   19b6c:	strtmi	r2, [r2], -r0, lsl #10
   19b70:	strls	r4, [r7, #-1272]	; 0xfffffb08
   19b74:			; <UNDEFINED> instruction: 0xf8cb4641
   19b78:	strtmi	r0, [r8], -ip
   19b7c:	cdp	7, 11, cr15, cr0, cr9, {7}
   19b80:	addsle	r2, r9, r0, lsl #16
   19b84:	blcs	8f7b98 <fputs@plt+0x8f413c>
   19b88:			; <UNDEFINED> instruction: 0x4622d096
   19b8c:	strtmi	r4, [r8], -r1, asr #12
   19b90:			; <UNDEFINED> instruction: 0xf7e99507
   19b94:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
   19b98:	stmdavc	r3, {r1, r2, r3, r7, ip, lr, pc}
   19b9c:	addle	r2, fp, r3, lsr #22
   19ba0:	strtmi	r4, [r8], -r1, asr #12
   19ba4:	strls	r4, [r7, #-1570]	; 0xfffff9de
   19ba8:	cdp	7, 9, cr15, cr10, cr9, {7}
   19bac:	addle	r2, r3, r0, lsl #16
   19bb0:	blcs	8f7bc4 <fputs@plt+0x8f4168>
   19bb4:			; <UNDEFINED> instruction: 0xf8ddd080
   19bb8:	strb	r8, [sl, -ip]
   19bbc:	ldrtmi	r4, [sl], -r9, asr #12
   19bc0:	mrc2	7, 4, pc, cr4, cr15, {7}
   19bc4:	ldrsbthi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   19bc8:	ldrbtmi	r2, [r8], #1280	; 0x500
   19bcc:			; <UNDEFINED> instruction: 0xf8cb4641
   19bd0:	ldr	r0, [r6, r8]
   19bd4:	ldrtmi	r4, [sl], -r9, asr #12
   19bd8:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   19bdc:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   19be0:	ldrbtmi	r2, [r8], #1280	; 0x500
   19be4:			; <UNDEFINED> instruction: 0xf8cb4641
   19be8:	str	r0, [sl, r4]
   19bec:	ldmdbmi	r7!, {r1, r9, sl, lr}
   19bf0:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
   19bf4:			; <UNDEFINED> instruction: 0xf7f14478
   19bf8:	vmlsne.f64	d15, d3, d7
   19bfc:	blle	7be810 <fputs@plt+0x7badb4>
   19c00:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19c04:	ldrbmi	lr, [r0], -r7, lsr #14
   19c08:	mcrr	7, 14, pc, r4, cr9	; <UNPREDICTABLE>
   19c0c:	blmi	82c4d8 <fputs@plt+0x828a7c>
   19c10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19c14:	blls	2f3c84 <fputs@plt+0x2f0228>
   19c18:			; <UNDEFINED> instruction: 0xf04f405a
   19c1c:			; <UNDEFINED> instruction: 0xd1220300
   19c20:	ldc	0, cr11, [sp], #52	; 0x34
   19c24:	pop	{r2, r8, r9, fp, pc}
   19c28:	stmdbmi	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c2c:	ldrbtmi	r6, [r9], #-24	; 0xffffffe8
   19c30:			; <UNDEFINED> instruction: 0xf7e99007
   19c34:	stmdacs	r0, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
   19c38:	svcge	0x002df47f
   19c3c:	bmi	a13934 <fputs@plt+0xa0fed8>
   19c40:	stmdami	r7!, {r0, r1, r3, r6, r9, sl, lr}
   19c44:	cfstrsls	mvf4, [r5], {122}	; 0x7a
   19c48:	stmdapl	r0!, {r0, r8, sp}
   19c4c:	strvc	lr, [r0, #-2509]	; 0xfffff633
   19c50:			; <UNDEFINED> instruction: 0xf7e96800
   19c54:	andcs	lr, r1, r0, lsl lr
   19c58:	cdp	7, 13, cr15, cr12, cr9, {7}
   19c5c:	strbmi	r4, [fp], -r1, lsr #20
   19c60:	ldrbtmi	r4, [sl], #-2079	; 0xfffff7e1
   19c64:			; <UNDEFINED> instruction: 0xf7e9e7ef
   19c68:	stcls	13, cr14, [r5], {242}	; 0xf2
   19c6c:	ldmdami	ip, {r0, r1, r3, r6, r9, sl, lr}
   19c70:	bmi	76207c <fputs@plt+0x75e620>
   19c74:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
   19c78:			; <UNDEFINED> instruction: 0xf7e96800
   19c7c:	strdcs	lr, [r1], -ip
   19c80:	cdp	7, 12, cr15, cr8, cr9, {7}
   19c84:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19c88:	svclt	0x0000e6e5
   19c8c:	andeq	r1, r2, sl, ror #7
   19c90:	andeq	r0, r0, r4, ror #4
   19c94:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   19c98:	ldrdeq	r1, [r2], -ip
   19c9c:	andeq	r2, r2, r0, ror r0
   19ca0:	andeq	r8, r0, r6, lsl #14
   19ca4:	andeq	r8, r0, r2, asr #13
   19ca8:	ldrdeq	lr, [r0], -r4
   19cac:	andeq	r1, r2, r2, asr #31
   19cb0:	andeq	r8, r0, r6, ror #12
   19cb4:	andeq	r8, r0, r0, asr r6
   19cb8:	strdeq	r8, [r0], -sl
   19cbc:	muleq	r0, lr, r5
   19cc0:	andeq	r8, r0, r4, lsl #11
   19cc4:	andeq	r8, r0, sl, lsr #10
   19cc8:	andeq	r8, r0, r2, lsl r5
   19ccc:	andeq	lr, r0, r2, lsr r3
   19cd0:	andeq	r1, r2, r0, asr lr
   19cd4:	andeq	r1, r2, r8, ror #2
   19cd8:	andeq	r8, r0, r6, asr #9
   19cdc:	andeq	r8, r0, r8, asr #9
   19ce0:	andeq	r0, r0, ip, ror #4
   19ce4:	strdeq	lr, [r0], -r2
   19ce8:	andeq	fp, r0, r2, asr r3
   19cec:	svcvs	0x000cf5b1
   19cf0:	blvs	fe10e9a0 <fputs@plt+0xfe10af44>
   19cf4:	mcrrvs	11, 4, fp, r3, cr3
   19cf8:	bvs	c89cc <fputs@plt+0xc4f70>
   19cfc:	msrpl	SPSR_sx, #1342177284	; 0x50000004
   19d00:	orrscs	pc, r9, #211812352	; 0xca00000
   19d04:			; <UNDEFINED> instruction: 0xd11f429a
   19d08:			; <UNDEFINED> instruction: 0xf6446a42
   19d0c:			; <UNDEFINED> instruction: 0xf6c56358
   19d10:	addsmi	r0, sl, #76, 6	; 0x30000001
   19d14:	ldrtlt	sp, [r0], #-280	; 0xfffffee8
   19d18:			; <UNDEFINED> instruction: 0x33bef24a
   19d1c:	vmull.s<illegal width 8>	q11, d16, d0[1]
   19d20:	bvs	fe0a2cbc <fputs@plt+0xfe09f260>
   19d24:	strtmi	r6, [r2], #-2817	; 0xfffff4ff
   19d28:	ldrmi	r6, [r3], #-2885	; 0xfffff4bb
   19d2c:	strmi	r6, [fp], #-3012	; 0xfffff43c
   19d30:	strtmi	r6, [fp], #-3073	; 0xfffff3ff
   19d34:	strtmi	r6, [r3], #-3202	; 0xfffff37e
   19d38:	cfldrslt	mvf4, [r0], #-44	; 0xffffffd4
   19d3c:	bne	42aca4 <fputs@plt+0x427248>
   19d40:			; <UNDEFINED> instruction: 0xf04fbf18
   19d44:			; <UNDEFINED> instruction: 0x477030ff
   19d48:	rscscc	pc, pc, pc, asr #32
   19d4c:	svclt	0x00004770
   19d50:	svclt	0x0018381a
   19d54:	ldrbmi	r2, [r0, -r1]!
   19d58:	ldrbmi	lr, [r0, sp, lsr #18]!
   19d5c:	mrrcmi	0, 9, fp, sp, cr14
   19d60:	bmi	176b580 <fputs@plt+0x1767b24>
   19d64:	svcmi	0x005d447c
   19d68:	ldrbtmi	r5, [pc], #-2210	; 19d70 <fputs@plt+0x16314>
   19d6c:	andsls	r6, sp, #1179648	; 0x120000
   19d70:	andeq	pc, r0, #79	; 0x4f
   19d74:			; <UNDEFINED> instruction: 0xf04fb320
   19d78:			; <UNDEFINED> instruction: 0xf50034ff
   19d7c:	strmi	r6, [r2], -r0, lsl #10
   19d80:	rsbpl	pc, r6, r5, asr #4
   19d84:	addscs	pc, r9, sl, asr #13
   19d88:			; <UNDEFINED> instruction: 0xf6446230
   19d8c:			; <UNDEFINED> instruction: 0xf6c56058
   19d90:	rsbsvs	r0, r0, #76	; 0x4c
   19d94:	rscsvc	pc, lr, pc, asr #12
   19d98:	rscscs	pc, pc, lr, asr #13
   19d9c:	andeq	lr, r0, r6, asr #19
   19da0:	andeq	lr, r2, r6, asr #19
   19da4:	andeq	lr, r4, r6, asr #19
   19da8:	andeq	lr, r6, r6, asr #19
   19dac:	adcsvs	r2, r0, #0
   19db0:	strtmi	lr, [r8], #-2498	; 0xfffff63e
   19db4:	adcmi	r3, sl, #8, 4	; 0x80000000
   19db8:	andcs	sp, r0, #-2147483586	; 0x8000003e
   19dbc:	ldrbtvs	r6, [r2], #-946	; 0xfffffc4e
   19dc0:			; <UNDEFINED> instruction: 0xf44f6b0a
   19dc4:	ldmdavs	r9, {r2, r3, sp, lr}^
   19dc8:	andcs	r6, r0, r0, lsr r3
   19dcc:	stmib	r6, {r1, r4, r5, r6, r8, r9, sp, lr}^
   19dd0:	tstlt	r9, pc, lsl #4
   19dd4:	mvnsvs	r6, #222208	; 0x36400
   19dd8:	stmdavc	fp!, {r0, r2, r3, r4, r6, sl, fp, sp, lr}
   19ddc:	ldrmi	fp, [r4], -fp, lsl #22
   19de0:	strvs	pc, [ip, #-1103]	; 0xfffffbb1
   19de4:	ldrdcc	lr, [r8], -r6
   19de8:	strmi	r6, [r3], #-2737	; 0xfffff54f
   19dec:	strmi	r6, [fp], #-2800	; 0xfffff510
   19df0:	strmi	r6, [r3], #-2993	; 0xfffff44f
   19df4:	strmi	r6, [fp], #-3056	; 0xfffff410
   19df8:	strmi	r6, [r3], #-3185	; 0xfffff38f
   19dfc:	strtmi	r4, [fp], #-1035	; 0xfffffbf5
   19e00:	bmi	deae54 <fputs@plt+0xde73f8>
   19e04:	ldrbtmi	r4, [sl], #-1059	; 0xfffffbdd
   19e08:	ldrtvs	r4, [r3], #987	; 0x3db
   19e0c:	ldmpl	r3, {r1, r4, r5, r8, r9, fp, lr}^
   19e10:	blls	773e80 <fputs@plt+0x770424>
   19e14:			; <UNDEFINED> instruction: 0xf04f405a
   19e18:	cmple	r9, r0, lsl #6
   19e1c:	pop	{r1, r2, r3, r4, ip, sp, pc}
   19e20:	ldmdbmi	r0!, {r4, r5, r6, r7, r8, r9, sl, pc}
   19e24:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   19e28:	ldc	7, cr15, [r4], #-932	; 0xfffffc5c
   19e2c:	stmdacs	r0, {r2, r9, sl, lr}
   19e30:			; <UNDEFINED> instruction: 0xf7e9d042
   19e34:	bge	d495c <fputs@plt+0xd0f00>
   19e38:	andcs	r4, r3, r1, lsl #12
   19e3c:	bl	fecd7de8 <fputs@plt+0xfecd438c>
   19e40:	blls	1c8ca8 <fputs@plt+0x1c524c>
   19e44:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   19e48:	svcmi	0x0000f5b3
   19e4c:			; <UNDEFINED> instruction: 0xf8dfd12d
   19e50:			; <UNDEFINED> instruction: 0xf10da098
   19e54:			; <UNDEFINED> instruction: 0xf8df0804
   19e58:			; <UNDEFINED> instruction: 0x466f9094
   19e5c:			; <UNDEFINED> instruction: 0x460544fa
   19e60:			; <UNDEFINED> instruction: 0x464344f9
   19e64:			; <UNDEFINED> instruction: 0x4651463a
   19e68:			; <UNDEFINED> instruction: 0xf7e94620
   19e6c:	stmdacs	r2, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
   19e70:			; <UNDEFINED> instruction: 0xf105d108
   19e74:	ldm	r7, {r2, r4, r8, r9}
   19e78:	strcc	r0, [r1, #-3]
   19e7c:	biceq	lr, r3, #6144	; 0x1800
   19e80:	andeq	lr, r3, r3, lsl #17
   19e84:	strtmi	r4, [r0], -r9, asr #12
   19e88:	b	ff1d7e34 <fputs@plt+0xff1d43d8>
   19e8c:	svclt	0x00183001
   19e90:	ldclcs	0, cr2, [pc, #4]!	; 19e9c <fputs@plt+0x16440>
   19e94:	andcs	fp, r0, r8, lsl #31
   19e98:	mvnle	r2, r0, lsl #16
   19e9c:			; <UNDEFINED> instruction: 0xf7e94620
   19ea0:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
   19ea4:	lfmvs	f5, 4, [r4], #-48	; 0xffffffd0
   19ea8:			; <UNDEFINED> instruction: 0x4620e79c
   19eac:	b	ffcd7e58 <fputs@plt+0xffcd43fc>
   19eb0:	andpl	lr, ip, #3506176	; 0x358000
   19eb4:			; <UNDEFINED> instruction: 0xe7956c34
   19eb8:	strtmi	r4, [fp], -sp, lsl #16
   19ebc:	tstcs	r1, sp, lsl #20
   19ec0:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
   19ec4:			; <UNDEFINED> instruction: 0xf7e96800
   19ec8:	ldrdcs	lr, [r1], -r6
   19ecc:	stc	7, cr15, [r2, #932]!	; 0x3a4
   19ed0:	ldc	7, cr15, [ip], #932	; 0x3a4
   19ed4:	andeq	r1, r2, r4, lsl r0
   19ed8:	andeq	r0, r0, r4, ror #4
   19edc:	andeq	r1, r2, lr
   19ee0:	andeq	r0, r2, r2, ror pc
   19ee4:	andeq	lr, r0, r2, ror r2
   19ee8:	andeq	lr, r0, r4, ror #4
   19eec:	andeq	lr, r0, r8, ror #4
   19ef0:	andeq	r0, r0, ip, ror #4
   19ef4:	ldrdeq	lr, [r0], -sl
   19ef8:	mvnsmi	lr, sp, lsr #18
   19efc:	ldmdami	r0!, {r2, r9, sl, lr}
   19f00:	ldrbvc	pc, [lr, pc, asr #12]!	; <UNPREDICTABLE>
   19f04:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
   19f08:	ldrbtmi	r1, [r8], #-3878	; 0xfffff0da
   19f0c:	ldrbcs	pc, [pc, lr, asr #13]!	; <UNPREDICTABLE>
   19f10:	ldcl	7, cr15, [ip], #932	; 0x3a4
   19f14:	blvs	8ac3cc <fputs@plt+0x8a8970>
   19f18:	ldrbtmi	r2, [r9], #-1
   19f1c:			; <UNDEFINED> instruction: 0xf7e944f8
   19f20:	stmdbmi	sl!, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
   19f24:	andcs	r6, r1, r3, lsr #24
   19f28:	ldrbtmi	r6, [r9], #-2914	; 0xfffff49e
   19f2c:	b	ff357ed8 <fputs@plt+0xff35447c>
   19f30:	blvs	ff8ac3d4 <fputs@plt+0xff8a8978>
   19f34:	ldrbtmi	r2, [r9], #-1
   19f38:			; <UNDEFINED> instruction: 0xf7e92500
   19f3c:	stmdbmi	r5!, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
   19f40:	andcs	r6, r1, r2, ror #21
   19f44:			; <UNDEFINED> instruction: 0xf7e94479
   19f48:	stmdbmi	r3!, {r6, r7, r9, fp, sp, lr, pc}
   19f4c:	andcs	r6, r1, r2, lsr #25
   19f50:			; <UNDEFINED> instruction: 0xf7e94479
   19f54:			; <UNDEFINED> instruction: 0xf856eaba
   19f58:	strtmi	r3, [sl], -r4, lsl #30
   19f5c:	strbmi	r2, [r1], -r1
   19f60:	strmi	r4, [r5], #-699	; 0xfffffd45
   19f64:			; <UNDEFINED> instruction: 0xf7e9d001
   19f68:	vstrcs	s28, [r8, #-704]	; 0xfffffd40
   19f6c:	mrcmi	1, 0, sp, cr11, cr3, {7}
   19f70:			; <UNDEFINED> instruction: 0xf8df2300
   19f74:	svcmi	0x001b806c
   19f78:	ldrbtmi	r4, [r8], #1150	; 0x47e
   19f7c:	and	r4, r8, pc, ror r4
   19f80:	ldrdcc	pc, [r4], r4	; <UNPREDICTABLE>
   19f84:	b	fe857f30 <fputs@plt+0xfe8544d4>
   19f88:	svcvc	0x0080f5b5
   19f8c:	strcc	sp, [r8], #-21	; 0xffffffeb
   19f90:			; <UNDEFINED> instruction: 0xf8d4462b
   19f94:	andcs	r2, r1, r0, lsr #1
   19f98:	ldmdane	sp, {r0, r4, r5, r9, sl, lr}
   19f9c:	svccc	0x00fff1b2
   19fa0:	blcs	4dfd4 <fputs@plt+0x4a578>
   19fa4:	strbmi	sp, [r0], -ip, ror #3
   19fa8:	ldc	7, cr15, [r0], #932	; 0x3a4
   19fac:			; <UNDEFINED> instruction: 0x2328e9d4
   19fb0:	andcs	r4, r1, r9, lsr r6
   19fb4:	b	fe257f60 <fputs@plt+0xfe254504>
   19fb8:	pop	{r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   19fbc:	svclt	0x000081f0
   19fc0:	andeq	lr, r0, r6, asr #3
   19fc4:	andeq	lr, r0, r4, asr #4
   19fc8:	andeq	lr, r0, r6, ror #3
   19fcc:	andeq	lr, r0, lr, ror #3
   19fd0:	andeq	sp, r0, r6, lsl r6
   19fd4:	andeq	lr, r0, r4, lsl #4
   19fd8:	andeq	sp, r0, ip, lsr #12
   19fdc:	andeq	lr, r0, r8, lsr r2
   19fe0:	andeq	lr, r0, r6, lsl r2
   19fe4:	andeq	lr, r0, r4, lsr r2
   19fe8:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   19fec:	blvs	fe0c6774 <fputs@plt+0xfe0c2d18>
   19ff0:	ldmiblt	r2, {r4, r8, sl, ip, sp, pc}^
   19ff4:	tstlt	r2, r2, asr #16
   19ff8:	ldreq	r6, [r2], r2, asr #23
   19ffc:	stmdbvs	r3, {r3, r8, ip, lr, pc}
   1a000:	stmdavs	r0, {r0, r1, r5, r8, fp, ip, sp, pc}
   1a004:			; <UNDEFINED> instruction: 0xf080fab0
   1a008:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   1a00c:	ldclt	0, cr2, [r0, #-0]
   1a010:	eorscs	r4, sl, #3328	; 0xd00
   1a014:	tstcs	r1, sp, lsl #16
   1a018:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
   1a01c:			; <UNDEFINED> instruction: 0xf7e9681b
   1a020:			; <UNDEFINED> instruction: 0xf04febc8
   1a024:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
   1a028:	stcmi	7, cr4, [r7], {112}	; 0x70
   1a02c:	stmdami	r8, {r0, r3, r5, r9, sp}
   1a030:	ldmdbpl	fp, {r0, r8, sp}
   1a034:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1a038:	bl	feed7fe4 <fputs@plt+0xfeed4588>
   1a03c:	rscscc	pc, pc, pc, asr #32
   1a040:	svclt	0x0000bd10
   1a044:	andeq	r0, r2, lr, lsl #27
   1a048:	andeq	r0, r0, ip, ror #4
   1a04c:	ldrdeq	lr, [r0], -sl
   1a050:	muleq	r0, r4, r1
   1a054:	svcvs	0x001cf5b1
   1a058:	bvs	ced08 <fputs@plt+0xcb2ac>
   1a05c:	msrpl	SPSR_sx, #1342177284	; 0x50000004
   1a060:	orrscs	pc, r9, #211812352	; 0xca00000
   1a064:			; <UNDEFINED> instruction: 0xd123429a
   1a068:			; <UNDEFINED> instruction: 0xf6446a42
   1a06c:			; <UNDEFINED> instruction: 0xf6c56358
   1a070:	addsmi	r0, sl, #76, 6	; 0x30000001
   1a074:	bvs	ff08e4ec <fputs@plt+0xff08aa90>
   1a078:			; <UNDEFINED> instruction: 0x33bef24a
   1a07c:	vmlsl.s8	q11, d16, d2
   1a080:	ldrtlt	r2, [r0], #-997	; 0xfffffc1b
   1a084:	blvs	16b0b4 <fputs@plt+0x167658>
   1a088:	blvs	112b0dc <fputs@plt+0x1127680>
   1a08c:	strtmi	r6, [fp], #-2945	; 0xfffff47f
   1a090:	strtmi	r6, [r3], #-3010	; 0xfffff43e
   1a094:	cfstrsvs	mvf4, [r4], {11}
   1a098:	ldrmi	r6, [r3], #-3137	; 0xfffff3bf
   1a09c:	cfstrsvs	mvf4, [r2], {35}	; 0x23
   1a0a0:	cfldrslt	mvf4, [r0], #-44	; 0xffffffd4
   1a0a4:	bne	42b00c <fputs@plt+0x4275b0>
   1a0a8:			; <UNDEFINED> instruction: 0xf04fbf18
   1a0ac:			; <UNDEFINED> instruction: 0x477030ff
   1a0b0:	rscscc	pc, pc, pc, asr #32
   1a0b4:	svclt	0x00004770
   1a0b8:	svclt	0x0018381b
   1a0bc:	ldrbmi	r2, [r0, -r1]!
   1a0c0:	mvnsmi	lr, sp, lsr #18
   1a0c4:			; <UNDEFINED> instruction: 0xf7e94604
   1a0c8:			; <UNDEFINED> instruction: 0xf8dfeafe
   1a0cc:	ldrbtmi	r8, [r8], #180	; 0xb4
   1a0d0:	blle	5618f4 <fputs@plt+0x55de98>
   1a0d4:	tstcs	r0, r2, lsl #4
   1a0d8:			; <UNDEFINED> instruction: 0xf7e94620
   1a0dc:			; <UNDEFINED> instruction: 0x4606ea9e
   1a0e0:	teqle	sp, r0, lsl #16
   1a0e4:			; <UNDEFINED> instruction: 0xf7e94620
   1a0e8:	vmlsne.f32	s28, s11, s29
   1a0ec:	ldrtmi	sp, [r2], -r8, lsr #22
   1a0f0:			; <UNDEFINED> instruction: 0x46204639
   1a0f4:	b	fe4580a0 <fputs@plt+0xfe454644>
   1a0f8:			; <UNDEFINED> instruction: 0x4628b990
   1a0fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1a100:	andscs	r4, r4, #32, 22	; 0x8000
   1a104:	tstcs	r1, r0, lsr #16
   1a108:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a10c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1a110:	bl	13d80bc <fputs@plt+0x13d4660>
   1a114:			; <UNDEFINED> instruction: 0xf7e94620
   1a118:			; <UNDEFINED> instruction: 0x2002e9be
   1a11c:	ldcl	7, cr15, [sl], #-932	; 0xfffffc5c
   1a120:			; <UNDEFINED> instruction: 0x463b4818
   1a124:	tstcs	r1, r9, lsl sl
   1a128:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   1a12c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1a130:	bl	fe8580dc <fputs@plt+0xfe854680>
   1a134:			; <UNDEFINED> instruction: 0xf7e94620
   1a138:	andcs	lr, r3, lr, lsr #19
   1a13c:	stcl	7, cr15, [sl], #-932	; 0xfffffc5c
   1a140:	andscs	r4, r4, #16, 22	; 0x4000
   1a144:	tstcs	r1, r2, lsl r8
   1a148:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a14c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1a150:	bl	bd80fc <fputs@plt+0xbd46a0>
   1a154:			; <UNDEFINED> instruction: 0xf7e94620
   1a158:	mulcs	r4, lr, r9
   1a15c:	mrrc	7, 14, pc, sl, cr9	; <UNPREDICTABLE>
   1a160:	andscs	r4, r8, #8, 22	; 0x2000
   1a164:	tstcs	r1, fp, lsl #16
   1a168:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a16c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1a170:	bl	7d811c <fputs@plt+0x7d46c0>
   1a174:			; <UNDEFINED> instruction: 0xf7e94620
   1a178:	andcs	lr, r3, lr, lsl #19
   1a17c:	mcrr	7, 14, pc, sl, cr9	; <UNPREDICTABLE>
   1a180:	andeq	r0, r2, sl, lsr #25
   1a184:	andeq	r0, r0, ip, ror #4
   1a188:	andeq	lr, r0, r0, asr r1
   1a18c:	andeq	lr, r0, r4, ror #2
   1a190:	andeq	lr, r0, r0, lsl r1
   1a194:	andeq	lr, r0, r8, lsl #2
   1a198:	mvnsmi	lr, #737280	; 0xb4000
   1a19c:			; <UNDEFINED> instruction: 0xf8df460e
   1a1a0:	addslt	r8, sp, r8, asr #1
   1a1a4:			; <UNDEFINED> instruction: 0xf44f6c05
   1a1a8:	ldrbtmi	r6, [r8], #796	; 0x31c
   1a1ac:	andhi	pc, r8, r1, asr #17
   1a1b0:	bmi	bec670 <fputs@plt+0xbe8c14>
   1a1b4:	svcmi	0x002f4479
   1a1b8:	ldrbtmi	r5, [pc], #-2186	; 1a1c0 <fputs@plt+0x16764>
   1a1bc:	andsls	r6, fp, #1179648	; 0x120000
   1a1c0:	andeq	pc, r0, #79	; 0x4f
   1a1c4:	stmdavc	ip!, {r0, r1, r4, r5, r6, sp, lr}
   1a1c8:	bmi	b08780 <fputs@plt+0xb04d24>
   1a1cc:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   1a1d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a1d4:	subsmi	r9, sl, fp, lsl fp
   1a1d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a1dc:	strtmi	sp, [r0], -r2, asr #2
   1a1e0:	pop	{r0, r2, r3, r4, ip, sp, pc}
   1a1e4:	stmdbmi	r5!, {r4, r5, r6, r7, r8, r9, pc}
   1a1e8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1a1ec:	b	14d8198 <fputs@plt+0x14d473c>
   1a1f0:			; <UNDEFINED> instruction: 0xf8c84681
   1a1f4:	tstlt	r0, #192, 18	; 0x300000
   1a1f8:	stmia	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a1fc:	strmi	r4, [r1], -sl, ror #12
   1a200:			; <UNDEFINED> instruction: 0xf7e92003
   1a204:			; <UNDEFINED> instruction: 0x4604e9d0
   1a208:	blls	148e90 <fputs@plt+0x145434>
   1a20c:	vst1.16	{d4-d6}, [r3], r8
   1a210:			; <UNDEFINED> instruction: 0xf5b34370
   1a214:	andle	r4, r5, r0, lsl #30
   1a218:	ldmdb	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a21c:	stmibmi	r0, {r3, r6, r7, fp, ip, sp, lr, pc}^
   1a220:	ldrb	r2, [r2, r1, lsl #8]
   1a224:			; <UNDEFINED> instruction: 0xff4cf7ff
   1a228:			; <UNDEFINED> instruction: 0x46016873
   1a22c:	ldrmi	r2, [r9], #-1
   1a230:			; <UNDEFINED> instruction: 0xf7e96071
   1a234:			; <UNDEFINED> instruction: 0xf8c8e974
   1a238:	adcsvs	r0, r0, r4, asr #19
   1a23c:	ldmdami	r0, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   1a240:	bmi	42264c <fputs@plt+0x41ebf0>
   1a244:	strmi	r4, [ip], -fp, lsr #12
   1a248:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
   1a24c:			; <UNDEFINED> instruction: 0xf7e96800
   1a250:			; <UNDEFINED> instruction: 0xe7baeb12
   1a254:	strcs	r4, [r1], #-1608	; 0xfffff9b8
   1a258:	ldmdb	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a25c:			; <UNDEFINED> instruction: 0xf8c82300
   1a260:	ldr	r3, [r2, r0, asr #19]!
   1a264:	b	ffcd8210 <fputs@plt+0xffcd47b4>
   1a268:	andseq	r9, fp, r2, lsl r0
   1a26c:	andeq	r0, r2, r4, asr #23
   1a270:	andeq	r0, r0, r4, ror #4
   1a274:			; <UNDEFINED> instruction: 0x00020bbe
   1a278:	andeq	r0, r2, sl, lsr #23
   1a27c:	andeq	sp, r0, lr, lsr #29
   1a280:	andeq	r0, r0, ip, ror #4
   1a284:	andeq	lr, r0, r6, rrx
   1a288:	blmi	feeacd74 <fputs@plt+0xfeea9318>
   1a28c:	push	{r1, r3, r4, r5, r6, sl, lr}
   1a290:			; <UNDEFINED> instruction: 0x46064ff0
   1a294:			; <UNDEFINED> instruction: 0xb09148b8
   1a298:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   1a29c:	movwls	r6, #63515	; 0xf81b
   1a2a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a2a4:	bl	cd8250 <fputs@plt+0xcd47f4>
   1a2a8:			; <UNDEFINED> instruction: 0x200149b4
   1a2ac:	ldrbtmi	r6, [r9], #-2866	; 0xfffff4ce
   1a2b0:	stmdb	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a2b4:	ldmib	r6, {r1, r4, r5, r7, r8, fp, lr}^
   1a2b8:	andcs	r2, r1, pc, lsl #6
   1a2bc:			; <UNDEFINED> instruction: 0xf7e94479
   1a2c0:	blvs	1cd46d8 <fputs@plt+0x1cd0c7c>
   1a2c4:			; <UNDEFINED> instruction: 0xf0402a00
   1a2c8:	stmibmi	lr!, {r1, r3, r6, r8, pc}
   1a2cc:	bvs	ffca22d8 <fputs@plt+0xffc9e87c>
   1a2d0:	ldrbvc	pc, [lr, pc, asr #12]!	; <UNPREDICTABLE>
   1a2d4:			; <UNDEFINED> instruction: 0xf8df4479
   1a2d8:			; <UNDEFINED> instruction: 0xf7e982b0
   1a2dc:	stmibmi	fp!, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
   1a2e0:			; <UNDEFINED> instruction: 0x20016cb2
   1a2e4:	ldrbtmi	r4, [r8], #1145	; 0x479
   1a2e8:	stmia	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a2ec:	ldrbcs	pc, [pc, lr, asr #13]!	; <UNPREDICTABLE>
   1a2f0:	strcs	r1, [r0], #-3893	; 0xfffff0cb
   1a2f4:	svccc	0x0004f855
   1a2f8:			; <UNDEFINED> instruction: 0xd00442bb
   1a2fc:	strbmi	r4, [r1], -r2, lsr #12
   1a300:			; <UNDEFINED> instruction: 0xf7e92001
   1a304:	strcc	lr, [r1], #-2274	; 0xfffff71e
   1a308:	mvnsle	r2, r8, lsl #24
   1a30c:	ldrtmi	r4, [r4], -r0, lsr #31
   1a310:	addls	pc, r0, #14614528	; 0xdf0000
   1a314:			; <UNDEFINED> instruction: 0xf8df2300
   1a318:	ldrbtmi	r8, [pc], #-640	; 1a320 <fputs@plt+0x168c4>
   1a31c:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   1a320:			; <UNDEFINED> instruction: 0xf8d4e00a
   1a324:			; <UNDEFINED> instruction: 0x463930bc
   1a328:			; <UNDEFINED> instruction: 0xf7e92001
   1a32c:			; <UNDEFINED> instruction: 0xf5b5e8ce
   1a330:	andsle	r7, r2, r0, lsl #31
   1a334:	strtmi	r3, [fp], -r8, lsl #8
   1a338:	ldrsbtcs	pc, [r8], r4	; <UNPREDICTABLE>
   1a33c:	andle	r1, ip, r1, asr ip
   1a340:	blcs	214bc <fputs@plt+0x1da60>
   1a344:	strbmi	sp, [r8], -sp, ror #3
   1a348:	b	ff8582f4 <fputs@plt+0xff854898>
   1a34c:			; <UNDEFINED> instruction: 0x232ee9d4
   1a350:	andcs	r4, r1, r1, asr #12
   1a354:	ldm	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a358:			; <UNDEFINED> instruction: 0xf8d6e7ec
   1a35c:	blcs	265c4 <fputs@plt+0x22b68>
   1a360:	adchi	pc, r0, r0
   1a364:	stmdbeq	r3, {r1, r2, r8, r9, fp, sp, lr, pc}
   1a368:	andcc	lr, r1, #3555328	; 0x364000
   1a36c:	addeq	lr, r2, #6144	; 0x1800
   1a370:			; <UNDEFINED> instruction: 0xf0002b00
   1a374:	ldmvs	r7, {r0, r1, r2, r4, r7, pc}^
   1a378:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a37c:			; <UNDEFINED> instruction: 0xf8df4a87
   1a380:	ldrbtmi	sl, [sl], #-544	; 0xfffffde0
   1a384:	bmi	fe1feba0 <fputs@plt+0xfe1fb144>
   1a388:	ldrshteq	r4, [pc], sl
   1a38c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1a390:	rsb	r6, sl, r3, lsl #4
   1a394:	svccc	0x0080f5b3
   1a398:	bls	149fc0 <fputs@plt+0x146564>
   1a39c:	bmi	fe0ce3a8 <fputs@plt+0xfe0ca94c>
   1a3a0:	vmvn.i32	q10, #13238272	; 0x00ca0000
   1a3a4:	ldmdbge	r0, {r1, sl, fp, ip}
   1a3a8:			; <UNDEFINED> instruction: 0xf3c44b80
   1a3ac:	bl	623c0 <fputs@plt+0x5e964>
   1a3b0:	ldmdbmi	pc!, {r2, r3, r7, sl, fp}^	; <UNPREDICTABLE>
   1a3b4:			; <UNDEFINED> instruction: 0xf85c447b
   1a3b8:	ldrbtmi	r6, [r9], #-3108	; 0xfffff3dc
   1a3bc:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   1a3c0:	strls	r2, [r0], -r1
   1a3c4:	stm	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a3c8:	ldmdbmi	sl!, {r1, r3, r5, r9, fp, sp, lr}^
   1a3cc:	ldrbtmi	r2, [r9], #-1
   1a3d0:			; <UNDEFINED> instruction: 0xf7e90092
   1a3d4:	b	14145c4 <fputs@plt+0x1410b68>
   1a3d8:	ldmdbmi	r7!, {r0, r1, r3, r7, r8, r9}^
   1a3dc:	ldrmi	r2, [sl], -r1
   1a3e0:			; <UNDEFINED> instruction: 0xf7e94479
   1a3e4:	ldmdbmi	r5!, {r1, r4, r5, r6, fp, sp, lr, pc}^
   1a3e8:	movwcs	lr, #27093	; 0x69d5
   1a3ec:	ldrbtmi	r2, [r9], #-1
   1a3f0:	stmda	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a3f4:	movwcs	lr, #18901	; 0x49d5
   1a3f8:	ldrdeq	lr, [r6, -r5]
   1a3fc:	svclt	0x00084299
   1a400:	mlsle	r2, r0, r2, r4
   1a404:	andcs	r4, r1, lr, ror #18
   1a408:			; <UNDEFINED> instruction: 0xf7e94479
   1a40c:	stmdbmi	sp!, {r1, r2, r3, r4, r6, fp, sp, lr, pc}^
   1a410:	ldrbtmi	r2, [r9], #-1
   1a414:	ldmda	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a418:	ldrbtle	r0, [fp], #-547	; 0xfffffddd
   1a41c:			; <UNDEFINED> instruction: 0xf1000626
   1a420:	vst4.32	{d8-d11}, [r4], r1
   1a424:			; <UNDEFINED> instruction: 0xf5b343e0
   1a428:			; <UNDEFINED> instruction: 0xf0005f00
   1a42c:			; <UNDEFINED> instruction: 0xf5b38086
   1a430:			; <UNDEFINED> instruction: 0xf0005f40
   1a434:			; <UNDEFINED> instruction: 0xf5b3808e
   1a438:			; <UNDEFINED> instruction: 0xf0005f80
   1a43c:	cmneq	r0, #132	; 0x84
   1a440:	strteq	sp, [r1], #-1122	; 0xfffffb9e
   1a444:			; <UNDEFINED> instruction: 0x0722d45a
   1a448:			; <UNDEFINED> instruction: 0xf014d452
   1a44c:	cmple	r0, r6, lsl #30
   1a450:	strble	r0, [r7], #-2019	; 0xfffff81d
   1a454:			; <UNDEFINED> instruction: 0xf7e9200a
   1a458:	ldmdbmi	fp, {r4, r6, fp, sp, lr, pc}^
   1a45c:	andcs	r6, r1, sl, ror #23
   1a460:			; <UNDEFINED> instruction: 0xf7e94479
   1a464:			; <UNDEFINED> instruction: 0xf8d9e832
   1a468:			; <UNDEFINED> instruction: 0xf1083004
   1a46c:	bls	dc478 <fputs@plt+0xd8a1c>
   1a470:	bl	abad8 <fputs@plt+0xa807c>
   1a474:	andsle	r0, r5, #29360128	; 0x1c00000
   1a478:			; <UNDEFINED> instruction: 0xf10d46d6
   1a47c:	ldm	lr!, {r2, r3, r4, sl, fp}
   1a480:	bvs	1b1a4c4 <fputs@plt+0x1b16a68>
   1a484:			; <UNDEFINED> instruction: 0xf8d568ef
   1a488:	stmia	ip!, {r3, ip, sp, pc}
   1a48c:	adcseq	r0, pc, pc
   1a490:	muleq	pc, lr, r8	; <UNPREDICTABLE>
   1a494:	andeq	lr, pc, ip, lsl #17
   1a498:	movtcc	pc, #1044	; 0x414	; <UNPREDICTABLE>
   1a49c:	svcge	0x007af47f
   1a4a0:	ldrb	r9, [lr, -r5, lsl #20]!
   1a4a4:	blmi	cecdd0 <fputs@plt+0xce9374>
   1a4a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a4ac:	blls	3f451c <fputs@plt+0x3f0ac0>
   1a4b0:			; <UNDEFINED> instruction: 0xf04f405a
   1a4b4:	cmple	r9, r0, lsl #6
   1a4b8:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   1a4bc:	stmibeq	r4, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
   1a4c0:	pop	{r0, r4, ip, sp, pc}
   1a4c4:			; <UNDEFINED> instruction: 0xf7e94ff0
   1a4c8:	andcs	fp, sl, sp, lsl #17
   1a4cc:	ldmda	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a4d0:	stmdbmi	r0, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   1a4d4:	subeq	pc, r1, #196, 6	; 0x10000003
   1a4d8:	ldrbtmi	r2, [r9], #-1
   1a4dc:	svc	0x00f4f7e8
   1a4e0:	ldrle	r0, [r7, #2019]!	; 0x7e3
   1a4e4:	andcs	r4, r1, ip, lsr r9
   1a4e8:			; <UNDEFINED> instruction: 0xf7e84479
   1a4ec:	ldr	lr, [r1, lr, ror #31]!
   1a4f0:	andcs	r4, r1, sl, lsr r9
   1a4f4:			; <UNDEFINED> instruction: 0xf7e84479
   1a4f8:	str	lr, [r6, r8, ror #31]!
   1a4fc:	andcs	r4, r1, r8, lsr r9
   1a500:			; <UNDEFINED> instruction: 0xf7e84479
   1a504:	ldr	lr, [lr, r2, ror #31]
   1a508:	andcs	r4, r1, r6, lsr r9
   1a50c:			; <UNDEFINED> instruction: 0xf7e84479
   1a510:			; <UNDEFINED> instruction: 0xe796efdc
   1a514:	andcs	r4, r1, r4, lsr r9
   1a518:			; <UNDEFINED> instruction: 0xf7e84479
   1a51c:			; <UNDEFINED> instruction: 0x0626efd6
   1a520:	svcge	0x007ff57f
   1a524:	andcs	r4, r1, r1, lsr r9
   1a528:			; <UNDEFINED> instruction: 0xf7e84479
   1a52c:			; <UNDEFINED> instruction: 0xf404efce
   1a530:			; <UNDEFINED> instruction: 0xf5b343e0
   1a534:			; <UNDEFINED> instruction: 0xf47f5f00
   1a538:	pushmi	{r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   1a53c:	ldrbtmi	r2, [r9], #-1
   1a540:	svc	0x00c2f7e8
   1a544:	stmdbmi	fp!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1a548:	ldrbtmi	r2, [r9], #-1
   1a54c:	svc	0x00bcf7e8
   1a550:	stmdbmi	r9!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1a554:	ldrbtmi	r2, [r9], #-1
   1a558:	svc	0x00b6f7e8
   1a55c:	stmdbmi	r7!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   1a560:	blvs	fece256c <fputs@plt+0xfecdeb10>
   1a564:			; <UNDEFINED> instruction: 0xf7e84479
   1a568:			; <UNDEFINED> instruction: 0xe6aeefb0
   1a56c:	stmdb	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a570:	andeq	r0, r2, ip, ror #21
   1a574:	andeq	r0, r0, r4, ror #4
   1a578:	andeq	lr, r0, sl, lsr r0
   1a57c:	andeq	sp, r0, r2, asr lr
   1a580:	andeq	sp, r0, ip, asr lr
   1a584:	andeq	sp, r0, r8, ror r2
   1a588:	andeq	sp, r0, sl, ror lr
   1a58c:	muleq	r0, r8, r2
   1a590:	muleq	r0, r6, lr
   1a594:	andeq	sp, r0, r4, ror lr
   1a598:	muleq	r0, r2, lr
   1a59c:	andeq	sp, r0, sl, asr #30
   1a5a0:	andeq	r1, r2, r0, lsl #15
   1a5a4:	andeq	sl, r0, r4, lsr r6
   1a5a8:	andeq	sp, r0, r0, asr #2
   1a5ac:	andeq	r0, r2, ip, lsl r5
   1a5b0:	andeq	sp, r0, sl, ror pc
   1a5b4:	andeq	sp, r0, r2, lsl #31
   1a5b8:	andeq	sp, r0, ip, lsl #31
   1a5bc:	andeq	sp, r0, r2, lsr #31
   1a5c0:	andeq	sp, r0, r4, lsr #31
   1a5c4:	andeq	sp, r0, lr, lsr #31
   1a5c8:	ldrdeq	sp, [r0], -r0
   1a5cc:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1a5d0:	andseq	r8, fp, r2, lsl #26
   1a5d4:	andeq	sp, r0, r6, asr #30
   1a5d8:	andeq	sp, r0, r0, asr #30
   1a5dc:	andeq	sp, r0, r0, lsr #30
   1a5e0:	andeq	sp, r0, ip, lsl #30
   1a5e4:	strdeq	sp, [r0], -r4
   1a5e8:			; <UNDEFINED> instruction: 0x0000debc
   1a5ec:			; <UNDEFINED> instruction: 0x0000deb4
   1a5f0:			; <UNDEFINED> instruction: 0x0000deb2
   1a5f4:	muleq	r0, lr, lr
   1a5f8:	andeq	sp, r0, r2, lsr #29
   1a5fc:	andeq	sp, r0, r0, lsr #27
   1a600:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   1a604:	blvs	fe0c6d8c <fputs@plt+0xfe0c3330>
   1a608:	ldmiblt	r2, {r4, r8, sl, ip, sp, pc}^
   1a60c:	tstlt	r2, r2, asr #16
   1a610:	ldreq	r6, [r2], r2, asr #23
   1a614:	stmdbvs	r3, {r3, r8, ip, lr, pc}
   1a618:	stmdavs	r0, {r0, r1, r5, r8, fp, ip, sp, pc}
   1a61c:			; <UNDEFINED> instruction: 0xf080fab0
   1a620:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   1a624:	ldclt	0, cr2, [r0, #-0]
   1a628:	eorscs	r4, sl, #3328	; 0xd00
   1a62c:	tstcs	r1, sp, lsl #16
   1a630:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
   1a634:			; <UNDEFINED> instruction: 0xf7e9681b
   1a638:			; <UNDEFINED> instruction: 0xf04fe8bc
   1a63c:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
   1a640:	stcmi	7, cr4, [r7], {112}	; 0x70
   1a644:	stmdami	r8, {r0, r3, r5, r9, sp}
   1a648:	ldmdbpl	fp, {r0, r8, sp}
   1a64c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1a650:	stmia	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a654:	rscscc	pc, pc, pc, asr #32
   1a658:	svclt	0x0000bd10
   1a65c:	andeq	r0, r2, r6, ror r7
   1a660:	andeq	r0, r0, ip, ror #4
   1a664:	andeq	sp, r0, r2, asr #23
   1a668:	andeq	sp, r0, ip, ror fp
   1a66c:	push	{r0, r2, r4, r5, r6, r9, fp, lr}
   1a670:			; <UNDEFINED> instruction: 0x461d47f0
   1a674:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
   1a678:	addslt	r4, lr, r4, ror lr
   1a67c:	ldmpl	r3, {r2, r9, sl, lr}^
   1a680:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   1a684:			; <UNDEFINED> instruction: 0xf04f931d
   1a688:	teqlt	r8, #0, 6
   1a68c:			; <UNDEFINED> instruction: 0xf5042000
   1a690:	strmi	r6, [r1], -r0, lsl #14
   1a694:	strtmi	r6, [r3], -r0, lsr #5
   1a698:	rscscc	pc, pc, pc, asr #32
   1a69c:	rsbpl	pc, r6, #1342177284	; 0x50000004
   1a6a0:	addscs	pc, r9, #211812352	; 0xca00000
   1a6a4:			; <UNDEFINED> instruction: 0xf6446222
   1a6a8:			; <UNDEFINED> instruction: 0xf6c56258
   1a6ac:	rsbvs	r0, r2, #76, 4	; 0xc0000004
   1a6b0:	rscsvc	pc, lr, #82837504	; 0x4f00000
   1a6b4:	rscscs	pc, pc, #216006656	; 0xce00000
   1a6b8:	andcs	lr, r0, #196, 18	; 0x310000
   1a6bc:	andcs	lr, r2, #196, 18	; 0x310000
   1a6c0:	andcs	lr, r4, #196, 18	; 0x310000
   1a6c4:	andcs	lr, r6, #196, 18	; 0x310000
   1a6c8:	andvs	pc, r0, #1325400064	; 0x4f000000
   1a6cc:	stmib	r3, {r1, r5, r6, sl, sp, lr}^
   1a6d0:	movwcc	r0, #33070	; 0x812e
   1a6d4:	ldrhle	r4, [sl, #43]!	; 0x2b
   1a6d8:	smlabtne	sp, r4, r9, lr
   1a6dc:	andcs	r6, r0, #6881280	; 0x690000
   1a6e0:			; <UNDEFINED> instruction: 0xf6cf6eab
   1a6e4:	rscvs	r7, r2, #252, 4	; 0xc000000f
   1a6e8:	andsvs	pc, ip, #1325400064	; 0x4f000000
   1a6ec:	tstvs	ip, #683671552	; 0x28c00000	; <UNPREDICTABLE>
   1a6f0:	stmib	r4, {r1, r5, r8, r9, sp, lr}^
   1a6f4:	tstlt	r9, pc, lsl #6
   1a6f8:	rscvs	r6, r3, #240640	; 0x3ac00
   1a6fc:	ldrbtmi	r4, [pc], #-3924	; 1a704 <fputs@plt+0x16ca8>
   1a700:	stmibeq	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   1a704:			; <UNDEFINED> instruction: 0xf8d5b1d0
   1a708:			; <UNDEFINED> instruction: 0xf7ff8040
   1a70c:	ldmib	r4, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   1a710:	strmi	r3, [r2], -pc, lsl #2
   1a714:	cmnvs	r0, #110592	; 0x1b000
   1a718:	bne	2335a0 <fputs@plt+0x22fb44>
   1a71c:	smlattcs	r1, r3, r3, r6
   1a720:	stmibcc	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   1a724:			; <UNDEFINED> instruction: 0xf5046420
   1a728:			; <UNDEFINED> instruction: 0xf7e9601c
   1a72c:	blvs	1914c14 <fputs@plt+0x19111b8>
   1a730:			; <UNDEFINED> instruction: 0xd16a4298
   1a734:	stmibeq	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   1a738:	cdp	7, 10, cr15, cr12, cr8, {7}
   1a73c:	stmdavc	fp!, {r0, r2, r3, r5, r6, sl, fp, sp, lr}
   1a740:	ldmib	r4, {r0, r1, r3, r8, r9, fp, ip, sp, pc}^
   1a744:	bvs	fe866f6c <fputs@plt+0xfe863510>
   1a748:	bvs	ff8ab79c <fputs@plt+0xff8a7d40>
   1a74c:	blvs	86b780 <fputs@plt+0x867d24>
   1a750:	blvs	18ab7a4 <fputs@plt+0x18a7d48>
   1a754:	blvs	fe86b788 <fputs@plt+0xfe867d2c>
   1a758:	blvs	ff8ab7ac <fputs@plt+0xff8a7d50>
   1a75c:	cfstrsvs	mvf4, [r1], #-44	; 0xffffffd4
   1a760:	cfstrdvs	mvd4, [r2], #-76	; 0xffffffb4
   1a764:	ldrmi	r4, [r3], #-1035	; 0xfffffbf5
   1a768:	bicsmi	r4, fp, #237568	; 0x3a000
   1a76c:	blmi	db3a00 <fputs@plt+0xdaffa4>
   1a770:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a774:	blls	7747e4 <fputs@plt+0x770d88>
   1a778:			; <UNDEFINED> instruction: 0xf04f405a
   1a77c:	mrsle	r0, SPSR_svc
   1a780:	pop	{r1, r2, r3, r4, ip, sp, pc}
   1a784:	ldmdbmi	r4!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1a788:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1a78c:	svc	0x0082f7e8
   1a790:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1a794:			; <UNDEFINED> instruction: 0xf7e8d049
   1a798:	bge	d5ff8 <fputs@plt+0xd259c>
   1a79c:	andcs	r4, r3, r1, lsl #12
   1a7a0:	svc	0x0000f7e8
   1a7a4:	blls	1c950c <fputs@plt+0x1c5ab0>
   1a7a8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1a7ac:	svcmi	0x0000f5b3
   1a7b0:			; <UNDEFINED> instruction: 0xf8dfd125
   1a7b4:	cdpge	0, 0, cr9, cr1, cr8, {5}
   1a7b8:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
   1a7bc:	ldrbtmi	r4, [r9], #1770	; 0x6ea
   1a7c0:	ldrbtmi	r4, [r8], #1541	; 0x605
   1a7c4:			; <UNDEFINED> instruction: 0x46524633
   1a7c8:	ldrtmi	r4, [r8], -r9, asr #12
   1a7cc:	cdp	7, 2, cr15, cr4, cr8, {7}
   1a7d0:	tstle	r8, r2, lsl #16
   1a7d4:	tsteq	r7, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   1a7d8:	muleq	r3, sl, r8
   1a7dc:	bl	127be8 <fputs@plt+0x12418c>
   1a7e0:	stm	r3, {r0, r1, r6, r7, r8, r9}
   1a7e4:	strbmi	r0, [r1], -r3
   1a7e8:			; <UNDEFINED> instruction: 0xf7e84638
   1a7ec:	andcc	lr, r1, r6, lsl lr
   1a7f0:	andcs	fp, r1, r8, lsl pc
   1a7f4:	svclt	0x00882dff
   1a7f8:	stmdacs	r0, {sp}
   1a7fc:	ldrtmi	sp, [r8], -r2, ror #3
   1a800:	cdp	7, 4, cr15, cr8, cr8, {7}
   1a804:			; <UNDEFINED> instruction: 0xf7e9e79d
   1a808:	ldmdami	r6, {r1, r5, fp, sp, lr, pc}
   1a80c:	bmi	5ac120 <fputs@plt+0x5a86c4>
   1a810:	ldmdapl	r0!, {r0, r8, sp}
   1a814:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1a818:	stmda	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a81c:	stmibeq	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   1a820:	cdp	7, 3, cr15, cr8, cr8, {7}
   1a824:			; <UNDEFINED> instruction: 0xf7e92001
   1a828:	stmdami	lr, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
   1a82c:	bmi	3ec0e0 <fputs@plt+0x3e8684>
   1a830:	ldmdapl	r0!, {r0, r8, sp}
   1a834:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1a838:	ldmda	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a83c:			; <UNDEFINED> instruction: 0xf7e92001
   1a840:	svclt	0x0000e8ea
   1a844:	andeq	r0, r2, r2, lsl #14
   1a848:	andeq	r0, r0, r4, ror #4
   1a84c:	strdeq	r0, [r2], -r8
   1a850:			; <UNDEFINED> instruction: 0x001b8abe
   1a854:	andeq	r0, r2, r8, lsl #12
   1a858:	andeq	sp, r0, lr, lsl #18
   1a85c:	andeq	sp, r0, r2, lsl #18
   1a860:	andeq	sp, r0, r6, lsl #18
   1a864:	andeq	r0, r0, ip, ror #4
   1a868:	andeq	sp, r0, r8, lsr ip
   1a86c:	andeq	sp, r0, r8, ror #16
   1a870:	tstcs	r0, r0, asr r3
   1a874:	ldrtlt	r4, [r0], #-1539	; 0xfffff9fd
   1a878:	strvs	pc, [r0], #-1280	; 0xfffffb00
   1a87c:	addvs	r4, r1, #10485760	; 0xa00000
   1a880:	mvnscc	pc, pc, asr #32
   1a884:	strbpl	pc, [r6, #-581]!	; 0xfffffdbb	; <UNPREDICTABLE>
   1a888:	ldrcs	pc, [r9, #1738]	; 0x6ca
   1a88c:			; <UNDEFINED> instruction: 0xf6446205
   1a890:			; <UNDEFINED> instruction: 0xf6c56558
   1a894:	subvs	r0, r5, #76, 10	; 0x13000000
   1a898:	ldrbvc	pc, [lr, #1615]!	; 0x64f	; <UNPREDICTABLE>
   1a89c:	ldrbcs	pc, [pc, #1742]!	; 1af72 <fputs@plt+0x17516>	; <UNPREDICTABLE>
   1a8a0:	strpl	lr, [r0, #-2496]	; 0xfffff640
   1a8a4:	strpl	lr, [r2, #-2496]	; 0xfffff640
   1a8a8:	strpl	lr, [r4, #-2496]	; 0xfffff640
   1a8ac:	strpl	lr, [r6, #-2496]	; 0xfffff640
   1a8b0:	strvs	pc, [r0, #-1103]	; 0xfffffbb1
   1a8b4:	stmib	r3, {r0, r2, r6, sl, sp, lr}^
   1a8b8:	movwcc	r1, #33326	; 0x822e
   1a8bc:	mvnsle	r4, r3, lsr #5
   1a8c0:	stmib	r0, {r4, r5, sl, fp, ip, sp, pc}^
   1a8c4:	ldrbmi	r2, [r0, -sp, lsl #4]!
   1a8c8:	svclt	0x00004770
   1a8cc:	svclt	0x0018381c
   1a8d0:	ldrbmi	r2, [r0, -r1]!
   1a8d4:	svclt	0x00004770
   1a8d8:	svcmi	0x00f0e92d
   1a8dc:	stcmi	6, cr4, [pc], #-548	; 1a6c0 <fputs@plt+0x16c64>
   1a8e0:	stcmi	0, cr11, [pc, #-524]!	; 1a6dc <fputs@plt+0x16c80>
   1a8e4:	ldrbtmi	r4, [ip], #-1667	; 0xfffff97d
   1a8e8:	stmdbpl	r4!, {r0, r5, r9, sl, lr}^
   1a8ec:	stmdavs	r5!, {r0, r1, r5, r6, r7, fp, sp, lr}^
   1a8f0:			; <UNDEFINED> instruction: 0xa010f8d4
   1a8f4:	stmiavs	r3!, {r8, r9, ip, pc}
   1a8f8:	movwls	r6, #6183	; 0x1827
   1a8fc:	eorsle	r2, sp, r0, lsl #20
   1a900:	ldmdavs	r2, {r4, r7, r9, sl, lr}
   1a904:			; <UNDEFINED> instruction: 0xf109bb6a
   1a908:			; <UNDEFINED> instruction: 0x4628023f
   1a90c:			; <UNDEFINED> instruction: 0xf0274417
   1a910:			; <UNDEFINED> instruction: 0x4639073f
   1a914:	ldmda	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a918:	strbmi	r6, [sl], -r3, lsr #16
   1a91c:			; <UNDEFINED> instruction: 0x46064659
   1a920:			; <UNDEFINED> instruction: 0xf7e84418
   1a924:	stmdavs	r3!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   1a928:	andcc	pc, r0, r8, asr #17
   1a92c:	stmib	r4, {r0, r1, r5, r6, r7, fp, sp, lr}^
   1a930:			; <UNDEFINED> instruction: 0xb12b7600
   1a934:	bl	fe90153c <fputs@plt+0xfe8fdae0>
   1a938:	bl	19cd54 <fputs@plt+0x1992f8>
   1a93c:	rscvs	r0, r3, r9, lsl #6
   1a940:			; <UNDEFINED> instruction: 0xb1236923
   1a944:	beq	1957f4 <fputs@plt+0x191d98>
   1a948:	movweq	lr, #43782	; 0xab06
   1a94c:	stmiavs	r0!, {r0, r1, r5, r8, sp, lr}
   1a950:	blls	86dd8 <fputs@plt+0x8337c>
   1a954:	blne	176295c <fputs@plt+0x175ef00>
   1a958:	adcvs	r4, r6, lr, lsr #8
   1a95c:	pop	{r0, r1, ip, sp, pc}
   1a960:	adcsmi	r8, sl, #240, 30	; 0x3c0
   1a964:	eorvs	fp, r2, r4, lsr #30
   1a968:	sbcle	r4, ip, #24117248	; 0x1700000
   1a96c:	andcs	r4, r1, sp, lsl #18
   1a970:			; <UNDEFINED> instruction: 0xf7e84479
   1a974:			; <UNDEFINED> instruction: 0xf04fedaa
   1a978:			; <UNDEFINED> instruction: 0xe7ef30ff
   1a97c:			; <UNDEFINED> instruction: 0x4628373f
   1a980:			; <UNDEFINED> instruction: 0xf027444f
   1a984:			; <UNDEFINED> instruction: 0x4639073f
   1a988:	stmda	r0!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a98c:	strbmi	r6, [sl], -r3, lsr #16
   1a990:			; <UNDEFINED> instruction: 0x46064659
   1a994:			; <UNDEFINED> instruction: 0xf7e84418
   1a998:			; <UNDEFINED> instruction: 0xe7c7ee72
   1a99c:	muleq	r2, r2, r4
   1a9a0:	andeq	r0, r0, r4, asr #4
   1a9a4:	andeq	sp, r0, ip, ror fp
   1a9a8:	blmi	a2d24c <fputs@plt+0xa297f0>
   1a9ac:	push	{r1, r3, r4, r5, r6, sl, lr}
   1a9b0:			; <UNDEFINED> instruction: 0x460c43f0
   1a9b4:			; <UNDEFINED> instruction: 0xb09d58d3
   1a9b8:	ldmdavs	fp, {r8, sp}
   1a9bc:			; <UNDEFINED> instruction: 0xf04f931b
   1a9c0:			; <UNDEFINED> instruction: 0xf7e80300
   1a9c4:	mcrne	14, 0, lr, cr5, cr0, {5}
   1a9c8:	strbtmi	sp, [sl], -r7, lsr #22
   1a9cc:	andcs	r4, r3, r9, lsr #12
   1a9d0:	stcl	7, cr15, [r8, #928]!	; 0x3a0
   1a9d4:	blle	8249dc <fputs@plt+0x820f80>
   1a9d8:			; <UNDEFINED> instruction: 0x670ce9dd
   1a9dc:	tstlt	r4, r0, lsr r6
   1a9e0:			; <UNDEFINED> instruction: 0xf7e86026
   1a9e4:	pkhbtmi	lr, r0, ip, lsl #30
   1a9e8:	mcrcs	1, 0, fp, cr1, cr8, {5}
   1a9ec:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
   1a9f0:	strmi	fp, [r1], r4, lsr #31
   1a9f4:	ble	2639fc <fputs@plt+0x25ffa0>
   1a9f8:	ldrmi	lr, [ip], #-31	; 0xffffffe1
   1a9fc:			; <UNDEFINED> instruction: 0x670ce9dd
   1aa00:			; <UNDEFINED> instruction: 0x17e14499
   1aa04:	bl	1c6b4dc <fputs@plt+0x1c67a80>
   1aa08:	ble	59b62c <fputs@plt+0x597bd0>
   1aa0c:			; <UNDEFINED> instruction: 0x46491b32
   1aa10:			; <UNDEFINED> instruction: 0xf7e84628
   1aa14:	mcrne	13, 0, lr, cr3, cr0, {7}
   1aa18:			; <UNDEFINED> instruction: 0xf04fdaef
   1aa1c:	bmi	31ca24 <fputs@plt+0x318fc8>
   1aa20:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   1aa24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1aa28:	subsmi	r9, sl, fp, lsl fp
   1aa2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1aa30:	strbmi	sp, [r0], -r7, lsl #2
   1aa34:	pop	{r0, r2, r3, r4, ip, sp, pc}
   1aa38:			; <UNDEFINED> instruction: 0x462883f0
   1aa3c:	cdp	7, 11, cr15, cr0, cr8, {7}
   1aa40:			; <UNDEFINED> instruction: 0xf7e8e7ed
   1aa44:	svclt	0x0000ef04
   1aa48:	andeq	r0, r2, ip, asr #7
   1aa4c:	andeq	r0, r0, r4, ror #4
   1aa50:	andeq	r0, r2, r6, asr r3
   1aa54:	ldrsbtgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1aa58:	mvnsmi	lr, sp, lsr #18
   1aa5c:			; <UNDEFINED> instruction: 0x460744fc
   1aa60:	ldm	ip!, {r3, r7, r9, sl, lr}
   1aa64:	addlt	r0, r6, pc
   1aa68:	ldcmi	14, cr4, [ip], {27}
   1aa6c:	ldrbtmi	r4, [lr], #-1645	; 0xfffff993
   1aa70:	ldrdgt	pc, [r0], -ip
   1aa74:			; <UNDEFINED> instruction: 0x466e5934
   1aa78:	strls	r6, [r5], #-2084	; 0xfffff7dc
   1aa7c:	streq	pc, [r0], #-79	; 0xffffffb1
   1aa80:	strgt	r2, [pc, #-1024]	; 1a688 <fputs@plt+0x16c2c>
   1aa84:	andgt	pc, r0, r5, asr #17
   1aa88:	blpl	158be8 <fputs@plt+0x15518c>
   1aa8c:			; <UNDEFINED> instruction: 0xf7e84628
   1aa90:			; <UNDEFINED> instruction: 0x4629edd6
   1aa94:	ldrtmi	r4, [r8], -r2, lsl #12
   1aa98:	svc	0x008cf7e8
   1aa9c:	strcc	fp, [r1], #-384	; 0xfffffe80
   1aaa0:	mvnsle	r2, r5, lsl #24
   1aaa4:	blmi	36d2e4 <fputs@plt+0x369888>
   1aaa8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1aaac:	blls	174b1c <fputs@plt+0x1710c0>
   1aab0:			; <UNDEFINED> instruction: 0xf04f405a
   1aab4:	mrsle	r0, (UNDEF: 59)
   1aab8:	andlt	r4, r6, r8, lsr r6
   1aabc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1aac0:	strbne	r4, [r5, r8, lsr #12]!
   1aac4:	strmi	lr, [r6, #-2504]	; 0xfffff638
   1aac8:	ldc	7, cr15, [r8, #928]!	; 0x3a0
   1aacc:	strb	r4, [r9, r7, lsl #8]!
   1aad0:	cdp	7, 11, cr15, cr12, cr8, {7}
   1aad4:	strdeq	r1, [r2], -r8
   1aad8:	andeq	r0, r2, sl, lsl #6
   1aadc:	andeq	r0, r0, r4, ror #4
   1aae0:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1aae4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1aae8:	ldmdbmi	r3!, {r0, r3, r7, r9, sl, lr}
   1aaec:	blmi	d06d04 <fputs@plt+0xd032a8>
   1aaf0:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
   1aaf4:	mrcmi	15, 1, r4, cr3, cr2, {1}
   1aaf8:			; <UNDEFINED> instruction: 0xf8df2500
   1aafc:	ldrbtmi	sl, [pc], #-204	; 1ab04 <fputs@plt+0x170a8>
   1ab00:	ldrbtmi	r5, [lr], #-2251	; 0xfffff735
   1ab04:			; <UNDEFINED> instruction: 0x370444fa
   1ab08:	movwls	r6, #14363	; 0x381b
   1ab0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ab10:	andcs	r4, r4, #128, 12	; 0x8000000
   1ab14:			; <UNDEFINED> instruction: 0xf857e005
   1ab18:	ldrtmi	r6, [r0], -r4, lsl #22
   1ab1c:	stc	7, cr15, [lr, #928]	; 0x3a0
   1ab20:	ldrtmi	r4, [r1], -r2, lsl #12
   1ab24:			; <UNDEFINED> instruction: 0xf7e84640
   1ab28:	orrlt	lr, r0, #280	; 0x118
   1ab2c:	blcs	1878c00 <fputs@plt+0x18751a4>
   1ab30:	ldmdavc	r3!, {r3, r4, r8, ip, lr, pc}^
   1ab34:	tstle	r5, r5, lsr fp
   1ab38:	blcs	1e38e0c <fputs@plt+0x1e353b0>
   1ab3c:	ldm	sl, {r1, r4, r8, ip, lr, pc}
   1ab40:	ldmdbvc	r3!, {r0, r1}
   1ab44:	andls	sl, r1, r1, lsl #28
   1ab48:			; <UNDEFINED> instruction: 0xf8ad4630
   1ab4c:			; <UNDEFINED> instruction: 0xf88d1008
   1ab50:			; <UNDEFINED> instruction: 0xf7e83008
   1ab54:			; <UNDEFINED> instruction: 0x4631ed74
   1ab58:	strbmi	r4, [r0], -r6, lsl #12
   1ab5c:			; <UNDEFINED> instruction: 0xf7e84632
   1ab60:	mvnslt	lr, sl, lsr #30
   1ab64:			; <UNDEFINED> instruction: 0xf1453401
   1ab68:	cfstr32cs	mvfx0, [r0, #-0]
   1ab6c:	ldccs	15, cr11, [r0], {8}
   1ab70:	bmi	5cf2bc <fputs@plt+0x5cb860>
   1ab74:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   1ab78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ab7c:	subsmi	r9, sl, r3, lsl #22
   1ab80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ab84:			; <UNDEFINED> instruction: 0x4640d116
   1ab88:	pop	{r2, ip, sp, pc}
   1ab8c:	eoreq	r8, fp, #240, 14	; 0x3c00000
   1ab90:	b	10ec458 <fputs@plt+0x10e89fc>
   1ab94:	eoreq	r6, r4, #20, 6	; 0x50000000
   1ab98:	movwmi	lr, #18889	; 0x49c9
   1ab9c:	stcl	7, cr15, [lr, #-928]	; 0xfffffc60
   1aba0:	strb	r4, [r6, r0, lsl #9]!
   1aba4:	ldrtmi	r0, [r0], #555	; 0x22b
   1aba8:	tstvs	r4, #274432	; 0x43000
   1abac:	stmib	r9, {r2, r5, r9}^
   1abb0:	ldrb	r4, [lr, r4, lsl #6]
   1abb4:	cdp	7, 4, cr15, cr10, cr8, {7}
   1abb8:	andeq	r0, r2, r6, lsl #5
   1abbc:	andeq	r0, r0, r4, ror #4
   1abc0:	andeq	pc, r1, r6, lsl lr	; <UNPREDICTABLE>
   1abc4:	andeq	r9, r0, sl, ror #16
   1abc8:	andeq	sp, r0, r4, lsl #20
   1abcc:	andeq	r0, r2, r2, lsl #4
   1abd0:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   1abd4:	blmi	4233dc <fputs@plt+0x41f980>
   1abd8:	ldrlt	r4, [r0, #-1276]	; 0xfffffb04
   1abdc:			; <UNDEFINED> instruction: 0xf85cb082
   1abe0:	strmi	r3, [ip], -r3
   1abe4:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   1abe8:			; <UNDEFINED> instruction: 0xf04f9301
   1abec:			; <UNDEFINED> instruction: 0xf7e80300
   1abf0:	stmdbmi	sl, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
   1abf4:	ldrbtmi	r4, [r9], #-2568	; 0xfffff5f8
   1abf8:	movvs	r9, #0, 22
   1abfc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1ac00:	subsmi	r9, r1, r1, lsl #20
   1ac04:	andeq	pc, r0, #79	; 0x4f
   1ac08:	ldrmi	sp, [r8], -r2, lsl #2
   1ac0c:	ldclt	0, cr11, [r0, #-8]
   1ac10:	cdp	7, 1, cr15, cr12, cr8, {7}
   1ac14:	andeq	r0, r2, r0, lsr #3
   1ac18:	andeq	r0, r0, r4, ror #4
   1ac1c:	andeq	r0, r2, r2, lsl #3
   1ac20:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   1ac24:	blmi	46342c <fputs@plt+0x45f9d0>
   1ac28:	ldrlt	r4, [r0, #-1276]	; 0xfffffb04
   1ac2c:			; <UNDEFINED> instruction: 0xf85cb082
   1ac30:	strmi	r3, [ip], -r3
   1ac34:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   1ac38:			; <UNDEFINED> instruction: 0xf04f9301
   1ac3c:			; <UNDEFINED> instruction: 0xf7e80300
   1ac40:	bmi	2d5ee0 <fputs@plt+0x2d2484>
   1ac44:	stmib	r4, {r8, r9, fp, ip, pc}^
   1ac48:	stmdbmi	r9, {r2, r3, r8}
   1ac4c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1ac50:	bls	74c9c <fputs@plt+0x71240>
   1ac54:			; <UNDEFINED> instruction: 0xf04f4051
   1ac58:	mrsle	r0, R10_usr
   1ac5c:	andlt	r4, r2, r8, lsl r6
   1ac60:			; <UNDEFINED> instruction: 0xf7e8bd10
   1ac64:	svclt	0x0000edf4
   1ac68:	andeq	r0, r2, r0, asr r1
   1ac6c:	andeq	r0, r0, r4, ror #4
   1ac70:	andeq	r0, r2, ip, lsr #2
   1ac74:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   1ac78:	blmi	463480 <fputs@plt+0x45fa24>
   1ac7c:	ldrlt	r4, [r0, #-1276]	; 0xfffffb04
   1ac80:			; <UNDEFINED> instruction: 0xf85cb082
   1ac84:	strmi	r3, [ip], -r3
   1ac88:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   1ac8c:			; <UNDEFINED> instruction: 0xf04f9301
   1ac90:			; <UNDEFINED> instruction: 0xf7e80300
   1ac94:	bmi	2d5e8c <fputs@plt+0x2d2430>
   1ac98:	stmib	r4, {r8, r9, fp, ip, pc}^
   1ac9c:	stmdbmi	r9, {r1, r3, r8}
   1aca0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1aca4:	bls	74cf0 <fputs@plt+0x71294>
   1aca8:			; <UNDEFINED> instruction: 0xf04f4051
   1acac:	mrsle	r0, R10_usr
   1acb0:	andlt	r4, r2, r8, lsl r6
   1acb4:			; <UNDEFINED> instruction: 0xf7e8bd10
   1acb8:	svclt	0x0000edca
   1acbc:	strdeq	r0, [r2], -ip
   1acc0:	andeq	r0, r0, r4, ror #4
   1acc4:	ldrdeq	r0, [r2], -r8
   1acc8:	svcmi	0x00f0e92d
   1accc:	stclmi	6, cr4, [r5, #576]	; 0x240
   1acd0:	blmi	ff186f74 <fputs@plt+0xff183518>
   1acd4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1acd8:			; <UNDEFINED> instruction: 0x4604447d
   1acdc:	stmdage	r7, {r2, r4, r5, r9, sp}
   1ace0:			; <UNDEFINED> instruction: 0xf10858eb
   1ace4:	strmi	r0, [pc], -r3, lsl #10
   1ace8:	stmiaeq	lr!, {r0, r3, r6, r9, sl, lr}
   1acec:			; <UNDEFINED> instruction: 0x9325681b
   1acf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1acf4:	streq	pc, [r3, #-37]	; 0xffffffdb
   1acf8:	andls	pc, r8, sp, asr #17
   1acfc:	stc	7, cr15, [r8], #-928	; 0xfffffc60
   1ad00:	movwcs	lr, #51668	; 0xc9d4
   1ad04:	ldrdeq	lr, [sl, -r4]
   1ad08:	stmib	sp, {r3, r5, r7, r8, sl, lr}^
   1ad0c:	strls	r6, [r6], -r4, lsl #12
   1ad10:	stmib	sp, {r1, r2, r4, r5, r7, r9, sl, fp, lr}^
   1ad14:	ldrbtmi	r2, [lr], #-776	; 0xfffffcf8
   1ad18:	smlabteq	sl, sp, r9, lr
   1ad1c:	tsthi	sl, r0, asr #1	; <UNPREDICTABLE>
   1ad20:	movwcs	r6, #2209	; 0x8a1
   1ad24:	addpl	pc, r0, #16777216	; 0x1000000
   1ad28:			; <UNDEFINED> instruction: 0xf0404313
   1ad2c:			; <UNDEFINED> instruction: 0xf10480fa
   1ad30:			; <UNDEFINED> instruction: 0x46380238
   1ad34:			; <UNDEFINED> instruction: 0xf7ff4641
   1ad38:	strmi	pc, [r3], -pc, asr #27
   1ad3c:			; <UNDEFINED> instruction: 0xf0402800
   1ad40:	stmiavs	r7!, {r1, r3, r6, r7, pc}
   1ad44:	blvs	fe8ac5b0 <fputs@plt+0xfe8a8b54>
   1ad48:	andpl	pc, r0, r7, lsl #8
   1ad4c:	movwls	r0, #51347	; 0xc893
   1ad50:	movweq	lr, #6736	; 0x1a50
   1ad54:	blls	14a97c <fputs@plt+0x146f20>
   1ad58:	blmi	fe98ed9c <fputs@plt+0xfe98b340>
   1ad5c:	ldmdbvs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1ad60:			; <UNDEFINED> instruction: 0xf0402900
   1ad64:	ldmvs	r9, {r2, r4, r5, r8, pc}^
   1ad68:	movweq	lr, #35586	; 0x8b02
   1ad6c:	bne	fe6f599c <fputs@plt+0xfe6f1f40>
   1ad70:	ldmeq	fp, {r2, r3, r9, ip, pc}
   1ad74:	stmib	sp, {r1, r2, r8, r9, ip, pc}^
   1ad78:	ldmib	r4, {r2, r8, r9, ip, sp}^
   1ad7c:	b	141b19c <fputs@plt+0x1417740>
   1ad80:			; <UNDEFINED> instruction: 0xf0000201
   1ad84:			; <UNDEFINED> instruction: 0xf11080f7
   1ad88:			; <UNDEFINED> instruction: 0xf14132ff
   1ad8c:	b	13e9990 <fputs@plt+0x13e5f34>
   1ad90:	ldmib	r4, {r1, r6, sl, fp}^
   1ad94:	vst4.8	{d0,d2,d4,d6}, [r7], r4
   1ad98:			; <UNDEFINED> instruction: 0x61a24880
   1ad9c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ada0:	stmib	sp, {r1, r5, r9, fp, sp, lr}^
   1ada4:	stmdbls	sp, {r8}
   1ada8:			; <UNDEFINED> instruction: 0xf8c44302
   1adac:	movwmi	sl, #40988	; 0xa01c
   1adb0:	tsteq	r9, r8, asr sl
   1adb4:	andeq	lr, ip, #270336	; 0x42000
   1adb8:	stmdacs	r0, {r0, r1, r2, sl, ip, sp, lr, pc}
   1adbc:			; <UNDEFINED> instruction: 0xf042bf18
   1adc0:			; <UNDEFINED> instruction: 0xf04f0201
   1adc4:	andls	r0, sp, #0, 18
   1adc8:	andeq	lr, r9, #88, 20	; 0x58000
   1adcc:	ldrdeq	lr, [r0, -sp]
   1add0:	bls	38aa50 <fputs@plt+0x386ff4>
   1add4:	addcc	pc, r0, #1107296256	; 0x42000000
   1add8:	stmdbcs	r0, {r0, r2, r3, r9, ip, pc}
   1addc:			; <UNDEFINED> instruction: 0xf5b0bf08
   1ade0:			; <UNDEFINED> instruction: 0xf0007f00
   1ade4:			; <UNDEFINED> instruction: 0xf04f8093
   1ade8:	strmi	r0, [r9, #2304]	; 0x900
   1adec:	stmdavc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   1adf0:	strmi	fp, [r0, #3848]	; 0xf08
   1adf4:	vld2.16	{d13-d16}, [r0 :256]!
   1adf8:	strmi	r7, [r9], r0, lsl #17
   1adfc:	andeq	lr, r9, #88, 20	; 0x58000
   1ae00:	addhi	pc, r4, r0
   1ae04:	ldmdbge	r2, {r2, fp, sp, pc}
   1ae08:	strmi	r2, [r2], -r0, lsl #14
   1ae0c:			; <UNDEFINED> instruction: 0xf852e001
   1ae10:	addsmi	r3, r1, #4, 30
   1ae14:	mvnsle	r4, pc, lsl r4
   1ae18:	cmpcs	r0, r2, lsl #20
   1ae1c:			; <UNDEFINED> instruction: 0x971343ff
   1ae20:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   1ae24:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1ae28:	bmi	1c8f384 <fputs@plt+0x1c8b928>
   1ae2c:	ldmvs	sl!, {r0, r1, r2, r4, r5, r7, fp, ip, lr}
   1ae30:			; <UNDEFINED> instruction: 0xf0002a00
   1ae34:			; <UNDEFINED> instruction: 0xf8d780a7
   1ae38:			; <UNDEFINED> instruction: 0xf8ddc004
   1ae3c:	ldmdavs	r1, {r3, sp, lr, pc}^
   1ae40:			; <UNDEFINED> instruction: 0x8010f8d7
   1ae44:	b	13e7250 <fputs@plt+0x13e37f4>
   1ae48:			; <UNDEFINED> instruction: 0x6051009e
   1ae4c:	svceq	0x0000f1b8
   1ae50:	addshi	pc, r6, r0
   1ae54:	ldrteq	pc, [ip], -r8, lsl #2	; <UNPREDICTABLE>
   1ae58:	tstcs	r0, r2, asr #12
   1ae5c:	andeq	pc, ip, r8, asr #17
   1ae60:	bleq	158fb0 <fputs@plt+0x155554>
   1ae64:	strmi	r4, [r1], #-690	; 0xfffffd4e
   1ae68:	bicmi	sp, r9, #-2147483586	; 0x8000003e
   1ae6c:	eorsne	pc, ip, r8, asr #17
   1ae70:	bl	335110 <fputs@plt+0x3316b4>
   1ae74:	tstcs	r0, lr, lsl #4
   1ae78:	vst4.8	{d6,d8,d10,d12}, [r6 :256], sl
   1ae7c:	b	142ee84 <fputs@plt+0x142b428>
   1ae80:	eorle	r0, r8, r1, lsl #4
   1ae84:	bvs	fe835274 <fputs@plt+0xfe831818>
   1ae88:	sbcsvs	r6, r0, #17408	; 0x4400
   1ae8c:	blvs	fe8892b8 <fputs@plt+0xfe88585c>
   1ae90:	ldmib	r4, {r0, r4, r8, r9, sp, lr}^
   1ae94:	mrrcvs	9, 0, r8, r1, cr4	; <UNPREDICTABLE>
   1ae98:	svceq	0x0000f1b9
   1ae9c:	svclt	0x000863d5
   1aea0:	svcvs	0x00a0f5b8
   1aea4:	cmpvs	r0, r1, lsr #8	; <UNPREDICTABLE>
   1aea8:	tstpl	r0, r2, asr #19
   1aeac:			; <UNDEFINED> instruction: 0xf1b9d013
   1aeb0:	svclt	0x00020f00
   1aeb4:	svcvs	0x00e0f5b8
   1aeb8:	cmpvs	r0, r1, asr #8	; <UNPREDICTABLE>
   1aebc:	andle	r6, sl, r1, asr r4
   1aec0:	ldreq	pc, [r2], #-6
   1aec4:	b	15242cc <fputs@plt+0x1520870>
   1aec8:	svclt	0x00140005
   1aecc:	orrvs	pc, r0, r1, asr #8
   1aed0:	tstvs	r0, r1, asr #8	; <UNPREDICTABLE>
   1aed4:	stmdbmi	r7, {r0, r4, r6, sl, sp, lr}^
   1aed8:	ldrbtmi	r4, [r9], #-2627	; 0xfffff5bd
   1aedc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1aee0:	subsmi	r9, r1, r5, lsr #20
   1aee4:	andeq	pc, r0, #79	; 0x4f
   1aee8:			; <UNDEFINED> instruction: 0x4618d17a
   1aeec:	pop	{r0, r1, r2, r5, ip, sp, pc}
   1aef0:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1aef4:			; <UNDEFINED> instruction: 0xf5baab00
   1aef8:			; <UNDEFINED> instruction: 0xf14b7040
   1aefc:	vld1.64	{d3-d6}, [r0 :256]
   1af00:	ldrmi	r7, [r1], r0, lsl #17
   1af04:	andeq	lr, r9, #88, 20	; 0x58000
   1af08:	svcge	0x007cf47f
   1af0c:	addcs	pc, r0, r7, lsl #8
   1af10:	b	1423318 <fputs@plt+0x141f8bc>
   1af14:	svclt	0x001e0201
   1af18:			; <UNDEFINED> instruction: 0xf0429a0d
   1af1c:	andls	r0, sp, #8, 4	; 0x80000000
   1af20:	blmi	d14ce8 <fputs@plt+0xd1128c>
   1af24:	stmiavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}^
   1af28:	blcs	35b9c <fputs@plt+0x32140>
   1af2c:			; <UNDEFINED> instruction: 0xf104d146
   1af30:			; <UNDEFINED> instruction: 0x46380238
   1af34:			; <UNDEFINED> instruction: 0xf7ff4641
   1af38:	strmi	pc, [r3], -pc, asr #25
   1af3c:	bicle	r2, sl, r0, lsl #16
   1af40:			; <UNDEFINED> instruction: 0xf10868e9
   1af44:	blvs	fe81d048 <fputs@plt+0xfe8195ec>
   1af48:	eorseq	pc, pc, #40	; 0x28
   1af4c:	andcs	lr, sp, #3162112	; 0x304000
   1af50:	strb	r6, [r0, r8, lsl #6]
   1af54:			; <UNDEFINED> instruction: 0xf7e84628
   1af58:	ldrtmi	lr, [r9], -r2, ror #24
   1af5c:	strmi	r4, [r7], -r2, asr #12
   1af60:	bl	fe358f08 <fputs@plt+0xfe3554ac>
   1af64:	andeq	lr, r8, r7, lsl #22
   1af68:	andeq	lr, r8, #168960	; 0x29400
   1af6c:			; <UNDEFINED> instruction: 0xf7e84649
   1af70:			; <UNDEFINED> instruction: 0xe6d5eaf0
   1af74:	stceq	0, cr15, [r6], {79}	; 0x4f
   1af78:			; <UNDEFINED> instruction: 0xf04f2203
   1af7c:	str	r0, [r8, -r0, lsl #20]
   1af80:			; <UNDEFINED> instruction: 0xe7756090
   1af84:	eorscs	r4, ip, #1048576	; 0x100000
   1af88:	movwls	sl, #14358	; 0x3816
   1af8c:			; <UNDEFINED> instruction: 0xf7e89300
   1af90:	bge	115b18 <fputs@plt+0x1120bc>
   1af94:	cmpcs	r0, r5, lsl r8
   1af98:	strvc	pc, [r1], pc, asr #32
   1af9c:			; <UNDEFINED> instruction: 0xf7ff9615
   1afa0:	blls	5a214 <fputs@plt+0x567b8>
   1afa4:	bls	1094ac <fputs@plt+0x105a50>
   1afa8:			; <UNDEFINED> instruction: 0xf8d768f9
   1afac:			; <UNDEFINED> instruction: 0xf8c1c004
   1afb0:	strbtmi	r2, [r2], #-152	; 0xffffff68
   1afb4:			; <UNDEFINED> instruction: 0xe74060ba
   1afb8:	str	r4, [ip, r3, lsl #12]
   1afbc:			; <UNDEFINED> instruction: 0xf04f480e
   1afc0:	movwls	r3, #1023	; 0x3ff
   1afc4:			; <UNDEFINED> instruction: 0xf7e84478
   1afc8:	blls	56258 <fputs@plt+0x527fc>
   1afcc:	stmdami	fp, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
   1afd0:	mvnscc	pc, #79	; 0x4f
   1afd4:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   1afd8:	ldc	7, cr15, [r8], {232}	; 0xe8
   1afdc:	ldrb	r9, [sl, -r0, lsl #22]!
   1afe0:	ldc	7, cr15, [r4], #-928	; 0xfffffc60
   1afe4:	andeq	r0, r2, r0, lsr #1
   1afe8:	andeq	r0, r0, r4, ror #4
   1afec:	andeq	r0, r2, r2, rrx
   1aff0:	andeq	r0, r0, r4, asr #4
   1aff4:	muleq	r1, lr, lr
   1aff8:	andeq	sp, r0, ip, asr #10
   1affc:	andeq	sp, r0, lr, ror #10
   1b000:	blmi	5ed860 <fputs@plt+0x5e9e04>
   1b004:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1b008:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1b00c:	strbtmi	r4, [r9], -r4, lsl #12
   1b010:	ldmdavs	fp, {fp, sp, lr}
   1b014:			; <UNDEFINED> instruction: 0xf04f9301
   1b018:			; <UNDEFINED> instruction: 0xf7ff0300
   1b01c:	ldmib	r4, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}^
   1b020:	tstmi	r3, #8, 6	; 0x20000000
   1b024:	andscs	fp, r0, #2, 30
   1b028:	stmib	r4, {r8, r9, sp}^
   1b02c:	stmiavs	r3!, {r3, r8, r9, sp}
   1b030:	vst1.8	{d25-d26}, [r3], r0
   1b034:	adcvs	r0, r3, r0, lsl #7
   1b038:	strtmi	r4, [r0], -r1, lsl #12
   1b03c:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   1b040:	blmi	1ed868 <fputs@plt+0x1e9e0c>
   1b044:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b048:	blls	750b8 <fputs@plt+0x7165c>
   1b04c:			; <UNDEFINED> instruction: 0xf04f405a
   1b050:	mrsle	r0, SP_irq
   1b054:	ldclt	0, cr11, [r0, #-8]
   1b058:	bl	ffe59000 <fputs@plt+0xffe555a4>
   1b05c:	andeq	pc, r1, r4, ror sp	; <UNPREDICTABLE>
   1b060:	andeq	r0, r0, r4, ror #4
   1b064:	andeq	pc, r1, r4, lsr sp	; <UNPREDICTABLE>
   1b068:	blmi	feb2db1c <fputs@plt+0xfeb2a0c0>
   1b06c:	push	{r1, r3, r4, r5, r6, sl, lr}
   1b070:	strdlt	r4, [sp], r0
   1b074:			; <UNDEFINED> instruction: 0x460558d3
   1b078:	stmdavs	r0, {r1, r3, r8, fp, sp, pc}
   1b07c:	movwls	r6, #47131	; 0xb81b
   1b080:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b084:	ldc2	7, cr15, [r0], {255}	; 0xff
   1b088:			; <UNDEFINED> instruction: 0xf0002800
   1b08c:	stmdbvc	r2, {r0, r2, r3, r5, r8, pc}
   1b090:	bcs	6ca98 <fputs@plt+0x6903c>
   1b094:	adchi	pc, r1, r0
   1b098:			; <UNDEFINED> instruction: 0xf0402a02
   1b09c:	svchi	0x00868089
   1b0a0:	strmi	r6, [r4], #-2692	; 0xfffff57c
   1b0a4:			; <UNDEFINED> instruction: 0xf0002e00
   1b0a8:			; <UNDEFINED> instruction: 0xf04f8104
   1b0ac:	bl	11e8b4 <fputs@plt+0x11ae58>
   1b0b0:	ldrbtmi	r1, [r3], r6, lsl #21
   1b0b4:			; <UNDEFINED> instruction: 0xf04f46a4
   1b0b8:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}^
   1b0bc:	stmib	sp, {r2, r8, sl, lr}^
   1b0c0:	ldmib	ip, {r1, ip, pc}^
   1b0c4:	b	15b4cec <fputs@plt+0x15b1290>
   1b0c8:	eorle	r0, r8, r7, lsl #6
   1b0cc:	movwcs	lr, #18908	; 0x49dc
   1b0d0:	tsteq	r3, r2, asr sl
   1b0d4:			; <UNDEFINED> instruction: 0xf8dcd023
   1b0d8:	ldrbmi	r1, [sp], -r8
   1b0dc:	streq	pc, [r2], #-1
   1b0e0:	tsteq	r5, r4, asr sl
   1b0e4:			; <UNDEFINED> instruction: 0xf8dcd01b
   1b0e8:	stmdbcs	r8, {r2, ip}
   1b0ec:	stmdbls	r2, {r0, r1, r2, r4, ip, lr, pc}
   1b0f0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b0f4:	svclt	0x0008454b
   1b0f8:	stmdbls	r2, {r1, r3, r7, r9, lr}
   1b0fc:	sasxmi	fp, r1, r8
   1b100:	ldmne	r1!, {r1, r8, ip, pc}
   1b104:	bl	11ff50c <fputs@plt+0x11fbab0>
   1b108:	tstls	r1, r3, lsl #2
   1b10c:	ldmib	sp, {r8, sp}^
   1b110:	strbmi	r8, [r9, #-2304]	; 0xfffff700
   1b114:	strbmi	fp, [r6, #3848]	; 0xf08
   1b118:	bl	cae00 <fputs@plt+0xc73a4>
   1b11c:			; <UNDEFINED> instruction: 0xf10c0e06
   1b120:	ldrbmi	r0, [r4, #3136]	; 0xc40
   1b124:	ldmib	sp, {r0, r2, r3, r6, r7, r8, ip, lr, pc}^
   1b128:	andcs	r9, r1, r2, lsl #16
   1b12c:	strmi	lr, [r4, #-2525]	; 0xfffff623
   1b130:	bleq	295ff0 <fputs@plt+0x292594>
   1b134:			; <UNDEFINED> instruction: 0xf7e84659
   1b138:			; <UNDEFINED> instruction: 0x4607e9f2
   1b13c:			; <UNDEFINED> instruction: 0xf0002800
   1b140:	strls	r8, [r2, #-216]	; 0xffffff28
   1b144:	and	r4, r2, sp, lsr r6
   1b148:	ldrbmi	r3, [r4, #-1088]	; 0xfffffbc0
   1b14c:	bvs	190f1e4 <fputs@plt+0x190b788>
   1b150:	ldmib	r4, {r1, r5, r9, fp, sp, lr}^
   1b154:	tstmi	r3, #4, 2
   1b158:			; <UNDEFINED> instruction: 0xf04fbf14
   1b15c:			; <UNDEFINED> instruction: 0xf04f0c00
   1b160:	b	141e16c <fputs@plt+0x141a710>
   1b164:	svclt	0x00140301
   1b168:	movwcs	r4, #5731	; 0x1663
   1b16c:	mvnle	r2, r0, lsl #22
   1b170:	ldrmi	r6, [pc], -r1, lsr #17
   1b174:	streq	pc, [r2], -r1
   1b178:	movweq	lr, #31318	; 0x7a56
   1b17c:	stmdavs	r1!, {r2, r5, r6, r7, ip, lr, pc}^
   1b180:	rscle	r2, r1, r8, lsl #18
   1b184:	bl	fe835810 <fputs@plt+0xfe831db4>
   1b188:	strtmi	r0, [r8], #-9
   1b18c:	strbmi	r3, [r1], #-1088	; 0xfffffbc0
   1b190:	b	1d59138 <fputs@plt+0x1d556dc>
   1b194:	bicsle	r4, sl, r4, asr r5
   1b198:	stcls	6, cr4, [r2, #-188]	; 0xffffff44
   1b19c:	strcs	r4, [r0], -r9, asr #12
   1b1a0:	movwcs	lr, #27096	; 0x69d8
   1b1a4:	ldrdge	pc, [r8], -r5
   1b1a8:	movwcs	lr, #51653	; 0xc9c5
   1b1ac:	rsb	r6, fp, fp, ror #17
   1b1b0:	andcs	r4, r1, fp, asr r9
   1b1b4:			; <UNDEFINED> instruction: 0xf7e84479
   1b1b8:			; <UNDEFINED> instruction: 0xf04fe988
   1b1bc:	bmi	16675c0 <fputs@plt+0x1663b64>
   1b1c0:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
   1b1c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b1c8:	subsmi	r9, sl, fp, lsl #22
   1b1cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b1d0:	addhi	pc, sp, r0, asr #32
   1b1d4:	pop	{r0, r2, r3, ip, sp, pc}
   1b1d8:	mcrhi	15, 0, r8, cr6, cr0, {7}
   1b1dc:	strmi	r6, [r4], #-2564	; 0xfffff5fc
   1b1e0:	rsbsle	r2, r1, r0, lsl #28
   1b1e4:	stceq	0, cr15, [r8], #-316	; 0xfffffec4
   1b1e8:	blx	32ca7e <fputs@plt+0x329022>
   1b1ec:			; <UNDEFINED> instruction: 0xf04f4c06
   1b1f0:			; <UNDEFINED> instruction: 0xf04f0e00
   1b1f4:	ldmdbvs	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}^
   1b1f8:	ldmvs	r9, {r1, r4, r5, r6, r8, ip, sp, pc}^
   1b1fc:	ldmvs	r8, {r0, r5, r6, r8, ip, sp, pc}
   1b200:	strle	r0, [r9, #-1920]	; 0xfffff880
   1b204:	stmdacs	r8, {r3, r4, r6, fp, sp, lr}
   1b208:	strmi	sp, [r9, #6]
   1b20c:	svclt	0x0028440a
   1b210:	ldrmi	r4, [r6, #1673]	; 0x689
   1b214:			; <UNDEFINED> instruction: 0x4696bf38
   1b218:	strbmi	r3, [r3, #-808]!	; 0xfffffcd8
   1b21c:	bl	febcf9d0 <fputs@plt+0xfebcbf74>
   1b220:	andcs	r0, r1, r9, lsl #22
   1b224:			; <UNDEFINED> instruction: 0xf7e84659
   1b228:	stmiavs	sl!, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   1b22c:	vst2.<illegal width 64>	{d22-d23}, [r2 :128], fp
   1b230:	strmi	r2, [r7], -r0, lsl #21
   1b234:	rsble	r2, r3, r0, lsl #16
   1b238:	strls	r2, [r2, #-552]	; 0xfffffdd8
   1b23c:	strmi	pc, [r6], -r2, lsl #22
   1b240:	ldrmi	r4, [r9], sp, asr #12
   1b244:	strtcc	lr, [r8], #-2
   1b248:			; <UNDEFINED> instruction: 0xd01442b4
   1b24c:	stmdbvs	r2!, {r5, r6, r7, fp, sp, lr}^
   1b250:	svclt	0x00182800
   1b254:	rscsle	r2, r6, r0, lsl #20
   1b258:	streq	r6, [fp, r1, lsr #17]
   1b25c:	stmdavs	r1!, {r0, r1, r4, r5, r6, r7, r8, sl, ip, lr, pc}^
   1b260:	rscsle	r2, r0, r8, lsl #18
   1b264:	blne	10356f0 <fputs@plt+0x1031c94>
   1b268:	strtcc	r4, [r8], #-1080	; 0xfffffbc8
   1b26c:			; <UNDEFINED> instruction: 0xf7e84441
   1b270:	adcsmi	lr, r4, #24576	; 0x6000
   1b274:	strbmi	sp, [fp], -sl, ror #3
   1b278:	stcls	6, cr4, [r2, #-676]	; 0xfffffd5c
   1b27c:			; <UNDEFINED> instruction: 0x2018f8d8
   1b280:	strcs	r4, [r0], -r9, asr #12
   1b284:	strcs	lr, [ip], -r5, asr #19
   1b288:	stmdbhi	r8, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   1b28c:	strne	lr, [sl], -r5, asr #19
   1b290:	andeq	lr, r9, #88, 20	; 0x58000
   1b294:	andne	pc, r0, #1241513984	; 0x4a000000
   1b298:	movwcs	lr, #10693	; 0x29c5
   1b29c:	svclt	0x0002465a
   1b2a0:	tstcs	r0, r0, lsl r0
   1b2a4:	smlabteq	r8, r5, r9, lr
   1b2a8:			; <UNDEFINED> instruction: 0x46284639
   1b2ac:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   1b2b0:	smlabbcs	r1, r5, r7, lr
   1b2b4:			; <UNDEFINED> instruction: 0xf7e84608
   1b2b8:			; <UNDEFINED> instruction: 0x4607e932
   1b2bc:			; <UNDEFINED> instruction: 0xf04fb1c8
   1b2c0:			; <UNDEFINED> instruction: 0xf04f31ff
   1b2c4:	strb	r0, [fp, -r1, lsl #22]!
   1b2c8:			; <UNDEFINED> instruction: 0x46104611
   1b2cc:			; <UNDEFINED> instruction: 0xf7e89202
   1b2d0:	stmiavs	r9!, {r1, r2, r5, r8, fp, sp, lr, pc}
   1b2d4:	vst2.<illegal width 64>	{d22-d23}, [r1 :128], fp
   1b2d8:	strmi	r2, [r7], -r0, lsl #21
   1b2dc:	bls	c78e4 <fputs@plt+0xc3e88>
   1b2e0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1b2e4:	bfi	r4, r3, (invalid: 13:9)
   1b2e8:	rscscc	pc, pc, pc, asr #32
   1b2ec:			; <UNDEFINED> instruction: 0xf7e8e767
   1b2f0:	ldmib	r8, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}^
   1b2f4:			; <UNDEFINED> instruction: 0xf04f2306
   1b2f8:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
   1b2fc:	ldrb	r2, [lr, -ip, lsl #6]
   1b300:			; <UNDEFINED> instruction: 0x1018f8d8
   1b304:			; <UNDEFINED> instruction: 0xf04f2200
   1b308:			; <UNDEFINED> instruction: 0xf8c530ff
   1b30c:	rscvs	sl, fp, r8
   1b310:	andne	lr, ip, #3227648	; 0x314000
   1b314:	svclt	0x0000e753
   1b318:	andeq	pc, r1, ip, lsl #26
   1b31c:	andeq	r0, r0, r4, ror #4
   1b320:			; <UNDEFINED> instruction: 0x0000d3bc
   1b324:			; <UNDEFINED> instruction: 0x0001fbb6
   1b328:	tstcs	r0, sl, asr #20
   1b32c:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
   1b330:			; <UNDEFINED> instruction: 0x4607b5f0
   1b334:	ldrdlt	r5, [r7], r3
   1b338:	cdpge	8, 0, cr6, cr1, cr0, {0}
   1b33c:	movwls	r6, #22555	; 0x581b
   1b340:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b344:	blx	c5934a <fputs@plt+0xc558ee>
   1b348:	ldrtmi	r4, [r5], -r4, asr #22
   1b34c:			; <UNDEFINED> instruction: 0x4604447b
   1b350:	strgt	ip, [r7, #-2831]	; 0xfffff4f1
   1b354:	stccs	0, cr8, [r0], {43}	; 0x2b
   1b358:	ldrtmi	sp, [r1], -ip, rrx
   1b35c:	strtmi	r2, [r0], -lr, lsl #4
   1b360:	stmda	lr, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b364:	cmnle	r5, r0, lsl #16
   1b368:	ldrcc	r8, [r0], #-2530	; 0xfffff61e
   1b36c:	b	10dbbc0 <fputs@plt+0x10d8164>
   1b370:	addslt	r2, sl, #1207959552	; 0x48000000
   1b374:	vmov.i16	d15, #46080	; 0xb400
   1b378:	bcs	18b2608 <fputs@plt+0x18aebac>
   1b37c:			; <UNDEFINED> instruction: 0xf8b3d15a
   1b380:	movwcc	r1, #12289	; 0x3001
   1b384:	b	109bbb4 <fputs@plt+0x1098158>
   1b388:	addslt	r2, r1, #268435457	; 0x10000001
   1b38c:	vmov.i16	d15, #8960	; 0x2300
   1b390:	blcs	18f2504 <fputs@plt+0x18eeaa8>
   1b394:			; <UNDEFINED> instruction: 0xf8b2d14e
   1b398:	andcc	r1, r3, #1
   1b39c:	b	10dbbd0 <fputs@plt+0x10d8174>
   1b3a0:	addslt	r2, r9, #1140850688	; 0x44000000
   1b3a4:	vmov.i16	d15, #45568	; 0xb200
   1b3a8:	bcs	19324f8 <fputs@plt+0x192ea9c>
   1b3ac:			; <UNDEFINED> instruction: 0xf8b3d142
   1b3b0:	movwcc	r2, #12289	; 0x3001
   1b3b4:	b	119bc14 <fputs@plt+0x11981b8>
   1b3b8:	adcslt	r2, r2, #18874368	; 0x1200000
   1b3bc:			; <UNDEFINED> instruction: 0xf686fa13
   1b3c0:	blcs	1972634 <fputs@plt+0x196ebd8>
   1b3c4:			; <UNDEFINED> instruction: 0xf8d6d136
   1b3c8:			; <UNDEFINED> instruction: 0xf1063001
   1b3cc:	ldclne	12, cr0, [r4], #-20	; 0xffffffec
   1b3d0:	cmplt	r3, sl, lsl sl
   1b3d4:	movwcc	r4, #13859	; 0x3623
   1b3d8:	svcpl	0x0004f854
   1b3dc:	addsmi	r1, sl, #158720	; 0x26c00
   1b3e0:	eorvs	fp, r5, sp, lsr #20
   1b3e4:	ldmib	r7, {r1, r2, r4, r5, r6, r7, fp, ip, lr, pc}^
   1b3e8:	b	141b810 <fputs@plt+0x1417db4>
   1b3ec:	andsle	r0, ip, r1, lsl #6
   1b3f0:			; <UNDEFINED> instruction: 0xf04f68bb
   1b3f4:	strdcs	r3, [r0, -pc]
   1b3f8:	smlabteq	sl, r7, r9, lr
   1b3fc:	andcs	r2, r0, r0, lsl #2
   1b400:	smlabteq	ip, r7, r9, lr
   1b404:	orrne	pc, r0, #1124073472	; 0x43000000
   1b408:	adcsvs	r4, fp, r5, lsl r9
   1b40c:	ldrbtmi	r4, [r9], #-2834	; 0xfffff4ee
   1b410:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
   1b414:	subsmi	r9, r9, r5, lsl #22
   1b418:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b41c:			; <UNDEFINED> instruction: 0x4661d118
   1b420:	andlt	r4, r7, r8, lsr r6
   1b424:	ldrhtmi	lr, [r0], #141	; 0x8d
   1b428:	eorcs	lr, r0, lr, asr #8
   1b42c:	stmib	r7, {r8, sp}^
   1b430:	ldrb	r0, [sp, r8, lsl #2]
   1b434:	blmi	22dc68 <fputs@plt+0x22a20c>
   1b438:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b43c:	blls	1754ac <fputs@plt+0x171a50>
   1b440:			; <UNDEFINED> instruction: 0xf04f405a
   1b444:	mrsle	r0, SP_svc
   1b448:	rscscc	pc, pc, pc, asr #32
   1b44c:	ldcllt	0, cr11, [r0, #28]!
   1b450:	ldmib	ip!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b454:	andeq	pc, r1, sl, asr #20
   1b458:	andeq	r0, r0, r4, ror #4
   1b45c:	ldrdeq	sp, [r0], -r8
   1b460:	andeq	pc, r1, sl, ror #18
   1b464:	andeq	pc, r1, r0, asr #18
   1b468:			; <UNDEFINED> instruction: 0x4603b510
   1b46c:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
   1b470:	blvs	fe107998 <fputs@plt+0xfe103f3c>
   1b474:	stmdavs	r3, {r0, r1, r3, r6, r8, fp, ip, sp, pc}^
   1b478:	stmdbvs	r2, {r0, r1, r5, r7, r8, fp, ip, sp, pc}
   1b47c:	stmdavs	r3, {r1, r3, r4, r8, fp, ip, sp, pc}
   1b480:			; <UNDEFINED> instruction: 0xf383fab3
   1b484:			; <UNDEFINED> instruction: 0x4618095b
   1b488:	blmi	3ca8d0 <fputs@plt+0x3c6e74>
   1b48c:	stmdami	lr, {r1, r3, r5, r9, sp}
   1b490:	stmiapl	r3!, {r0, r8, sp}^
   1b494:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1b498:	stmib	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b49c:	mvnscc	pc, #79	; 0x4f
   1b4a0:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
   1b4a4:	eorcs	r4, r9, #7168	; 0x1c00
   1b4a8:	tstcs	r1, r8, lsl #16
   1b4ac:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1b4b0:			; <UNDEFINED> instruction: 0xf7e8681b
   1b4b4:			; <UNDEFINED> instruction: 0xf04fe97e
   1b4b8:			; <UNDEFINED> instruction: 0x461833ff
   1b4bc:	svclt	0x0000bd10
   1b4c0:	andeq	pc, r1, sl, lsl #18
   1b4c4:	andeq	r0, r0, ip, ror #4
   1b4c8:	strdeq	sp, [r0], -r4
   1b4cc:	andeq	sp, r0, r6, lsl #2
   1b4d0:			; <UNDEFINED> instruction: 0x460db538
   1b4d4:	andcs	r4, r4, #229376	; 0x38000
   1b4d8:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   1b4dc:	b	1ad9484 <fputs@plt+0x1ad5a28>
   1b4e0:			; <UNDEFINED> instruction: 0x1d20b908
   1b4e4:	stmdbmi	fp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1b4e8:	strtmi	r2, [r0], -r5, lsl #4
   1b4ec:			; <UNDEFINED> instruction: 0xf7e84479
   1b4f0:	stmdblt	r8!, {r1, r5, r6, r9, fp, sp, lr, pc}
   1b4f4:	stclne	8, cr6, [r0, #-684]!	; 0xfffffd54
   1b4f8:	movwcs	pc, #1091	; 0x443	; <UNPREDICTABLE>
   1b4fc:	ldclt	0, cr6, [r8, #-684]!	; 0xfffffd54
   1b500:	strtmi	r4, [r2], -r5, lsl #18
   1b504:	ldrbtmi	r2, [r9], #-1
   1b508:	svc	0x00def7e7
   1b50c:	ldclt	0, cr2, [r8, #-0]
   1b510:	andeq	sp, r0, r6, lsl #2
   1b514:	strdeq	sp, [r0], -ip
   1b518:	andeq	sp, r0, sl, ror #1
   1b51c:	svcmi	0x00f0e92d
   1b520:	cfldr32pl	mvfx15, [r3, #692]	; 0x2b4
   1b524:	ldrvc	pc, [ip, #-2271]	; 0xfffff721
   1b528:			; <UNDEFINED> instruction: 0xf8dfb081
   1b52c:			; <UNDEFINED> instruction: 0xf60d651c
   1b530:	ldrbtmi	r0, [pc], #-1432	; 1b538 <fputs@plt+0x17adc>
   1b534:	strmi	sl, [r3], -r6, lsr #20
   1b538:	tstls	r2, #16, 4
   1b53c:	orrspl	pc, r2, #54525952	; 0x3400000
   1b540:	tstcc	ip, #41943040	; 0x2800000
   1b544:			; <UNDEFINED> instruction: 0x461059be
   1b548:	vst1.8	{d20-d22}, [pc], ip
   1b54c:	mrscs	r6, R8_usr
   1b550:	andsvs	r6, lr, r6, lsr r8
   1b554:	streq	pc, [r0], -pc, asr #32
   1b558:	svc	0x00faf7e7
   1b55c:	andsvs	pc, ip, #1325400064	; 0x4f000000
   1b560:	strtmi	r2, [r8], -r0, lsl #2
   1b564:	svc	0x00f4f7e7
   1b568:			; <UNDEFINED> instruction: 0xf7ff4628
   1b56c:	andcs	pc, r0, #2113536	; 0x204000
   1b570:	vst1.8	{d20-d22}, [pc :128], r8
   1b574:			; <UNDEFINED> instruction: 0xf7ff611c
   1b578:			; <UNDEFINED> instruction: 0xf8dff9af
   1b57c:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
   1b580:			; <UNDEFINED> instruction: 0x461a9311
   1b584:			; <UNDEFINED> instruction: 0xf8dfb920
   1b588:	ldmpl	r3, {r3, r6, r7, sl, ip, sp}^
   1b58c:	sbcsvs	r6, sl, sl, asr r8
   1b590:	smlatbcs	r0, r0, ip, r6
   1b594:	blx	259598 <fputs@plt+0x255b3c>
   1b598:	rsbsle	r2, r3, r0, lsl #16
   1b59c:			; <UNDEFINED> instruction: 0xf7e7217b
   1b5a0:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1b5a4:			; <UNDEFINED> instruction: 0xf8dfd06e
   1b5a8:	cfstrdne	mvd7, [r4], {172}	; 0xac
   1b5ac:	strthi	pc, [r8], #2271	; 0x8df
   1b5b0:	cdpls	3, 1, cr2, cr0, cr0, {0}
   1b5b4:	ldrbtmi	r4, [r8], #1151	; 0x47f
   1b5b8:	tstcs	sl, r6, lsl #6
   1b5bc:			; <UNDEFINED> instruction: 0xf7e74620
   1b5c0:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   1b5c4:			; <UNDEFINED> instruction: 0xf810d05e
   1b5c8:	strmi	r3, [r1], r1, lsl #24
   1b5cc:	svclt	0x00042b0d
   1b5d0:			; <UNDEFINED> instruction: 0xf8002300
   1b5d4:	movwcs	r3, #3073	; 0xc01
   1b5d8:	blcc	99604 <fputs@plt+0x95ba8>
   1b5dc:	blcs	839670 <fputs@plt+0x835c14>
   1b5e0:	blcs	28b248 <fputs@plt+0x2877ec>
   1b5e4:			; <UNDEFINED> instruction: 0xf814d105
   1b5e8:	blcs	26b1f4 <fputs@plt+0x267798>
   1b5ec:	blcs	84b254 <fputs@plt+0x8477f8>
   1b5f0:	blcs	170f9dc <fputs@plt+0x170bf80>
   1b5f4:			; <UNDEFINED> instruction: 0xf104bf04
   1b5f8:	stmdavc	r3!, {r0, r9, fp}^
   1b5fc:	stmdavc	r3!, {r1, r2, r3, r4, ip, lr, pc}
   1b600:			; <UNDEFINED> instruction: 0xf0002b7d
   1b604:	blcs	3b830 <fputs@plt+0x37dd4>
   1b608:			; <UNDEFINED> instruction: 0x464cd15d
   1b60c:	teqcs	r0, #55836672	; 0x3540000
   1b610:	blx	ec8c2 <fputs@plt+0xe8e66>
   1b614:			; <UNDEFINED> instruction: 0xf8db8b0b
   1b618:	blcs	277c0 <fputs@plt+0x23d64>
   1b61c:			; <UNDEFINED> instruction: 0x4650d05e
   1b620:			; <UNDEFINED> instruction: 0x47984631
   1b624:	cmnlt	r8, #136314880	; 0x8200000
   1b628:	mulcc	r0, sl, r8
   1b62c:	rsble	r2, ip, sp, asr fp
   1b630:	svclt	0x00042b2c
   1b634:	mulcc	r1, sl, r8
   1b638:	beq	97a68 <fputs@plt+0x9400c>
   1b63c:	svclt	0x00182b09
   1b640:	svclt	0x00082b20
   1b644:	svccc	0x0001f81a
   1b648:			; <UNDEFINED> instruction: 0xf107d0f8
   1b64c:	strcs	r0, [fp, #-1088]	; 0xfffffbc0
   1b650:	bleq	57794 <fputs@plt+0x53d38>
   1b654:	strtmi	lr, [r0], -r3
   1b658:	svc	0x00f0f7e7
   1b65c:	strtmi	r4, [sl], -r5, lsl #12
   1b660:			; <UNDEFINED> instruction: 0x46204651
   1b664:	stmib	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b668:	sbcsle	r2, r0, r0, lsl #16
   1b66c:	bleq	97aa0 <fputs@plt+0x94044>
   1b670:			; <UNDEFINED> instruction: 0xf1bb3430
   1b674:	mvnle	r0, sl, lsl #30
   1b678:			; <UNDEFINED> instruction: 0x465249f8
   1b67c:	ldrbtmi	r2, [r9], #-1
   1b680:	svc	0x0022f7e7
   1b684:	andscs	r9, pc, #4352	; 0x1100
   1b688:	strdcs	r4, [r1, -r5]
   1b68c:	stmiapl	r3!, {r0, r2, r4, r5, r6, r7, fp, lr}^
   1b690:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1b694:	stm	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b698:	rscscc	pc, pc, pc, asr #32
   1b69c:			; <UNDEFINED> instruction: 0xf50d49f2
   1b6a0:	bmi	ffa704f0 <fputs@plt+0xffa6ca94>
   1b6a4:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
   1b6a8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1b6ac:	subsmi	r6, r1, sl, lsl r8
   1b6b0:	andeq	pc, r0, #79	; 0x4f
   1b6b4:	bichi	pc, r4, r0, asr #32
   1b6b8:	cfldr32pl	mvfx15, [r3, #52]	; 0x34
   1b6bc:	pop	{r0, ip, sp, pc}
   1b6c0:			; <UNDEFINED> instruction: 0xf8148ff0
   1b6c4:	blcs	26b2d0 <fputs@plt+0x267874>
   1b6c8:	blcs	84b330 <fputs@plt+0x8478d4>
   1b6cc:	blls	1cfab8 <fputs@plt+0x1cc05c>
   1b6d0:	blmi	10597f0 <fputs@plt+0x1055d94>
   1b6d4:	movwcc	r4, #5708	; 0x164c
   1b6d8:	strb	r9, [lr, -r6, lsl #6]!
   1b6dc:	ldrdmi	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
   1b6e0:	ldmvs	r1!, {r0, r8, r9, sp}^
   1b6e4:	eoreq	pc, r0, #164, 2	; 0x29
   1b6e8:	eoreq	pc, r0, r4, asr #3
   1b6ec:	vpmax.s8	d15, d2, d3
   1b6f0:			; <UNDEFINED> instruction: 0xf000fa23
   1b6f4:	ldmvs	r2!, {r4, r8, r9, lr}
   1b6f8:	movwmi	r4, #4259	; 0x10a3
   1b6fc:	stmib	r6, {r0, r1, r4, r8, r9, lr}^
   1b700:			; <UNDEFINED> instruction: 0xf89a3102
   1b704:	blcs	176770c <fputs@plt+0x1763cb0>
   1b708:			; <UNDEFINED> instruction: 0xf89ad192
   1b70c:			; <UNDEFINED> instruction: 0xf10a3001
   1b710:	blcs	1f5c71c <fputs@plt+0x1f58cc0>
   1b714:	svcge	0x0077f47f
   1b718:	blcs	42338 <fputs@plt+0x3e8dc>
   1b71c:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
   1b720:	tstls	r3, #16, 22	; 0x4000
   1b724:	movwcs	r9, #775	; 0x307
   1b728:	and	r9, r9, fp, lsl #6
   1b72c:	blls	301f50 <fputs@plt+0x2fe4f4>
   1b730:	andls	r3, r7, #64, 4
   1b734:	movwcc	r9, #6662	; 0x1a06
   1b738:	addsmi	r9, sl, #738197504	; 0x2c000000
   1b73c:	addhi	pc, lr, r0
   1b740:	tstcs	r0, r7, lsl #22
   1b744:	vst2.32	{d6-d7}, [r3 :64], fp
   1b748:	stmib	sp, {r8, r9, ip, sp, lr}^
   1b74c:	ldmib	sp, {r3, r8, ip, sp}^
   1b750:			; <UNDEFINED> instruction: 0x43233408
   1b754:	addcs	sp, r4, #234	; 0xea
   1b758:	addseq	pc, ip, sp, lsl #12
   1b75c:	tstls	r2, lr, lsl #12
   1b760:	cdp	7, 15, cr15, cr6, cr7, {7}
   1b764:	stmibmi	r1, {r1, r3, sl, fp, ip, pc}^
   1b768:	stmdane	r8!, {r0, r2, r3, r9, sl, ip, sp, lr, pc}
   1b76c:	blmi	ff06e274 <fputs@plt+0xff06a818>
   1b770:	strtvs	r4, [r1], #1145	; 0x479
   1b774:	stmdbls	r7, {r1, r3, r4, r5, r6, sl, lr}
   1b778:	ldmmi	pc!, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   1b77c:			; <UNDEFINED> instruction: 0x632361a2
   1b780:	bmi	fefac968 <fputs@plt+0xfefa8f0c>
   1b784:	ldrbtmi	r4, [sl], #-3006	; 0xfffff442
   1b788:	ldrbtmi	r9, [fp], #-3344	; 0xfffff2f0
   1b78c:	strvs	r6, [r3, r2, lsr #12]!
   1b790:	addvc	pc, r0, #1325400064	; 0x4f000000
   1b794:	stmdavs	pc, {r8, r9, sp}	; <UNPREDICTABLE>
   1b798:	movwcs	lr, #18884	; 0x49c4
   1b79c:	movwcs	lr, #43460	; 0xa9c4
   1b7a0:	tstcs	r0, #196, 18	; 0x310000
   1b7a4:	tstcs	r6, #196, 18	; 0x310000
   1b7a8:	addcs	pc, r0, #1325400064	; 0x4f000000
   1b7ac:	eorvs	r2, r0, r0, lsl #6
   1b7b0:	movwcs	lr, #59844	; 0xe9c4
   1b7b4:	tstcs	r4, #196, 18	; 0x310000
   1b7b8:	adcvs	pc, r0, #1325400064	; 0x4f000000
   1b7bc:	stmib	r4, {r8, r9, sp}^
   1b7c0:	vst2.8	{d18-d21}, [pc :64], ip
   1b7c4:	movwcs	r6, #736	; 0x2e0
   1b7c8:			; <UNDEFINED> instruction: 0x2322e9c4
   1b7cc:	blls	1d37e4 <fputs@plt+0x1cfd88>
   1b7d0:	strbcc	r3, [r0, #-1537]	; 0xfffff9ff
   1b7d4:	ldrhtle	r4, [r8], -r3
   1b7d8:	ldrdls	pc, [r8], -r5
   1b7dc:	bleq	57920 <fputs@plt+0x53ec4>
   1b7e0:	bpl	5880c <fputs@plt+0x54db0>
   1b7e4:	movweq	lr, #47706	; 0xba5a
   1b7e8:	stmib	sp, {r0, r4, r5, r6, r7, ip, lr, pc}^
   1b7ec:	strbmi	sl, [fp], -r4, lsl #22
   1b7f0:	ldrtmi	r9, [r1], sl, lsl #24
   1b7f4:	ldrdlt	pc, [r8], -sp
   1b7f8:	stmdavs	r1!, {r1, r2, r3, r4, r9, sl, lr}
   1b7fc:	tstls	r2, r8, lsl #12
   1b800:	svc	0x001cf7e7
   1b804:	strmi	r9, [r2], -r2, lsl #18
   1b808:			; <UNDEFINED> instruction: 0xf7e84638
   1b80c:	stmdblt	r0!, {r2, r4, r6, r7, fp, sp, lr, pc}^
   1b810:			; <UNDEFINED> instruction: 0xf04f68eb
   1b814:	stmiavs	r2!, {r0, r8, r9, fp}^
   1b818:	ldrdeq	lr, [r4, -r4]
   1b81c:	rscvs	r4, fp, r3, lsl r3
   1b820:	stmib	r5, {r0, r1, r5, r7, fp, sp, lr}^
   1b824:	tstmi	lr, #4, 2
   1b828:	ldrcc	r6, [r8], #-174	; 0xffffff52
   1b82c:	mvnle	r4, r0, lsr #11
   1b830:			; <UNDEFINED> instruction: 0x464e465b
   1b834:	andlt	pc, r8, sp, asr #17
   1b838:	bicle	r2, r8, r0, lsl #22
   1b83c:			; <UNDEFINED> instruction: 0x463a4991
   1b840:	ldrbtmi	r2, [r9], #-1
   1b844:	cdp	7, 4, cr15, cr0, cr7, {7}
   1b848:	blls	d54c0 <fputs@plt+0xd1a64>
   1b84c:			; <UNDEFINED> instruction: 0xf47f2b00
   1b850:	stmmi	sp, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   1b854:			; <UNDEFINED> instruction: 0xf7e84478
   1b858:			; <UNDEFINED> instruction: 0xe713e85a
   1b85c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b860:			; <UNDEFINED> instruction: 0xf8ddab16
   1b864:	strbmi	r8, [sl], r0, asr #32
   1b868:	blcc	179ac <fputs@plt+0x13f50>
   1b86c:	and	r9, fp, r2, lsl #6
   1b870:	svclt	0x00182a00
   1b874:	svccc	0x00fff1bb
   1b878:	blls	1cfcec <fputs@plt+0x1cc290>
   1b87c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1b880:	stmdaeq	r0, {r3, r8, ip, sp, lr, pc}^
   1b884:	suble	r4, r7, fp, asr #10
   1b888:	ldrdcc	pc, [r8], -r8
   1b88c:	eorsge	pc, r4, sp, asr #17
   1b890:	addpl	pc, r0, #50331648	; 0x3000000
   1b894:	movwpl	pc, #1027	; 0x403	; <UNPREDICTABLE>
   1b898:	ldmib	sp, {r2, r3, r8, r9, ip, pc}^
   1b89c:	andls	r3, lr, #12, 8	; 0xc000000
   1b8a0:			; <UNDEFINED> instruction: 0xf8cd4323
   1b8a4:	rscle	sl, r3, ip, lsr r0
   1b8a8:	strcc	lr, [lr], #-2525	; 0xfffff623
   1b8ac:			; <UNDEFINED> instruction: 0x432346cb
   1b8b0:	strbmi	sp, [r6], -r3, ror #1
   1b8b4:	cdpgt	15, 0, cr9, cr15, cr2, {0}
   1b8b8:	ldrtmi	r4, [sp], -r4, asr #13
   1b8bc:			; <UNDEFINED> instruction: 0xf1099c10
   1b8c0:			; <UNDEFINED> instruction: 0xf1080901
   1b8c4:	bl	11d9cc <fputs@plt+0x119f70>
   1b8c8:	strgt	r1, [pc, #-1163]	; 1b445 <fputs@plt+0x179e9>
   1b8cc:	cfmadd32gt	mvax5, mvfx4, mvfx15, mvfx6
   1b8d0:	cfsh32gt	mvfx12, mvfx15, #15
   1b8d4:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
   1b8d8:	stm	r5, {r0, r1, r2, r3}
   1b8dc:	stcgt	0, cr0, [pc], {15}
   1b8e0:	andeq	lr, pc, ip, lsr #17
   1b8e4:	stmia	ip!, {r0, r1, r2, r3, sl, fp, lr, pc}
   1b8e8:	stcgt	0, cr0, [pc], {15}
   1b8ec:	andeq	lr, pc, ip, lsr #17
   1b8f0:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   1b8f4:	andeq	lr, pc, r6, lsl #17
   1b8f8:	stmia	lr!, {r0, r1, r2, r3, r8, r9, sl, fp, lr, pc}
   1b8fc:	svcgt	0x000f000f
   1b900:	andeq	lr, pc, lr, lsr #17
   1b904:	stmia	lr!, {r0, r1, r2, r3, r8, r9, sl, fp, lr, pc}
   1b908:	ldm	r5, {r0, r1, r2, r3}
   1b90c:	stm	r4, {r0, r1, r2, r3}
   1b910:	blls	19b954 <fputs@plt+0x197ef8>
   1b914:			; <UNDEFINED> instruction: 0xd1b7454b
   1b918:			; <UNDEFINED> instruction: 0xf8ddaf16
   1b91c:			; <UNDEFINED> instruction: 0xf8dfb04c
   1b920:	strcs	r8, [r0, #-364]	; 0xfffffe94
   1b924:	ssatmi	r4, #27, r9, lsl #13
   1b928:			; <UNDEFINED> instruction: 0xf8cd44f8
   1b92c:			; <UNDEFINED> instruction: 0xf8db8008
   1b930:	strcs	r3, [r0], #-8
   1b934:	vst1.8	{d4-d6}, [r3 :128], r7
   1b938:	b	15b9140 <fputs@plt+0x15b56e4>
   1b93c:	teqle	r0, r7, lsl #6
   1b940:	ldrdeq	pc, [r0], -fp
   1b944:			; <UNDEFINED> instruction: 0xf7e74621
   1b948:			; <UNDEFINED> instruction: 0xf1b0eeee
   1b94c:	blle	199d954 <fputs@plt+0x1999ef8>
   1b950:	ldrbmi	r2, [r1], -r4, lsl #4
   1b954:	cdp	7, 4, cr15, cr14, cr7, {7}
   1b958:	cmnle	r8, r4, lsl #16
   1b95c:			; <UNDEFINED> instruction: 0xf7e74640
   1b960:			; <UNDEFINED> instruction: 0xf8daef20
   1b964:	bls	9f96c <fputs@plt+0x9bf10>
   1b968:	cmnvs	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   1b96c:	vmlsl.s8	<illegal reg q13.5>, d0, d9
   1b970:			; <UNDEFINED> instruction: 0xf5020309
   1b974:	addsmi	r7, r9, #8, 4	; 0x80000000
   1b978:	strcc	sp, [r1], #-7
   1b97c:	sfmcs	f3, 4, [r3], {40}	; 0x28
   1b980:	mcrge	4, 4, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   1b984:	blcs	361d8 <fputs@plt+0x3277c>
   1b988:	blmi	1090164 <fputs@plt+0x108c708>
   1b98c:	ldrbmi	r2, [r8], -r8, lsr #4
   1b990:	blx	acb86 <fputs@plt+0xa912a>
   1b994:			; <UNDEFINED> instruction: 0xf8d43404
   1b998:	ldrmi	r3, [r8, r4, asr #4]
   1b99c:			; <UNDEFINED> instruction: 0xf47f2800
   1b9a0:	strcc	sl, [r1, #-3697]	; 0xfffff18f
   1b9a4:	bleq	1057dd8 <fputs@plt+0x105437c>
   1b9a8:	bicle	r4, r0, r9, lsr #11
   1b9ac:	andcs	r4, r0, #40, 22	; 0xa000
   1b9b0:	stmiapl	sp, {r0, r4, r8, fp, ip, pc}^
   1b9b4:			; <UNDEFINED> instruction: 0xf10468ec
   1b9b8:			; <UNDEFINED> instruction: 0xf1040320
   1b9bc:			; <UNDEFINED> instruction: 0xf8530048
   1b9c0:	addmi	r1, r3, #4, 22	; 0x1000
   1b9c4:	mvnsle	r4, sl, lsl #8
   1b9c8:	bicsmi	r6, r2, #168, 16	; 0xa80000
   1b9cc:	cmplt	r0, r2, lsr #9
   1b9d0:	ldrteq	pc, [ip], #-256	; 0xffffff00	; <UNPREDICTABLE>
   1b9d4:	andcs	r4, r0, #3145728	; 0x300000
   1b9d8:	blne	159b2c <fputs@plt+0x1560d0>
   1b9dc:	strmi	r4, [sl], #-675	; 0xfffffd5d
   1b9e0:	bicsmi	sp, r2, #-2147483586	; 0x8000003e
   1b9e4:	smlabtcs	r0, r2, r3, r6
   1b9e8:	ldmdals	r2, {r8, r9, sp}
   1b9ec:	mrsls	r2, R8_usr
   1b9f0:	svc	0x000ef7e7
   1b9f4:	movweq	lr, #6736	; 0x1a50
   1b9f8:	mcrge	4, 2, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   1b9fc:	strmi	lr, [r0, #-2517]	; 0xfffff62b
   1ba00:	cmplt	r4, r2, lsl lr
   1ba04:	strtmi	r4, [r9], -r2, lsr #12
   1ba08:			; <UNDEFINED> instruction: 0xf7e74630
   1ba0c:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1ba10:	mrcge	6, 1, APSR_nzcv, cr8, cr15, {7}
   1ba14:	strmi	r1, [r5], #-2596	; 0xfffff5dc
   1ba18:	strdcs	sp, [r0], -r4
   1ba1c:	ldmdbmi	sp, {r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}
   1ba20:			; <UNDEFINED> instruction: 0xf8db2001
   1ba24:	ldrbtmi	r2, [r9], #-0
   1ba28:	stcl	7, cr15, [lr, #-924]	; 0xfffffc64
   1ba2c:	blls	4552dc <fputs@plt+0x451880>
   1ba30:	ldmdbmi	r9, {r0, r2, r3, r5, r7, r8}
   1ba34:	ldmdbpl	sl, {r0, sp}^
   1ba38:			; <UNDEFINED> instruction: 0xf7e74479
   1ba3c:	strt	lr, [r1], -r6, asr #26
   1ba40:	svc	0x0004f7e7
   1ba44:	andeq	pc, r1, r6, asr #16
   1ba48:	andeq	r0, r0, r4, ror #4
   1ba4c:	strdeq	pc, [r1], -sl
   1ba50:	andeq	r0, r0, r4, asr #4
   1ba54:	andeq	pc, r1, r0, ror #6
   1ba58:	andeq	pc, r1, lr, asr r3	; <UNPREDICTABLE>
   1ba5c:	muleq	r0, r6, pc	; <UNPREDICTABLE>
   1ba60:	andeq	r0, r0, ip, ror #4
   1ba64:	andeq	sp, r0, ip, asr #32
   1ba68:	ldrdeq	pc, [r1], -r2
   1ba6c:	ldrdeq	ip, [r0], -r8
   1ba70:	andeq	ip, r0, r4, asr #29
   1ba74:	andeq	ip, r0, r8, asr #29
   1ba78:			; <UNDEFINED> instruction: 0x0000ceb0
   1ba7c:	andeq	ip, r0, sl, asr #29
   1ba80:	ldrdeq	ip, [r0], -r2
   1ba84:	andeq	ip, r0, r2, lsr #28
   1ba88:	andeq	ip, r0, r4, lsr lr
   1ba8c:	andeq	lr, r1, ip, ror #31
   1ba90:	andeq	lr, r1, r4, lsl #31
   1ba94:	andeq	ip, r0, r6, lsl #25
   1ba98:	andeq	ip, r0, ip, lsl #25
   1ba9c:	ldrdcc	lr, [r0, -r0]
   1baa0:	mrceq	4, 0, fp, cr10, cr0, {3}
   1baa4:	strcs	pc, [r7], -r3, asr #7
   1baa8:	strmi	pc, [r7, #-963]	; 0xfffffc3d
   1baac:	andvs	lr, r3, #270336	; 0x42000
   1bab0:	strbtvs	pc, [sp], #1615	; 0x64f	; <UNPREDICTABLE>
   1bab4:	andmi	lr, r6, #270336	; 0x42000
   1bab8:	b	109f2ec <fputs@plt+0x109b890>
   1babc:	vsubl.s8	q9, d13, d5
   1bac0:	vraddhn.i16	d16, <illegal reg q0.5>, <illegal reg q6.5>
   1bac4:	b	10e4ee8 <fputs@plt+0x10e148c>
   1bac8:	adcmi	r6, r2, #67108864	; 0x4000000
   1bacc:	smlabtmi	r7, r1, r3, pc	; <UNPREDICTABLE>
   1bad0:	movwmi	lr, #23107	; 0x5a43
   1bad4:	movwcs	lr, #6723	; 0x1a43
   1bad8:	vst4.8	{d29-d32}, [pc :64], fp
   1badc:			; <UNDEFINED> instruction: 0xf6c27189
   1bae0:	addmi	r7, sl, #-2147483588	; 0x8000003c
   1bae4:	bvs	108ffbc <fputs@plt+0x108c560>
   1bae8:	strcs	pc, [r7], #-961	; 0xfffffc3f
   1baec:	andmi	pc, r7, r1, asr #7
   1baf0:	b	109f320 <fputs@plt+0x109b8c4>
   1baf4:	b	10b4300 <fputs@plt+0x10b08a4>
   1baf8:	b	14ac310 <fputs@plt+0x14a88b4>
   1bafc:	eorle	r2, sl, r0, lsl #4
   1bb00:	andmi	pc, r0, #111	; 0x6f
   1bb04:	svclt	0x00344293
   1bb08:			; <UNDEFINED> instruction: 0xf06f4618
   1bb0c:	ldcllt	0, cr0, [r0], #-28	; 0xffffffe4
   1bb10:	stmdbvs	r1, {r4, r5, r6, r8, r9, sl, lr}^
   1bb14:	strcs	pc, [r7, #-961]	; 0xfffffc3f
   1bb18:	strmi	pc, [r7], #-961	; 0xfffffc3f
   1bb1c:	b	109f34c <fputs@plt+0x109b8f0>
   1bb20:	b	10b432c <fputs@plt+0x10b08d0>
   1bb24:	b	10ac340 <fputs@plt+0x10a88e4>
   1bb28:	bcs	64340 <fputs@plt+0x608e4>
   1bb2c:	stmibvs	r1, {r0, r2, r3, r8, fp, ip, lr, pc}
   1bb30:	strcs	pc, [r7], #-961	; 0xfffffc3f
   1bb34:	andmi	pc, r7, r1, asr #7
   1bb38:	b	109f368 <fputs@plt+0x109b90c>
   1bb3c:	b	10b4348 <fputs@plt+0x10b08ec>
   1bb40:	b	10ac358 <fputs@plt+0x10a88fc>
   1bb44:	bcs	46434c <fputs@plt+0x4608f0>
   1bb48:			; <UNDEFINED> instruction: 0xf06fd9da
   1bb4c:	ldrb	r0, [lr, r9]
   1bb50:	andeq	pc, r8, pc, rrx
   1bb54:			; <UNDEFINED> instruction: 0xf06fe7db
   1bb58:	ldrb	r0, [r8, r6]
   1bb5c:	stmdble	r6, {r0, fp, sp}
   1bb60:	andle	r2, r6, r2, lsl #16
   1bb64:	svclt	0x00342811
   1bb68:	eorcs	r2, r8, r4, lsr #32
   1bb6c:	andscs	r4, ip, r0, ror r7
   1bb70:	eorcs	r4, r0, r0, ror r7
   1bb74:	svclt	0x00004770
   1bb78:	vmul.f<illegal width 8>	q11, q1, d2[0]
   1bb7c:	vaddl.u8	q9, d2, d7
   1bb80:	mufeqs	f4, f3, f7
   1bb84:	movwvs	lr, #10819	; 0x2a43
   1bb88:	movwmi	lr, #2627	; 0xa43
   1bb8c:	movwcs	lr, #6723	; 0x1a43
   1bb90:	stmdble	r6, {r0, r8, r9, fp, sp}
   1bb94:	andle	r2, r6, r2, lsl #22
   1bb98:	svclt	0x00342b11
   1bb9c:	eorcs	r2, r8, r4, lsr #32
   1bba0:	andscs	r4, ip, r0, ror r7
   1bba4:	eorcs	r4, r0, r0, ror r7
   1bba8:	svclt	0x00004770
   1bbac:			; <UNDEFINED> instruction: 0xf64f6802
   1bbb0:	ldrblt	r6, [r8, #493]!	; 0x1ed
   1bbb4:	strcs	pc, [r7], -r2, asr #7
   1bbb8:	vmov.i8	d16, #163	; 0xa3
   1bbbc:	b	10ecfe0 <fputs@plt+0x10e9584>
   1bbc0:	vsubw.s8	q11, <illegal reg q6.5>, d2
   1bbc4:	b	10dc000 <fputs@plt+0x10d85a4>
   1bbc8:	b	10ec7e8 <fputs@plt+0x10e8d8c>
   1bbcc:	addmi	r2, fp, #335544320	; 0x14000000
   1bbd0:	adchi	pc, lr, r0, asr #32
   1bbd4:	strmi	r6, [r4], -r3, asr #18
   1bbd8:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
   1bbdc:	andmi	pc, r7, #201326595	; 0xc000003
   1bbe0:	b	115f45c <fputs@plt+0x115ba00>
   1bbe4:	b	1174ff8 <fputs@plt+0x117159c>
   1bbe8:	b	116cff4 <fputs@plt+0x1169598>
   1bbec:	cfstr32cs	mvfx2, [r1, #-8]
   1bbf0:	addshi	pc, fp, r0, asr #4
   1bbf4:	vldrcs.16	s12, [r1, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
   1bbf8:	vrsubhn.i16	d20, q1, <illegal reg q12.5>
   1bbfc:	vabdl.u8	q9, d2, d7
   1bc00:	b	13ed424 <fputs@plt+0x13e99c8>
   1bc04:	svclt	0x00286312
   1bc08:	b	10e4054 <fputs@plt+0x10e05f8>
   1bc0c:	b	10f481c <fputs@plt+0x10f0dc0>
   1bc10:	b	10ec834 <fputs@plt+0x10e8dd8>
   1bc14:	addsmi	r2, r9, #402653184	; 0x18000000
   1bc18:	addhi	pc, r7, r0, asr #1
   1bc1c:			; <UNDEFINED> instruction: 0xffacf7ff
   1bc20:	vmul.i<illegal width 8>	q11, q1, d2[4]
   1bc24:	vrsubhn.i16	d18, q1, <illegal reg q3.5>
   1bc28:	mufeqs	f4, f3, f7
   1bc2c:	movwvs	lr, #10819	; 0x2a43
   1bc30:	movwmi	lr, #27203	; 0x6a43
   1bc34:	movwcs	lr, #6723	; 0x1a43
   1bc38:	ldmdale	fp, {r3, r4, r7, r9, lr}^
   1bc3c:	blle	1666844 <fputs@plt+0x1662de8>
   1bc40:			; <UNDEFINED> instruction: 0xf3c16921
   1bc44:	vabdl.u8	q9, d1, d7
   1bc48:	cfmadd32eq	mvax0, mvfx4, mvfx10, mvfx7
   1bc4c:	andvs	lr, r1, #270336	; 0x42000
   1bc50:	andmi	lr, r7, #270336	; 0x42000
   1bc54:	andcs	lr, r6, #270336	; 0x42000
   1bc58:	svclt	0x008c4290
   1bc5c:	mrscs	r2, (UNDEF: 17)
   1bc60:	svclt	0x00384293
   1bc64:	stmdbcs	r0, {r8, sp}
   1bc68:	stmiavs	r1!, {r2, r6, ip, lr, pc}
   1bc6c:	strmi	pc, [r7, -r1, asr #7]
   1bc70:	strcs	pc, [r7], -r1, asr #7
   1bc74:	b	109f4a4 <fputs@plt+0x109ba48>
   1bc78:	b	10b4484 <fputs@plt+0x10b0a28>
   1bc7c:	b	10a44a0 <fputs@plt+0x10a0a44>
   1bc80:	addsmi	r4, r3, #1610612736	; 0x60000000
   1bc84:	tstcs	r0, r4, lsr pc
   1bc88:	addsmi	r2, r0, #1073741824	; 0x40000000
   1bc8c:	smlabbcs	r0, r8, pc, fp	; <UNPREDICTABLE>
   1bc90:	ldmdale	r2!, {r4, r8, sl, fp, sp}
   1bc94:	stmiavs	r5!, {r0, r4, r5, r6, r8, r9, ip, sp, pc}^
   1bc98:	vmlsl.u8	q11, d5, d20
   1bc9c:	vrsubhn.i16	d18, <illegal reg q2.5>, <illegal reg q3.5>
   1bca0:	sufeqe	f4, f2, f7
   1bca4:	andvs	lr, r5, #270336	; 0x42000
   1bca8:	andmi	lr, r6, #270336	; 0x42000
   1bcac:	andcs	lr, r1, #270336	; 0x42000
   1bcb0:	svclt	0x008c4290
   1bcb4:	mrscs	r2, (UNDEF: 17)
   1bcb8:	svclt	0x00384293
   1bcbc:	biclt	r2, r9, r0, lsl #2
   1bcc0:	vmull.p8	q8, d4, d17
   1bcc4:	b	10650e8 <fputs@plt+0x106168c>
   1bcc8:	vaddw.u8	q11, q2, d4
   1bccc:	b	106ccf0 <fputs@plt+0x1069294>
   1bcd0:	b	106c0ec <fputs@plt+0x1068690>
   1bcd4:	stmne	sl, {r2, r8, sp}
   1bcd8:	addsmi	sp, r0, #12, 4	; 0xc0000000
   1bcdc:	andcs	fp, r0, ip, lsl #31
   1bce0:	addsmi	r2, r3, #1
   1bce4:	andcs	fp, r0, r8, lsr pc
   1bce8:	svclt	0x000c2800
   1bcec:	andeq	pc, r7, pc, rrx
   1bcf0:	ldcllt	0, cr2, [r8]
   1bcf4:	andeq	pc, r7, pc, rrx
   1bcf8:	bvs	198b4e0 <fputs@plt+0x1987a84>
   1bcfc:	rscsle	r2, r9, r0, lsl #18
   1bd00:	vmull.p8	q8, d5, d25
   1bd04:	b	1065528 <fputs@plt+0x1061acc>
   1bd08:	vaddw.u8	q11, <illegal reg q2.5>, d5
   1bd0c:	b	106d130 <fputs@plt+0x10696d4>
   1bd10:	b	106c130 <fputs@plt+0x10686d4>
   1bd14:	stmne	sl, {r0, r2, r8, sp}
   1bd18:	addsmi	sp, r0, #236, 4	; 0xc000000e
   1bd1c:	smlabbcs	r0, ip, pc, fp	; <UNPREDICTABLE>
   1bd20:	addsmi	r2, r3, #1073741824	; 0x40000000
   1bd24:	tstcs	r0, r8, lsr pc
   1bd28:			; <UNDEFINED> instruction: 0xf06fe7b4
   1bd2c:	ldcllt	0, cr0, [r8, #36]!	; 0x24
   1bd30:	andeq	pc, r8, pc, rrx
   1bd34:	svclt	0x0000bdf8
   1bd38:	stmvs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}
   1bd3c:	strcs	pc, [r7], -r4, asr #7
   1bd40:	strmi	pc, [r7, #-964]	; 0xfffffc3c
   1bd44:	b	10df5d8 <fputs@plt+0x10dbb7c>
   1bd48:	b	10f4960 <fputs@plt+0x10f0f04>
   1bd4c:	b	10ec96c <fputs@plt+0x10e8f10>
   1bd50:	stmiane	fp, {r0, r2, r8, r9, sp}^
   1bd54:	ldmne	lr, {r4, r5, r9, ip, lr, pc}
   1bd58:	stmdavs	r5, {r1, r2, r3, r5, r9, ip, lr, pc}^
   1bd5c:	stccs	3, cr15, [r7], {197}	; 0xc5
   1bd60:	strmi	pc, [r7, -r5, asr #7]
   1bd64:	b	111f61c <fputs@plt+0x111bbc0>
   1bd68:	b	1134d84 <fputs@plt+0x1131328>
   1bd6c:	b	112cda4 <fputs@plt+0x1129348>
   1bd70:	adcmi	r2, r6, #117440512	; 0x7000000
   1bd74:	stmdbvs	r5, {r5, fp, ip, lr, pc}^
   1bd78:	strcs	pc, [r7, -r5, asr #7]
   1bd7c:	strmi	pc, [r7], -r5, asr #7
   1bd80:	b	111f638 <fputs@plt+0x111bbdc>
   1bd84:	b	1134da0 <fputs@plt+0x1131344>
   1bd88:	b	112cdac <fputs@plt+0x1129350>
   1bd8c:	cfldrscs	mvf2, [r0], {6}
   1bd90:	stmne	r9, {r0, r1, r2, r3, r8, fp, ip, lr, pc}
   1bd94:	bvs	11505dc <fputs@plt+0x114cb80>
   1bd98:	strcs	pc, [r7], -r4, asr #7
   1bd9c:	strmi	pc, [r7, #-964]	; 0xfffffc3c
   1bda0:	b	109f630 <fputs@plt+0x109bbd4>
   1bda4:	b	10b45bc <fputs@plt+0x10b0b60>
   1bda8:	b	10ac5c8 <fputs@plt+0x10a8b6c>
   1bdac:	addsmi	r2, r1, #1342177280	; 0x50000000
   1bdb0:	ldrmi	sp, [r8], #-2050	; 0xfffff7fe
   1bdb4:			; <UNDEFINED> instruction: 0x4770bcf0
   1bdb8:	ldcllt	0, cr2, [r0]
   1bdbc:	svclt	0x00004770
   1bdc0:	mvnsmi	lr, sp, lsr #18
   1bdc4:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
   1bdc8:	andsvs	r4, r3, r7, lsl r6
   1bdcc:	strmi	r2, [r6], -r4, lsl #4
   1bdd0:			; <UNDEFINED> instruction: 0xf7ff4688
   1bdd4:	msrlt	CPSR_f, #708	; 0x2c4
   1bdd8:			; <UNDEFINED> instruction: 0xf06f6803
   1bddc:	eorsvs	r0, sl, sl, lsl #4
   1bde0:	streq	pc, [r4], #-264	; 0xfffffef8
   1bde4:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
   1bde8:	andmi	pc, r7, #201326595	; 0xc000003
   1bdec:	b	115f668 <fputs@plt+0x115bc0c>
   1bdf0:	b	1175204 <fputs@plt+0x11717a8>
   1bdf4:	b	116d200 <fputs@plt+0x11697a4>
   1bdf8:	cdpne	5, 6, cr2, cr11, cr2, {0}
   1bdfc:	ldmdale	r1, {r3, r8, r9, fp, sp}
   1be00:			; <UNDEFINED> instruction: 0xf003e8df
   1be04:	tstmi	r4, r8, lsl #2
   1be08:	andsne	r1, r0, r0, lsl r0
   1be0c:	stmdavc	r3, {r0, r6}
   1be10:	eorsle	r2, r8, r0, lsl #22
   1be14:	andcs	r4, r1, #34603008	; 0x2100000
   1be18:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   1be1c:			; <UNDEFINED> instruction: 0xff8cf7ff
   1be20:	mvnsle	r2, r0, lsl #16
   1be24:	strtmi	r2, [r8], -r9, lsl #10
   1be28:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1be2c:	andcs	r4, r4, #34603008	; 0x2100000
   1be30:			; <UNDEFINED> instruction: 0xf7ff4630
   1be34:	stmdacs	r0, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1be38:	stmdavs	r4, {r2, r4, r5, r6, r7, ip, lr, pc}
   1be3c:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
   1be40:	vbic.i16	q11, #192	; 0x00c0
   1be44:	cdpeq	3, 2, cr2, cr2, cr7, {0}
   1be48:	stccs	3, cr15, [r7], {192}	; 0xc0
   1be4c:	andvs	lr, r4, #270336	; 0x42000
   1be50:	strmi	pc, [r7], #-964	; 0xfffffc3c
   1be54:	andmi	lr, r3, #270336	; 0x42000
   1be58:	b	10df66c <fputs@plt+0x10dbc10>
   1be5c:	vsubw.u8	q11, q0, d0
   1be60:	b	10ebe84 <fputs@plt+0x10e8428>
   1be64:	b	10aca9c <fputs@plt+0x10a9040>
   1be68:	b	10e4680 <fputs@plt+0x10e0c24>
   1be6c:	ldmdane	r4, {r8, r9, sp}^
   1be70:	svclt	0x00942b0f
   1be74:	movwcs	r2, #769	; 0x301
   1be78:	svclt	0x00982a07
   1be7c:	tstlt	r3, r0, lsl #6
   1be80:	svclt	0x0018074b
   1be84:	bl	fe928e9c <fputs@plt+0xfe925440>
   1be88:	ldrtmi	r0, [r0], -r8, lsl #4
   1be8c:			; <UNDEFINED> instruction: 0xf7ff4641
   1be90:	stmdacs	r0, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1be94:	strcc	sp, [r3], #-198	; 0xffffff3a
   1be98:			; <UNDEFINED> instruction: 0xf0244628
   1be9c:	eorsvs	r0, ip, r3, lsl #8
   1bea0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1bea4:	cfsh32ne	mvfx11, mvfx11, #0
   1bea8:	smlabbls	r1, r3, r0, fp
   1beac:	ldreq	sp, [fp, sl, lsl #22]
   1beb0:	bge	902d8 <fputs@plt+0x8c87c>
   1beb4:			; <UNDEFINED> instruction: 0xff84f7ff
   1beb8:	tstle	r3, r1, lsl #16
   1bebc:	andlt	r9, r3, r1, lsl #16
   1bec0:	blx	15a03e <fputs@plt+0x1565e2>
   1bec4:	andeq	pc, r3, pc, rrx
   1bec8:	svclt	0x0000e7f9
   1becc:	cfsh32ne	mvfx11, mvfx11, #0
   1bed0:	smlabbls	r1, r3, r0, fp
   1bed4:	ldreq	sp, [fp, sl, lsl #22]
   1bed8:	bge	90300 <fputs@plt+0x8c8a4>
   1bedc:			; <UNDEFINED> instruction: 0xff70f7ff
   1bee0:	tstle	r3, r3, lsl #16
   1bee4:	andlt	r9, r3, r1, lsl #16
   1bee8:	blx	15a066 <fputs@plt+0x15660a>
   1beec:	andeq	pc, r3, pc, rrx
   1bef0:	svclt	0x0000e7f9
   1bef4:			; <UNDEFINED> instruction: 0x4615b5f0
   1bef8:	addlt	r4, r3, r9, lsr #20
   1befc:	strcs	r4, [r0], #-2857	; 0xfffff4d7
   1bf00:	adcmi	r4, r1, #2046820352	; 0x7a000000
   1bf04:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   1bf08:	movwls	r6, #6171	; 0x181b
   1bf0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bf10:	ble	e40f18 <fputs@plt+0xe3d4bc>
   1bf14:	strtmi	r4, [r1], -pc, ror #12
   1bf18:			; <UNDEFINED> instruction: 0x4630463a
   1bf1c:			; <UNDEFINED> instruction: 0xff50f7ff
   1bf20:	andle	r2, fp, r2, lsl #16
   1bf24:	eorle	r2, r3, r9, lsl #16
   1bf28:	andsle	r2, r0, r1, lsl #16
   1bf2c:	ldrtmi	r9, [sl], -r0, lsl #24
   1bf30:			; <UNDEFINED> instruction: 0x46214630
   1bf34:			; <UNDEFINED> instruction: 0xff44f7ff
   1bf38:	mvnsle	r2, r2, lsl #16
   1bf3c:	rscsle	r2, r5, r0, lsl #26
   1bf40:	blcc	75ff4 <fputs@plt+0x72598>
   1bf44:	blcs	33ff8 <fputs@plt+0x3059c>
   1bf48:			; <UNDEFINED> instruction: 0x9c00daf0
   1bf4c:	tstlt	r5, r3
   1bf50:	movwcc	r6, #6187	; 0x182b
   1bf54:	bmi	534008 <fputs@plt+0x5305ac>
   1bf58:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   1bf5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bf60:	subsmi	r9, sl, r1, lsl #22
   1bf64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bf68:			; <UNDEFINED> instruction: 0x4620d117
   1bf6c:	ldcllt	0, cr11, [r0, #12]!
   1bf70:	stccs	12, cr9, [r0], {-0}
   1bf74:	vstrcs	s26, [r0, #-56]	; 0xffffffc8
   1bf78:			; <UNDEFINED> instruction: 0xf114bf08
   1bf7c:	svclt	0x00080f08
   1bf80:	ldrbtcc	pc, [pc], #79	; 1bf88 <fputs@plt+0x1852c>	; <UNPREDICTABLE>
   1bf84:			; <UNDEFINED> instruction: 0xf7ffe7e7
   1bf88:	stmdacs	r0, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1bf8c:	andls	r4, r0, r4, lsl #12
   1bf90:	strb	sp, [r0, r0, asr #21]!
   1bf94:	ldrbtcc	pc, [pc], #79	; 1bf9c <fputs@plt+0x18540>	; <UNPREDICTABLE>
   1bf98:			; <UNDEFINED> instruction: 0xf7e7e7dd
   1bf9c:	svclt	0x0000ec58
   1bfa0:	andeq	lr, r1, r8, ror lr
   1bfa4:	andeq	r0, r0, r4, ror #4
   1bfa8:	andeq	lr, r1, lr, lsl lr
   1bfac:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1bfb0:	ldrbtmi	r4, [ip], #2836	; 0xb14
   1bfb4:	addlt	fp, r3, r0, lsl #10
   1bfb8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1bfbc:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   1bfc0:			; <UNDEFINED> instruction: 0xf04f9301
   1bfc4:	movwcs	r0, #768	; 0x300
   1bfc8:			; <UNDEFINED> instruction: 0xf7ff9300
   1bfcc:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1bfd0:	blls	52c1c <fputs@plt+0x4f1c0>
   1bfd4:	svclt	0x00182b01
   1bfd8:	rscscc	pc, pc, pc, asr #32
   1bfdc:	blmi	26e80c <fputs@plt+0x26adb0>
   1bfe0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bfe4:	blls	76054 <fputs@plt+0x725f8>
   1bfe8:			; <UNDEFINED> instruction: 0xf04f405a
   1bfec:	mrsle	r0, SP_abt
   1bff0:			; <UNDEFINED> instruction: 0xf85db003
   1bff4:			; <UNDEFINED> instruction: 0xf04ffb04
   1bff8:			; <UNDEFINED> instruction: 0xe7ef30ff
   1bffc:	stc	7, cr15, [r6], #-924	; 0xfffffc64
   1c000:	andeq	lr, r1, r6, asr #27
   1c004:	andeq	r0, r0, r4, ror #4
   1c008:	muleq	r1, r8, sp
   1c00c:	blmi	5ae868 <fputs@plt+0x5aae0c>
   1c010:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   1c014:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1c018:	strbtmi	r4, [sp], -r4, lsl #12
   1c01c:	movwls	r6, #6171	; 0x181b
   1c020:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c024:	movwls	r2, #769	; 0x301
   1c028:	blls	54040 <fputs@plt+0x505e4>
   1c02c:	vstrle	d2, [r7, #-0]
   1c030:	andsle	r2, r3, r1, lsl #22
   1c034:	strtmi	r4, [r0], -sl, lsr #12
   1c038:			; <UNDEFINED> instruction: 0xff5cf7ff
   1c03c:	ble	ffd23848 <fputs@plt+0xffd1fdec>
   1c040:	rscscc	pc, pc, pc, asr #32
   1c044:	blmi	22e870 <fputs@plt+0x22ae14>
   1c048:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c04c:	blls	760bc <fputs@plt+0x72660>
   1c050:			; <UNDEFINED> instruction: 0xf04f405a
   1c054:	mrsle	r0, SP_svc
   1c058:	ldclt	0, cr11, [r0, #-12]!
   1c05c:	ldrb	r4, [r1, r8, lsl #12]!
   1c060:	bl	ffd5a004 <fputs@plt+0xffd565a8>
   1c064:	andeq	lr, r1, r8, ror #26
   1c068:	andeq	r0, r0, r4, ror #4
   1c06c:	andeq	lr, r1, r0, lsr sp
   1c070:			; <UNDEFINED> instruction: 0x4604b5f8
   1c074:			; <UNDEFINED> instruction: 0x460d4610
   1c078:			; <UNDEFINED> instruction: 0xf7e74616
   1c07c:	mcrrne	10, 14, lr, r7, cr0
   1c080:	stmdbne	r5!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip}^
   1c084:	and	sp, fp, r3, lsl #6
   1c088:	adcmi	r3, r5, #16777216	; 0x1000000
   1c08c:	ldrtmi	sp, [sl], -r8, lsl #6
   1c090:			; <UNDEFINED> instruction: 0x46204631
   1c094:	ldmib	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c098:	mvnsle	r2, r0, lsl #16
   1c09c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1c0a0:	ldcllt	0, cr2, [r8]
   1c0a4:			; <UNDEFINED> instruction: 0x460eb570
   1c0a8:			; <UNDEFINED> instruction: 0x46044615
   1c0ac:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
   1c0b0:	blle	4a60b8 <fputs@plt+0x4a265c>
   1c0b4:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d1[4]
   1c0b8:	vaddl.u8	q9, d1, d7
   1c0bc:	cdpeq	2, 0, cr4, cr11, cr7, {0}
   1c0c0:	movwvs	lr, #6723	; 0x1a43
   1c0c4:	movwmi	lr, #2627	; 0xa43
   1c0c8:	andcs	lr, r2, #274432	; 0x43000
   1c0cc:	movwle	r4, #21141	; 0x5295
   1c0d0:	ldrtmi	r4, [r0], -r1, lsr #12
   1c0d4:	stc	7, cr15, [ip], {231}	; 0xe7
   1c0d8:	ldcllt	0, cr2, [r0, #-0]
   1c0dc:	andeq	pc, r2, pc, rrx
   1c0e0:	svclt	0x0000bd70
   1c0e4:	tsteq	r9, r2, lsl #18
   1c0e8:	vmvn.i32	<illegal reg q13.5>, #10485760	; 0x00a00000
   1c0ec:	cfmsub32eq	mvax0, mvfx2, mvfx3, mvfx7
   1c0f0:	strmi	pc, [r7, #-962]	; 0xfffffc3e
   1c0f4:	movwvs	lr, #10819	; 0x2a43
   1c0f8:	movwmi	lr, #27203	; 0x6a43
   1c0fc:	movwcs	lr, #23107	; 0x5a43
   1c100:	andsle	r1, r6, #13172736	; 0xc90000
   1c104:	vmul.i<illegal width 8>	q11, <illegal reg q1.5>, d3[0]
   1c108:	vrsubhn.i16	d18, <illegal reg q1.5>, <illegal reg q3.5>
   1c10c:	cfmul32eq	mvfx4, mvfx10, mvfx7
   1c110:	andvs	lr, r3, #270336	; 0x42000
   1c114:	andmi	lr, r6, #270336	; 0x42000
   1c118:	andcs	lr, r5, #270336	; 0x42000
   1c11c:	addsmi	r3, r1, #16, 20	; 0x10000
   1c120:	stmdane	r0, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
   1c124:	ldcllt	8, cr13, [r0], #-4
   1c128:	strcs	r4, [r0], #-1904	; 0xfffff890
   1c12c:	ldcllt	6, cr4, [r0], #-128	; 0xffffff80
   1c130:	andcs	r4, r0, r0, ror r7
   1c134:	svclt	0x0000e7f7
   1c138:	blmi	66e9a0 <fputs@plt+0x66af44>
   1c13c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1c140:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1c144:	strbtmi	r4, [lr], -r5, lsl #12
   1c148:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   1c14c:			; <UNDEFINED> instruction: 0xf04f9301
   1c150:	ldrtmi	r0, [r2], -r0, lsl #6
   1c154:	strtmi	r4, [r8], -r1, lsr #12
   1c158:	mrc2	7, 1, pc, cr2, cr15, {7}
   1c15c:	andsle	r2, r2, r3, lsl #16
   1c160:	tstle	r2, r9, lsl #16
   1c164:	stmdacs	r0, {fp, ip, pc}
   1c168:			; <UNDEFINED> instruction: 0xf06fbfa8
   1c16c:	bmi	35c19c <fputs@plt+0x358740>
   1c170:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1c174:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c178:	subsmi	r9, sl, r1, lsl #22
   1c17c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c180:	andlt	sp, r2, r9, lsl #2
   1c184:			; <UNDEFINED> instruction: 0x4620bd70
   1c188:	stmdacs	r4, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1c18c:	rscle	r9, r0, r0, lsl #24
   1c190:	rscscc	pc, pc, pc, asr #32
   1c194:			; <UNDEFINED> instruction: 0xf7e7e7eb
   1c198:	svclt	0x0000eb5a
   1c19c:	andeq	lr, r1, ip, lsr ip
   1c1a0:	andeq	r0, r0, r4, ror #4
   1c1a4:	andeq	lr, r1, r6, lsl #24
   1c1a8:			; <UNDEFINED> instruction: 0x4615b570
   1c1ac:	strmi	r4, [lr], -r4, lsl #12
   1c1b0:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1c1b4:	blle	7261bc <fputs@plt+0x722760>
   1c1b8:	vmlal.u8	q11, d18, d18
   1c1bc:	vaddl.u8	q9, d2, d7
   1c1c0:	mufeqs	f4, f3, f7
   1c1c4:	movwvs	lr, #10819	; 0x2a43
   1c1c8:	movwmi	lr, #2627	; 0xa43
   1c1cc:	movwcs	lr, #6723	; 0x1a43
   1c1d0:	stmdane	r0!, {r0, r3, r4, r7, r8, fp, ip}^
   1c1d4:	stmdavs	r2, {r0, r2, r5, r6, r8, ip, sp, pc}^
   1c1d8:	strcs	pc, [r7], #-962	; 0xfffffc3e
   1c1dc:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1c1e0:	b	10dfa34 <fputs@plt+0x10dbfd8>
   1c1e4:	b	10f4df4 <fputs@plt+0x10f1398>
   1c1e8:	b	10ece00 <fputs@plt+0x10e93a4>
   1c1ec:	eorvs	r2, fp, r1, lsl #6
   1c1f0:	tstlt	r5, r0, ror sp
   1c1f4:	andcs	r6, r0, r8, lsr #32
   1c1f8:			; <UNDEFINED> instruction: 0x4628bd70
   1c1fc:	svclt	0x0000bd70
   1c200:			; <UNDEFINED> instruction: 0x460fb5f8
   1c204:			; <UNDEFINED> instruction: 0x46064615
   1c208:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
   1c20c:	blle	19e3a24 <fputs@plt+0x19dffc8>
   1c210:			; <UNDEFINED> instruction: 0xf3c268f2
   1c214:	vaddl.u8	q9, d2, d7
   1c218:	mufeqs	f4, f3, f7
   1c21c:	movwvs	lr, #10819	; 0x2a43
   1c220:	movwmi	lr, #2627	; 0xa43
   1c224:	movwcs	lr, #6723	; 0x1a43
   1c228:	addsmi	r4, ip, #989855744	; 0x3b000000
   1c22c:	ldmdavs	r1!, {r1, r2, r4, r6, r8, fp, ip, lr, pc}
   1c230:	rscvs	pc, sp, pc, asr #12
   1c234:	andeq	pc, sp, sp, asr #5
   1c238:	vmull.u<illegal width 8>	<illegal reg q8.5>, d17, d0[5]
   1c23c:	vmull.p8	q9, d1, d7
   1c240:	cdpeq	12, 0, cr4, cr10, cr7, {0}
   1c244:	andvs	lr, r1, #270336	; 0x42000
   1c248:	andmi	lr, lr, #270336	; 0x42000
   1c24c:	andcs	lr, ip, #270336	; 0x42000
   1c250:	eorle	r4, r5, r2, lsl #5
   1c254:	orrvc	pc, r9, pc, asr #8
   1c258:	mvnsvc	pc, r2, asr #13
   1c25c:	smlalbble	r4, r5, sl, r2
   1c260:	ble	ee7e68 <fputs@plt+0xee440c>
   1c264:	vmvn.i16	d22, #37120	; 0x9100
   1c268:	vmull.u8	q9, d1, d7
   1c26c:	cdpeq	0, 0, cr4, cr10, cr7, {0}
   1c270:	andvs	lr, r1, #270336	; 0x42000
   1c274:	andmi	lr, ip, #270336	; 0x42000
   1c278:	andcs	lr, r0, #270336	; 0x42000
   1c27c:	addsmi	r4, r7, #536870917	; 0x20000005
   1c280:	rsbsmi	sp, pc, #44, 6	; 0xb0000000
   1c284:	svclt	0x002842bc
   1c288:	ldrmi	r4, [lr], #-1596	; 0xfffff9c4
   1c28c:	tstcs	r0, r2, lsr #12
   1c290:			; <UNDEFINED> instruction: 0xf7e74630
   1c294:	orrlt	lr, r8, #180, 22	; 0x2d000
   1c298:	blne	fe048f74 <fputs@plt+0xfe045518>
   1c29c:	eor	r6, r3, r8, lsr #32
   1c2a0:	blle	6e7ea8 <fputs@plt+0x6e444c>
   1c2a4:	vbic.i16	q11, #145	; 0x0091
   1c2a8:	vmull.u8	q9, d1, d7
   1c2ac:	cdpeq	0, 0, cr4, cr10, cr7, {0}
   1c2b0:	andvs	lr, r1, #270336	; 0x42000
   1c2b4:	andmi	lr, ip, #270336	; 0x42000
   1c2b8:	andcs	lr, r0, #270336	; 0x42000
   1c2bc:	stmible	r4!, {r4, r9, fp, sp}^
   1c2c0:	vmvn.i16	d22, #37120	; 0x9100
   1c2c4:	vmull.u8	q9, d1, d7
   1c2c8:	cdpeq	0, 0, cr4, cr10, cr7, {0}
   1c2cc:	andvs	lr, r1, #270336	; 0x42000
   1c2d0:	andmi	lr, ip, #270336	; 0x42000
   1c2d4:	andcs	lr, r0, #270336	; 0x42000
   1c2d8:	movwle	r4, #41623	; 0xa297
   1c2dc:	streq	pc, [r3], #-111	; 0xffffff91
   1c2e0:	tstlt	sp, lr, lsr #12
   1c2e4:	eorvs	r2, ip, r0, lsl #12
   1c2e8:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
   1c2ec:	streq	pc, [ip], #-111	; 0xffffff91
   1c2f0:	blne	ff6162d0 <fputs@plt+0xff612874>
   1c2f4:	svclt	0x002842bc
   1c2f8:			; <UNDEFINED> instruction: 0xe7c6463c
   1c2fc:	streq	pc, [r7], #-111	; 0xffffff91
   1c300:	svclt	0x0000e7ee
   1c304:			; <UNDEFINED> instruction: 0xf7ff2200
   1c308:	svclt	0x0000bf7b
   1c30c:	mvnsmi	lr, sp, lsr #18
   1c310:	ldrmi	r4, [r6], -r8, lsl #13
   1c314:			; <UNDEFINED> instruction: 0x4607461c
   1c318:	blx	ff05a31e <fputs@plt+0xff0568c2>
   1c31c:	blle	f23b38 <fputs@plt+0xf200dc>
   1c320:	ldrtmi	r4, [r8], -r1, asr #12
   1c324:	mrc2	7, 6, pc, cr14, cr15, {7}
   1c328:	stmdavs	r7, {r4, r6, r7, r8, r9, ip, sp, pc}
   1c32c:	stmdavs	r3, {r8, sl, sp}^
   1c330:	b	13dcc1c <fputs@plt+0x13d91c0>
   1c334:	andseq	r2, sl, #368	; 0x170
   1c338:	cmneq	pc, r1, lsl #8	; <UNPREDICTABLE>
   1c33c:	cfldrdeq	mvd15, [pc], #-8	; 1c33c <fputs@plt+0x188e0>
   1c340:	b	109fbb0 <fputs@plt+0x109c154>
   1c344:	vst1.8	{d6-d9}, [lr], r3
   1c348:	b	106fd4c <fputs@plt+0x106c2f0>
   1c34c:	beq	6f4770 <fputs@plt+0x6f0d14>
   1c350:	andeq	lr, ip, #270336	; 0x42000
   1c354:	tsteq	lr, r1, asr #20
   1c358:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1c35c:	tstvs	r7, r1, asr #20
   1c360:	rsbsvs	r4, r1, r3, lsl r3
   1c364:	ldmib	r0, {r0, r1, r4, r5, sp, lr}^
   1c368:	eorseq	r6, r2, #134217728	; 0x8000000
   1c36c:	vst1.8	{d0-d1}, [r2 :256], r0
   1c370:	vst1.16	{d0-d3}, [r0 :256]
   1c374:	b	10ac578 <fputs@plt+0x10a8b1c>
   1c378:	cdpeq	2, 1, cr6, cr9, cr6, {0}
   1c37c:	andseq	r4, r8, #134217728	; 0x8000000
   1c380:	tstvs	r3, r1, asr #20
   1c384:	rsbseq	pc, pc, r0, lsl #8
   1c388:	movwmi	r0, #6683	; 0x1a1b
   1c38c:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1c390:	andsvs	lr, r6, #270336	; 0x42000
   1c394:	stmib	r4, {r0, r1, r3, r8, r9, lr}^
   1c398:	strtmi	r3, [r8], -r0, lsl #4
   1c39c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1c3a0:	streq	pc, [r3, #-111]	; 0xffffff91
   1c3a4:	svclt	0x0000e7f9
   1c3a8:			; <UNDEFINED> instruction: 0x2700b5f8
   1c3ac:	eor	r4, r1, r6, lsl #12
   1c3b0:	movwgt	lr, #10704	; 0x29d0
   1c3b4:	andcs	lr, ip, #323584	; 0x4f000
   1c3b8:	andscs	lr, ip, pc, asr #20
   1c3bc:	vmlscs.f32	s28, s6, s30
   1c3c0:	b	105fc2c <fputs@plt+0x105c1d0>
   1c3c4:	vst4.8	{d6,d8,d10,d12}, [lr], r3
   1c3c8:	beq	6dfdcc <fputs@plt+0x6dc370>
   1c3cc:	rsbseq	pc, pc, #33554432	; 0x2000000
   1c3d0:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1c3d4:	tsteq	lr, r1, asr #20
   1c3d8:	rsbsmi	pc, pc, r0, lsl #8
   1c3dc:	andvs	lr, ip, #270336	; 0x42000
   1c3e0:	streq	lr, [r3], #-2625	; 0xfffff5bf
   1c3e4:	movweq	lr, #2626	; 0xa42
   1c3e8:	ldrvs	lr, [ip, #-2627]	; 0xfffff5bd
   1c3ec:	movweq	lr, #23124	; 0x5a54
   1c3f0:	strcc	sp, [r1, -r8]
   1c3f4:			; <UNDEFINED> instruction: 0x46304639
   1c3f8:	mrc2	7, 3, pc, cr4, cr15, {7}
   1c3fc:	bicsle	r2, r7, r0, lsl #16
   1c400:	streq	pc, [r7, -pc, rrx]
   1c404:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
   1c408:			; <UNDEFINED> instruction: 0x4604b5f8
   1c40c:	strmi	r6, [lr], -r7, lsl #17
   1c410:			; <UNDEFINED> instruction: 0xf7ff4615
   1c414:	stmdacs	r0, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}
   1c418:			; <UNDEFINED> instruction: 0x4631db30
   1c41c:			; <UNDEFINED> instruction: 0xf7ff4620
   1c420:	stmdacs	r0, {r0, r6, r8, sl, fp, ip, sp, lr, pc}
   1c424:	stmdbvs	r0!, {r1, r3, r5, r8, r9, fp, ip, lr, pc}^
   1c428:	andcs	pc, r7, #469762051	; 0x1c000003
   1c42c:	vmov.i64	d16, #0xffffffffff00ffff
   1c430:	b	10ec854 <fputs@plt+0x10e8df8>
   1c434:	vsubw.u8	q11, q0, d7
   1c438:	b	10e605c <fputs@plt+0x10e2600>
   1c43c:	cdpeq	3, 0, cr4, cr2, cr2, {0}
   1c440:	movwcs	lr, #6723	; 0x1a43
   1c444:	andvs	lr, r0, #270336	; 0x42000
   1c448:	andmi	pc, r7, r0, asr #7
   1c44c:	b	10a2ab8 <fputs@plt+0x109f05c>
   1c450:	strmi	r4, [ip], #-775	; 0xfffffcf9
   1c454:	movwcs	lr, #2627	; 0xa43
   1c458:	blcs	3e9470 <fputs@plt+0x3e5a14>
   1c45c:	strtmi	sp, [r0], -r5, lsl #16
   1c460:			; <UNDEFINED> instruction: 0xf7e7212f
   1c464:	teqlt	r8, ip, ror r8
   1c468:	tstlt	sp, r4, asr #24
   1c46c:			; <UNDEFINED> instruction: 0xf7e74620
   1c470:	eorvs	lr, r8, r6, ror #17
   1c474:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1c478:	andeq	pc, sl, pc, rrx
   1c47c:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
   1c480:	strcs	sp, [r0], #-248	; 0xffffff08
   1c484:	strtmi	r6, [r0], -r8, lsr #32
   1c488:	svclt	0x0000bdf8
   1c48c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1c490:	bmi	b2dedc <fputs@plt+0xb2a480>
   1c494:	blmi	b2defc <fputs@plt+0xb2a4a0>
   1c498:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
   1c49c:	strmi	r4, [r6], -ip, lsl #12
   1c4a0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c4a4:			; <UNDEFINED> instruction: 0xf04f9303
   1c4a8:			; <UNDEFINED> instruction: 0xf7ff0300
   1c4ac:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1c4b0:			; <UNDEFINED> instruction: 0x4604bfb8
   1c4b4:	movwcs	sp, #2864	; 0xb30
   1c4b8:	movwls	r4, #4764	; 0x129c
   1c4bc:	svcge	0x0001db2c
   1c4c0:	beq	2588fc <fputs@plt+0x254ea0>
   1c4c4:	ldrtmi	r4, [sl], -r1, lsr #12
   1c4c8:			; <UNDEFINED> instruction: 0xf7ff4630
   1c4cc:	stcls	13, cr15, [r1, #-76]	; 0xffffffb4
   1c4d0:	svclt	0x00a82d00
   1c4d4:	strmi	r2, [r4], -r0, lsl #16
   1c4d8:	vstrcs	d13, [r1, #-176]	; 0xffffff50
   1c4dc:			; <UNDEFINED> instruction: 0x4652d1f2
   1c4e0:	ldrtmi	r4, [r0], -r1, lsr #12
   1c4e4:			; <UNDEFINED> instruction: 0xff90f7ff
   1c4e8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1c4ec:	blls	d089c <fputs@plt+0xcce40>
   1c4f0:	cfstr64le	mvdx4, [r7], #608	; 0x260
   1c4f4:	strbmi	r4, [r9], -r2, asr #12
   1c4f8:	svc	0x0082f7e6
   1c4fc:	mvnle	r2, r0, lsl #16
   1c500:	andpl	pc, r8, r5, lsl r8	; <UNPREDICTABLE>
   1c504:	strbmi	fp, [r2], -r5, asr #2
   1c508:	strbmi	r2, [r8], -r0, asr #2
   1c50c:	b	1dda4b0 <fputs@plt+0x1dd6a54>
   1c510:	svclt	0x00082d40
   1c514:	bicsle	r2, r5, r0, lsl #16
   1c518:	blmi	2eed50 <fputs@plt+0x2eb2f4>
   1c51c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c520:	blls	f6590 <fputs@plt+0xf2b34>
   1c524:			; <UNDEFINED> instruction: 0xf04f405a
   1c528:	mrsle	r0, (UNDEF: 56)
   1c52c:	andlt	r4, r4, r0, lsr #12
   1c530:			; <UNDEFINED> instruction: 0x87f0e8bd
   1c534:	svclt	0x00b82d00
   1c538:	ldrbtcc	pc, [pc], #79	; 1c540 <fputs@plt+0x18ae4>	; <UNPREDICTABLE>
   1c53c:			; <UNDEFINED> instruction: 0xf7e7e7ec
   1c540:	svclt	0x0000e986
   1c544:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   1c548:	andeq	r0, r0, r4, ror #4
   1c54c:	andeq	lr, r1, ip, asr r8
   1c550:	addlt	fp, r2, r0, lsl r5
   1c554:	ldrmi	r4, [r0], -r4, lsl #12
   1c558:	andls	r9, r0, #1073741824	; 0x40000000
   1c55c:	stmda	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c560:	ldrdcs	lr, [r0, -sp]
   1c564:	strtmi	r4, [r0], -r3, lsl #12
   1c568:	pop	{r1, ip, sp, pc}
   1c56c:			; <UNDEFINED> instruction: 0xf7ff4010
   1c570:	svclt	0x0000bf8d
   1c574:			; <UNDEFINED> instruction: 0x4604b510
   1c578:	ldc2	7, cr15, [r4], {255}	; 0xff
   1c57c:	blle	e3d88 <fputs@plt+0xe032c>
   1c580:	pop	{r5, r9, sl, lr}
   1c584:	ldrb	r4, [r7, #16]
   1c588:	svclt	0x0000bd10
   1c58c:			; <UNDEFINED> instruction: 0x4604b510
   1c590:	ldc2	7, cr15, [ip], {255}	; 0xff
   1c594:	blle	e3da0 <fputs@plt+0xe0344>
   1c598:	pop	{r5, r9, sl, lr}
   1c59c:	strb	r4, [fp, #16]
   1c5a0:	svclt	0x0000bd10
   1c5a4:	svcmi	0x00f0e92d
   1c5a8:	bmi	b6dff4 <fputs@plt+0xb6a598>
   1c5ac:	blmi	b6de30 <fputs@plt+0xb6a3d4>
   1c5b0:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   1c5b4:	ldmib	sp, {r0, r2, r9, sl, lr}^
   1c5b8:	ldmpl	r3, {r2, r3, r9, fp, sp, lr}^
   1c5bc:	movwls	r6, #6171	; 0x181b
   1c5c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c5c4:			; <UNDEFINED> instruction: 0xffd6f7ff
   1c5c8:	blle	1023de0 <fputs@plt+0x1020384>
   1c5cc:	and	r4, r5, r8, ror #13
   1c5d0:	strtmi	r4, [r8], -r1, lsr #12
   1c5d4:			; <UNDEFINED> instruction: 0xffdaf7ff
   1c5d8:	blle	e23df0 <fputs@plt+0xe20394>
   1c5dc:			; <UNDEFINED> instruction: 0x46214632
   1c5e0:			; <UNDEFINED> instruction: 0xf7ff4628
   1c5e4:	strmi	pc, [r3], r1, ror #27
   1c5e8:			; <UNDEFINED> instruction: 0xf8d0b378
   1c5ec:	strbmi	lr, [r2], -r8
   1c5f0:	vrsubhn.i16	d20, q7, q12
   1c5f4:	vaddw.u8	q9, q7, d7
   1c5f8:	b	13ef61c <fputs@plt+0x13ebbc0>
   1c5fc:	b	10f527c <fputs@plt+0x10f1820>
   1c600:	b	10f5240 <fputs@plt+0x10f17e4>
   1c604:	b	106ca10 <fputs@plt+0x1068fb4>
   1c608:			; <UNDEFINED> instruction: 0xf7ff210c
   1c60c:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1c610:	blls	50990 <fputs@plt+0x4cf34>
   1c614:			; <UNDEFINED> instruction: 0xd1db429f
   1c618:			; <UNDEFINED> instruction: 0x4649463a
   1c61c:	cdp	7, 15, cr15, cr0, cr6, {7}
   1c620:	bicsle	r2, r5, r0, lsl #16
   1c624:	svceq	0x0000f1ba
   1c628:			; <UNDEFINED> instruction: 0xf8cad001
   1c62c:	bmi	3ac634 <fputs@plt+0x3a8bd8>
   1c630:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1c634:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c638:	subsmi	r9, sl, r1, lsl #22
   1c63c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c640:	ldrbmi	sp, [r8], -ip, lsl #2
   1c644:	pop	{r0, r1, ip, sp, pc}
   1c648:			; <UNDEFINED> instruction: 0xf06f8ff0
   1c64c:	ldrtmi	r0, [r3], ip, lsl #8
   1c650:	rscle	r2, ip, r0, lsl #28
   1c654:	bleq	58798 <fputs@plt+0x54d3c>
   1c658:			; <UNDEFINED> instruction: 0xe7e86034
   1c65c:	ldm	r6!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c660:	andeq	lr, r1, r6, asr #15
   1c664:	andeq	r0, r0, r4, ror #4
   1c668:	andeq	lr, r1, r6, asr #14
   1c66c:	stmdbvs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}^
   1c670:	strcs	pc, [r7, -r4, asr #7]
   1c674:	strmi	pc, [r7], -r4, asr #7
   1c678:	b	10dff0c <fputs@plt+0x10dc4b0>
   1c67c:	b	10f5294 <fputs@plt+0x10f1838>
   1c680:	b	10ed2a4 <fputs@plt+0x10e9848>
   1c684:	blcs	3e52a4 <fputs@plt+0x3e1848>
   1c688:			; <UNDEFINED> instruction: 0xbcf0d901
   1c68c:	tstlt	r2, ip, lsl #11
   1c690:	movweq	pc, #36975	; 0x906f	; <UNPREDICTABLE>
   1c694:	andcs	r6, r0, r3, lsl r0
   1c698:			; <UNDEFINED> instruction: 0x4770bcf0
   1c69c:	strdlt	fp, [r3], r0
   1c6a0:	vstrls.16	s12, [r8, #-140]	; 0xffffff74	; <UNPREDICTABLE>
   1c6a4:	stccs	3, cr15, [r7], {198}	; 0xc6
   1c6a8:	strmi	pc, [r7, -r6, asr #7]
   1c6ac:	b	111ff84 <fputs@plt+0x111c528>
   1c6b0:	b	11356d0 <fputs@plt+0x1131c74>
   1c6b4:	b	112d6ec <fputs@plt+0x1129c90>
   1c6b8:	cfstrscs	mvf2, [pc], {7}
   1c6bc:	strcs	sp, [r0], #-2310	; 0xfffff6fa
   1c6c0:	strls	r9, [r1], #-1280	; 0xfffffb00
   1c6c4:			; <UNDEFINED> instruction: 0xff6ef7ff
   1c6c8:	ldcllt	0, cr11, [r0, #12]!
   1c6cc:	stccs	6, cr4, [r0, #-160]	; 0xffffff60
   1c6d0:			; <UNDEFINED> instruction: 0xf06fd0fa
   1c6d4:	andcs	r0, r0, r9, lsl #6
   1c6d8:	andlt	r6, r3, fp, lsr #32
   1c6dc:	svclt	0x0000bdf0
   1c6e0:	addlt	fp, r5, r0, lsr r5
   1c6e4:	ldrmi	r4, [r0], -r4, lsl #12
   1c6e8:	stmib	sp, {r0, r2, r3, r4, r9, sl, lr}^
   1c6ec:			; <UNDEFINED> instruction: 0xf7e61202
   1c6f0:	ldmib	sp, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   1c6f4:	strls	r1, [r0, #-514]	; 0xfffffdfe
   1c6f8:	strtmi	r4, [r0], -r3, lsl #12
   1c6fc:			; <UNDEFINED> instruction: 0xffcef7ff
   1c700:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1c704:	addlt	fp, r5, r0, lsr r5
   1c708:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
   1c70c:	strls	sl, [r1], #-3074	; 0xfffff3fe
   1c710:	ldrbtmi	r4, [ip], #3104	; 0xc20
   1c714:			; <UNDEFINED> instruction: 0xf85c9d08
   1c718:	stmdavs	r4!, {r2, lr}
   1c71c:			; <UNDEFINED> instruction: 0xf04f9403
   1c720:	strls	r0, [r0, #-1024]	; 0xfffffc00
   1c724:			; <UNDEFINED> instruction: 0xf7ff4604
   1c728:	cmnlt	r0, sp, lsr pc	; <UNPREDICTABLE>
   1c72c:	vmul.f<illegal width 8>	q11, q1, d2[4]
   1c730:	vraddhn.i16	d18, q1, <illegal reg q3.5>
   1c734:	mufeqs	f4, f3, f7
   1c738:	movwvs	lr, #10819	; 0x2a43
   1c73c:	movwmi	lr, #19011	; 0x4a43
   1c740:	movwcs	lr, #6723	; 0x1a43
   1c744:	stmdble	ip, {r0, r1, r2, r3, r8, r9, fp, sp}
   1c748:	bmi	4e8780 <fputs@plt+0x4e4d24>
   1c74c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   1c750:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c754:	subsmi	r9, sl, r3, lsl #22
   1c758:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c75c:	andlt	sp, r5, r6, lsl r1
   1c760:	blls	cbc28 <fputs@plt+0xc81cc>
   1c764:	ldrbeq	r3, [fp, -ip, lsl #6]
   1c768:	stmdavs	r2, {r1, r2, r3, r5, r6, r7, ip, lr, pc}^
   1c76c:	strcs	pc, [r7], #-962	; 0xfffffc3e
   1c770:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1c774:	b	10dffc8 <fputs@plt+0x10dc56c>
   1c778:	b	10f5388 <fputs@plt+0x10f192c>
   1c77c:	b	10ed394 <fputs@plt+0x10e9938>
   1c780:	blcs	1e538c <fputs@plt+0x1e1930>
   1c784:	andscc	fp, r0, r8, lsl #31
   1c788:			; <UNDEFINED> instruction: 0xe7ded9de
   1c78c:	ldmda	lr, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c790:	andeq	lr, r1, r6, ror #12
   1c794:	andeq	r0, r0, r4, ror #4
   1c798:	andeq	lr, r1, sl, lsr #12
   1c79c:	mvnsmi	lr, sp, lsr #18
   1c7a0:	stcmi	6, cr4, [pc], #-92	; 1c74c <fputs@plt+0x18cf0>
   1c7a4:			; <UNDEFINED> instruction: 0x4698461a
   1c7a8:	ldrbtmi	r4, [ip], #-2862	; 0xfffff4d2
   1c7ac:	strmi	fp, [r5], -r2, lsl #1
   1c7b0:	stmiapl	r3!, {r1, r2, r3, r9, sl, lr}^
   1c7b4:	movwls	r6, #6171	; 0x181b
   1c7b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c7bc:	ldc2l	7, cr15, [r4], #1020	; 0x3fc
   1c7c0:	movwlt	r4, #34308	; 0x8604
   1c7c4:	stmvs	r0, {r0, r1, r2, r3, r7, r8, ip, sp, pc}
   1c7c8:	vmlsl.u<illegal width 8>	q10, d0, d2[6]
   1c7cc:	vmull.u8	q9, d0, d7
   1c7d0:	adfeqs	f4, f3, f7
   1c7d4:	movwvs	lr, #2627	; 0xa43
   1c7d8:	b	10ee080 <fputs@plt+0x10ea624>
   1c7dc:	b	10ed414 <fputs@plt+0x10e99b8>
   1c7e0:			; <UNDEFINED> instruction: 0xf7ff2101
   1c7e4:	orrlt	pc, r8, #832	; 0x340
   1c7e8:	stmdbvs	sl!, {r3, r4, r5, sp, lr}^
   1c7ec:	andcs	pc, r7, r2, asr #7
   1c7f0:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1c7f4:	b	10e0048 <fputs@plt+0x10dc5ec>
   1c7f8:	b	10f5408 <fputs@plt+0x10f19ac>
   1c7fc:	b	10ed404 <fputs@plt+0x10e99a8>
   1c800:	blcs	3e540c <fputs@plt+0x3e19b0>
   1c804:	strcc	sp, [ip], #-2318	; 0xfffff6f2
   1c808:	blmi	5af06c <fputs@plt+0x5ab610>
   1c80c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c810:	blls	76880 <fputs@plt+0x72e24>
   1c814:			; <UNDEFINED> instruction: 0xf04f405a
   1c818:	tstle	pc, r0, lsl #6
   1c81c:	andlt	r4, r2, r0, lsr #12
   1c820:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1c824:	ldrbeq	r3, [r3, -ip, lsl #12]!
   1c828:	stmdavs	r2!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}^
   1c82c:	andcs	pc, r7, r2, asr #7
   1c830:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1c834:	b	10e0088 <fputs@plt+0x10dc62c>
   1c838:	b	10f5448 <fputs@plt+0x10f19ec>
   1c83c:	b	10ed444 <fputs@plt+0x10e99e8>
   1c840:	blcs	1e544c <fputs@plt+0x1e19f0>
   1c844:	ldrcc	fp, [r0], #-3976	; 0xfffff078
   1c848:			; <UNDEFINED> instruction: 0xe7ddd9dd
   1c84c:	svceq	0x0000f1b8
   1c850:	blls	50860 <fputs@plt+0x4ce04>
   1c854:	andcc	pc, r0, r8, asr #17
   1c858:	ldrb	r2, [r5, r0, lsl #8]
   1c85c:	svc	0x00f6f7e6
   1c860:	andeq	lr, r1, lr, asr #11
   1c864:	andeq	r0, r0, r4, ror #4
   1c868:	andeq	lr, r1, ip, ror #10
   1c86c:	addlt	fp, r5, r0, lsr r5
   1c870:	ldrmi	r4, [r0], -r4, lsl #12
   1c874:	stmib	sp, {r0, r2, r3, r4, r9, sl, lr}^
   1c878:			; <UNDEFINED> instruction: 0xf7e61202
   1c87c:	ldmib	sp, {r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   1c880:	strls	r1, [r0, #-514]	; 0xfffffdfe
   1c884:	strtmi	r4, [r0], -r3, lsl #12
   1c888:			; <UNDEFINED> instruction: 0xff3cf7ff
   1c88c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1c890:	addlt	fp, r4, r0, ror r5
   1c894:	mcrge	12, 0, r4, cr2, cr14, {0}
   1c898:	movwcs	r4, #31262	; 0x7a1e
   1c89c:			; <UNDEFINED> instruction: 0x9600447c
   1c8a0:	stmiapl	r2!, {r0, r2, r3, r9, sl, lr}
   1c8a4:	ldmdavs	r2, {r2, r9, sl, lr}
   1c8a8:			; <UNDEFINED> instruction: 0xf04f9203
   1c8ac:	bmi	69d0b4 <fputs@plt+0x699658>
   1c8b0:			; <UNDEFINED> instruction: 0xf7ff447a
   1c8b4:	tstlt	r0, r7, lsr #30	; <UNPREDICTABLE>
   1c8b8:	blcs	1434c8 <fputs@plt+0x13fa6c>
   1c8bc:	bmi	610928 <fputs@plt+0x60cecc>
   1c8c0:	strtmi	r4, [r0], -r9, lsr #12
   1c8c4:	ldrbtmi	r2, [sl], #-781	; 0xfffffcf3
   1c8c8:			; <UNDEFINED> instruction: 0xf7ff9600
   1c8cc:	msrlt	LR_irq, fp
   1c8d0:	blcs	1434e0 <fputs@plt+0x13fa84>
   1c8d4:	andcs	fp, r0, r8, lsl pc
   1c8d8:	bmi	49090c <fputs@plt+0x48ceb0>
   1c8dc:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   1c8e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c8e4:	subsmi	r9, sl, r3, lsl #22
   1c8e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c8ec:	andlt	sp, r4, lr, lsl #2
   1c8f0:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1c8f4:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
   1c8f8:	andmi	pc, r7, #201326595	; 0xc000003
   1c8fc:	b	1020164 <fputs@plt+0x101c708>
   1c900:	b	1034914 <fputs@plt+0x1030eb8>
   1c904:	b	102c910 <fputs@plt+0x1028eb4>
   1c908:	strb	r2, [r6, r2]!
   1c90c:	svc	0x009ef7e6
   1c910:	ldrdeq	lr, [r1], -ip
   1c914:	andeq	r0, r0, r4, ror #4
   1c918:	andeq	fp, r0, r4, lsl #29
   1c91c:	andeq	fp, r0, r6, ror lr
   1c920:	muleq	r1, sl, r4
   1c924:			; <UNDEFINED> instruction: 0x4605b5f8
   1c928:			; <UNDEFINED> instruction: 0xf04f460f
   1c92c:			; <UNDEFINED> instruction: 0x260034ff
   1c930:			; <UNDEFINED> instruction: 0xf7ffe004
   1c934:	addmi	pc, r6, #692	; 0x2b4
   1c938:			; <UNDEFINED> instruction: 0x4606bf38
   1c93c:	andcs	r4, r0, #34603008	; 0x2100000
   1c940:			; <UNDEFINED> instruction: 0xf7ff4628
   1c944:			; <UNDEFINED> instruction: 0x1e04fad7
   1c948:	strtmi	r4, [r1], -r8, lsr #12
   1c94c:			; <UNDEFINED> instruction: 0x1c63daf1
   1c950:	ldrtmi	sp, [ip], -r3, lsl #2
   1c954:	strcs	fp, [r0], #-271	; 0xfffffef1
   1c958:			; <UNDEFINED> instruction: 0x4620603e
   1c95c:	svclt	0x0000bdf8
   1c960:	blmi	56f1b8 <fputs@plt+0x56b75c>
   1c964:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1c968:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1c96c:	strbtmi	r4, [r9], -ip, lsl #12
   1c970:	movwls	r6, #6171	; 0x181b
   1c974:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c978:			; <UNDEFINED> instruction: 0xffd4f7ff
   1c97c:	blle	1e6984 <fputs@plt+0x1e2f28>
   1c980:	vldmiane	sl, {d9-d8}
   1c984:			; <UNDEFINED> instruction: 0x4620d010
   1c988:	andcs	fp, r0, r4, lsl r1
   1c98c:	eorvs	r3, r3, r1, lsl #6
   1c990:	blmi	26f1c0 <fputs@plt+0x26b764>
   1c994:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c998:	blls	76a08 <fputs@plt+0x72fac>
   1c99c:			; <UNDEFINED> instruction: 0xf04f405a
   1c9a0:	mrsle	r0, LR_abt
   1c9a4:	ldclt	0, cr11, [r0, #-8]
   1c9a8:	andseq	pc, r0, pc, rrx
   1c9ac:			; <UNDEFINED> instruction: 0xf7e6e7f0
   1c9b0:	svclt	0x0000ef4e
   1c9b4:	andeq	lr, r1, r4, lsl r4
   1c9b8:	andeq	r0, r0, r4, ror #4
   1c9bc:	andeq	lr, r1, r4, ror #7
   1c9c0:			; <UNDEFINED> instruction: 0x460cb5b0
   1c9c4:	addlt	r4, r2, r9, lsl #18
   1c9c8:			; <UNDEFINED> instruction: 0x46054617
   1c9cc:			; <UNDEFINED> instruction: 0xf0004479
   1c9d0:	mcrne	8, 0, pc, cr1, cr11, {2}	; <UNPREDICTABLE>
   1c9d4:			; <UNDEFINED> instruction: 0x2000bfb8
   1c9d8:	strtmi	sp, [r2], -r6, lsl #22
   1c9dc:	strcs	r4, [r0], #-1595	; 0xfffff9c5
   1c9e0:	strls	r4, [r0], #-1576	; 0xfffff9d8
   1c9e4:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1c9e8:	ldclt	0, cr11, [r0, #8]!
   1c9ec:	andeq	fp, r0, r0, lsl #27
   1c9f0:	mvnsmi	lr, #737280	; 0xb4000
   1c9f4:	strmi	fp, [ip], -r3, lsl #1
   1c9f8:	pkhbtmi	r4, r0, r5, lsl #12
   1c9fc:			; <UNDEFINED> instruction: 0xf84ef7ff
   1ca00:	blle	d24224 <fputs@plt+0xd207c8>
   1ca04:	stmdbne	r6!, {r0, r1, r5, fp, ip, sp, lr}^
   1ca08:	eorsle	r2, r4, pc, lsr #22
   1ca0c:			; <UNDEFINED> instruction: 0x212f462a
   1ca10:			; <UNDEFINED> instruction: 0xf7e64620
   1ca14:			; <UNDEFINED> instruction: 0x4681eff4
   1ca18:	blne	189840 <fputs@plt+0x185de4>
   1ca1c:	strtmi	r4, [sl], -r1, lsr #12
   1ca20:			; <UNDEFINED> instruction: 0xf7ff4640
   1ca24:	strmi	pc, [r1], -sp, asr #31
   1ca28:			; <UNDEFINED> instruction: 0x4640b358
   1ca2c:			; <UNDEFINED> instruction: 0xf000464c
   1ca30:	strmi	pc, [r7], -fp, lsr #16
   1ca34:	andsle	r4, sl, #180, 4	; 0x4000000b
   1ca38:	and	r4, r1, r1, lsr #12
   1ca3c:			; <UNDEFINED> instruction: 0xd01642b1
   1ca40:			; <UNDEFINED> instruction: 0xf811460d
   1ca44:	blcs	beb650 <fputs@plt+0xbe7bf4>
   1ca48:	blne	1d10e30 <fputs@plt+0x1d0d3d4>
   1ca4c:	strtmi	r2, [r8], -pc, lsr #2
   1ca50:	ldrmi	r9, [sl], -r1, lsl #6
   1ca54:	svc	0x00d2f7e6
   1ca58:	strmi	r9, [r4], -r1, lsl #22
   1ca5c:	blne	1109004 <fputs@plt+0x11055a8>
   1ca60:			; <UNDEFINED> instruction: 0x462a4639
   1ca64:			; <UNDEFINED> instruction: 0xf7ff4640
   1ca68:	mcrne	13, 0, pc, cr7, cr1, {0}	; <UNPREDICTABLE>
   1ca6c:	ldrtmi	sp, [r8], -r2, ror #21
   1ca70:	pop	{r0, r1, ip, sp, pc}
   1ca74:			; <UNDEFINED> instruction: 0x270083f0
   1ca78:			; <UNDEFINED> instruction: 0x4634e7dc
   1ca7c:			; <UNDEFINED> instruction: 0x46b1e7f0
   1ca80:			; <UNDEFINED> instruction: 0xf06fe7cc
   1ca84:	ldrb	r0, [r2, r4, lsl #14]!
   1ca88:	addlt	fp, r2, r0, lsl r5
   1ca8c:	strmi	r4, [r8], -r4, lsl #12
   1ca90:			; <UNDEFINED> instruction: 0xf7e69101
   1ca94:	stmdbls	r1, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1ca98:	strtmi	r4, [r0], -r2, lsl #12
   1ca9c:	pop	{r1, ip, sp, pc}
   1caa0:			; <UNDEFINED> instruction: 0xf7ff4010
   1caa4:	svclt	0x0000bfa5
   1caa8:	addlt	fp, r2, r0, lsl r5
   1caac:	strmi	r4, [r8], -r4, lsl #12
   1cab0:			; <UNDEFINED> instruction: 0xf7e69101
   1cab4:	stmdbls	r1, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
   1cab8:	strtmi	r4, [r0], -r2, lsl #12
   1cabc:	pop	{r1, ip, sp, pc}
   1cac0:			; <UNDEFINED> instruction: 0xf7ff4010
   1cac4:	svclt	0x0000bf7d
   1cac8:	svcmi	0x00f0e92d
   1cacc:	ldrmi	fp, [r6], -r7, lsl #1
   1cad0:	movwls	r4, #2622	; 0xa3e
   1cad4:	blmi	fae34c <fputs@plt+0xfaa8f0>
   1cad8:	sxtab16mi	r4, r8, sl, ror #8
   1cadc:	ldmpl	r3, {r0, r7, r9, sl, lr}^
   1cae0:	movwls	r6, #22555	; 0x581b
   1cae4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cae8:			; <UNDEFINED> instruction: 0xffd8f7fe
   1caec:	blle	13a4310 <fputs@plt+0x13a08b4>
   1caf0:	stclle	12, cr2, [r8, #-4]!
   1caf4:	strmi	r2, [r0]
   1caf8:	blle	1880b0c <fputs@plt+0x187d0b0>
   1cafc:	bleq	458f38 <fputs@plt+0x4554dc>
   1cb00:	beq	358f3c <fputs@plt+0x3554e0>
   1cb04:	strmi	r4, [r4], -r7, lsl #12
   1cb08:	adcmi	r4, r8, #5242880	; 0x500000
   1cb0c:	strbmi	sp, [r7, #-3356]	; 0xfffff2e4
   1cb10:			; <UNDEFINED> instruction: 0x4639d033
   1cb14:			; <UNDEFINED> instruction: 0x46484652
   1cb18:			; <UNDEFINED> instruction: 0xf9ecf7ff
   1cb1c:	svclt	0x00a82800
   1cb20:	strmi	r4, [r7], -r0, lsl #11
   1cb24:	stmdals	r3, {r0, r6, r8, r9, fp, ip, lr, pc}
   1cb28:	sfmle	f4, 2, [lr, #532]!	; 0x214
   1cb2c:	smlabteq	r1, r6, r1, pc	; <UNPREDICTABLE>
   1cb30:	ldrtmi	r1, [r3], #-3747	; 0xfffff15d
   1cb34:			; <UNDEFINED> instruction: 0xf81318cc
   1cb38:	bcs	be6f44 <fputs@plt+0xbe34e8>
   1cb3c:	stfccd	f5, [r1, #-1000]	; 0xfffffc18
   1cb40:	mvnsle	r4, r5, lsl #5
   1cb44:	sfmle	f4, 2, [r2], #672	; 0x2a0
   1cb48:			; <UNDEFINED> instruction: 0x465a4639
   1cb4c:			; <UNDEFINED> instruction: 0xf7ff4648
   1cb50:			; <UNDEFINED> instruction: 0x4601fc5b
   1cb54:	bls	14995c <fputs@plt+0x145f00>
   1cb58:	ldmdbne	r3, {fp, ip, pc}
   1cb5c:	ble	ff5ad570 <fputs@plt+0xff5a9b14>
   1cb60:	movwls	r1, #6448	; 0x1930
   1cb64:			; <UNDEFINED> instruction: 0xf7e61c5c
   1cb68:	blls	98198 <fputs@plt+0x9473c>
   1cb6c:			; <UNDEFINED> instruction: 0xf04f4547
   1cb70:			; <UNDEFINED> instruction: 0xf105022f
   1cb74:	ldrbtpl	r0, [r2], #1281	; 0x501
   1cb78:	blls	1112ac <fputs@plt+0x10d850>
   1cb7c:	ble	8ad630 <fputs@plt+0x8a9bd4>
   1cb80:			; <UNDEFINED> instruction: 0xf04f2c01
   1cb84:	svclt	0x00c80700
   1cb88:	ldrbtcc	pc, [pc], #260	; 1cb90 <fputs@plt+0x19134>	; <UNPREDICTABLE>
   1cb8c:	bmi	472070 <fputs@plt+0x46e614>
   1cb90:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1cb94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cb98:	subsmi	r9, sl, r5, lsl #22
   1cb9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cba0:	ldrtmi	sp, [r8], -ip, lsl #2
   1cba4:	pop	{r0, r1, r2, ip, sp, pc}
   1cba8:	mcrrne	15, 15, r8, r2, cr0
   1cbac:	vstrne	s26, [r3, #-32]	; 0xffffffe0
   1cbb0:			; <UNDEFINED> instruction: 0xf06fbf08
   1cbb4:	strb	r0, [sl, sl, lsl #14]!
   1cbb8:	strb	r9, [r8, r4, lsl #30]!
   1cbbc:	cdp	7, 4, cr15, cr6, cr6, {7}
   1cbc0:	streq	pc, [r3, -pc, rrx]
   1cbc4:			; <UNDEFINED> instruction: 0xf06fe7e3
   1cbc8:	strb	r0, [r0, r2, lsl #14]!
   1cbcc:	andeq	lr, r1, r0, lsr #5
   1cbd0:	andeq	r0, r0, r4, ror #4
   1cbd4:	andeq	lr, r1, r6, ror #3
   1cbd8:	ldrbmi	lr, [r0, sp, lsr #18]!
   1cbdc:	bmi	9ee438 <fputs@plt+0x9ea9dc>
   1cbe0:	blmi	9ee464 <fputs@plt+0x9eaa08>
   1cbe4:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
   1cbe8:	strmi	r4, [r6], -r8, lsl #13
   1cbec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cbf0:			; <UNDEFINED> instruction: 0xf04f9301
   1cbf4:			; <UNDEFINED> instruction: 0xf7fe0300
   1cbf8:	mcrne	15, 0, pc, cr1, cr1, {2}	; <UNPREDICTABLE>
   1cbfc:	vstrcs	d13, [r0, #-128]	; 0xffffff80
   1cc00:	strcs	sp, [r0], #-2867	; 0xfffff4cd
   1cc04:	strls	r4, [r0], #-1440	; 0xfffffa60
   1cc08:	strbtmi	fp, [sl], r2, lsr #31
   1cc0c:			; <UNDEFINED> instruction: 0xf06f4621
   1cc10:	ble	29f048 <fputs@plt+0x29b5ec>
   1cc14:	ldrbmi	lr, [r2], -ip, lsr #32
   1cc18:			; <UNDEFINED> instruction: 0xf7ff4630
   1cc1c:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   1cc20:	strmi	fp, [r0, #4008]	; 0xfa8
   1cc24:	blle	66e430 <fputs@plt+0x66a9d4>
   1cc28:	adcmi	r9, ip, #0, 24
   1cc2c:	strmi	fp, [r9], r8, lsl #30
   1cc30:	mvnsle	r4, r8, lsl #11
   1cc34:	eorsvs	fp, ip, r7, lsl #2
   1cc38:	svclt	0x00a842ac
   1cc3c:	blle	52e568 <fputs@plt+0x52ab0c>
   1cc40:	blmi	3ef488 <fputs@plt+0x3eba2c>
   1cc44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cc48:	blls	76cb8 <fputs@plt+0x7325c>
   1cc4c:			; <UNDEFINED> instruction: 0xf04f405a
   1cc50:	tstle	r0, r0, lsl #6
   1cc54:	andlt	r4, r2, r8, lsl #12
   1cc58:			; <UNDEFINED> instruction: 0x87f0e8bd
   1cc5c:	ble	1e3d6c <fputs@plt+0x1e0310>
   1cc60:	svclt	0x00081d03
   1cc64:	tsteq	sl, pc, rrx	; <UNPREDICTABLE>
   1cc68:			; <UNDEFINED> instruction: 0xf04fe7ea
   1cc6c:			; <UNDEFINED> instruction: 0xe7e731ff
   1cc70:	tsteq	r3, pc, rrx	; <UNPREDICTABLE>
   1cc74:			; <UNDEFINED> instruction: 0xf7e6e7e4
   1cc78:	svclt	0x0000edea
   1cc7c:	muleq	r1, r2, r1
   1cc80:	andeq	r0, r0, r4, ror #4
   1cc84:	andeq	lr, r1, r4, lsr r1
   1cc88:	addlt	fp, r3, r0, lsl #10
   1cc8c:	ldrd	pc, [ip], #-143	; 0xffffff71
   1cc90:			; <UNDEFINED> instruction: 0xf8df2200
   1cc94:	strbtmi	ip, [fp], -ip, asr #32
   1cc98:			; <UNDEFINED> instruction: 0xf85e44fe
   1cc9c:			; <UNDEFINED> instruction: 0xf8dcc00c
   1cca0:			; <UNDEFINED> instruction: 0xf8cdc000
   1cca4:			; <UNDEFINED> instruction: 0xf04fc004
   1cca8:			; <UNDEFINED> instruction: 0xf7ff0c00
   1ccac:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1ccb0:	stmdals	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   1ccb4:	svclt	0x00a8d002
   1ccb8:	andeq	pc, ip, pc, rrx
   1ccbc:	blmi	22f4e8 <fputs@plt+0x22ba8c>
   1ccc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ccc4:	blls	76d34 <fputs@plt+0x732d8>
   1ccc8:			; <UNDEFINED> instruction: 0xf04f405a
   1cccc:	mrsle	r0, LR_svc
   1ccd0:			; <UNDEFINED> instruction: 0xf85db003
   1ccd4:			; <UNDEFINED> instruction: 0xf7e6fb04
   1ccd8:	svclt	0x0000edba
   1ccdc:	andeq	lr, r1, r0, ror #1
   1cce0:	andeq	r0, r0, r4, ror #4
   1cce4:	strheq	lr, [r1], -r8
   1cce8:	addlt	fp, r3, r0, lsr r5
   1ccec:	andcs	r4, r0, #1408	; 0x580
   1ccf0:			; <UNDEFINED> instruction: 0x466b4c16
   1ccf4:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1ccf8:	stmdavs	r4!, {r0, r2, r3, r9, sl, lr}
   1ccfc:			; <UNDEFINED> instruction: 0xf04f9401
   1cd00:	strmi	r0, [r4], -r0, lsl #8
   1cd04:			; <UNDEFINED> instruction: 0xff68f7ff
   1cd08:	tstle	r6, r2, lsl #28
   1cd0c:	bcs	43514 <fputs@plt+0x3fab8>
   1cd10:	bcc	93930 <fputs@plt+0x8fed4>
   1cd14:	strtmi	r4, [r9], -r3, lsl #12
   1cd18:			; <UNDEFINED> instruction: 0xf7ff4620
   1cd1c:			; <UNDEFINED> instruction: 0x4602ff5d
   1cd20:	blmi	2af154 <fputs@plt+0x2ab6f8>
   1cd24:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   1cd28:	blls	76d94 <fputs@plt+0x73338>
   1cd2c:			; <UNDEFINED> instruction: 0xf04f4059
   1cd30:	mrsle	r0, LR_und
   1cd34:	andlt	r4, r3, r0, lsl r6
   1cd38:	svclt	0x00a8bd30
   1cd3c:	andeq	pc, ip, #111	; 0x6f
   1cd40:			; <UNDEFINED> instruction: 0xf7e6e7ee
   1cd44:	svclt	0x0000ed84
   1cd48:	andeq	lr, r1, r4, lsl #1
   1cd4c:	andeq	r0, r0, r4, ror #4
   1cd50:	andeq	lr, r1, r4, asr r0
   1cd54:	mvnsmi	lr, #737280	; 0xb4000
   1cd58:	bmi	92e5b8 <fputs@plt+0x92ab5c>
   1cd5c:	blmi	92e7c8 <fputs@plt+0x92ad6c>
   1cd60:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
   1cd64:	svcls	0x000c4688
   1cd68:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   1cd6c:	movwls	r6, #14363	; 0x381b
   1cd70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cd74:	mrc2	7, 4, pc, cr2, cr14, {7}
   1cd78:	blle	9a4590 <fputs@plt+0x9a0b34>
   1cd7c:	andcs	r4, r0, #68157440	; 0x4100000
   1cd80:			; <UNDEFINED> instruction: 0xf7ff4628
   1cd84:	mcrne	8, 0, pc, cr4, cr7, {5}	; <UNPREDICTABLE>
   1cd88:			; <UNDEFINED> instruction: 0xf10ddb1f
   1cd8c:	and	r0, r6, r8, lsl #16
   1cd90:	andcs	r4, r0, #34603008	; 0x2100000
   1cd94:			; <UNDEFINED> instruction: 0xf7ff4628
   1cd98:	cdpne	8, 0, cr15, cr4, cr13, {5}
   1cd9c:			; <UNDEFINED> instruction: 0x4630db15
   1cda0:	mcrr	7, 14, pc, ip, cr6	; <UNPREDICTABLE>
   1cda4:			; <UNDEFINED> instruction: 0x46214632
   1cda8:	andhi	pc, r0, sp, asr #17
   1cdac:	strtmi	r4, [r8], -r3, lsl #12
   1cdb0:	stc2	7, cr15, [r8], #1020	; 0x3fc
   1cdb4:	rscle	r2, fp, r0, lsl #16
   1cdb8:	adcsmi	r9, fp, #2048	; 0x800
   1cdbc:	ldrtmi	sp, [sl], -r8, ror #3
   1cdc0:			; <UNDEFINED> instruction: 0xf7e64649
   1cdc4:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
   1cdc8:	bmi	2d1558 <fputs@plt+0x2cdafc>
   1cdcc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   1cdd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cdd4:	subsmi	r9, sl, r3, lsl #22
   1cdd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cddc:	strtmi	sp, [r0], -r3, lsl #2
   1cde0:	pop	{r0, r2, ip, sp, pc}
   1cde4:			; <UNDEFINED> instruction: 0xf7e683f0
   1cde8:	svclt	0x0000ed32
   1cdec:	andeq	lr, r1, r6, lsl r0
   1cdf0:	andeq	r0, r0, r4, ror #4
   1cdf4:	andeq	sp, r1, sl, lsr #31
   1cdf8:	movwcc	r1, #15947	; 0x3e4b
   1cdfc:	ldrlt	sp, [r0, #-2077]!	; 0xfffff7e3
   1ce00:	strmi	fp, [sp], -r3, lsl #1
   1ce04:			; <UNDEFINED> instruction: 0xf7fe4604
   1ce08:	cdpne	14, 0, cr15, cr1, cr9, {2}
   1ce0c:	andcs	sp, r0, #18432	; 0x4800
   1ce10:	mvnscc	pc, pc, asr #32
   1ce14:	and	r4, r9, r0, lsr #12
   1ce18:	tstls	r1, r0, lsr #12
   1ce1c:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
   1ce20:	andcs	r9, r0, #16384	; 0x4000
   1ce24:	adcmi	r4, fp, #3145728	; 0x300000
   1ce28:	andle	r4, r3, r0, lsr #12
   1ce2c:			; <UNDEFINED> instruction: 0xf862f7ff
   1ce30:	ble	ffc6463c <fputs@plt+0xffc60be0>
   1ce34:	andlt	r4, r3, r8, lsl #12
   1ce38:			; <UNDEFINED> instruction: 0xf06fbd30
   1ce3c:	strmi	r0, [r8], -r5, lsl #2
   1ce40:	svclt	0x00004770
   1ce44:	mvnsmi	lr, sp, lsr #18
   1ce48:	ldrmi	r4, [r0], -r5, lsl #12
   1ce4c:	ldrmi	r4, [r7], -ip, lsl #12
   1ce50:	bl	ffd5adf0 <fputs@plt+0xffd57394>
   1ce54:	lfmle	f4, 4, [sl], {160}	; 0xa0
   1ce58:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   1ce5c:	and	r4, r8, r6, lsl #12
   1ce60:	stcl	7, cr15, [ip, #920]	; 0x398
   1ce64:			; <UNDEFINED> instruction: 0x1c6b1b45
   1ce68:	bne	ff923f84 <fputs@plt+0xff920528>
   1ce6c:	adcmi	fp, r6, #104, 2
   1ce70:	strbmi	sp, [r2], -sp, lsl #24
   1ce74:	ldrtmi	r4, [r8], -r9, lsr #12
   1ce78:	b	ff0dae18 <fputs@plt+0xff0d73bc>
   1ce7c:	tstcs	r0, r2, lsr #12
   1ce80:	strtmi	r4, [r8], -r3, lsl #12
   1ce84:	mvnle	r2, r0, lsl #22
   1ce88:	pop	{r0, sp}
   1ce8c:	strdcs	r8, [r0], -r0
   1ce90:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1ce94:	addlt	fp, r6, r0, ror r5
   1ce98:	ldrmi	r4, [r0], -r4, lsl #12
   1ce9c:	andne	lr, r2, #3358720	; 0x334000
   1cea0:	blmi	72f714 <fputs@plt+0x72bcb8>
   1cea4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cea8:	movwls	r6, #22555	; 0x581b
   1ceac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ceb0:	bl	ff15ae50 <fputs@plt+0xff1573f4>
   1ceb4:	andne	lr, r2, #3620864	; 0x374000
   1ceb8:	strtmi	r4, [r0], -r3, lsl #12
   1cebc:	strls	sl, [r0], #-3076	; 0xfffff3fc
   1cec0:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
   1cec4:	lsllt	r9, r4, #28
   1cec8:	strmi	r9, [r4], -r4, lsl #26
   1cecc:	strmi	r2, [r5], #-1536	; 0xfffffa00
   1ced0:	stmdale	r3, {r0, r2, r7, r9, lr}
   1ced4:			; <UNDEFINED> instruction: 0xf106e00d
   1ced8:	andle	r0, sl, #1048576	; 0x100000
   1cedc:	strtmi	r1, [r0], -r9, lsr #22
   1cee0:	ldcl	7, cr15, [r4], {230}	; 0xe6
   1cee4:	andls	r3, r4, r1
   1cee8:	adcmi	r4, ip, #4, 8	; 0x4000000
   1ceec:			; <UNDEFINED> instruction: 0xf06fd9f3
   1cef0:	bmi	25e730 <fputs@plt+0x25acd4>
   1cef4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1cef8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cefc:	subsmi	r9, sl, r5, lsl #22
   1cf00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cf04:	ldrtmi	sp, [r0], -r2, lsl #2
   1cf08:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   1cf0c:	ldc	7, cr15, [lr], {230}	; 0xe6
   1cf10:	ldrdeq	sp, [r1], -r4
   1cf14:	andeq	r0, r0, r4, ror #4
   1cf18:	andeq	sp, r1, r2, lsl #29
   1cf1c:	mvnsmi	lr, sp, lsr #18
   1cf20:	strmi	fp, [r4], -r6, lsl #1
   1cf24:	stmib	sp, {r4, r9, sl, lr}^
   1cf28:	ldrmi	r1, [r8], r2, lsl #4
   1cf2c:	blmi	9af7c8 <fputs@plt+0x9abd6c>
   1cf30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cf34:	movwls	r6, #22555	; 0x581b
   1cf38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cf3c:	bl	1fdaedc <fputs@plt+0x1fd7480>
   1cf40:	andne	lr, r2, #3620864	; 0x374000
   1cf44:	strtmi	r4, [r0], -r3, lsl #12
   1cf48:	strls	sl, [r0], #-3076	; 0xfffff3fc
   1cf4c:	blx	ff6daf52 <fputs@plt+0xff6d74f6>
   1cf50:	movwlt	r9, #36356	; 0x8e04
   1cf54:	strbmi	r4, [r0], -r4, lsl #12
   1cf58:	bl	1c5aef8 <fputs@plt+0x1c5749c>
   1cf5c:	strtmi	r9, [r5], #-3332	; 0xfffff2fc
   1cf60:			; <UNDEFINED> instruction: 0xf10042a5
   1cf64:	stmdble	r5!, {r0, r8, r9, sl}
   1cf68:	and	r2, r3, r0, lsl #12
   1cf6c:			; <UNDEFINED> instruction: 0xf10642ac
   1cf70:	andsle	r0, pc, #1048576	; 0x100000
   1cf74:	strtmi	r1, [r0], -r9, lsr #22
   1cf78:	stc	7, cr15, [r8], {230}	; 0xe6
   1cf7c:	strtmi	r1, [r0], -r2, asr #24
   1cf80:	andls	r4, r4, #20, 8	; 0x14000000
   1cf84:	ldmdale	r8, {r2, r3, r5, r7, r9, lr}
   1cf88:	strhle	r4, [pc, #42]	; 1cfba <fputs@plt+0x1955e>
   1cf8c:			; <UNDEFINED> instruction: 0x4641463a
   1cf90:	b	ddaf30 <fputs@plt+0xdd74d4>
   1cf94:	mvnle	r2, r0, lsl #16
   1cf98:	blmi	2ef7d0 <fputs@plt+0x2ebd74>
   1cf9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cfa0:	blls	177010 <fputs@plt+0x1735b4>
   1cfa4:			; <UNDEFINED> instruction: 0xf04f405a
   1cfa8:	mrsle	r0, (UNDEF: 57)
   1cfac:	andlt	r4, r6, r0, lsr r6
   1cfb0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1cfb4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1cfb8:			; <UNDEFINED> instruction: 0xf06fe7ee
   1cfbc:	strb	r0, [fp, lr, lsl #12]!
   1cfc0:	mcrr	7, 14, pc, r4, cr6	; <UNPREDICTABLE>
   1cfc4:	andeq	sp, r1, r8, asr #28
   1cfc8:	andeq	r0, r0, r4, ror #4
   1cfcc:	ldrdeq	sp, [r1], -ip
   1cfd0:	strdlt	fp, [r7], r0
   1cfd4:	ldrmi	r4, [r0], -r4, lsl #12
   1cfd8:	andne	lr, r2, #3358720	; 0x334000
   1cfdc:	bmi	9ee85c <fputs@plt+0x9eae00>
   1cfe0:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   1cfe4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cfe8:			; <UNDEFINED> instruction: 0xf04f9305
   1cfec:			; <UNDEFINED> instruction: 0xf7e60300
   1cff0:	ldmib	sp, {r1, r2, r5, r8, r9, fp, sp, lr, pc}^
   1cff4:	svcls	0x000c1202
   1cff8:	strtmi	r4, [r0], -r3, lsl #12
   1cffc:	strls	sl, [r0], #-3076	; 0xfffff3fc
   1d000:	blx	fe05b006 <fputs@plt+0xfe0575aa>
   1d004:	orrlt	r4, r8, #4, 12	; 0x400000
   1d008:	strmi	r9, [r5], #-3332	; 0xfffff2fc
   1d00c:	stmdale	r5, {r0, r2, r7, r9, lr}
   1d010:			; <UNDEFINED> instruction: 0xb32ee020
   1d014:			; <UNDEFINED> instruction: 0xf10642ac
   1d018:	andsle	r3, fp, #267386880	; 0xff00000
   1d01c:	strtmi	r1, [r0], -r9, lsr #22
   1d020:	ldc	7, cr15, [r4], #-920	; 0xfffffc68
   1d024:	mcrrne	6, 2, r4, r3, cr2
   1d028:	ldrmi	r9, [ip], #-772	; 0xfffffcfc
   1d02c:	ldmible	r0!, {r2, r3, r5, r7, r9, lr}^
   1d030:	andcs	fp, r0, #-1073741771	; 0xc0000035
   1d034:	movweq	pc, #57455	; 0xe06f	; <UNPREDICTABLE>
   1d038:	ldmdbmi	r2, {r0, r1, r3, r4, r5, sp, lr}
   1d03c:	ldrbtmi	r4, [r9], #-2832	; 0xfffff4f0
   1d040:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
   1d044:	subsmi	r9, r9, r5, lsl #22
   1d048:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d04c:			; <UNDEFINED> instruction: 0x4610d114
   1d050:	ldcllt	0, cr11, [r0, #28]!
   1d054:			; <UNDEFINED> instruction: 0xf04fb147
   1d058:	andcs	r3, r0, #-67108861	; 0xfc000003
   1d05c:			; <UNDEFINED> instruction: 0xe7ec603b
   1d060:	rscle	r2, sl, r0, lsl #30
   1d064:			; <UNDEFINED> instruction: 0xe7e86038
   1d068:	strb	r2, [r6, r0, lsl #4]!
   1d06c:	rscsle	r2, fp, r0, lsl #30
   1d070:	strmi	r9, [r2], -r4, lsl #22
   1d074:			; <UNDEFINED> instruction: 0xe7e0603b
   1d078:	bl	ffa5b018 <fputs@plt+0xffa575bc>
   1d07c:	muleq	r1, r6, sp
   1d080:	andeq	r0, r0, r4, ror #4
   1d084:	andeq	sp, r1, sl, lsr sp
   1d088:	addlt	fp, r5, r0, lsr r5
   1d08c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1d090:	strls	sl, [r0], #-3074	; 0xfffff3fe
   1d094:	ldcmi	6, cr4, [r3], {21}
   1d098:	bmi	4ee490 <fputs@plt+0x4eaa34>
   1d09c:			; <UNDEFINED> instruction: 0xf85c230a
   1d0a0:	ldrbtmi	r4, [sl], #-4
   1d0a4:	strls	r6, [r3], #-2084	; 0xfffff7dc
   1d0a8:	streq	pc, [r0], #-79	; 0xffffffb1
   1d0ac:	blx	adb0b2 <fputs@plt+0xad7656>
   1d0b0:	stmdbls	r2, {r4, r7, r8, ip, sp, pc}
   1d0b4:			; <UNDEFINED> instruction: 0xf7ff462a
   1d0b8:	blx	fec5cbd4 <fputs@plt+0xfec59178>
   1d0bc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1d0c0:	blmi	22f8f0 <fputs@plt+0x22be94>
   1d0c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d0c8:	blls	f7138 <fputs@plt+0xf36dc>
   1d0cc:			; <UNDEFINED> instruction: 0xf04f405a
   1d0d0:	mrsle	r0, SP_svc
   1d0d4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1d0d8:	ldrb	r9, [r1, r2, lsl #16]!
   1d0dc:	bl	feddb07c <fputs@plt+0xfedd7620>
   1d0e0:	andeq	sp, r1, r0, ror #25
   1d0e4:	andeq	r0, r0, r4, ror #4
   1d0e8:	andeq	r6, r0, lr, asr #15
   1d0ec:			; <UNDEFINED> instruction: 0x0001dcb4
   1d0f0:			; <UNDEFINED> instruction: 0x460cb570
   1d0f4:			; <UNDEFINED> instruction: 0x46054616
   1d0f8:	ldc2l	7, cr15, [r0], {254}	; 0xfe
   1d0fc:	blle	564910 <fputs@plt+0x560eb4>
   1d100:	andcs	r4, r0, #34603008	; 0x2100000
   1d104:	and	r4, ip, r8, lsr #12
   1d108:			; <UNDEFINED> instruction: 0x46214632
   1d10c:			; <UNDEFINED> instruction: 0xf7ff4628
   1d110:	andcs	pc, r0, #748	; 0x2ec
   1d114:	strmi	r4, [r3], -r1, lsr #12
   1d118:	svccc	0x00fff1b3
   1d11c:	blle	16e9c4 <fputs@plt+0x16af68>
   1d120:			; <UNDEFINED> instruction: 0xf7feb11b
   1d124:	cdpne	14, 0, cr15, cr4, cr7, {7}
   1d128:	strtmi	sp, [r3], -lr, ror #21
   1d12c:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   1d130:	ldmdbcs	fp, {r0, r1, r3, r4, r5, r9, fp, lr}
   1d134:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
   1d138:	mvnsmi	lr, #737280	; 0xb4000
   1d13c:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   1d140:	movwls	r6, #22555	; 0x581b
   1d144:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d148:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d14c:	ldmdble	sp, {r0, r1, r8, r9, ip, pc}^
   1d150:	strmi	r4, [r5], -lr, lsl #12
   1d154:	stc2	7, cr15, [sl, #-1016]!	; 0xfffffc08
   1d158:	andls	r4, r2, r4, lsl #12
   1d15c:	stmdavs	sl!, {r5, r7, r8, fp, ip, sp, pc}^
   1d160:	andcs	pc, r7, r2, asr #7
   1d164:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1d168:	b	10e09bc <fputs@plt+0x10dcf60>
   1d16c:	b	10f5d7c <fputs@plt+0x10f2320>
   1d170:	b	10edd78 <fputs@plt+0x10ea31c>
   1d174:	addsmi	r2, lr, #67108864	; 0x4000000
   1d178:	strtmi	sp, [r8], -r8, asr #6
   1d17c:			; <UNDEFINED> instruction: 0xf914f7ff
   1d180:	svclt	0x00b82800
   1d184:	ble	36e99c <fputs@plt+0x36af40>
   1d188:	blmi	9afa2c <fputs@plt+0x9abfd0>
   1d18c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d190:	blls	177200 <fputs@plt+0x1737a4>
   1d194:			; <UNDEFINED> instruction: 0xf04f405a
   1d198:	teqle	lr, r0, lsl #6
   1d19c:	andlt	r4, r7, r0, lsr #12
   1d1a0:	mvnshi	lr, #12386304	; 0xbd0000
   1d1a4:	svcge	0x00039903
   1d1a8:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1d1ac:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   1d1b0:	ldrtmi	r4, [sl], -r6, lsr #12
   1d1b4:	tstls	r1, r8, lsr #12
   1d1b8:	mcr2	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   1d1bc:	bcs	439d0 <fputs@plt+0x3ff74>
   1d1c0:	vmlane.f64	d29, d3, d23
   1d1c4:	blcs	2435d0 <fputs@plt+0x23fb74>
   1d1c8:	ldm	pc, {r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1d1cc:	ldmdaeq	sl, {r0, r1, ip, sp, lr, pc}
   1d1d0:	streq	r0, [r5, #-2577]	; 0xfffff5ef
   1d1d4:	andeq	r0, ip, r5, lsl #10
   1d1d8:	streq	pc, [ip], #-111	; 0xffffff91
   1d1dc:			; <UNDEFINED> instruction: 0xb196e7d4
   1d1e0:	ldrmi	r3, [r1], -r1, lsl #28
   1d1e4:	cdpcs	7, 0, cr14, cr0, cr5, {7}
   1d1e8:			; <UNDEFINED> instruction: 0xf06fbf18
   1d1ec:	strb	r0, [fp, sl, lsl #8]
   1d1f0:	strbmi	r4, [r2], -fp, asr #12
   1d1f4:			; <UNDEFINED> instruction: 0xf7ff4628
   1d1f8:	ldrdlt	pc, [r0, #-161]!	; 0xffffff5f
   1d1fc:	ldrmi	r9, [r1], -r3, lsl #20
   1d200:			; <UNDEFINED> instruction: 0x3601e7d7
   1d204:			; <UNDEFINED> instruction: 0xf06fd5ed
   1d208:	ldr	r0, [sp, sl, lsl #8]!
   1d20c:	streq	pc, [r7], #-111	; 0xffffff91
   1d210:			; <UNDEFINED> instruction: 0x4614e7ba
   1d214:	stcls	7, cr14, [r2], {184}	; 0xb8
   1d218:			; <UNDEFINED> instruction: 0xf7e6e7b6
   1d21c:	svclt	0x0000eb18
   1d220:	andeq	sp, r1, r2, asr #24
   1d224:	andeq	r0, r0, r4, ror #4
   1d228:	andeq	sp, r1, ip, ror #23
   1d22c:	addlt	fp, r4, r0, ror r5
   1d230:	stcge	13, cr4, [r2], {22}
   1d234:	cfldrsmi	mvf9, [r6], {-0}
   1d238:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1d23c:	stmdavs	r4!, {r1, r3, r8, sl, fp, ip, pc}
   1d240:			; <UNDEFINED> instruction: 0xf04f9403
   1d244:	ldmib	sp, {sl}^
   1d248:			; <UNDEFINED> instruction: 0xf7ff4608
   1d24c:			; <UNDEFINED> instruction: 0xb1a8fa5b
   1d250:	stmdbne	sl!, {r1, r8, r9, fp, ip, pc}
   1d254:	ldmdale	r3, {r1, r3, r4, r7, r9, lr}
   1d258:	strtmi	r4, [sl], -r0, lsr #8
   1d25c:			; <UNDEFINED> instruction: 0xf7e64631
   1d260:	andcs	lr, r0, lr, lsl #20
   1d264:	blmi	2afa98 <fputs@plt+0x2ac03c>
   1d268:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d26c:	blls	f72dc <fputs@plt+0xf3880>
   1d270:			; <UNDEFINED> instruction: 0xf04f405a
   1d274:	mrsle	r0, LR_und
   1d278:	ldcllt	0, cr11, [r0, #-16]!
   1d27c:	ldrb	r9, [r1, r2, lsl #16]!
   1d280:	andeq	pc, r2, pc, rrx
   1d284:			; <UNDEFINED> instruction: 0xf7e6e7ee
   1d288:	svclt	0x0000eae2
   1d28c:	andeq	sp, r1, r0, asr #22
   1d290:	andeq	r0, r0, r4, ror #4
   1d294:	andeq	sp, r1, r0, lsl fp
   1d298:	mvnsmi	lr, sp, lsr #18
   1d29c:	ldcmi	0, cr11, [sl, #-536]	; 0xfffffde8
   1d2a0:	ldcmi	6, cr4, [sl], {31}
   1d2a4:	ldrbtmi	sl, [sp], #-2820	; 0xfffff4fc
   1d2a8:	stmdbpl	ip!, {r7, r9, sl, lr}
   1d2ac:	stmdavs	r4!, {r0, r2, r3, r9, sl, lr}
   1d2b0:			; <UNDEFINED> instruction: 0xf04f9405
   1d2b4:	ldrmi	r0, [r4], -r0, lsl #8
   1d2b8:	blx	ff65b2bc <fputs@plt+0xff657860>
   1d2bc:	mvflsdz	f3, #0.0
   1d2c0:	addsmi	r9, lr, #12, 22	; 0x3000
   1d2c4:			; <UNDEFINED> instruction: 0x4620d11b
   1d2c8:	ldmib	r8!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d2cc:	strtmi	r4, [r9], -r2, lsr #12
   1d2d0:	stmib	sp, {sl, sp}^
   1d2d4:	strls	r7, [r0], #-1537	; 0xfffff9ff
   1d2d8:	strbmi	r4, [r0], -r3, lsl #12
   1d2dc:			; <UNDEFINED> instruction: 0xffa6f7ff
   1d2e0:	blmi	2afb14 <fputs@plt+0x2ac0b8>
   1d2e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d2e8:	blls	177358 <fputs@plt+0x1738fc>
   1d2ec:			; <UNDEFINED> instruction: 0xf04f405a
   1d2f0:	mrsle	r0, SP_und
   1d2f4:	pop	{r1, r2, ip, sp, pc}
   1d2f8:	stmdals	r4, {r4, r5, r6, r7, r8, pc}
   1d2fc:			; <UNDEFINED> instruction: 0xf06fe7f0
   1d300:	strb	r0, [sp, r2]!
   1d304:	b	fe8db2a4 <fputs@plt+0xfe8d7848>
   1d308:	ldrdeq	sp, [r1], -r2
   1d30c:	andeq	r0, r0, r4, ror #4
   1d310:	muleq	r1, r4, sl
   1d314:	addlt	fp, r3, r0, lsl #10
   1d318:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1d31c:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1d320:	ldrbtmi	r4, [lr], #1643	; 0x66b
   1d324:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   1d328:	ldrdgt	pc, [r0], -ip
   1d32c:	andgt	pc, r4, sp, asr #17
   1d330:	stceq	0, cr15, [r0], {79}	; 0x4f
   1d334:			; <UNDEFINED> instruction: 0xf9d4f7ff
   1d338:	blls	49a40 <fputs@plt+0x45fe4>
   1d33c:	strmi	r3, [r3], #-780	; 0xfffffcf4
   1d340:	andle	r4, r5, #152, 4	; 0x80000009
   1d344:	addvs	pc, r0, #79	; 0x4f
   1d348:	blcs	15b450 <fputs@plt+0x1579f4>
   1d34c:	mvnsle	r4, #152, 4	; 0x80000009
   1d350:	bmi	2a5358 <fputs@plt+0x2a18fc>
   1d354:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   1d358:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d35c:	subsmi	r9, sl, r1, lsl #22
   1d360:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d364:	andlt	sp, r3, r4, lsl #2
   1d368:	blx	15b4e6 <fputs@plt+0x157a8a>
   1d36c:	ldrb	r9, [r0, r0, lsl #16]!
   1d370:	b	1b5b310 <fputs@plt+0x1b578b4>
   1d374:	andeq	sp, r1, r6, asr sl
   1d378:	andeq	r0, r0, r4, ror #4
   1d37c:	andeq	sp, r1, r2, lsr #20
   1d380:	stmdbcs	r0, {r2, r4, r9, fp, lr}
   1d384:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   1d388:	addlt	fp, r3, r0, lsr r5
   1d38c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d390:			; <UNDEFINED> instruction: 0xf04f9301
   1d394:			; <UNDEFINED> instruction: 0xf04f0300
   1d398:	movwls	r0, #768	; 0x300
   1d39c:	strmi	sp, [r4], -fp, lsl #22
   1d3a0:	strtmi	r4, [sl], -sp, ror #12
   1d3a4:			; <UNDEFINED> instruction: 0xf7fe4620
   1d3a8:	blls	5ca44 <fputs@plt+0x58fe8>
   1d3ac:	svclt	0x00a82800
   1d3b0:	strmi	r2, [r1], -r0, lsl #22
   1d3b4:	bmi	293f90 <fputs@plt+0x290534>
   1d3b8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1d3bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d3c0:	subsmi	r9, sl, r1, lsl #22
   1d3c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d3c8:	strmi	sp, [r8], -r2, lsl #2
   1d3cc:	ldclt	0, cr11, [r0, #-12]!
   1d3d0:	b	f5b370 <fputs@plt+0xf57914>
   1d3d4:	strdeq	sp, [r1], -r2
   1d3d8:	andeq	r0, r0, r4, ror #4
   1d3dc:			; <UNDEFINED> instruction: 0x0001d9be
   1d3e0:			; <UNDEFINED> instruction: 0x4606b570
   1d3e4:			; <UNDEFINED> instruction: 0xf7ff460d
   1d3e8:	cdpne	15, 0, cr15, cr4, cr11, {6}
   1d3ec:	strtmi	sp, [r9], -pc, lsl #22
   1d3f0:	andcs	r4, r0, #48, 12	; 0x3000000
   1d3f4:	stc2	7, cr15, [r0], #1016	; 0x3f8
   1d3f8:	stmdane	r3, {r0, r5, r6, r8, r9, fp, ip}^
   1d3fc:	andle	r4, r5, #152, 4	; 0x80000009
   1d400:	addvs	pc, r0, #79	; 0x4f
   1d404:	blcs	15b50c <fputs@plt+0x157ab0>
   1d408:	mvnsle	r4, #152, 4	; 0x80000009
   1d40c:	strtmi	r2, [r0], -r0, lsl #8
   1d410:	svclt	0x0000bd70
   1d414:			; <UNDEFINED> instruction: 0xf64f6802
   1d418:	ldrbtlt	r6, [r0], #-493	; 0xfffffe13
   1d41c:	strcs	pc, [r7, #-962]	; 0xfffffc3e
   1d420:	vmov.i8	d16, #163	; 0xa3
   1d424:	b	10ee448 <fputs@plt+0x10ea9ec>
   1d428:	vsubw.s8	q11, <illegal reg q6.5>, d2
   1d42c:	b	10dd868 <fputs@plt+0x10d9e0c>
   1d430:	b	10ee04c <fputs@plt+0x10ea5f0>
   1d434:	addmi	r2, fp, #4, 6	; 0x10000000
   1d438:	vst4.8	{d29-d32}, [pc :128], r7
   1d43c:			; <UNDEFINED> instruction: 0xf6c27289
   1d440:	addsmi	r7, r3, #536870927	; 0x2000000f
   1d444:	stmdavs	r1, {r1, r2, r3, r4, r8, ip, lr, pc}^
   1d448:	vmul.i<illegal width 8>	q11, <illegal reg q8.5>, d0[1]
   1d44c:	cfmadd32eq	mvax0, mvfx2, mvfx10, mvfx7
   1d450:	strcs	pc, [r7, #-964]	; 0xfffffc3c
   1d454:	vmull.p8	q8, d4, d19
   1d458:	b	10ad47c <fputs@plt+0x10a9a20>
   1d45c:	b	10f5c68 <fputs@plt+0x10f220c>
   1d460:	vsubw.u8	q11, <illegal reg q0.5>, d4
   1d464:	b	10ad888 <fputs@plt+0x10a9e2c>
   1d468:	b	10edc88 <fputs@plt+0x10ea22c>
   1d46c:	b	10ee088 <fputs@plt+0x10ea62c>
   1d470:	b	10a6078 <fputs@plt+0x10a261c>
   1d474:	addsmi	r2, sl, #268435456	; 0x10000000
   1d478:			; <UNDEFINED> instruction: 0xf06fbf14
   1d47c:	andcs	r0, r0, r6
   1d480:			; <UNDEFINED> instruction: 0x4770bc70
   1d484:	andeq	pc, r8, pc, rrx
   1d488:			; <UNDEFINED> instruction: 0xf06fe7fa
   1d48c:	ldrb	r0, [r7, r6]!
   1d490:			; <UNDEFINED> instruction: 0x4605b5f0
   1d494:	bvs	10b76b8 <fputs@plt+0x10b3c5c>
   1d498:	ldrdgt	pc, [r0], -r0	; <UNPREDICTABLE>
   1d49c:	cdpcs	3, 0, cr15, cr7, cr7, {6}
   1d4a0:	vmul.i<illegal width 8>	q11, q1, d2[1]
   1d4a4:	cfmulseq	mvf2, mvf0, mvf7
   1d4a8:	b	1020d9c <fputs@plt+0x101d340>
   1d4ac:	b	10f54bc <fputs@plt+0x10f1a60>
   1d4b0:	vsubw.u8	q11, q1, d7
   1d4b4:	b	102dcd8 <fputs@plt+0x102a27c>
   1d4b8:	b	10ed4d0 <fputs@plt+0x10e9a74>
   1d4bc:	b	13ee0fc <fputs@plt+0x13ea6a0>
   1d4c0:	vsri.8	d22, d12, #4
   1d4c4:	b	1128ce8 <fputs@plt+0x112528c>
   1d4c8:	b	1036500 <fputs@plt+0x1032aa4>
   1d4cc:	vaddl.u8	q9, d7, d2
   1d4d0:	cdpeq	7, 3, cr4, cr2, cr7, {0}
   1d4d4:	strmi	lr, [lr], #-2628	; 0xfffff5bc
   1d4d8:	stcmi	3, cr15, [r7], {204}	; 0xcc
   1d4dc:	cdpcs	3, 0, cr15, cr7, cr6, {6}
   1d4e0:	andvs	lr, r6, #270336	; 0x42000
   1d4e4:	strmi	pc, [r7], -r6, asr #7
   1d4e8:	movwcs	lr, #31299	; 0x7a43
   1d4ec:	strcs	lr, [ip], #-2628	; 0xfffff5bc
   1d4f0:	andmi	lr, lr, #270336	; 0x42000
   1d4f4:	b	10a3520 <fputs@plt+0x109fac4>
   1d4f8:	ldrmi	r2, [ip], #-518	; 0xfffffdfa
   1d4fc:	andeq	lr, r4, #165888	; 0x28800
   1d500:	strcs	fp, [r1], -ip, lsr #30
   1d504:	addmi	r2, sl, #0, 12
   1d508:	ldrtmi	fp, [r2], -ip, lsr #30
   1d50c:	andeq	pc, r1, #70	; 0x46
   1d510:	ldrmi	fp, [r8], #-2338	; 0xfffff6de
   1d514:	strtmi	fp, [r8], #-2569	; 0xfffff5f7
   1d518:	lfmlt	f6, 2, [r0, #420]!	; 0x1a4
   1d51c:	ldcllt	0, cr2, [r0]
   1d520:	push	{r0, r1, r9, fp, sp, lr}
   1d524:			; <UNDEFINED> instruction: 0xf3c34ff0
   1d528:	cdpeq	7, 1, cr2, cr12, cr7, {0}
   1d52c:	andmi	pc, r7, #201326595	; 0xc000003
   1d530:	strvs	lr, [r3], #-2628	; 0xfffff5bc
   1d534:	strmi	fp, [r6], -r3, lsl #1
   1d538:	strmi	lr, [r7], #-2628	; 0xfffff5bc
   1d53c:	b	112ed64 <fputs@plt+0x112b308>
   1d540:	tstls	r1, r2, lsl #8
   1d544:	ldmda	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d548:	ldmvs	r7!, {r0, r2, r4, r5, r6, fp, sp, lr}
   1d54c:	vmvn.i16	q11, #53760	; 0xd200
   1d550:	b	13e6174 <fputs@plt+0x13e2718>
   1d554:	vmov.i8	d22, #245	; 0xf5
   1d558:	b	13a817c <fputs@plt+0x13a4720>
   1d55c:	vmull.p8	q11, d5, d5
   1d560:	b	13ef984 <fputs@plt+0x13ebf28>
   1d564:	b	13b85c8 <fputs@plt+0x13b4b6c>
   1d568:	cfmul32eq	mvfx4, mvfx3, mvfx3
   1d56c:	cdpcs	3, 0, cr15, cr7, cr2, {6}
   1d570:			; <UNDEFINED> instruction: 0x6c07ea4c
   1d574:	bmi	21a498 <fputs@plt+0x216a3c>
   1d578:	movwvs	lr, #10819	; 0x2a43
   1d57c:	b	132df20 <fputs@plt+0x132a4c4>
   1d580:	b	10f05b4 <fputs@plt+0x10ecb58>
   1d584:	b	116e1c4 <fputs@plt+0x116a768>
   1d588:			; <UNDEFINED> instruction: 0xf1002509
   1d58c:	vmlal.u8	q8, d2, d1
   1d590:	bl	fe9ed5b4 <fputs@plt+0xfe9e9b58>
   1d594:	b	131f1bc <fputs@plt+0x131b760>
   1d598:	b	10e5dc8 <fputs@plt+0x10e236c>
   1d59c:	ldrtmi	r2, [sp], #-768	; 0xfffffd00
   1d5a0:	adcmi	r4, fp, #318767104	; 0x13000000
   1d5a4:	strcs	fp, [r0, -r8, lsl #31]
   1d5a8:	strbmi	sp, [r4], #-2066	; 0xfffff7ee
   1d5ac:	stmdbls	r1, {r1, r6, r9, sl, lr}
   1d5b0:			; <UNDEFINED> instruction: 0xf7e61970
   1d5b4:	b	141774c <fputs@plt+0x1413cf0>
   1d5b8:	vmov.i16	d22, #196	; 0x00c4
   1d5bc:	vsubl.u8	q9, d4, d7
   1d5c0:	b	122e1e4 <fputs@plt+0x122a788>
   1d5c4:	b	11365dc <fputs@plt+0x1132b80>
   1d5c8:	b	112e5d8 <fputs@plt+0x112ab7c>
   1d5cc:	eorsvs	r2, r4, #50331648	; 0x3000000
   1d5d0:	andlt	r4, r3, r8, lsr r6
   1d5d4:	svchi	0x00f0e8bd
   1d5d8:	stmdble	sl!, {r0, r1, r2, r3, r5, r8, fp, sp}
   1d5dc:			; <UNDEFINED> instruction: 0xf032b5f8
   1d5e0:	ldrmi	r0, [r6], -r1, lsl #14
   1d5e4:	strmi	sp, [ip], -r2, lsr #2
   1d5e8:	ldrtmi	r4, [r9], -sl, lsl #12
   1d5ec:			; <UNDEFINED> instruction: 0xf7e54605
   1d5f0:			; <UNDEFINED> instruction: 0xf3c4efb0
   1d5f4:	cdpeq	3, 2, cr2, cr2, cr7, {0}
   1d5f8:	b	10cbed8 <fputs@plt+0x10c847c>
   1d5fc:	vsubl.u8	q11, d4, d4
   1d600:	b	10ae624 <fputs@plt+0x10aabc8>
   1d604:	ldrtmi	r4, [r8], -r3, lsl #4
   1d608:	strcs	lr, [r4], #-2626	; 0xfffff5be
   1d60c:	msrcs	CPSR_fsxc, #-268435452	; 0xf0000004
   1d610:	addpl	pc, r8, #79	; 0x4f
   1d614:	movwcs	pc, #4801	; 0x12c1	; <UNPREDICTABLE>
   1d618:	eorvs	r6, fp, lr, lsr #3
   1d61c:	movtpl	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d620:	rsbvs	r6, ip, pc, ror #1
   1d624:			; <UNDEFINED> instruction: 0x612b616a
   1d628:	ldcllt	0, cr6, [r8, #684]!	; 0x2ac
   1d62c:	andseq	pc, r1, pc, rrx
   1d630:			; <UNDEFINED> instruction: 0xf06fbdf8
   1d634:	ldrbmi	r0, [r0, -r2]!
   1d638:			; <UNDEFINED> instruction: 0xf7ff2200
   1d63c:	svclt	0x0000bfcd
   1d640:	ldrbmi	lr, [r0, sp, lsr #18]!
   1d644:	stmdavs	r0, {r0, r2, r9, sl, lr}
   1d648:	ldrmi	r4, [r7], -r8, lsl #13
   1d64c:	rscvs	pc, sp, #82837504	; 0x4f00000
   1d650:	strcs	pc, [r7], #-960	; 0xfffffc40
   1d654:	smlabtmi	r7, r0, r3, pc	; <UNPREDICTABLE>
   1d658:	vmull.p8	q8, d13, d3
   1d65c:	b	10dde98 <fputs@plt+0x10da43c>
   1d660:	b	10f6268 <fputs@plt+0x10f280c>
   1d664:	b	10ee27c <fputs@plt+0x10ea820>
   1d668:	addsmi	r2, r3, #67108864	; 0x4000000
   1d66c:	addhi	pc, r5, r0
   1d670:	addvc	pc, r9, #1325400064	; 0x4f000000
   1d674:	rscsvc	pc, r2, #203423744	; 0xc200000
   1d678:			; <UNDEFINED> instruction: 0xd1754293
   1d67c:	ldmib	r5, {r3, r5, r7, fp, sp, lr}^
   1d680:	vrsubhn.i16	d20, q0, q4
   1d684:	stmdavs	r9!, {r0, r1, r2, sl, fp, sp}^
   1d688:	b	13e0e98 <fputs@plt+0x13dd43c>
   1d68c:	b	10b7ae4 <fputs@plt+0x10b4088>
   1d690:	vsubl.u8	q11, d0, d0
   1d694:	b	10ad6b8 <fputs@plt+0x10a9c5c>
   1d698:	cdpeq	2, 3, cr4, cr3, cr12, {0}
   1d69c:	andcs	lr, r0, #270336	; 0x42000
   1d6a0:	cdpcs	3, 0, cr15, cr7, cr6, {6}
   1d6a4:	andcs	pc, r7, r4, asr #7
   1d6a8:	movwvs	lr, #27203	; 0x6a43
   1d6ac:	stcmi	3, cr15, [r7], {198}	; 0xc6
   1d6b0:	stmdbvs	r4, {r0, r3, r6, r9, fp, sp, lr, pc}
   1d6b4:	strmi	lr, [lr], -r3, asr #20
   1d6b8:	stmdbmi	r0, {r0, r3, r6, r9, fp, sp, lr, pc}
   1d6bc:	vmull.p8	q8, d1, d11
   1d6c0:	vaddl.u8	q9, d4, d7
   1d6c4:	b	10ee6e8 <fputs@plt+0x10eac8c>
   1d6c8:	b	11b62d4 <fputs@plt+0x11b2878>
   1d6cc:	vrsubhn.i16	d18, <illegal reg q0.5>, q6
   1d6d0:	ldrmi	r4, [r6], #-263	; 0xfffffef9
   1d6d4:	stmdbcs	r4, {r0, r3, r6, r9, fp, sp, lr, pc}
   1d6d8:	movwmi	lr, #2627	; 0xa43
   1d6dc:	andeq	lr, r9, #6144	; 0x1800
   1d6e0:	movwcs	lr, #6723	; 0x1a43
   1d6e4:	stmdale	r2, {r1, r3, r4, r7, r9, lr}^
   1d6e8:	stmdale	r3, {r1, r3, r4, r5, r7, r9, lr}^
   1d6ec:	bl	fe8eec08 <fputs@plt+0xfe8eb1ac>
   1d6f0:	bl	fe9de31c <fputs@plt+0xfe9da8c0>
   1d6f4:	bl	15ff20 <fputs@plt+0x15c4c4>
   1d6f8:	strbmi	r0, [r2], #1027	; 0x403
   1d6fc:	strbmi	sp, [sl], -r9, lsr #4
   1d700:	ldrbmi	r4, [r0], -r1, lsr #12
   1d704:	ldm	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d708:			; <UNDEFINED> instruction: 0x46294632
   1d70c:			; <UNDEFINED> instruction: 0xf7e64640
   1d710:			; <UNDEFINED> instruction: 0xf8d8e8f0
   1d714:	vaddl.u8	<illegal reg q9.5>, d7, d12
   1d718:	cdpeq	0, 3, cr2, cr10, cr7, {0}
   1d71c:	andvs	lr, r7, #270336	; 0x42000
   1d720:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
   1d724:	andmi	lr, r0, #270336	; 0x42000
   1d728:	b	1020f90 <fputs@plt+0x101d534>
   1d72c:	vaddl.u8	q11, d3, d3
   1d730:	b	102e354 <fputs@plt+0x102a8f8>
   1d734:	vaddl.u8	q10, d7, d1
   1d738:	b	142f35c <fputs@plt+0x142b900>
   1d73c:	b	10a5750 <fputs@plt+0x10a1cf4>
   1d740:			; <UNDEFINED> instruction: 0xf8c82707
   1d744:	svclt	0x001c7004
   1d748:			; <UNDEFINED> instruction: 0xf8c82000
   1d74c:	pop	{r2, r3, ip, sp, lr}
   1d750:			; <UNDEFINED> instruction: 0x463287f0
   1d754:	strbmi	r4, [r0], -r9, lsr #12
   1d758:	stmia	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d75c:	strtmi	r4, [r1], -sl, asr #12
   1d760:			; <UNDEFINED> instruction: 0xf7e64650
   1d764:	ldrb	lr, [r4, r6, asr #17]
   1d768:	andeq	pc, r8, pc, rrx
   1d76c:			; <UNDEFINED> instruction: 0xf06fe7ef
   1d770:	strb	r0, [ip, ip]!
   1d774:	andeq	pc, r2, pc, rrx
   1d778:			; <UNDEFINED> instruction: 0xf06fe7e9
   1d77c:	strb	r0, [r6, r6]!
   1d780:	mvnsmi	lr, #737280	; 0xb4000
   1d784:	stmdavs	r0, {r0, r2, r9, sl, lr}
   1d788:	strbtvs	pc, [sp], #1615	; 0x64f	; <UNPREDICTABLE>
   1d78c:	streq	pc, [sp], #-717	; 0xfffffd33
   1d790:	vmull.p8	<illegal reg q12.5>, d0, d7
   1d794:	vabdl.u8	q9, d0, d7
   1d798:	cdpeq	12, 0, cr4, cr1, cr7, {0}
   1d79c:	tstvs	r0, r1, asr #20
   1d7a0:	tstmi	r7, r1, asr #20
   1d7a4:	b	10853cc <fputs@plt+0x1081970>
   1d7a8:	adcmi	r2, r1, #12, 2
   1d7ac:	vst4.16	{d29-d32}, [pc], r0
   1d7b0:			; <UNDEFINED> instruction: 0xf6c27089
   1d7b4:	addmi	r7, r1, #242	; 0xf2
   1d7b8:	stmiavs	ip!, {r0, r1, r2, r4, r5, r8, ip, lr, pc}^
   1d7bc:	stccs	3, cr15, [r7], {196}	; 0xc4
   1d7c0:	andmi	pc, r7, r4, asr #7
   1d7c4:	b	1061050 <fputs@plt+0x105d5f4>
   1d7c8:	b	1075be0 <fputs@plt+0x1072184>
   1d7cc:	b	146dc04 <fputs@plt+0x146a1a8>
   1d7d0:			; <UNDEFINED> instruction: 0xd12d2000
   1d7d4:	strgt	lr, [r1], #-2517	; 0xfffff62b
   1d7d8:	stmdbcs	r7, {r2, r6, r7, r8, r9, ip, sp, lr, pc}
   1d7dc:	cdpcs	3, 0, cr15, cr7, cr12, {6}
   1d7e0:	vmull.p8	q8, d4, d17
   1d7e4:	b	106f808 <fputs@plt+0x106bdac>
   1d7e8:	b	13f5c00 <fputs@plt+0x13f21a4>
   1d7ec:	b	1136864 <fputs@plt+0x1132e08>
   1d7f0:	b	1076828 <fputs@plt+0x1072dcc>
   1d7f4:	vaddw.u8	q10, q6, d9
   1d7f8:	b	113081c <fputs@plt+0x112cdc0>
   1d7fc:	b	106e83c <fputs@plt+0x106ade0>
   1d800:			; <UNDEFINED> instruction: 0xf1012108
   1d804:	b	112104c <fputs@plt+0x111d5f0>
   1d808:	strmi	r2, [r6, #1036]!	; 0x40c
   1d80c:	stmdane	ip!, {r0, r1, r4, fp, ip, lr, pc}^
   1d810:	blt	4cc084 <fputs@plt+0x4c8628>
   1d814:	blt	db19c8 <fputs@plt+0xdadf6c>
   1d818:	blx	fe7cc11c <fputs@plt+0xfe7c86c0>
   1d81c:	rsbvs	pc, r2, lr, lsl #7
   1d820:	adcvs	r6, r7, r6, ror #1
   1d824:	pop	{r0, r1, r3, r5, r7, sp, lr}
   1d828:			; <UNDEFINED> instruction: 0xf06f83f0
   1d82c:	ldrb	r0, [sl, r8]!
   1d830:	andeq	pc, r6, pc, rrx
   1d834:			; <UNDEFINED> instruction: 0xf06fe7f7
   1d838:	ldrb	r0, [r4, r2]!
   1d83c:	addlt	fp, r3, r0, lsr r5
   1d840:	movwcs	r2, #512	; 0x200
   1d844:	movwcs	lr, #2509	; 0x9cd
   1d848:			; <UNDEFINED> instruction: 0xf7ff4604
   1d84c:	stmdblt	r8!, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1d850:	vmul.i<illegal width 8>	q11, q1, d2[4]
   1d854:	vabal.u8	q9, d2, d7
   1d858:	mufeqs	f4, f3, f7
   1d85c:	movwvs	lr, #10819	; 0x2a43
   1d860:	movwmi	lr, #23107	; 0x5a43
   1d864:	movwcs	lr, #6723	; 0x1a43
   1d868:	rscvs	fp, r3, fp, lsl sl
   1d86c:	ldclt	0, cr11, [r0, #-12]!
   1d870:			; <UNDEFINED> instruction: 0x460db570
   1d874:			; <UNDEFINED> instruction: 0xf7ff4606
   1d878:	strmi	pc, [r4], -sp, asr #27
   1d87c:	strtmi	fp, [r0], -r8, lsl #2
   1d880:			; <UNDEFINED> instruction: 0x4628bd70
   1d884:	cdp	7, 13, cr15, cr10, cr5, {7}
   1d888:	strmi	r1, [r2], -r1, lsl #26
   1d88c:	tsteq	r3, r1, lsr #32	; <UNPREDICTABLE>
   1d890:	tstcc	r4, r0, lsr r6
   1d894:			; <UNDEFINED> instruction: 0xf7ff1c56
   1d898:	strdlt	pc, [r8, #-219]	; 0xffffff25
   1d89c:	orrvc	pc, r0, #79	; 0x4f
   1d8a0:			; <UNDEFINED> instruction: 0x46294632
   1d8a4:	blcc	15b9ac <fputs@plt+0x157f50>
   1d8a8:	cdp	7, 14, cr15, cr8, cr5, {7}
   1d8ac:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1d8b0:	streq	pc, [r2], #-111	; 0xffffff91
   1d8b4:	svclt	0x0000e7e3
   1d8b8:			; <UNDEFINED> instruction: 0x4605b538
   1d8bc:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
   1d8c0:	tstlt	r8, r4, lsl #12
   1d8c4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1d8c8:	tstcs	r4, r8, lsr #12
   1d8cc:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
   1d8d0:			; <UNDEFINED> instruction: 0xf04fb120
   1d8d4:	andvs	r7, r3, r0, lsl #6
   1d8d8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1d8dc:	streq	pc, [r2], #-111	; 0xffffff91
   1d8e0:	svclt	0x0000e7f0
   1d8e4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1d8e8:	ldrmi	r4, [r6], -r9, lsl #13
   1d8ec:			; <UNDEFINED> instruction: 0x46054698
   1d8f0:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
   1d8f4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1d8f8:	urdvcem	f5, #2.0
   1d8fc:	strble	r0, [sl], #-2011	; 0xfffff825
   1d900:	strbmi	r6, [sl], -r9, ror #16
   1d904:	vmlsl.u8	q11, d1, d27
   1d908:	vmull.u8	q9, d1, d7
   1d90c:	vmlaeq.f32	s8, s24, s14
   1d910:	andcs	pc, r7, r3, asr #7
   1d914:	strvs	lr, [r1], #-2628	; 0xfffff5bc
   1d918:	b	1061184 <fputs@plt+0x105d728>
   1d91c:	b	1135d30 <fputs@plt+0x11322d4>
   1d920:	vraddhn.i16	d20, <illegal reg q1.5>, q6
   1d924:	b	106e548 <fputs@plt+0x106aaec>
   1d928:	b	112dd30 <fputs@plt+0x112a2d4>
   1d92c:	b	106695c <fputs@plt+0x1062f00>
   1d930:	strtmi	r2, [ip], #-259	; 0xfffffefd
   1d934:			; <UNDEFINED> instruction: 0xf7fe1a60
   1d938:	msrlt	SPSR_, #158720	; 0x26c00
   1d93c:	ldrtmi	r1, [sl], r4, lsl #22
   1d940:	ldclne	3, cr11, [r1], #560	; 0x230
   1d944:			; <UNDEFINED> instruction: 0xf0214628
   1d948:	tstcc	ip, r3, lsl #2
   1d94c:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
   1d950:			; <UNDEFINED> instruction: 0xf3c4b360
   1d954:	cdpeq	2, 2, cr2, cr1, cr7, {0}
   1d958:	tstvs	r4, r1, asr #20
   1d95c:	vmov.i64	d16, #0xffffff000000ffff
   1d960:	b	1066d84 <fputs@plt+0x1063328>
   1d964:	vaddw.u8	q10, q2, d2
   1d968:	b	10ee98c <fputs@plt+0x10eaf30>
   1d96c:	vsubw.u8	q11, q3, d6
   1d970:	b	10ee194 <fputs@plt+0x10ea738>
   1d974:	b	106e590 <fputs@plt+0x106ab34>
   1d978:			; <UNDEFINED> instruction: 0xf04f2404
   1d97c:	b	10f9e84 <fputs@plt+0x10f6428>
   1d980:	addvs	r2, r4, r2, lsl #4
   1d984:	movweq	pc, #49408	; 0xc100	; <UNPREDICTABLE>
   1d988:	andvs	r6, r1, r2, asr #32
   1d98c:	andcc	pc, r0, r8, asr #17
   1d990:	pop	{r3, r4, r5, r9, sl, lr}
   1d994:			; <UNDEFINED> instruction: 0x464987f0
   1d998:			; <UNDEFINED> instruction: 0xf7ff4628
   1d99c:			; <UNDEFINED> instruction: 0xf04ffdc1
   1d9a0:	strmi	r0, [r4], -r1, lsl #20
   1d9a4:			; <UNDEFINED> instruction: 0xf06fe7cc
   1d9a8:	ldrb	r0, [r1, r2, lsl #14]!
   1d9ac:	svceq	0x0000f1ba
   1d9b0:			; <UNDEFINED> instruction: 0x4648d0f9
   1d9b4:			; <UNDEFINED> instruction: 0xf7e56a2c
   1d9b8:			; <UNDEFINED> instruction: 0xf06fee42
   1d9bc:	vabdl.u8	q8, d4, d2
   1d9c0:	vaddw.u8	q9, q2, d7
   1d9c4:	cdpeq	2, 2, cr4, cr3, cr7, {0}
   1d9c8:	movwvs	lr, #19011	; 0x4a43
   1d9cc:	movwmi	lr, #6723	; 0x1a43
   1d9d0:	movwcs	lr, #10819	; 0x2a43
   1d9d4:	bne	6e99e0 <fputs@plt+0x6e5f84>
   1d9d8:	andcs	pc, r7, r3, asr #7
   1d9dc:	smlabtmi	r7, r3, r3, pc	; <UNPREDICTABLE>
   1d9e0:	b	10a1250 <fputs@plt+0x109d7f4>
   1d9e4:	b	10f65f8 <fputs@plt+0x10f2b9c>
   1d9e8:	b	10ee5f0 <fputs@plt+0x10eab94>
   1d9ec:	eorvs	r2, fp, #67108864	; 0x4000000
   1d9f0:	svclt	0x0000e7ce
   1d9f4:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   1d9f8:	ldrbtmi	fp, [ip], #1328	; 0x530
   1d9fc:	addlt	r4, r5, r2, lsl ip
   1da00:			; <UNDEFINED> instruction: 0x461a4615
   1da04:	blge	c2210 <fputs@plt+0xbe7b4>
   1da08:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   1da0c:	strls	r6, [r3], #-2084	; 0xfffff7dc
   1da10:	streq	pc, [r0], #-79	; 0xffffffb1
   1da14:			; <UNDEFINED> instruction: 0xff66f7ff
   1da18:	stmdblt	r0!, {r2, r9, sl, lr}
   1da1c:	strtmi	r9, [r9], -r1, lsl #20
   1da20:			; <UNDEFINED> instruction: 0xf7e59802
   1da24:	bmi	2992dc <fputs@plt+0x295880>
   1da28:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1da2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1da30:	subsmi	r9, sl, r3, lsl #22
   1da34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1da38:	strtmi	sp, [r0], -r2, lsl #2
   1da3c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1da40:	svc	0x0004f7e5
   1da44:	andeq	sp, r1, lr, ror r3
   1da48:	andeq	r0, r0, r4, ror #4
   1da4c:	andeq	sp, r1, lr, asr #6
   1da50:	blmi	17b03cc <fputs@plt+0x17ac970>
   1da54:	push	{r1, r3, r4, r5, r6, sl, lr}
   1da58:	strdlt	r4, [r2], r0
   1da5c:			; <UNDEFINED> instruction: 0x460458d3
   1da60:	movwls	r6, #6171	; 0x181b
   1da64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1da68:	ldc2l	7, cr15, [r4], {255}	; 0xff
   1da6c:	cmnlt	r0, r6, lsl #12
   1da70:	blmi	15b03d4 <fputs@plt+0x15ac978>
   1da74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1da78:	blls	77ae8 <fputs@plt+0x7408c>
   1da7c:			; <UNDEFINED> instruction: 0xf04f405a
   1da80:			; <UNDEFINED> instruction: 0xf0400300
   1da84:			; <UNDEFINED> instruction: 0x4630809e
   1da88:	pop	{r1, ip, sp, pc}
   1da8c:	strdcs	r8, [r4, -r0]
   1da90:			; <UNDEFINED> instruction: 0xf7ff4620
   1da94:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1da98:	addshi	pc, r0, r0
   1da9c:	tstvs	r0, #79	; 0x4f	; <UNPREDICTABLE>
   1daa0:	stmdavs	r3!, {r0, r1, sp, lr}^
   1daa4:	bvs	96f56c <fputs@plt+0x96bb10>
   1daa8:	andcs	pc, r7, #201326595	; 0xc000003
   1daac:	cdpeq	8, 1, cr6, cr9, cr0, {5}
   1dab0:	b	1078454 <fputs@plt+0x10749f8>
   1dab4:	vaddw.u8	q11, <illegal reg q2.5>, d3
   1dab8:	b	10692dc <fputs@plt+0x1065880>
   1dabc:	sufeqe	f4, f2, f2
   1dac0:	stcmi	3, cr15, [r7], {197}	; 0xc5
   1dac4:	movwmi	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   1dac8:	andvs	lr, r5, #270336	; 0x42000
   1dacc:	b	10a12e8 <fputs@plt+0x109d88c>
   1dad0:	vsubl.u8	q10, d0, d14
   1dad4:	b	10a92f8 <fputs@plt+0x10a589c>
   1dad8:	b	1066310 <fputs@plt+0x10628b4>
   1dadc:	vaddw.u8	q9, <illegal reg q3.5>, d3
   1dae0:	b	1168b04 <fputs@plt+0x11650a8>
   1dae4:	vabal.u8	q11, d0, d0
   1dae8:	cdpeq	3, 3, cr4, cr8, cr7, {0}
   1daec:	strmi	lr, [lr, #-2629]	; 0xfffff5bb
   1daf0:	andvs	lr, r7, r0, asr #20
   1daf4:	strmi	pc, [r7, -r7, asr #7]
   1daf8:	movwcs	lr, #14917	; 0x3a45
   1dafc:	strmi	lr, [ip, #-2624]	; 0xfffff5c0
   1db00:	b	116452c <fputs@plt+0x1160ad0>
   1db04:	strtmi	r2, [r1], #-1287	; 0xfffffaf9
   1db08:			; <UNDEFINED> instruction: 0x466f441d
   1db0c:			; <UNDEFINED> instruction: 0xf7e51960
   1db10:	blt	b196d8 <fputs@plt+0xb15c7c>
   1db14:	eor	r6, ip, r3, ror #1
   1db18:			; <UNDEFINED> instruction: 0xd1282803
   1db1c:	bvs	8b7db0 <fputs@plt+0x8b4354>
   1db20:	stccs	3, cr15, [r7], {195}	; 0xc3
   1db24:	andmi	pc, r7, r3, asr #7
   1db28:	b	1061394 <fputs@plt+0x105d938>
   1db2c:	mufeqs	f6, f3, f3
   1db30:	tstmi	ip, r1, asr #20
   1db34:	stccs	3, cr15, [r7], {194}	; 0xc2
   1db38:	tstcs	r0, r1, asr #20
   1db3c:	movwvs	lr, #10819	; 0x2a43
   1db40:	vmls.i<illegal width 8>	q10, q1, d1[0]
   1db44:	strtmi	r4, [r1], #-519	; 0xfffffdf9
   1db48:	movwmi	lr, #51779	; 0xca43
   1db4c:	movwcs	lr, #10819	; 0x2a43
   1db50:	vmlal.u8	q11, d16, d8
   1db54:	vmull.p8	q9, d0, d7
   1db58:	cdpeq	12, 0, cr4, cr2, cr7, {0}
   1db5c:	andvs	lr, r0, #270336	; 0x42000
   1db60:	andmi	lr, lr, #270336	; 0x42000
   1db64:	andcs	lr, ip, #270336	; 0x42000
   1db68:	blt	6eebbc <fputs@plt+0x6eb160>
   1db6c:			; <UNDEFINED> instruction: 0xf8dd608b
   1db70:	ldrtmi	r8, [sl], -r0
   1db74:	strtmi	r4, [r0], -r1, asr #12
   1db78:			; <UNDEFINED> instruction: 0xf922f7fe
   1db7c:	bicle	r2, fp, r9, lsl #16
   1db80:	blcs	44788 <fputs@plt+0x40d2c>
   1db84:			; <UNDEFINED> instruction: 0x461ebfb8
   1db88:	svcge	0x0072f6ff
   1db8c:	vst1.8	{d22-d23}, [pc :128], r2
   1db90:			; <UNDEFINED> instruction: 0xf6ce635d
   1db94:	strdvs	r5, [r3], -lr	; <UNPREDICTABLE>
   1db98:	andcs	pc, r7, r2, asr #7
   1db9c:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
   1dba0:	b	10e13f4 <fputs@plt+0x10dd998>
   1dba4:			; <UNDEFINED> instruction: 0xf04f6302
   1dba8:	b	10fa3b0 <fputs@plt+0x10f6954>
   1dbac:			; <UNDEFINED> instruction: 0x61a24300
   1dbb0:	movwcs	lr, #6723	; 0x1a43
   1dbb4:	blt	b6ec30 <fputs@plt+0xb6b1d4>
   1dbb8:	ldrb	r6, [r9, -r5, rrx]
   1dbbc:	streq	pc, [r2], -pc, rrx
   1dbc0:			; <UNDEFINED> instruction: 0xf7e5e756
   1dbc4:	svclt	0x0000ee44
   1dbc8:	andeq	sp, r1, r4, lsr #6
   1dbcc:	andeq	r0, r0, r4, ror #4
   1dbd0:	andeq	sp, r1, r4, lsl #6
   1dbd4:	stmdbvs	r4, {r4, r5, r6, sl, ip, sp, pc}
   1dbd8:	strcs	pc, [r7], -r4, asr #7
   1dbdc:	strmi	pc, [r7, #-964]	; 0xfffffc3c
   1dbe0:	b	10e1474 <fputs@plt+0x10dda18>
   1dbe4:	b	10f67fc <fputs@plt+0x10f2da0>
   1dbe8:	b	10ee808 <fputs@plt+0x10eadac>
   1dbec:	blcs	9e6808 <fputs@plt+0x9e2dac>
   1dbf0:	stmvs	r5, {r1, r2, r3, r8, fp, ip, lr, pc}
   1dbf4:	vmov.i32	d20, #14221312	; 0x00d90000
   1dbf8:	vrsubhn.i16	d18, <illegal reg q2.5>, <illegal reg q3.5>
   1dbfc:	cdpeq	3, 2, cr4, cr12, cr7, {0}
   1dc00:	strvs	lr, [r5], #-2628	; 0xfffff5bc
   1dc04:	strmi	lr, [r6], #-2628	; 0xfffff5bc
   1dc08:	movwcs	lr, #14916	; 0x3a44
   1dc0c:	stmdble	r2, {r0, r3, r4, r7, r9, lr}
   1dc10:	ldcllt	0, cr2, [r0], #-4
   1dc14:	stmiavs	r4, {r4, r5, r6, r8, r9, sl, lr}^
   1dc18:	vmov.i32	d20, #13238272	; 0x00ca0000
   1dc1c:	vabal.u8	q9, d4, d7
   1dc20:	cdpeq	3, 2, cr4, cr1, cr7, {0}
   1dc24:	tstvs	r4, r1, asr #20
   1dc28:	tstmi	r5, r1, asr #20
   1dc2c:	tstcs	r3, r1, asr #20
   1dc30:	stmiale	sp!, {r1, r3, r7, r9, lr}^
   1dc34:	stmdavs	r2, {r0, r1, r9, fp, sp, lr}^
   1dc38:	strcs	pc, [r7], -r3, asr #7
   1dc3c:	strmi	pc, [r7, #-963]	; 0xfffffc3d
   1dc40:	vmov.i8	d16, #168	; 0xa8
   1dc44:	b	1026c68 <fputs@plt+0x102320c>
   1dc48:	cdpeq	0, 1, cr6, cr3, cr3, {0}
   1dc4c:	andmi	lr, r6, r0, asr #20
   1dc50:	movwvs	lr, #10819	; 0x2a43
   1dc54:	andmi	pc, r7, #134217731	; 0x8000003
   1dc58:	andcs	lr, r5, r0, asr #20
   1dc5c:	movwmi	lr, #19011	; 0x4a43
   1dc60:	b	10eec88 <fputs@plt+0x10eb22c>
   1dc64:	addsmi	r2, r8, #134217728	; 0x8000000
   1dc68:	svclt	0x0094bc70
   1dc6c:	andcs	r2, r1, r0
   1dc70:	svclt	0x00004770
   1dc74:			; <UNDEFINED> instruction: 0x4605b570
   1dc78:			; <UNDEFINED> instruction: 0xff10f7fd
   1dc7c:	blle	8e7c84 <fputs@plt+0x8e4228>
   1dc80:	vmul.f<illegal width 8>	q11, <illegal reg q1.5>, d3[6]
   1dc84:	vaddw.u8	q9, <illegal reg q1.5>, d7
   1dc88:	cdpeq	2, 1, cr4, cr12, cr7, {0}
   1dc8c:	strvs	lr, [r3], #-2628	; 0xfffff5bc
   1dc90:	strmi	lr, [r1], #-2628	; 0xfffff5bc
   1dc94:	strcs	lr, [r2], #-2628	; 0xfffff5bc
   1dc98:	ldmdble	r6, {r4, sl, fp, sp}
   1dc9c:	tstcs	r0, r8, ror #20
   1dca0:	strcs	pc, [r7], -r0, asr #7
   1dca4:	andmi	pc, r7, #192, 6
   1dca8:	b	10e14bc <fputs@plt+0x10dda60>
   1dcac:	strtmi	r6, [r8], -r0, lsl #6
   1dcb0:	movwmi	lr, #27203	; 0x6a43
   1dcb4:	andcs	lr, r2, #274432	; 0x43000
   1dcb8:			; <UNDEFINED> instruction: 0xff8cf7ff
   1dcbc:			; <UNDEFINED> instruction: 0x2c11b940
   1dcc0:			; <UNDEFINED> instruction: 0xf04fd002
   1dcc4:	cmnvs	fp, r8, lsl #7
   1dcc8:			; <UNDEFINED> instruction: 0xf06fbd70
   1dccc:	ldcllt	0, cr0, [r0, #-36]!	; 0xffffffdc
   1dcd0:	andeq	pc, fp, pc, rrx
   1dcd4:	svclt	0x0000bd70
   1dcd8:	mvnsmi	lr, #737280	; 0xb4000
   1dcdc:	strmi	r4, [pc], -r5, lsl #12
   1dce0:	bvs	a77fe8 <fputs@plt+0xa7458c>
   1dce4:	vmlsl.u8	q9, d0, d0
   1dce8:	b	13e950c <fputs@plt+0x13e5ab0>
   1dcec:	vmov.i32	d22, #9437184	; 0x00900000
   1dcf0:	b	13e8d14 <fputs@plt+0x13e52b8>
   1dcf4:	b	1137540 <fputs@plt+0x1133ae4>
   1dcf8:	b	11b6d00 <fputs@plt+0x11b32a4>
   1dcfc:	vrsubhn.i16	d22, q0, <illegal reg q0.5>
   1dd00:	vaddl.u8	q10, d1, d7
   1dd04:	b	112e128 <fputs@plt+0x112a6cc>
   1dd08:	b	11aed48 <fputs@plt+0x11ab2ec>
   1dd0c:	b	112f544 <fputs@plt+0x112bae8>
   1dd10:	b	11a6d18 <fputs@plt+0x11a32bc>
   1dd14:	ldrtmi	r2, [r4], #-1537	; 0xfffff9ff
   1dd18:	blle	aaedd0 <fputs@plt+0xaab374>
   1dd1c:	adcmi	r1, r1, #12124160	; 0xb90000
   1dd20:			; <UNDEFINED> instruction: 0xf04fbf94
   1dd24:			; <UNDEFINED> instruction: 0xf04f0800
   1dd28:	adcmi	r0, pc, #65536	; 0x10000
   1dd2c:			; <UNDEFINED> instruction: 0xf048bf38
   1dd30:			; <UNDEFINED> instruction: 0xf1b80801
   1dd34:	tstle	ip, r0, lsl #30
   1dd38:	strtmi	r1, [r0], #-2712	; 0xfffff568
   1dd3c:	tstle	r8, #168, 4	; 0x8000000a
   1dd40:	ldrdgt	pc, [r4], -r5
   1dd44:	stmdbcs	r7, {r2, r3, r6, r7, r8, r9, ip, sp, lr, pc}
   1dd48:	cdpmi	3, 0, cr15, cr7, cr12, {6}
   1dd4c:	ldrvs	lr, [ip], -pc, asr #20
   1dd50:	strvs	lr, [ip], -r6, asr #20
   1dd54:	strmi	lr, [r9], -r6, asr #20
   1dd58:	strcs	lr, [lr], -r6, asr #20
   1dd5c:	adcmi	r4, r8, #889192448	; 0x35000000
   1dd60:	blne	ff953d90 <fputs@plt+0xff950334>
   1dd64:	bne	fe8a414c <fputs@plt+0xfe8a06f0>
   1dd68:	stcl	7, cr15, [r2, #916]	; 0x394
   1dd6c:	pop	{r6, r9, sl, lr}
   1dd70:			; <UNDEFINED> instruction: 0xf06f83f8
   1dd74:	ldrb	r0, [sl, r3]!
   1dd78:	andeq	pc, r2, pc, rrx
   1dd7c:	svclt	0x0000e7f7
   1dd80:			; <UNDEFINED> instruction: 0x4616b5f8
   1dd84:	tsteq	r2, sp, lsl r6
   1dd88:			; <UNDEFINED> instruction: 0x4604011b
   1dd8c:			; <UNDEFINED> instruction: 0xffa4f7ff
   1dd90:	stmiavs	r7!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   1dd94:	stmiavs	r1!, {r0, r2, r3, r5, r7, r8, r9, fp, ip}^
   1dd98:	movwcs	pc, #29639	; 0x73c7	; <UNPREDICTABLE>
   1dd9c:	rsfeqep	f0, f2, #5.0
   1dda0:	strcs	pc, [r7], -r1, asr #7
   1dda4:	andvs	lr, r7, #270336	; 0x42000
   1dda8:	strmi	pc, [r7, -r7, asr #7]
   1ddac:	andmi	lr, r3, #270336	; 0x42000
   1ddb0:	b	10e15e4 <fputs@plt+0x10ddb88>
   1ddb4:	vsubw.u8	q11, <illegal reg q0.5>, d1
   1ddb8:	b	10ee1dc <fputs@plt+0x10ea780>
   1ddbc:	b	10ae9dc <fputs@plt+0x10aaf80>
   1ddc0:	b	10e65e4 <fputs@plt+0x10e2b88>
   1ddc4:	strtmi	r2, [sl], #-769	; 0xfffffcff
   1ddc8:	blt	4aee7c <fputs@plt+0x4ab420>
   1ddcc:	stmib	r4, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
   1ddd0:	ldcllt	3, cr2, [r8, #8]!
   1ddd4:			; <UNDEFINED> instruction: 0x4604b5f8
   1ddd8:			; <UNDEFINED> instruction: 0x461e4615
   1dddc:			; <UNDEFINED> instruction: 0xff7cf7ff
   1dde0:	bvs	1a0c5a8 <fputs@plt+0x1a08b4c>
   1dde4:	stmiavs	r6!, {r0, r1, r4, r5, r6, r8, r9, fp, ip}^
   1dde8:	andcs	pc, r7, #469762051	; 0x1c000003
   1ddec:	vmov.i64	d16, #0xffffff00ffff00ff
   1ddf0:	cdpeq	12, 3, cr2, cr1, cr7, {0}
   1ddf4:	strvs	lr, [r7, #-2629]	; 0xfffff5bb
   1ddf8:	tstvs	r6, r1, asr #20
   1ddfc:	strmi	pc, [r7, -r7, asr #7]
   1de00:	strmi	pc, [r7], -r6, asr #7
   1de04:	strmi	lr, [r2, #-2629]	; 0xfffff5bb
   1de08:	tstmi	ip, r1, asr #20
   1de0c:	strcs	lr, [r7, #-2629]	; 0xfffff5bb
   1de10:	tstcs	r6, r1, asr #20
   1de14:	strmi	r4, [fp], #-1053	; 0xfffffbe3
   1de18:	blt	70c6d4 <fputs@plt+0x708c78>
   1de1c:	rscvs	r6, r3, r5, ror #4
   1de20:	svclt	0x0000bdf8
   1de24:	mvnsmi	lr, sp, lsr #18
   1de28:	stmdbvs	r7, {r0, r2, r9, sl, lr}
   1de2c:			; <UNDEFINED> instruction: 0xf101460c
   1de30:	ldrmi	r0, [lr], -r8, lsr #32
   1de34:	stccs	3, cr15, [r7], {199}	; 0xc7
   1de38:	movwmi	pc, #29639	; 0x73c7	; <UNPREDICTABLE>
   1de3c:	b	1061728 <fputs@plt+0x105dccc>
   1de40:			; <UNDEFINED> instruction: 0xf1026107
   1de44:	b	105faec <fputs@plt+0x105c090>
   1de48:	bl	1ee280 <fputs@plt+0x1ea824>
   1de4c:	b	105fe6c <fputs@plt+0x105c410>
   1de50:	strtmi	r2, [r9], #-259	; 0xfffffefd
   1de54:	stcl	7, cr15, [ip, #-916]	; 0xfffffc6c
   1de58:			; <UNDEFINED> instruction: 0xf04f68ab
   1de5c:			; <UNDEFINED> instruction: 0x61225220
   1de60:	andcs	pc, r7, #201326595	; 0xc000003
   1de64:	andmi	pc, r7, r3, asr #7
   1de68:	b	10616d4 <fputs@plt+0x105dc78>
   1de6c:	b	1076280 <fputs@plt+0x1072824>
   1de70:	ldrtmi	r4, [r2], -r2, lsl #2
   1de74:	tstcs	r0, r1, asr #20
   1de78:	strtmi	r1, [r9], #-2528	; 0xfffff620
   1de7c:	ldc	7, cr15, [r8, #-916]!	; 0xfffffc6c
   1de80:	stccs	3, cr15, [r7], {199}	; 0xc7
   1de84:	stmiavs	r9!, {r0, r1, r3, r4, r5, r9, sl, fp}^
   1de88:	andmi	pc, r7, #469762051	; 0x1c000003
   1de8c:	movwvs	lr, #31299	; 0x7a43
   1de90:	b	10f8738 <fputs@plt+0x10f4cdc>
   1de94:	b	11efacc <fputs@plt+0x11ec070>
   1de98:	cdpeq	7, 3, cr2, cr3, cr2, {0}
   1de9c:	andcs	pc, r7, #402653187	; 0x18000003
   1dea0:	cdpcs	3, 0, cr15, cr7, cr1, {6}
   1dea4:			; <UNDEFINED> instruction: 0x6c11ea4f
   1dea8:	movwvs	lr, #27203	; 0x6a43
   1deac:	movwmi	lr, #10819	; 0x2a43
   1deb0:			; <UNDEFINED> instruction: 0x6c01ea4c
   1deb4:	adcvs	r0, r7, r2, lsl #28
   1deb8:	smlabtmi	r7, r1, r3, pc	; <UNPREDICTABLE>
   1debc:	strcs	pc, [r7, -r0, asr #7]
   1dec0:			; <UNDEFINED> instruction: 0x4c0eea4c
   1dec4:	andvs	lr, r0, #270336	; 0x42000
   1dec8:	strmi	pc, [r7], -r6, asr #7
   1decc:	andmi	pc, r7, r0, asr #7
   1ded0:	tstcs	r1, ip, asr #20
   1ded4:	andmi	lr, r7, #270336	; 0x42000
   1ded8:	strcs	lr, [r6], -r3, asr #20
   1dedc:	b	10aef88 <fputs@plt+0x10ab52c>
   1dee0:	rsbvs	r2, r6, #0, 4
   1dee4:	andeq	lr, r8, r4, lsl #22
   1dee8:	stc	7, cr15, [r2, #-916]	; 0xfffffc6c
   1deec:	b	13f8798 <fputs@plt+0x13f4d3c>
   1def0:	vrshr.u8	d22, d8, #8
   1def4:	vabal.u8	q9, d1, d7
   1def8:	vrsubhn.i16	d18, <illegal reg q0.5>, <illegal reg q3.5>
   1defc:	cdpeq	0, 0, cr4, cr11, cr7, {0}
   1df00:	andvs	lr, r8, #270336	; 0x42000
   1df04:	movwvs	lr, #6723	; 0x1a43
   1df08:	stmdami	r7, {r3, r6, r7, r8, r9, ip, sp, lr, pc}
   1df0c:	movwmi	lr, #27203	; 0x6a43
   1df10:	andmi	lr, r5, #270336	; 0x42000
   1df14:	movwcs	lr, #2627	; 0xa43
   1df18:	andcs	lr, r8, #270336	; 0x42000
   1df1c:	rscvs	fp, r2, fp, lsl sl
   1df20:	pop	{r0, r1, r5, r9, sp, lr}
   1df24:	svclt	0x000081f0
   1df28:	mvnsmi	lr, #737280	; 0xb4000
   1df2c:	stmiavs	r3, {r1, r2, r9, sl, lr}^
   1df30:	strmi	r4, [r8], -pc, lsl #12
   1df34:	vqshlu.s64	d20, d0, #3
   1df38:	vaddw.u8	q9, <illegal reg q1.5>, d7
   1df3c:	cdpeq	2, 1, cr4, cr12, cr7, {0}
   1df40:	strvs	lr, [r3], #-2628	; 0xfffff5bc
   1df44:	strmi	lr, [r1], #-2628	; 0xfffff5bc
   1df48:	strcs	lr, [r2], #-2628	; 0xfffff5bc
   1df4c:	bl	1ddbee8 <fputs@plt+0x1dd848c>
   1df50:			; <UNDEFINED> instruction: 0xf8c82300
   1df54:	bvs	c69f5c <fputs@plt+0xc66500>
   1df58:			; <UNDEFINED> instruction: 0x463a4434
   1df5c:	stccs	3, cr15, [r7], {193}	; 0xc1
   1df60:	strmi	pc, [r7, #-961]	; 0xfffffc3f
   1df64:	b	10e1798 <fputs@plt+0x10ddd3c>
   1df68:	b	10f6b74 <fputs@plt+0x10f3118>
   1df6c:	b	106e3a4 <fputs@plt+0x106a948>
   1df70:	strmi	r2, [r1], r5, lsl #2
   1df74:			; <UNDEFINED> instruction: 0xf7fe4620
   1df78:	tstlt	r0, fp, ror r8	; <UNPREDICTABLE>
   1df7c:	pop	{r8, r9, fp, ip}
   1df80:	bvs	c7ef68 <fputs@plt+0xc7b50c>
   1df84:	ldmvs	r3!, {r1, r9, sl, lr}^
   1df88:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1df8c:	andmi	pc, r7, r1, asr #7
   1df90:	cdpcs	3, 0, cr15, cr7, cr1, {6}
   1df94:	vmull.p8	q8, d3, d13
   1df98:	b	1168fbc <fputs@plt+0x1165560>
   1df9c:	cfmul32eq	mvfx6, mvfx9, mvfx1
   1dfa0:	tstvs	r3, r1, asr #20
   1dfa4:	movwmi	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   1dfa8:	strmi	lr, [lr, #-2629]	; 0xfffff5bb
   1dfac:	tstmi	ip, r1, asr #20
   1dfb0:	strcs	lr, [r0, #-2629]	; 0xfffff5bb
   1dfb4:	tstcs	r3, r1, asr #20
   1dfb8:	strbmi	r4, [fp], -r9, lsr #8
   1dfbc:			; <UNDEFINED> instruction: 0x46304431
   1dfc0:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   1dfc4:	bicsle	r2, sl, r0, lsl #16
   1dfc8:	ldrdgt	pc, [r0], -r6	; <UNPREDICTABLE>
   1dfcc:	ldrtmi	r1, [r9], -r0, ror #18
   1dfd0:	vmlsl.u<illegal width 8>	q10, d12, d2[2]
   1dfd4:	vraddhn.i16	d18, q6, <illegal reg q3.5>
   1dfd8:	b	13efbfc <fputs@plt+0x13ec1a0>
   1dfdc:	b	10f6c54 <fputs@plt+0x10f31f8>
   1dfe0:	b	10f6c18 <fputs@plt+0x10f31bc>
   1dfe4:	strcs	r4, [r1], #-772	; 0xfffffcfc
   1dfe8:	movwcs	lr, #31299	; 0x7a43
   1dfec:	blx	fe66f258 <fputs@plt+0xfe66b7fc>
   1dff0:	eorsvs	pc, r3, #603979778	; 0x24000002
   1dff4:	andmi	pc, r0, r8, asr #17
   1dff8:	bl	105bf94 <fputs@plt+0x1058538>
   1dffc:	pop	{r3, r5, r9, sl, lr}
   1e000:	svclt	0x000083f8
   1e004:	mvnsmi	lr, #737280	; 0xb4000
   1e008:	bmi	f2fa50 <fputs@plt+0xf2bff4>
   1e00c:	blmi	f2f888 <fputs@plt+0xf2be2c>
   1e010:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   1e014:			; <UNDEFINED> instruction: 0xf8dd4606
   1e018:	ldmpl	r3, {r3, r5, ip, pc}^
   1e01c:	movwls	r6, #6171	; 0x181b
   1e020:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e024:			; <UNDEFINED> instruction: 0xff3ef7fd
   1e028:	blle	fe5840 <fputs@plt+0xfe1de4>
   1e02c:	strbmi	r4, [r1], -sl, ror #12
   1e030:			; <UNDEFINED> instruction: 0xf7ff4630
   1e034:	mcrne	15, 0, pc, cr7, cr9, {3}	; <UNPREDICTABLE>
   1e038:			; <UNDEFINED> instruction: 0x463cbfb8
   1e03c:	ldmvs	r2!, {r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}
   1e040:			; <UNDEFINED> instruction: 0xf0231ceb
   1e044:	vsubw.u8	q8, q1, d3
   1e048:	vmull.u8	q9, d2, d7
   1e04c:	cdpeq	0, 1, cr4, cr1, cr7, {0}
   1e050:	b	106ac88 <fputs@plt+0x106722c>
   1e054:	andcs	r6, r0, #-2147483648	; 0x80000000
   1e058:	tstmi	ip, r1, asr #20
   1e05c:	tstcs	r0, r1, asr #20
   1e060:	strtmi	r4, [r1], #-1584	; 0xfffff9d0
   1e064:			; <UNDEFINED> instruction: 0xf8c94431
   1e068:			; <UNDEFINED> instruction: 0xf7ff1000
   1e06c:			; <UNDEFINED> instruction: 0x4604feb3
   1e070:			; <UNDEFINED> instruction: 0xf8d9bb50
   1e074:	cdpeq	0, 3, cr1, cr10, cr0, {0}
   1e078:	andcs	pc, r7, r7, asr #7
   1e07c:	vmull.p8	q8, d5, d27
   1e080:	b	10a90a4 <fputs@plt+0x10a5648>
   1e084:	b	10f68a8 <fputs@plt+0x10f2e4c>
   1e088:	vsubw.u8	q11, <illegal reg q3.5>, d5
   1e08c:	vabdl.u8	q10, d5, d7
   1e090:	b	10af4b4 <fputs@plt+0x10aba58>
   1e094:	b	10ee89c <fputs@plt+0x10eae40>
   1e098:	b	10aecd0 <fputs@plt+0x10ab274>
   1e09c:	b	10e7cc0 <fputs@plt+0x10e4264>
   1e0a0:			; <UNDEFINED> instruction: 0xf04f2505
   1e0a4:	addvs	r7, pc, r0, asr #12
   1e0a8:	subvs	r6, sp, lr
   1e0ac:	blmi	530908 <fputs@plt+0x52ceac>
   1e0b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e0b4:	blls	78124 <fputs@plt+0x746c8>
   1e0b8:			; <UNDEFINED> instruction: 0xf04f405a
   1e0bc:	tstle	sl, r0, lsl #6
   1e0c0:	andlt	r4, r3, r0, lsr #12
   1e0c4:	mvnshi	lr, #12386304	; 0xbd0000
   1e0c8:	blcs	44cd0 <fputs@plt+0x41274>
   1e0cc:	strbmi	sp, [r0], -lr, ror #1
   1e0d0:	b	fed5c06c <fputs@plt+0xfed58610>
   1e0d4:	vmvn.i16	d22, #41472	; 0xa200
   1e0d8:	vabal.u8	q9, d2, d7
   1e0dc:	mufeqs	f4, f3, f7
   1e0e0:	movwvs	lr, #10819	; 0x2a43
   1e0e4:	movwmi	lr, #23107	; 0x5a43
   1e0e8:	movwcs	lr, #6723	; 0x1a43
   1e0ec:	bne	6eccf8 <fputs@plt+0x6e929c>
   1e0f0:	eorsvs	fp, r3, #110592	; 0x1b000
   1e0f4:			; <UNDEFINED> instruction: 0xf7e5e7da
   1e0f8:	svclt	0x0000ebaa
   1e0fc:	andeq	ip, r1, r6, ror #26
   1e100:	andeq	r0, r0, r4, ror #4
   1e104:	andeq	ip, r1, r8, asr #25
   1e108:	svcmi	0x00f8e92d
   1e10c:	ldmib	sp, {r0, r1, r2, r4, r9, sl, lr}^
   1e110:	ldrmi	sl, [r8], sl, lsl #18
   1e114:			; <UNDEFINED> instruction: 0xf7ff4605
   1e118:	strmi	pc, [r4], -sp, lsr #27
   1e11c:			; <UNDEFINED> instruction: 0x4620b110
   1e120:	svchi	0x00f8e8bd
   1e124:			; <UNDEFINED> instruction: 0xf7fe4628
   1e128:			; <UNDEFINED> instruction: 0xf8d5f93f
   1e12c:			; <UNDEFINED> instruction: 0x4622c010
   1e130:	vsubw.u8	q9, q6, d1
   1e134:	vmull.p8	q9, d12, d7
   1e138:	b	13ef15c <fputs@plt+0x13eb700>
   1e13c:	b	10765b4 <fputs@plt+0x1072b58>
   1e140:	b	1076578 <fputs@plt+0x1072b1c>
   1e144:	b	106e584 <fputs@plt+0x106ab28>
   1e148:	strmi	r2, [r6], -r4, lsl #2
   1e14c:	bl	6f9f4 <fputs@plt+0x6bf98>
   1e150:	bl	163970 <fputs@plt+0x15ff14>
   1e154:	ldrbmi	r0, [r9], -r6, lsl #22
   1e158:	mrc2	7, 0, pc, cr2, cr15, {7}
   1e15c:	stmdacs	r0, {r2, r9, sl, lr}
   1e160:	blx	fe6528dc <fputs@plt+0xfe64ee80>
   1e164:	blt	101af8c <fputs@plt+0x1017530>
   1e168:	blx	fe6b281c <fputs@plt+0xfe6aedc0>
   1e16c:	blx	fe69a79c <fputs@plt+0xfe696d40>
   1e170:	strtmi	pc, [r0], -r9, lsl #7
   1e174:	andvc	pc, r4, fp, asr #17
   1e178:	smlabtcc	r2, fp, r9, lr
   1e17c:	svchi	0x00f8e8bd
   1e180:	mvnsmi	lr, sp, lsr #18
   1e184:	stmdbvs	r7, {r2, r9, sl, lr}
   1e188:			; <UNDEFINED> instruction: 0xf7ff460e
   1e18c:			; <UNDEFINED> instruction: 0x4605fd73
   1e190:			; <UNDEFINED> instruction: 0x4628b110
   1e194:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1e198:			; <UNDEFINED> instruction: 0xf7fe4620
   1e19c:	adcsmi	pc, r0, #81920	; 0x14000
   1e1a0:	vmov.i32	d29, #15990783	; 0x00f3ffff
   1e1a4:	cdpeq	3, 3, cr2, cr10, cr7, {0}
   1e1a8:	smlabtmi	r7, r7, r3, pc	; <UNPREDICTABLE>
   1e1ac:	andvs	lr, r7, #270336	; 0x42000
   1e1b0:	andmi	lr, r3, #270336	; 0x42000
   1e1b4:	b	10afa3c <fputs@plt+0x10abfe0>
   1e1b8:	strtmi	r2, [fp], -r1, lsl #4
   1e1bc:	tstne	r6, r2, lsl #22
   1e1c0:	strtmi	r2, [r1], #-513	; 0xfffffdff
   1e1c4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1e1c8:			; <UNDEFINED> instruction: 0xf04fe5da
   1e1cc:			; <UNDEFINED> instruction: 0xe7e035ff
   1e1d0:	mvnsmi	lr, sp, lsr #18
   1e1d4:	bmi	82fa38 <fputs@plt+0x82bfdc>
   1e1d8:	blmi	84a3e8 <fputs@plt+0x84698c>
   1e1dc:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
   1e1e0:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   1e1e4:	movwls	r6, #6171	; 0x181b
   1e1e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e1ec:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
   1e1f0:	cmnlt	r8, r4, lsl #12
   1e1f4:	blmi	670a64 <fputs@plt+0x66d008>
   1e1f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e1fc:	blls	7826c <fputs@plt+0x74810>
   1e200:			; <UNDEFINED> instruction: 0xf04f405a
   1e204:			; <UNDEFINED> instruction: 0xd1250300
   1e208:	andlt	r4, r2, r0, lsr #12
   1e20c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1e210:	strbtmi	r4, [sl], -r9, lsr #12
   1e214:			; <UNDEFINED> instruction: 0xf7fe4630
   1e218:	stcls	8, cr15, [r0], {247}	; 0xf7
   1e21c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1e220:	ldrtmi	sp, [r8], -r8, ror #1
   1e224:	b	2dc1c0 <fputs@plt+0x2d8764>
   1e228:	strtmi	r9, [r9], -r0, lsl #20
   1e22c:			; <UNDEFINED> instruction: 0xf0223204
   1e230:	sfmne	f0, 4, [r3, #-12]
   1e234:			; <UNDEFINED> instruction: 0xf0234680
   1e238:	ldrtmi	r0, [r0], -r3, lsl #6
   1e23c:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   1e240:	stmdacs	r0, {r2, r9, sl, lr}
   1e244:			; <UNDEFINED> instruction: 0xf108d1d6
   1e248:	ldrtmi	r0, [r9], -r1, lsl #4
   1e24c:			; <UNDEFINED> instruction: 0xf7e54628
   1e250:	bfi	lr, r6, (invalid: 20:15)
   1e254:	b	ffedc1f0 <fputs@plt+0xffed8794>
   1e258:	muleq	r1, sl, fp
   1e25c:	andeq	r0, r0, r4, ror #4
   1e260:	andeq	ip, r1, r0, lsl #23
   1e264:	mvnsmi	lr, #737280	; 0xb4000
   1e268:	bmi	b6fcb0 <fputs@plt+0xb6c254>
   1e26c:	blmi	b6fae8 <fputs@plt+0xb6c08c>
   1e270:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   1e274:			; <UNDEFINED> instruction: 0xf8dd460f
   1e278:			; <UNDEFINED> instruction: 0x46069038
   1e27c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e280:			; <UNDEFINED> instruction: 0xf04f9305
   1e284:			; <UNDEFINED> instruction: 0xf7ff0300
   1e288:			; <UNDEFINED> instruction: 0x4604fcf5
   1e28c:	bmi	9ca834 <fputs@plt+0x9c6dd8>
   1e290:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   1e294:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e298:	subsmi	r9, sl, r5, lsl #22
   1e29c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e2a0:			; <UNDEFINED> instruction: 0x4620d13b
   1e2a4:	pop	{r0, r1, r2, ip, sp, pc}
   1e2a8:	blge	13f270 <fputs@plt+0x13b814>
   1e2ac:	ldrtmi	r4, [r9], -r2, asr #12
   1e2b0:			; <UNDEFINED> instruction: 0xf7fe4630
   1e2b4:	andls	pc, r3, r5, lsl sl	; <UNPREDICTABLE>
   1e2b8:	bls	14aa60 <fputs@plt+0x147004>
   1e2bc:			; <UNDEFINED> instruction: 0xf1001ceb
   1e2c0:			; <UNDEFINED> instruction: 0xf023010c
   1e2c4:	andcc	r0, r3, #201326592	; 0xc000000
   1e2c8:			; <UNDEFINED> instruction: 0xf0224630
   1e2cc:			; <UNDEFINED> instruction: 0xf7ff0203
   1e2d0:	ldmiblt	r0!, {r0, r7, r8, sl, fp, ip, sp, lr, pc}^
   1e2d4:	vmull.p8	q8, d5, d26
   1e2d8:	stmdbls	r3, {r0, r1, r2, r8, r9, sp}
   1e2dc:	andvs	lr, r5, #270336	; 0x42000
   1e2e0:	strmi	pc, [r7, #-965]	; 0xfffffc3b
   1e2e4:	andmi	lr, r3, #270336	; 0x42000
   1e2e8:	strcs	lr, [r5, #-2626]	; 0xfffff5be
   1e2ec:	tstcc	ip, sp, asr #32
   1e2f0:	andne	pc, r0, r9, asr #17
   1e2f4:	stmdals	r4, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1e2f8:	tstle	r7, r2, asr #24
   1e2fc:	strbmi	r4, [r2], -fp, lsr #12
   1e300:	ldrtmi	sl, [r9], -r3, lsl #26
   1e304:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   1e308:	mrc2	7, 3, pc, cr12, cr15, {7}
   1e30c:	stmdbls	r3, {r3, r4, r8, fp, ip, sp, pc}
   1e310:	mcrrne	7, 14, lr, r3, cr13
   1e314:			; <UNDEFINED> instruction: 0x4604d0f2
   1e318:			; <UNDEFINED> instruction: 0xf7e5e7b9
   1e31c:	svclt	0x0000ea98
   1e320:	andeq	ip, r1, r6, lsl #22
   1e324:	andeq	r0, r0, r4, ror #4
   1e328:	andeq	ip, r1, r6, ror #21
   1e32c:	addlt	fp, r4, r0, ror r5
   1e330:	ldrmi	sl, [sp], -r2, lsl #24
   1e334:	cfldrsmi	mvf9, [r2], {-0}
   1e338:	ldrbtmi	r4, [ip], #-2834	; 0xfffff4ee
   1e33c:	stmiapl	r3!, {r3, r9, sl, fp, ip, pc}^
   1e340:	movwls	r6, #14363	; 0x381b
   1e344:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e348:			; <UNDEFINED> instruction: 0xf7ff4633
   1e34c:	strmi	pc, [r4], -fp, lsl #31
   1e350:	stmdblt	r6!, {r8, fp, ip, sp, pc}^
   1e354:	blmi	2f0b8c <fputs@plt+0x2ed130>
   1e358:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e35c:	blls	f83cc <fputs@plt+0xf4970>
   1e360:			; <UNDEFINED> instruction: 0xf04f405a
   1e364:	mrsle	r0, (UNDEF: 56)
   1e368:	andlt	r4, r4, r0, lsr #12
   1e36c:	stmdals	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1e370:			; <UNDEFINED> instruction: 0x46294632
   1e374:	stmib	r2, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e378:			; <UNDEFINED> instruction: 0xf7e5e7ec
   1e37c:	svclt	0x0000ea68
   1e380:	andeq	ip, r1, lr, lsr sl
   1e384:	andeq	r0, r0, r4, ror #4
   1e388:	andeq	ip, r1, r0, lsr #20
   1e38c:	mvnsmi	lr, sp, lsr #18
   1e390:	bmi	c2fbf0 <fputs@plt+0xc2c194>
   1e394:	blmi	c2fc18 <fputs@plt+0xc2c1bc>
   1e398:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   1e39c:	strmi	r4, [r0], sp, lsl #12
   1e3a0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e3a4:			; <UNDEFINED> instruction: 0xf04f9305
   1e3a8:			; <UNDEFINED> instruction: 0xf7ff0300
   1e3ac:	strmi	pc, [r4], -r3, ror #24
   1e3b0:	bmi	aca958 <fputs@plt+0xac6efc>
   1e3b4:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   1e3b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e3bc:	subsmi	r9, sl, r5, lsl #22
   1e3c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e3c4:	strtmi	sp, [r0], -r4, asr #2
   1e3c8:	pop	{r1, r2, ip, sp, pc}
   1e3cc:	blge	13eb94 <fputs@plt+0x13b138>
   1e3d0:			; <UNDEFINED> instruction: 0x46294632
   1e3d4:			; <UNDEFINED> instruction: 0xf7fe4640
   1e3d8:	andls	pc, r3, r3, lsl #19
   1e3dc:	bls	14b0a4 <fputs@plt+0x147648>
   1e3e0:	mrseq	pc, (UNDEF: 28)	; <UNPREDICTABLE>
   1e3e4:	strbmi	r9, [r0], -ip, lsl #22
   1e3e8:	andcc	r1, r3, #13959168	; 0xd50000
   1e3ec:			; <UNDEFINED> instruction: 0xf0221ceb
   1e3f0:			; <UNDEFINED> instruction: 0xf0230203
   1e3f4:			; <UNDEFINED> instruction: 0xf7ff0303
   1e3f8:	strmi	pc, [r4], -sp, ror #25
   1e3fc:	bicsle	r2, r8, r0, lsl #16
   1e400:	smlabtcs	r7, r5, r3, pc	; <UNPREDICTABLE>
   1e404:	bls	e1cb8 <fputs@plt+0xde25c>
   1e408:	movwvs	lr, #23107	; 0x5a43
   1e40c:	strmi	pc, [r7, #-965]	; 0xfffffc3b
   1e410:	movwmi	lr, #6723	; 0x1a43
   1e414:	ldrtmi	r9, [r9], -r4, lsl #16
   1e418:	strcs	lr, [r5, #-2627]	; 0xfffff5bd
   1e41c:	movweq	pc, #49410	; 0xc102	; <UNPREDICTABLE>
   1e420:	ldrmi	r6, [r8], #-85	; 0xffffffab
   1e424:			; <UNDEFINED> instruction: 0xf7e59a0c
   1e428:	strb	lr, [r2, sl, lsr #18]
   1e42c:	ldrtmi	sl, [r2], -r3, lsl #22
   1e430:	strtmi	r9, [r9], -r0, lsl #6
   1e434:	strbmi	r9, [r0], -ip, lsl #22
   1e438:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
   1e43c:	stmdacs	r0, {r2, r9, sl, lr}
   1e440:	stmdals	r3, {r0, r1, r2, r4, r5, r7, r8, ip, lr, pc}
   1e444:	bls	32fd30 <fputs@plt+0x32c2d4>
   1e448:			; <UNDEFINED> instruction: 0xf7e5300c
   1e44c:			; <UNDEFINED> instruction: 0xe7b0e918
   1e450:	ldmib	ip!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e454:	ldrdeq	ip, [r1], -lr
   1e458:	andeq	r0, r0, r4, ror #4
   1e45c:	andeq	ip, r1, r2, asr #19
   1e460:			; <UNDEFINED> instruction: 0x4617b5f0
   1e464:	addlt	r4, r3, r9, lsl sl
   1e468:			; <UNDEFINED> instruction: 0x460e4b19
   1e46c:			; <UNDEFINED> instruction: 0x4605447a
   1e470:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e474:			; <UNDEFINED> instruction: 0xf04f9301
   1e478:			; <UNDEFINED> instruction: 0xf7ff0300
   1e47c:			; <UNDEFINED> instruction: 0x4604fbfb
   1e480:	bmi	54aa08 <fputs@plt+0x546fac>
   1e484:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   1e488:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e48c:	subsmi	r9, sl, r1, lsl #22
   1e490:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e494:			; <UNDEFINED> instruction: 0x4620d117
   1e498:	ldcllt	0, cr11, [r0, #12]!
   1e49c:			; <UNDEFINED> instruction: 0x463a4631
   1e4a0:	strtmi	r4, [r8], -fp, ror #12
   1e4a4:			; <UNDEFINED> instruction: 0xf91cf7fe
   1e4a8:	cmplt	r0, r1, lsl #12
   1e4ac:	strtmi	r9, [r3], -r0, lsl #20
   1e4b0:	andcc	r4, r3, #40, 12	; 0x2800000
   1e4b4:	andeq	pc, r3, #34	; 0x22
   1e4b8:			; <UNDEFINED> instruction: 0xf7ff320c
   1e4bc:	strmi	pc, [r4], -fp, lsl #25
   1e4c0:	stcls	7, cr14, [r0], {223}	; 0xdf
   1e4c4:			; <UNDEFINED> instruction: 0xf7e5e7dd
   1e4c8:	svclt	0x0000e9c2
   1e4cc:	andeq	ip, r1, ip, lsl #18
   1e4d0:	andeq	r0, r0, r4, ror #4
   1e4d4:	strdeq	ip, [r1], -r2
   1e4d8:	ldrbmi	lr, [r0, sp, lsr #18]!
   1e4dc:	bmi	dafd3c <fputs@plt+0xdac2e0>
   1e4e0:	blmi	dafd5c <fputs@plt+0xdac300>
   1e4e4:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
   1e4e8:	strmi	r4, [r4], -pc, lsl #12
   1e4ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e4f0:			; <UNDEFINED> instruction: 0xf04f9301
   1e4f4:			; <UNDEFINED> instruction: 0xf7ff0300
   1e4f8:	strhlt	pc, [r0, #-189]!	; 0xffffff43	; <UNPREDICTABLE>
   1e4fc:	blmi	bf0dc4 <fputs@plt+0xbed368>
   1e500:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e504:	blls	78574 <fputs@plt+0x74b18>
   1e508:			; <UNDEFINED> instruction: 0xf04f405a
   1e50c:	cmple	r1, r0, lsl #6
   1e510:	pop	{r1, ip, sp, pc}
   1e514:			; <UNDEFINED> instruction: 0x462b87f0
   1e518:			; <UNDEFINED> instruction: 0x46394632
   1e51c:			; <UNDEFINED> instruction: 0xf7fd4620
   1e520:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1e524:	mcrrne	10, 4, sp, r3, cr3
   1e528:	strbtmi	sp, [r8], r8, ror #3
   1e52c:			; <UNDEFINED> instruction: 0x46204639
   1e530:			; <UNDEFINED> instruction: 0xf7fd4642
   1e534:	svcls	0x0000fc45
   1e538:	strtmi	r4, [r0], -r2, asr #12
   1e53c:			; <UNDEFINED> instruction: 0xf7fd4639
   1e540:	stmdacc	r3, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   1e544:	ldmible	r6!, {r0, fp, sp}^
   1e548:			; <UNDEFINED> instruction: 0xf10568a1
   1e54c:			; <UNDEFINED> instruction: 0xf0290904
   1e550:	andcs	r0, r0, #49152	; 0xc000
   1e554:	cdpcs	3, 0, cr15, cr7, cr1, {6}
   1e558:	stcmi	3, cr15, [r7], {193}	; 0xc1
   1e55c:	ldmdavs	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   1e560:	movweq	pc, #33033	; 0x8109	; <UNPREDICTABLE>
   1e564:	stmdavs	r1, {r3, r6, r9, fp, sp, lr, pc}
   1e568:	b	122fdf0 <fputs@plt+0x122c394>
   1e56c:	b	12305ac <fputs@plt+0x122cb50>
   1e570:	ldrtmi	r2, [r8], #2060	; 0x80c
   1e574:	beq	25918c <fputs@plt+0x255730>
   1e578:			; <UNDEFINED> instruction: 0xf7ff4651
   1e57c:	stmdacs	r0, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
   1e580:			; <UNDEFINED> instruction: 0xf10ad1bc
   1e584:	strmi	r0, [r1], -r4, lsl #6
   1e588:	addvc	pc, r0, #79	; 0x4f
   1e58c:	andcs	pc, r8, r4, asr #16
   1e590:			; <UNDEFINED> instruction: 0x464a4618
   1e594:			; <UNDEFINED> instruction: 0xf7e444d1
   1e598:			; <UNDEFINED> instruction: 0x462aefdc
   1e59c:			; <UNDEFINED> instruction: 0xf7e54631
   1e5a0:			; <UNDEFINED> instruction: 0xf04fe86e
   1e5a4:	ldrtmi	r7, [r8], -r0, lsl #6
   1e5a8:	andcc	pc, r4, r9, asr #17
   1e5ac:			; <UNDEFINED> instruction: 0xf06fe7a6
   1e5b0:	str	r0, [r3, r1]!
   1e5b4:	stmdb	sl, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e5b8:	muleq	r1, r2, r8
   1e5bc:	andeq	r0, r0, r4, ror #4
   1e5c0:	andeq	ip, r1, r8, ror r8
   1e5c4:	addlt	fp, r2, r0, lsl r5
   1e5c8:	ldrmi	r4, [r0], -r4, lsl #12
   1e5cc:	andls	r9, r0, #1073741824	; 0x40000000
   1e5d0:	ldmda	r4!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e5d4:	ldrdcs	lr, [r0, -sp]
   1e5d8:	strtmi	r4, [r0], -r3, lsl #12
   1e5dc:	pop	{r1, ip, sp, pc}
   1e5e0:			; <UNDEFINED> instruction: 0xf7ff4010
   1e5e4:	svclt	0x0000bf79
   1e5e8:	mvnsmi	lr, sp, lsr #18
   1e5ec:	strmi	r4, [r4], -sp, lsl #12
   1e5f0:	blx	105c5f6 <fputs@plt+0x1058b9a>
   1e5f4:	pop	{r3, r8, ip, sp, pc}
   1e5f8:			; <UNDEFINED> instruction: 0x462981f0
   1e5fc:			; <UNDEFINED> instruction: 0xf7fe4620
   1e600:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1e604:	stmiavs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   1e608:	strtmi	r1, [r0], -r2, asr #22
   1e60c:	strcs	pc, [r7, -r3, asr #7]
   1e610:	strmi	pc, [r7], -r3, asr #7
   1e614:	b	1061e80 <fputs@plt+0x105e424>
   1e618:	movwcs	r6, #259	; 0x103
   1e61c:	tstmi	r7, r1, asr #20
   1e620:	tstcs	r6, r1, asr #20
   1e624:	strtmi	r4, [r1], #-1065	; 0xfffffbd7
   1e628:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1e62c:	bllt	ff4dc630 <fputs@plt+0xff4d8bd4>
   1e630:	ldrbmi	lr, [r0, sp, lsr #18]!
   1e634:	bmi	1defe98 <fputs@plt+0x1dec43c>
   1e638:	blmi	1e0a848 <fputs@plt+0x1e06dec>
   1e63c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   1e640:	ldrdge	pc, [r4], -r0
   1e644:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
   1e648:	movwls	r6, #6171	; 0x181b
   1e64c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e650:	blx	95c64c <fputs@plt+0x958bf0>
   1e654:	vmull.p8	<illegal reg q8.5>, d0, d5
   1e658:	strtmi	r8, [r0], -fp, lsl #1
   1e65c:	mcr2	7, 5, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   1e660:	vmul.f<illegal width 8>	q11, q1, d2[4]
   1e664:	vabal.u8	q9, d2, d7
   1e668:	mufeqs	f4, f3, f7
   1e66c:	movwvs	lr, #10819	; 0x2a43
   1e670:	movwmi	lr, #23107	; 0x5a43
   1e674:	movwcs	lr, #6723	; 0x1a43
   1e678:			; <UNDEFINED> instruction: 0xf1002b10
   1e67c:	b	13de688 <fputs@plt+0x13dac2c>
   1e680:	vmla.i8	d1, d0, d0
   1e684:	movwcs	r8, #131	; 0x83
   1e688:	ldrmi	r4, [r9], -sp, ror #12
   1e68c:	and	r9, r0, r0, lsl #6
   1e690:	strtmi	r9, [sl], -r0, lsl #18
   1e694:			; <UNDEFINED> instruction: 0xf7fd4620
   1e698:	stmdacs	r9, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1e69c:	stflsd	f5, [r0, #-992]	; 0xfffffc20
   1e6a0:	blle	1969aa8 <fputs@plt+0x196604c>
   1e6a4:	strbmi	r4, [r9], -sl, lsr #12
   1e6a8:			; <UNDEFINED> instruction: 0xf7ff4620
   1e6ac:	stmdacs	r0, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
   1e6b0:	addhi	pc, r1, r0
   1e6b4:	vmlsl.u8	q11, d3, d19
   1e6b8:	vaddw.u8	q9, <illegal reg q1.5>, d7
   1e6bc:	b	13eeee0 <fputs@plt+0x13eb484>
   1e6c0:	b	1238714 <fputs@plt+0x1234cb8>
   1e6c4:	b	12386d8 <fputs@plt+0x1234c7c>
   1e6c8:	b	12306d4 <fputs@plt+0x122cc78>
   1e6cc:			; <UNDEFINED> instruction: 0xf1082802
   1e6d0:	strbmi	r0, [r8], #2088	; 0x828
   1e6d4:	ldrmi	r4, [r8, #1192]!	; 0x4a8
   1e6d8:	addshi	pc, r7, r0, lsl #6
   1e6dc:	movwcs	pc, #29642	; 0x73ca	; <UNPREDICTABLE>
   1e6e0:	tstvs	sl, pc, asr #20
   1e6e4:	tstvs	sl, r1, asr #20
   1e6e8:	bmi	21b618 <fputs@plt+0x217bbc>
   1e6ec:	tstmi	r3, r1, asr #20
   1e6f0:	movweq	lr, #35590	; 0x8b06
   1e6f4:	b	106f16c <fputs@plt+0x106b710>
   1e6f8:	strtmi	r2, [r2], #2570	; 0xa0a
   1e6fc:	movwcs	fp, #3884	; 0xf2c
   1e700:	ldrmi	r2, [r2, #769]!	; 0x301
   1e704:	movwcs	fp, #3992	; 0xf98
   1e708:	cmnle	r9, r0, lsl #22
   1e70c:			; <UNDEFINED> instruction: 0x462b46b2
   1e710:	strbmi	r4, [sl], -r0, lsr #12
   1e714:			; <UNDEFINED> instruction: 0xf7ff4651
   1e718:	strbmi	pc, [r2], -r5, lsl #23	; <UNPREDICTABLE>
   1e71c:			; <UNDEFINED> instruction: 0x46304651
   1e720:	stmia	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e724:	vsubeq.f16	s12, s21, s3	; <UNPREDICTABLE>
   1e728:	strcs	pc, [r7], #-967	; 0xfffffc39
   1e72c:	strcs	pc, [r7, #-961]	; 0xfffffc3f
   1e730:	andmi	pc, r7, r1, asr #7
   1e734:	b	10a1f68 <fputs@plt+0x109e50c>
   1e738:	b	10f6f5c <fputs@plt+0x10f3500>
   1e73c:	vsubw.u8	q11, <illegal reg q3.5>, d1
   1e740:	b	10f0364 <fputs@plt+0x10ec908>
   1e744:	b	10af360 <fputs@plt+0x10ab904>
   1e748:	b	10eef60 <fputs@plt+0x10eb504>
   1e74c:	strcs	r2, [r0, #-768]	; 0xfffffd00
   1e750:	strcs	lr, [r7, -r2, asr #20]
   1e754:			; <UNDEFINED> instruction: 0xf04fba1b
   1e758:	mvnsvs	r5, r8, lsl #5
   1e75c:	vst4.16	{d22,d24,d26,d28}, [pc :256], r2
   1e760:			; <UNDEFINED> instruction: 0xf04f635d
   1e764:			; <UNDEFINED> instruction: 0xf6ce5280
   1e768:	ldrshtvs	r5, [r7], #-62	; 0xffffffc2
   1e76c:			; <UNDEFINED> instruction: 0x61b26033
   1e770:	blmi	a71020 <fputs@plt+0xa6d5c4>
   1e774:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e778:	blls	787e8 <fputs@plt+0x74d8c>
   1e77c:			; <UNDEFINED> instruction: 0xf04f405a
   1e780:	mrsle	r0, (UNDEF: 117)
   1e784:	andlt	r4, r2, r8, lsr #12
   1e788:			; <UNDEFINED> instruction: 0x87f0e8bd
   1e78c:	vmull.u<illegal width 8>	q11, d1, d1[4]
   1e790:	vsubl.u8	q9, d1, d7
   1e794:	cdpeq	0, 0, cr4, cr13, cr7, {0}
   1e798:	strvs	lr, [r1, #-2629]	; 0xfffff5bb
   1e79c:	b	11700c8 <fputs@plt+0x116c66c>
   1e7a0:	b	116fbb0 <fputs@plt+0x116c154>
   1e7a4:	strtmi	r2, [r0], -r0, lsl #10
   1e7a8:	strtmi	r9, [sl], -r0, lsl #10
   1e7ac:	blx	4dc7b0 <fputs@plt+0x4d8d54>
   1e7b0:			; <UNDEFINED> instruction: 0xf47f2800
   1e7b4:	qsub16mi	sl, r0, pc	; <UNPREDICTABLE>
   1e7b8:			; <UNDEFINED> instruction: 0x4631463a
   1e7bc:	ldc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
   1e7c0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1e7c4:	stmdals	r0, {r2, r4, r6, r7, r8, ip, lr, pc}
   1e7c8:	vmov.i64	d16, #0xffffffffff0000ff
   1e7cc:	b	10677f0 <fputs@plt+0x1063d94>
   1e7d0:	vaddw.u8	q11, q0, d7
   1e7d4:	vsubl.u8	q9, d7, d7
   1e7d8:	cdpeq	7, 0, cr4, cr3, cr7, {0}
   1e7dc:	tstmi	r4, r1, asr #20
   1e7e0:	movwvs	lr, #2627	; 0xa43
   1e7e4:	andmi	pc, r7, r0, asr #7
   1e7e8:	movwmi	lr, #10819	; 0x2a43
   1e7ec:	strcs	lr, [r7, -r1, asr #20]
   1e7f0:	movwcs	lr, #2627	; 0xa43
   1e7f4:	rsbsvs	r6, r3, #119	; 0x77
   1e7f8:	orrpl	pc, r8, #79	; 0x4f
   1e7fc:			; <UNDEFINED> instruction: 0xe7b76173
   1e800:	movweq	lr, #35594	; 0x8b0a
   1e804:	addsmi	r1, r3, #3964928	; 0x3c8000
   1e808:			; <UNDEFINED> instruction: 0xf06fd981
   1e80c:	str	r0, [pc, r2, lsl #10]!
   1e810:	ldmda	ip, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e814:	andeq	ip, r1, sl, lsr r7
   1e818:	andeq	r0, r0, r4, ror #4
   1e81c:	andeq	ip, r1, r4, lsl #12
   1e820:			; <UNDEFINED> instruction: 0x4604b5f8
   1e824:	blx	9dc828 <fputs@plt+0x9d8dcc>
   1e828:	bllt	1e30044 <fputs@plt+0x1e2c5e8>
   1e82c:			; <UNDEFINED> instruction: 0xf7fd4620
   1e830:	bvs	191df24 <fputs@plt+0x191a4c8>
   1e834:	vrsubhn.i16	d20, <illegal reg q1.5>, <illegal reg q8.5>
   1e838:	vabdl.u8	q9, d3, d7
   1e83c:	andcc	r4, r1, r7, lsl #12
   1e840:	mufeqe	f0, f0, f2
   1e844:	andvs	lr, r3, r0, asr #20
   1e848:	movwmi	lr, #31296	; 0x7a40
   1e84c:	b	10f00d4 <fputs@plt+0x10ec678>
   1e850:			; <UNDEFINED> instruction: 0xf7ff2306
   1e854:	stmiavs	r0!, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   1e858:	vmlsl.u8	q11, d0, d17
   1e85c:	vmull.u8	q9, d0, d7
   1e860:	vrsubhn.i16	d20, <illegal reg q0.5>, <illegal reg q3.5>
   1e864:	cdpeq	7, 0, cr2, cr3, cr7, {0}
   1e868:	b	10e2098 <fputs@plt+0x10de63c>
   1e86c:	b	10b7474 <fputs@plt+0x10b3a18>
   1e870:	vsubl.u8	q11, d1, d1
   1e874:	b	10eec98 <fputs@plt+0x10eb23c>
   1e878:	b	10af4b0 <fputs@plt+0x10aba54>
   1e87c:	b	10ef0a0 <fputs@plt+0x10eb644>
   1e880:	b	10a74a0 <fputs@plt+0x10a3a44>
   1e884:	ldrmi	r2, [r3], #-513	; 0xfffffdff
   1e888:	rsbvs	fp, r3, fp, lsl sl
   1e88c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1e890:	blmi	df1170 <fputs@plt+0xded714>
   1e894:	push	{r1, r3, r4, r5, r6, sl, lr}
   1e898:			; <UNDEFINED> instruction: 0x460443f0
   1e89c:	addlt	r6, r7, r0, asr #16
   1e8a0:			; <UNDEFINED> instruction: 0x460e58d3
   1e8a4:	strcs	pc, [r7, #-960]	; 0xfffffc40
   1e8a8:	andmi	pc, r7, #192, 6
   1e8ac:	movwls	r6, #22555	; 0x581b
   1e8b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e8b4:	b	10e20c8 <fputs@plt+0x10de66c>
   1e8b8:	svcge	0x00046300
   1e8bc:	movwmi	lr, #23107	; 0x5a43
   1e8c0:	strtmi	sl, [r1], -r3, lsl #26
   1e8c4:	andcs	lr, r2, #274432	; 0x43000
   1e8c8:			; <UNDEFINED> instruction: 0xf7e44630
   1e8cc:	ldrdcs	lr, [r0, -r8]
   1e8d0:			; <UNDEFINED> instruction: 0x462a6231
   1e8d4:	tstls	r1, r0, lsr #12
   1e8d8:	blx	1cdc8d4 <fputs@plt+0x1cd8e78>
   1e8dc:	stmdacs	r3, {r0, r8, fp, ip, pc}
   1e8e0:	stmdacs	r9, {r0, r4, ip, lr, pc}
   1e8e4:	mvnsle	r9, r3, lsl #18
   1e8e8:	stmdbmi	r2!, {r8, r9, sp}
   1e8ec:	ldrbtmi	r4, [r9], #-2592	; 0xfffff5e0
   1e8f0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1e8f4:	subsmi	r9, r1, r5, lsl #20
   1e8f8:	andeq	pc, r0, #79	; 0x4f
   1e8fc:			; <UNDEFINED> instruction: 0x4618d134
   1e900:	pop	{r0, r1, r2, ip, sp, pc}
   1e904:	andcs	r8, r0, #240, 6	; 0xc0000003
   1e908:			; <UNDEFINED> instruction: 0xf7fd4620
   1e90c:	stmdbls	r1, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1e910:	strmi	r2, [r1], r0, lsl #4
   1e914:			; <UNDEFINED> instruction: 0xf7fd4630
   1e918:			; <UNDEFINED> instruction: 0xf8d9fea9
   1e91c:	vaddl.u8	q9, d2, d8
   1e920:	vmull.u8	q9, d2, d7
   1e924:	mufeqs	f4, f3, f7
   1e928:	movwvs	lr, #10819	; 0x2a43
   1e92c:	movwmi	lr, #51779	; 0xca43
   1e930:	tstcs	r1, r3, asr #20
   1e934:	strtmi	r4, [r0], -r0, lsl #13
   1e938:	stc2l	7, cr15, [r4], #1012	; 0x3f4
   1e93c:			; <UNDEFINED> instruction: 0x4601463a
   1e940:			; <UNDEFINED> instruction: 0xf7ff4630
   1e944:			; <UNDEFINED> instruction: 0x1e03faf1
   1e948:	vnmlaeq.f64	d13, d24, d15
   1e94c:	andcs	pc, r7, #201326595	; 0xc000003
   1e950:	andvs	lr, r3, r0, asr #20
   1e954:	movwmi	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   1e958:	andmi	lr, r2, r0, asr #20
   1e95c:	b	1044d70 <fputs@plt+0x1041314>
   1e960:			; <UNDEFINED> instruction: 0xf8c82303
   1e964:	ldr	r3, [r4, r8]!
   1e968:	svc	0x0070f7e4
   1e96c:	andeq	ip, r1, r4, ror #9
   1e970:	andeq	r0, r0, r4, ror #4
   1e974:	andeq	ip, r1, sl, lsl #9
   1e978:	stcle	8, cr2, [ip], {-0}
   1e97c:			; <UNDEFINED> instruction: 0xf110d00e
   1e980:	stmdble	lr, {r0, r1, r4, r8, r9, sl, fp}
   1e984:	submi	r4, r0, #8, 22	; 0x2000
   1e988:			; <UNDEFINED> instruction: 0xf853447b
   1e98c:	ldmdblt	r0, {r5}^
   1e990:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   1e994:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
   1e998:			; <UNDEFINED> instruction: 0x47704478
   1e99c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   1e9a0:	stmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
   1e9a4:			; <UNDEFINED> instruction: 0x47704478
   1e9a8:	andeq	ip, r1, r4, lsr #4
   1e9ac:	andeq	r9, r0, r6, asr #27
   1e9b0:	ldrdeq	r9, [r0], -ip
   1e9b4:	andeq	r9, r0, sl, asr #27
   1e9b8:			; <UNDEFINED> instruction: 0x00009db4
   1e9bc:			; <UNDEFINED> instruction: 0x4604b538
   1e9c0:			; <UNDEFINED> instruction: 0xf7fe460d
   1e9c4:	tstlt	r0, r9, lsr lr	; <UNPREDICTABLE>
   1e9c8:			; <UNDEFINED> instruction: 0x4620bd38
   1e9cc:			; <UNDEFINED> instruction: 0xff36f7fe
   1e9d0:	mvnsle	r2, r0, lsl #16
   1e9d4:	strtmi	r4, [r0], -fp, lsl #18
   1e9d8:			; <UNDEFINED> instruction: 0xf7fe4479
   1e9dc:	stmdacs	r0, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1e9e0:			; <UNDEFINED> instruction: 0x4620d1f2
   1e9e4:			; <UNDEFINED> instruction: 0xff68f7fe
   1e9e8:	mvnle	r2, r0, lsl #16
   1e9ec:			; <UNDEFINED> instruction: 0xf7ff4620
   1e9f0:	stmdacs	r0, {r0, r1, r2, r3, r5, fp, ip, sp, lr, pc}
   1e9f4:	strtmi	sp, [sl], -r8, ror #3
   1e9f8:	strtmi	r4, [r0], -r1, lsr #12
   1e9fc:	ldrhtmi	lr, [r8], -sp
   1ea00:	mrclt	7, 0, APSR_nzcv, cr6, cr15, {7}
   1ea04:	ldrdeq	r7, [r0], -ip
   1ea08:	addlt	fp, r3, r0, lsl #10
   1ea0c:	ldrd	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1ea10:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1ea14:	ldrbtmi	r4, [lr], #1643	; 0x66b
   1ea18:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   1ea1c:	ldrdgt	pc, [r0], -ip
   1ea20:	andgt	pc, r4, sp, asr #17
   1ea24:	stceq	0, cr15, [r0], {79}	; 0x4f
   1ea28:			; <UNDEFINED> instruction: 0xff20f7fd
   1ea2c:	blls	4b214 <fputs@plt+0x477b8>
   1ea30:	tstle	lr, r4, lsl #22
   1ea34:	vmlal.u8	q11, d3, d3
   1ea38:	vaddw.u8	q9, <illegal reg q1.5>, d7
   1ea3c:	cdpeq	2, 1, cr4, cr8, cr7, {0}
   1ea40:	andvs	lr, r3, r0, asr #20
   1ea44:	andmi	lr, r1, r0, asr #20
   1ea48:	andcs	lr, r2, r0, asr #20
   1ea4c:	svclt	0x00882804
   1ea50:	andeq	pc, sp, pc, rrx
   1ea54:	blmi	2b1288 <fputs@plt+0x2ad82c>
   1ea58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ea5c:	blls	78acc <fputs@plt+0x75070>
   1ea60:			; <UNDEFINED> instruction: 0xf04f405a
   1ea64:	mrsle	r0, SP_und
   1ea68:			; <UNDEFINED> instruction: 0xf85db003
   1ea6c:	stmdals	r0, {r2, r8, r9, fp, ip, sp, lr, pc}
   1ea70:			; <UNDEFINED> instruction: 0xf06fe7f0
   1ea74:	strb	r0, [sp, sp]!
   1ea78:	cdp	7, 14, cr15, cr8, cr4, {7}
   1ea7c:	andeq	ip, r1, r2, ror #6
   1ea80:	andeq	r0, r0, r4, ror #4
   1ea84:	andeq	ip, r1, r0, lsr #6
   1ea88:	strlt	r4, [r8, #-2566]	; 0xfffff5fa
   1ea8c:			; <UNDEFINED> instruction: 0xf7ff447a
   1ea90:			; <UNDEFINED> instruction: 0xb118ffbb
   1ea94:	svclt	0x00081c43
   1ea98:	stclt	0, cr2, [r8, #-8]
   1ea9c:	andeq	pc, sp, pc, rrx
   1eaa0:	svclt	0x0000bd08
   1eaa4:	andeq	r3, r0, r0, asr pc
   1eaa8:	strlt	r4, [r8, #-2564]	; 0xfffff5fc
   1eaac:			; <UNDEFINED> instruction: 0xf7ff447a
   1eab0:			; <UNDEFINED> instruction: 0xf1b0ffab
   1eab4:	svclt	0x00083fff
   1eab8:	stclt	0, cr2, [r8, #-4]
   1eabc:	andeq	r9, r0, r0, asr #28
   1eac0:	svcmi	0x00f0e92d
   1eac4:	mrrcmi	6, 9, r4, r1, cr11
   1eac8:	blmi	1470518 <fputs@plt+0x146cabc>
   1eacc:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
   1ead0:	ldmib	sp, {r4, r6, r9, fp, lr}^
   1ead4:			; <UNDEFINED> instruction: 0x46056712
   1ead8:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   1eadc:	ldmdavs	fp, {r3, r7, r9, sl, lr}
   1eae0:			; <UNDEFINED> instruction: 0xf04f9307
   1eae4:			; <UNDEFINED> instruction: 0xf7ff0300
   1eae8:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1eaec:	addhi	pc, r6, r0
   1eaf0:	strmi	r1, [r4], -r1, asr #24
   1eaf4:	stmdacs	r0, {r1, r2, r3, r5, r6, ip, lr, pc}
   1eaf8:	bmi	12157fc <fputs@plt+0x1211da0>
   1eafc:	strtmi	r4, [r8], -r1, asr #12
   1eb00:			; <UNDEFINED> instruction: 0xf7ff447a
   1eb04:	mcrrne	15, 8, pc, r2, cr1	; <UNPREDICTABLE>
   1eb08:	stmdacs	r0, {r4, r5, r6, ip, lr, pc}
   1eb0c:			; <UNDEFINED> instruction: 0x2c01db6c
   1eb10:	stccs	0, cr13, [r2], {65}	; 0x41
   1eb14:	stmdacs	r1, {r1, r4, r5, r6, r8, ip, lr, pc}
   1eb18:	tstvs	r7, #323584	; 0x4f000
   1eb1c:	andeq	pc, r8, #79	; 0x4f
   1eb20:	andcc	pc, ip, sp, lsl #17
   1eb24:	tstmi	r7, #323584	; 0x4f000
   1eb28:	andcc	pc, sp, sp, lsl #17
   1eb2c:	vpmax.u8	d15, d2, d23
   1eb30:	andcc	pc, lr, sp, lsl #17
   1eb34:	blt	dc9748 <fputs@plt+0xdc5cec>
   1eb38:			; <UNDEFINED> instruction: 0xf04f441a
   1eb3c:			; <UNDEFINED> instruction: 0xf88d0402
   1eb40:	strls	r7, [r4], -pc
   1eb44:	stmdacs	r2, {r2, r3, r4, r5, ip, lr, pc}
   1eb48:			; <UNDEFINED> instruction: 0xf89dd158
   1eb4c:	sbcsvc	r1, r1, r4, asr r0
   1eb50:			; <UNDEFINED> instruction: 0x0e099915
   1eb54:	ldmdbls	r5, {r0, r4, ip, sp, lr}
   1eb58:	subsvc	r0, r1, r9, lsl #24
   1eb5c:	beq	3c4fb8 <fputs@plt+0x3c155c>
   1eb60:	addsvc	r9, r6, r4, lsl r9
   1eb64:	subsvs	fp, r1, r9, lsl #20
   1eb68:	ldrbmi	r4, [sl], -r0, lsr #8
   1eb6c:	addeq	r4, r4, r1, asr r6
   1eb70:	strls	r4, [r0], #-1576	; 0xfffff9d8
   1eb74:	stc2	7, cr15, [sl], {255}	; 0xff
   1eb78:	bmi	a30390 <fputs@plt+0xa2c934>
   1eb7c:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   1eb80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1eb84:	subsmi	r9, sl, r7, lsl #22
   1eb88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1eb8c:			; <UNDEFINED> instruction: 0x4620d13b
   1eb90:	pop	{r0, r3, ip, sp, pc}
   1eb94:	svccs	0x00018ff0
   1eb98:	cdpcs	15, 0, cr11, cr0, cr8, {0}
   1eb9c:	rsbsmi	sp, r2, #-1342177278	; 0xb0000002
   1eba0:	ldmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1eba4:	movteq	lr, #31591	; 0x7b67
   1eba8:	svclt	0x0008454b
   1ebac:			; <UNDEFINED> instruction: 0xd3224542
   1ebb0:	blge	e8bbc <fputs@plt+0xe5160>
   1ebb4:			; <UNDEFINED> instruction: 0xf04fba36
   1ebb8:	strls	r0, [r3], -r4, lsl #4
   1ebbc:	bicle	r4, r2, sl, lsl r4
   1ebc0:			; <UNDEFINED> instruction: 0x6714e9dd
   1ebc4:	svclt	0x00082f01
   1ebc8:	andsle	r2, r4, #0, 28
   1ebcc:	blt	285024 <fputs@plt+0x2815c8>
   1ebd0:	bfi	r6, r1, #0, #10
   1ebd4:			; <UNDEFINED> instruction: 0x46414a12
   1ebd8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   1ebdc:			; <UNDEFINED> instruction: 0xff14f7ff
   1ebe0:	andle	r1, lr, r3, asr #24
   1ebe4:	ble	fe5a8bec <fputs@plt+0xfe5a5190>
   1ebe8:	strb	r4, [r6, r4, lsl #12]
   1ebec:			; <UNDEFINED> instruction: 0xf04f2c01
   1ebf0:	orrle	r0, lr, r1
   1ebf4:			; <UNDEFINED> instruction: 0xf06fe7cf
   1ebf8:	ldr	r0, [lr, lr, lsl #8]!
   1ebfc:	streq	pc, [sp], #-111	; 0xffffff91
   1ec00:			; <UNDEFINED> instruction: 0x2001e7bb
   1ec04:			; <UNDEFINED> instruction: 0xf7e4e787
   1ec08:	svclt	0x0000ee22
   1ec0c:	andeq	ip, r1, sl, lsr #5
   1ec10:	andeq	r0, r0, r4, ror #4
   1ec14:	andeq	r3, r0, r2, lsl #30
   1ec18:	andeq	r9, r0, ip, ror #27
   1ec1c:	strdeq	ip, [r1], -sl
   1ec20:	andeq	r9, r0, r2, lsl sp
   1ec24:	strdlt	fp, [r7], r0
   1ec28:	ldrmi	r4, [ip], -r3, lsr #28
   1ec2c:	blge	f20c0 <fputs@plt+0xee664>
   1ec30:			; <UNDEFINED> instruction: 0x4617447e
   1ec34:			; <UNDEFINED> instruction: 0x460e5975
   1ec38:	strls	r6, [r5, #-2093]	; 0xfffff7d3
   1ec3c:	streq	pc, [r0, #-79]	; 0xffffffb1
   1ec40:			; <UNDEFINED> instruction: 0xf7fd4605
   1ec44:	msrlt	SPSR_f, #304	; 0x130
   1ec48:	stmdbcs	r4, {r0, r1, r8, fp, ip, pc}
   1ec4c:	stmdavs	r2, {r0, r1, r2, r3, r5, r8, ip, lr, pc}
   1ec50:	stccs	3, cr15, [r7], {194}	; 0xc2
   1ec54:	andmi	pc, r7, r2, asr #7
   1ec58:	b	10e24ac <fputs@plt+0x10dea50>
   1ec5c:	b	10f786c <fputs@plt+0x10f3e10>
   1ec60:	b	10ef898 <fputs@plt+0x10ebe3c>
   1ec64:	stmiane	r4!, {r8, r9, sp}^
   1ec68:	movwcs	fp, #7980	; 0x1f2c
   1ec6c:			; <UNDEFINED> instruction: 0xf1b42300
   1ec70:	svclt	0x00083fff
   1ec74:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1ec78:			; <UNDEFINED> instruction: 0x9100b9b3
   1ec7c:	ldrtmi	sl, [sl], -r4, lsl #22
   1ec80:			; <UNDEFINED> instruction: 0x46284631
   1ec84:	strls	fp, [r4], #-2596	; 0xfffff5dc
   1ec88:	blx	1dcc8a <fputs@plt+0x1d922e>
   1ec8c:	blmi	2f14c4 <fputs@plt+0x2eda68>
   1ec90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ec94:	blls	178d04 <fputs@plt+0x1752a8>
   1ec98:			; <UNDEFINED> instruction: 0xf04f405a
   1ec9c:	mrsle	r0, (UNDEF: 57)
   1eca0:	ldcllt	0, cr11, [r0, #28]!
   1eca4:	ldrb	r9, [r1, r3, lsl #16]!
   1eca8:	andseq	pc, r0, pc, rrx
   1ecac:			; <UNDEFINED> instruction: 0xf06fe7ee
   1ecb0:	strb	r0, [fp, r5]!
   1ecb4:	stcl	7, cr15, [sl, #912]	; 0x390
   1ecb8:	andeq	ip, r1, r8, asr #2
   1ecbc:	andeq	r0, r0, r4, ror #4
   1ecc0:	andeq	ip, r1, r8, ror #1
   1ecc4:			; <UNDEFINED> instruction: 0x4613b5f0
   1ecc8:	bmi	5f0524 <fputs@plt+0x5ecac8>
   1eccc:	strmi	fp, [r6], -r3, lsl #1
   1ecd0:			; <UNDEFINED> instruction: 0x460f447a
   1ecd4:			; <UNDEFINED> instruction: 0xffa6f7ff
   1ecd8:	strmi	r1, [r4], -r3, asr #24
   1ecdc:	stmdble	r2, {r0, r8, r9, fp, sp}
   1ece0:	andlt	r4, r3, r0, lsr #12
   1ece4:	bmi	48e4ac <fputs@plt+0x48aa50>
   1ece8:	ldrtmi	r4, [r9], -fp, lsr #12
   1ecec:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1ecf0:			; <UNDEFINED> instruction: 0xff98f7ff
   1ecf4:	strmi	r1, [r4], -r3, asr #24
   1ecf8:	ldmle	r1!, {r0, r8, r9, fp, sp}^
   1ecfc:			; <UNDEFINED> instruction: 0x46304639
   1ed00:			; <UNDEFINED> instruction: 0xf954f7fd
   1ed04:	blle	366510 <fputs@plt+0x362ab4>
   1ed08:	ldrtmi	r4, [r0], -sl, lsr #12
   1ed0c:			; <UNDEFINED> instruction: 0xf7ff9101
   1ed10:	stmdbls	r1, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1ed14:	ldrtmi	r4, [r0], -r4, lsl #12
   1ed18:	mvnle	r2, r0, lsl #24
   1ed1c:			; <UNDEFINED> instruction: 0xf976f7fd
   1ed20:	ble	ffc6652c <fputs@plt+0xffc62ad0>
   1ed24:	ldrb	r2, [fp, r0, lsl #8]
   1ed28:	andeq	r9, r0, r4, ror #20
   1ed2c:	andeq	r9, r0, lr, asr #20
   1ed30:	svcmi	0x00f0e92d
   1ed34:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   1ed38:	ldrmi	r8, [r1], -r6, lsl #22
   1ed3c:	blmi	17707a8 <fputs@plt+0x176cd4c>
   1ed40:	cfmadd32	mvax0, mvfx4, mvfx10, mvfx6
   1ed44:	bmi	172958c <fputs@plt+0x1725b30>
   1ed48:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   1ed4c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ed50:			; <UNDEFINED> instruction: 0xf04f930b
   1ed54:			; <UNDEFINED> instruction: 0xf7fd0300
   1ed58:	cdpne	12, 0, cr15, cr3, cr13, {0}
   1ed5c:	vmov.16	d8[1], sp
   1ed60:	blge	22d5a8 <fputs@plt+0x229b4c>
   1ed64:	bleq	a5b1a0 <fputs@plt+0xa57744>
   1ed68:	bcc	45a594 <fputs@plt+0x456b38>
   1ed6c:	vmla.f64	d10, d8, d7
   1ed70:	blge	26d7b8 <fputs@plt+0x269d5c>
   1ed74:	bcc	fe45a5a0 <fputs@plt+0xfe456b44>
   1ed78:	bcc	45a5e4 <fputs@plt+0x456b88>
   1ed7c:	mrc	6, 0, r4, cr8, cr0, {1}
   1ed80:	vmov	r2, s17
   1ed84:			; <UNDEFINED> instruction: 0xf7fd1a10
   1ed88:	strmi	pc, [r5], -r9, lsl #26
   1ed8c:			; <UNDEFINED> instruction: 0xf0002800
   1ed90:	stcls	0, cr8, [r8], {137}	; 0x89
   1ed94:	streq	pc, [r3], #-20	; 0xffffffec
   1ed98:	mnfem	f5, f5
   1ed9c:			; <UNDEFINED> instruction: 0x46413a90
   1eda0:	ldrtmi	r9, [r0], -r7, lsl #20
   1eda4:	stc2l	7, cr15, [r2, #-1012]!	; 0xfffffc0c
   1eda8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1edac:	blls	252fa4 <fputs@plt+0x24f548>
   1edb0:	svclt	0x0018089b
   1edb4:	tstle	r6, r4, lsl #26
   1edb8:	bllt	fec56ed8 <fputs@plt+0xfec5347c>
   1edbc:	strcc	r9, [r1], #-2824	; 0xfffff4f8
   1edc0:	svceq	0x0093ebb4
   1edc4:			; <UNDEFINED> instruction: 0xf855d240
   1edc8:	bls	1ee9e0 <fputs@plt+0x1eaf84>
   1edcc:	andcs	pc, r7, r3, asr #7
   1edd0:	smlabtmi	r7, r3, r3, pc	; <UNPREDICTABLE>
   1edd4:	bvs	519718 <fputs@plt+0x515cbc>
   1edd8:	bvs	119708 <fputs@plt+0x115cac>
   1eddc:	b	12c35f8 <fputs@plt+0x12bfb9c>
   1ede0:	ldrmi	r4, [r0], -r0, lsl #20
   1ede4:	bcs	99714 <fputs@plt+0x95cb8>
   1ede8:	andne	pc, sl, r7, asr r8	; <UNPREDICTABLE>
   1edec:	stccs	3, cr15, [r7], {193}	; 0xc1
   1edf0:	b	10e2624 <fputs@plt+0x10debc8>
   1edf4:	vsubw.u8	q11, <illegal reg q0.5>, d1
   1edf8:	b	10ef21c <fputs@plt+0x10eb7c0>
   1edfc:	b	10efa34 <fputs@plt+0x10ebfd8>
   1ee00:	strbmi	r2, [fp], #-769	; 0xfffffcff
   1ee04:	movwls	fp, #43547	; 0xaa1b
   1ee08:	ldc	7, cr15, [r8], {228}	; 0xe4
   1ee0c:	tstcs	r4, r5, lsl #20
   1ee10:	andge	pc, r0, sp, asr #17
   1ee14:	smlabtlt	r1, sp, r9, lr
   1ee18:	strmi	r4, [r3], -r1, asr #12
   1ee1c:			; <UNDEFINED> instruction: 0xf7fe4630
   1ee20:	vstmiane	r2, {s31-s35}
   1ee24:			; <UNDEFINED> instruction: 0xf06fd1c9
   1ee28:	bmi	91ee6c <fputs@plt+0x91b410>
   1ee2c:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   1ee30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ee34:	subsmi	r9, sl, fp, lsl #22
   1ee38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ee3c:	andlt	sp, sp, r8, lsr r1
   1ee40:	blhi	1da13c <fputs@plt+0x1d66e0>
   1ee44:	svchi	0x00f0e8bd
   1ee48:	bne	45a6b0 <fputs@plt+0x456c54>
   1ee4c:			; <UNDEFINED> instruction: 0xf7fd4630
   1ee50:	vmovne.32	d19[0], pc
   1ee54:	bcc	45a67c <fputs@plt+0x456c20>
   1ee58:	vnmls.f32	s26, s21, s28
   1ee5c:			; <UNDEFINED> instruction: 0x46301a10
   1ee60:			; <UNDEFINED> instruction: 0xf8a4f7fd
   1ee64:	blle	6e667c <fputs@plt+0x6e2c20>
   1ee68:	strtmi	r2, [r1], -r0, lsl #4
   1ee6c:			; <UNDEFINED> instruction: 0xf7fd4630
   1ee70:	strbmi	pc, [r1], -fp, asr #21	; <UNPREDICTABLE>
   1ee74:	ldrtmi	r4, [r0], -r2, lsl #12
   1ee78:	blx	1adce76 <fputs@plt+0x1ad941a>
   1ee7c:	sbcsle	r1, r2, r3, asr #24
   1ee80:	blle	ff4a8e88 <fputs@plt+0xff4a542c>
   1ee84:	strbmi	r4, [fp], -r1, lsl #12
   1ee88:	ldrtmi	r4, [r0], -r2, lsr #12
   1ee8c:			; <UNDEFINED> instruction: 0xff50f7ff
   1ee90:	bicle	r2, sl, r0, lsl #16
   1ee94:	ldrtmi	r4, [r0], -r1, lsr #12
   1ee98:			; <UNDEFINED> instruction: 0xf8b8f7fd
   1ee9c:	ble	ff8e66b4 <fputs@plt+0xff8e2c58>
   1eea0:	strb	r2, [r2, r0]
   1eea4:	strb	r9, [r0, r8, lsl #16]
   1eea8:	mcrrne	8, 0, r9, r1, cr9
   1eeac:			; <UNDEFINED> instruction: 0xe7bad1bd
   1eeb0:	stcl	7, cr15, [ip], {228}	; 0xe4
   1eeb4:	andeq	r0, r0, r4, ror #4
   1eeb8:	andeq	ip, r1, lr, lsr #32
   1eebc:	andeq	fp, r1, sl, asr #30
   1eec0:	mvnsmi	lr, sp, lsr #18
   1eec4:	stcmi	0, cr11, [ip, #-536]!	; 0xfffffde8
   1eec8:	stcmi	6, cr4, [ip], #-544	; 0xfffffde0
   1eecc:	ldrbtmi	r4, [sp], #-1553	; 0xfffff9ef
   1eed0:	bmi	b036dc <fputs@plt+0xaffc80>
   1eed4:	stmdbpl	ip!, {r0, r1, r2, r9, sl, lr}
   1eed8:	ldrbtmi	r4, [sl], #-1566	; 0xfffff9e2
   1eedc:	strbmi	sl, [r0], -r4, lsl #22
   1eee0:	strls	r6, [r5], #-2084	; 0xfffff7dc
   1eee4:	streq	pc, [r0], #-79	; 0xffffffb1
   1eee8:	strls	r2, [r3], #-1024	; 0xfffffc00
   1eeec:	ldc2	7, cr15, [lr], #1012	; 0x3f4
   1eef0:	orrlt	r9, r8, r1, lsl #18
   1eef4:	blcs	145b0c <fputs@plt+0x1420b0>
   1eef8:	stmdavs	r3, {r3, r4, r5, r8, ip, lr, pc}
   1eefc:	andcs	pc, r7, r3, asr #7
   1ef00:	andmi	pc, r7, #201326595	; 0xc000003
   1ef04:	b	1162780 <fputs@plt+0x115ed24>
   1ef08:	b	117831c <fputs@plt+0x11748c0>
   1ef0c:	b	1170314 <fputs@plt+0x116c8b8>
   1ef10:	cfstr64ne	mvdx2, [fp], #-8
   1ef14:	stmiblt	sp!, {r1, r3, r5, ip, lr, pc}^
   1ef18:	blge	f1788 <fputs@plt+0xedd2c>
   1ef1c:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1ef20:	stc2	7, cr15, [r4], #1012	; 0x3f4
   1ef24:	stmdals	r3, {r2, r9, sl, lr}
   1ef28:			; <UNDEFINED> instruction: 0x4638b11c
   1ef2c:			; <UNDEFINED> instruction: 0xf7fd4621
   1ef30:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1ef34:	tstlt	r6, r4, lsl fp
   1ef38:	bmi	4f7010 <fputs@plt+0x4f35b4>
   1ef3c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1ef40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ef44:	subsmi	r9, sl, r5, lsl #22
   1ef48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ef4c:	andlt	sp, r6, r1, lsl r1
   1ef50:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1ef54:	ldrtmi	r4, [r8], -r9, lsr #12
   1ef58:			; <UNDEFINED> instruction: 0xff4ef7fd
   1ef5c:	ble	ffaa8f64 <fputs@plt+0xffaa5508>
   1ef60:	movwcc	r9, #6915	; 0x1b03
   1ef64:			; <UNDEFINED> instruction: 0xf06fbf08
   1ef68:	strb	r0, [r6, pc]!
   1ef6c:	andeq	pc, r5, pc, rrx
   1ef70:			; <UNDEFINED> instruction: 0xf7e4e7e3
   1ef74:	svclt	0x0000ec6c
   1ef78:	andeq	fp, r1, sl, lsr #29
   1ef7c:	andeq	r0, r0, r4, ror #4
   1ef80:	andeq	r9, r0, lr, lsl sl
   1ef84:	andeq	r9, r0, r2, ror #19
   1ef88:	andeq	fp, r1, sl, lsr lr
   1ef8c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ef90:			; <UNDEFINED> instruction: 0x46064615
   1ef94:	bmi	e307dc <fputs@plt+0xe2cd80>
   1ef98:			; <UNDEFINED> instruction: 0x460f469a
   1ef9c:	blmi	df0808 <fputs@plt+0xdecdac>
   1efa0:	addlt	r4, r8, sl, ror r4
   1efa4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1efa8:			; <UNDEFINED> instruction: 0xf04f9307
   1efac:			; <UNDEFINED> instruction: 0xf7fd0300
   1efb0:	vmlsne.f32	s30, s9, s3
   1efb4:			; <UNDEFINED> instruction: 0xf10ddb2e
   1efb8:			; <UNDEFINED> instruction: 0xf10d0918
   1efbc:	and	r0, pc, r4, lsl r8	; <UNPREDICTABLE>
   1efc0:	blle	6693c8 <fputs@plt+0x66596c>
   1efc4:	ldrtmi	r9, [r0], -r0, lsl #2
   1efc8:	bls	1708b4 <fputs@plt+0x16ce58>
   1efcc:			; <UNDEFINED> instruction: 0xf9aef7ff
   1efd0:	stmiblt	r8, {r0, r9, sl, lr}
   1efd4:	strtmi	r4, [r8], -r1, lsr #12
   1efd8:	blx	ff65cfd4 <fputs@plt+0xff659578>
   1efdc:	blle	6667f4 <fputs@plt+0x662d98>
   1efe0:	strtmi	r4, [r1], -fp, asr #12
   1efe4:	strtmi	r4, [r8], -r2, asr #12
   1efe8:	blx	ff65cfe6 <fputs@plt+0xff65958a>
   1efec:	strmi	r9, [r3], -r6, lsl #18
   1eff0:	mvnle	r1, r8, asr #24
   1eff4:	tsteq	ip, pc, rrx	; <UNPREDICTABLE>
   1eff8:	blmi	831884 <fputs@plt+0x82de28>
   1effc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f000:	blls	1f9070 <fputs@plt+0x1f5614>
   1f004:			; <UNDEFINED> instruction: 0xf04f405a
   1f008:	teqle	r3, r0, lsl #6
   1f00c:	andlt	r4, r8, r8, lsl #12
   1f010:			; <UNDEFINED> instruction: 0x87f0e8bd
   1f014:			; <UNDEFINED> instruction: 0x46284651
   1f018:			; <UNDEFINED> instruction: 0xffc8f7fc
   1f01c:	ble	426834 <fputs@plt+0x422dd8>
   1f020:	stmdbcs	r0, {r1, r2, r5, sp, lr, pc}
   1f024:	strtmi	sp, [r3], -r8, ror #23
   1f028:	ldrtmi	r4, [r0], -sl, lsr #12
   1f02c:			; <UNDEFINED> instruction: 0xffaef7ff
   1f030:	stmdacs	r0, {r0, r9, sl, lr}
   1f034:	strtmi	sp, [r1], -r0, ror #3
   1f038:			; <UNDEFINED> instruction: 0xf7fc4628
   1f03c:	cdpne	15, 0, cr15, cr4, cr7, {7}
   1f040:	andcs	sp, r0, #22528	; 0x5800
   1f044:	strtmi	r4, [r8], -r1, lsr #12
   1f048:			; <UNDEFINED> instruction: 0xf9def7fd
   1f04c:			; <UNDEFINED> instruction: 0x46024639
   1f050:	ldrtmi	r9, [r0], -r3
   1f054:	blx	feddd058 <fputs@plt+0xfedd95fc>
   1f058:	strmi	r1, [r1], -r2, lsl #25
   1f05c:	mvnle	r9, r3, lsl #20
   1f060:			; <UNDEFINED> instruction: 0x46304639
   1f064:	blx	1d5d060 <fputs@plt+0x1d59604>
   1f068:	strmi	r1, [r1], -r3, asr #24
   1f06c:			; <UNDEFINED> instruction: 0xe7c1d1d9
   1f070:	strb	r2, [r1, r0, lsl #2]
   1f074:	bl	ffadd00c <fputs@plt+0xffad95b0>
   1f078:	ldrdeq	fp, [r1], -r8
   1f07c:	andeq	r0, r0, r4, ror #4
   1f080:	andeq	fp, r1, ip, ror sp
   1f084:	svcmi	0x00f0e92d
   1f088:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
   1f08c:	strmi	r8, [r1], r6, lsl #22
   1f090:	strcs	pc, [r4, #-2271]!	; 0xfffff721
   1f094:	strcc	pc, [r4, #-2271]!	; 0xfffff721
   1f098:	addslt	r4, r3, sl, ror r4
   1f09c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f0a0:			; <UNDEFINED> instruction: 0xf04f9311
   1f0a4:			; <UNDEFINED> instruction: 0xf7fc0300
   1f0a8:	mcrne	12, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
   1f0ac:			; <UNDEFINED> instruction: 0x4658db10
   1f0b0:	ldc2l	7, cr15, [r4], #1008	; 0x3f0
   1f0b4:	blle	2e68cc <fputs@plt+0x2e2e70>
   1f0b8:	strbmi	sl, [r8], -fp, lsl #18
   1f0bc:	ldc2	7, cr15, [r2], #-1012	; 0xfffffc0c
   1f0c0:	biclt	r4, r0, r4, lsl #12
   1f0c4:	mvnscc	pc, #79	; 0x4f
   1f0c8:	andcc	pc, r0, fp, asr #17
   1f0cc:	andcc	pc, r0, r9, asr #17
   1f0d0:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1f0d4:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1f0d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f0dc:	blls	47914c <fputs@plt+0x4756f0>
   1f0e0:			; <UNDEFINED> instruction: 0xf04f405a
   1f0e4:			; <UNDEFINED> instruction: 0xf0400300
   1f0e8:			; <UNDEFINED> instruction: 0x46208254
   1f0ec:	ldc	0, cr11, [sp], #76	; 0x4c
   1f0f0:	pop	{r1, r2, r8, r9, fp, pc}
   1f0f4:			; <UNDEFINED> instruction: 0x46018ff0
   1f0f8:	ldrbmi	r9, [r8], -fp, lsl #20
   1f0fc:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
   1f100:	stmdacs	r0, {r2, r9, sl, lr}
   1f104:			; <UNDEFINED> instruction: 0xf8dfd1de
   1f108:			; <UNDEFINED> instruction: 0x465814bc
   1f10c:	ldrbtmi	r9, [r9], #-3339	; 0xfffff2f5
   1f110:	ldc2	7, cr15, [sl], #1012	; 0x3f4
   1f114:	vmull.p8	<illegal reg q0.5>, d0, d2
   1f118:	mrrcne	0, 11, r8, r5, cr14
   1f11c:	sadd16mi	fp, r4, r8
   1f120:			; <UNDEFINED> instruction: 0xf8dfd1d0
   1f124:	ldrbmi	r1, [r8], -r4, lsr #9
   1f128:			; <UNDEFINED> instruction: 0xf7fd4479
   1f12c:	strmi	pc, [r5], -sp, lsr #25
   1f130:			; <UNDEFINED> instruction: 0xf0001c68
   1f134:	stccs	0, cr8, [r0, #-880]	; 0xfffffc90
   1f138:			; <UNDEFINED> instruction: 0x81baf2c0
   1f13c:	strne	pc, [ip], #2271	; 0x8df
   1f140:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   1f144:	stc2	7, cr15, [r0], #1012	; 0x3f4
   1f148:	movwcc	r4, #5635	; 0x1603
   1f14c:	vaddl.s8	<illegal reg q12.5>, d0, d6
   1f150:	strtmi	r8, [r9], -pc, lsr #1
   1f154:			; <UNDEFINED> instruction: 0xf7fd4658
   1f158:	vmlane.f32	s30, s6, s26
   1f15c:	bcc	fe45a984 <fputs@plt+0xfe456f28>
   1f160:	sbchi	pc, r5, r0, asr #5
   1f164:	strls	sl, [r7], #-2829	; 0xfffff4f3
   1f168:	bcc	fe45a994 <fputs@plt+0xfe456f38>
   1f16c:	vmla.f64	d10, d9, d12
   1f170:	blge	3ad9b8 <fputs@plt+0x3a9f5c>
   1f174:	bcc	45a9a4 <fputs@plt+0x456f48>
   1f178:	bcc	fe45a9e4 <fputs@plt+0xfe456f88>
   1f17c:	mrc	6, 0, r4, cr9, cr8, {2}
   1f180:	vmov	r2, s16
   1f184:			; <UNDEFINED> instruction: 0xf7fd1a90
   1f188:	strmi	pc, [r5], -r9, lsl #22
   1f18c:			; <UNDEFINED> instruction: 0xf0002800
   1f190:	mcr	0, 0, r8, cr8, cr12, {4}
   1f194:			; <UNDEFINED> instruction: 0x9c0dba10
   1f198:	blt	45aa08 <fputs@plt+0x456fac>
   1f19c:			; <UNDEFINED> instruction: 0xf8dd46c8
   1f1a0:			; <UNDEFINED> instruction: 0x4622a018
   1f1a4:	strtmi	r2, [r8], -r0, lsl #2
   1f1a8:	stc	7, cr15, [r8], #-912	; 0xfffffc70
   1f1ac:			; <UNDEFINED> instruction: 0xf0002800
   1f1b0:	blne	11ff3bc <fputs@plt+0x11fb960>
   1f1b4:	ldclne	12, cr3, [lr], #-4
   1f1b8:			; <UNDEFINED> instruction: 0x463a213a
   1f1bc:	blne	ff930a64 <fputs@plt+0xff92d008>
   1f1c0:	strls	r4, [sp], #-1070	; 0xfffffbd2
   1f1c4:	ldc	7, cr15, [sl], {228}	; 0xe4
   1f1c8:	rsbsle	r2, r3, r0, lsl #16
   1f1cc:	ldmdbcs	sl!, {r0, fp, ip, sp, lr}
   1f1d0:	mrcne	1, 3, sp, cr10, cr0, {3}
   1f1d4:	addsmi	r1, r7, #72704	; 0x11c00
   1f1d8:	mcrrne	0, 6, sp, r4, cr12
   1f1dc:			; <UNDEFINED> instruction: 0x46201bd2
   1f1e0:	stc	7, cr15, [ip], {228}	; 0xe4
   1f1e4:	rsble	r2, r5, r0, lsl #16
   1f1e8:	blcs	ebd1fc <fputs@plt+0xeb97a0>
   1f1ec:	blne	11377c <fputs@plt+0x10fd20>
   1f1f0:	subsle	r9, pc, r4, lsl #6
   1f1f4:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   1f1f8:	ldrbmi	r2, [r9], -sl, lsl #4
   1f1fc:			; <UNDEFINED> instruction: 0xf7e44648
   1f200:	blls	3d9ae0 <fputs@plt+0x3d6084>
   1f204:			; <UNDEFINED> instruction: 0xf8934599
   1f208:	andls	r9, r5, r0
   1f20c:	andcs	fp, r0, r4, lsr pc
   1f210:			; <UNDEFINED> instruction: 0xf1b92001
   1f214:	svclt	0x00180f00
   1f218:	stmdacs	r0, {r0, sp}
   1f21c:			; <UNDEFINED> instruction: 0xf1bad14a
   1f220:	strdle	r3, [r2], #-255	; 0xffffff01
   1f224:	bls	330b70 <fputs@plt+0x32d114>
   1f228:			; <UNDEFINED> instruction: 0x4640ab10
   1f22c:	blx	7dd22a <fputs@plt+0x7d97ce>
   1f230:	ldmdals	r0, {r0, r9, sl, lr}
   1f234:			; <UNDEFINED> instruction: 0x4640b331
   1f238:	stc2	7, cr15, [r6], #-1012	; 0xfffffc0c
   1f23c:	blle	fe6a48 <fputs@plt+0xfe2fec>
   1f240:			; <UNDEFINED> instruction: 0xf7fd4640
   1f244:	strmi	pc, [r1], r5, lsr #22
   1f248:			; <UNDEFINED> instruction: 0xf0002800
   1f24c:	ldrtmi	r8, [sl], -fp, lsl #3
   1f250:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
   1f254:			; <UNDEFINED> instruction: 0xf7fd0a10
   1f258:	mcrrne	11, 12, pc, r2, cr11	; <UNPREDICTABLE>
   1f25c:	eorle	r4, r9, r1, lsl #12
   1f260:	vmlal.s8	q9, d0, d0
   1f264:	blls	17f738 <fputs@plt+0x17bcdc>
   1f268:	strtmi	r2, [r2], -r4
   1f26c:	stmdage	pc, {r1, ip, pc}	; <UNPREDICTABLE>
   1f270:	movwls	r9, #1
   1f274:	vst3.32			; <UNDEFINED> instruction: 0xf489fa99
   1f278:	beq	45aae0 <fputs@plt+0x457084>
   1f27c:	strls	r9, [pc], #-2820	; 1f284 <fputs@plt+0x1b828>
   1f280:			; <UNDEFINED> instruction: 0xffd4f7fd
   1f284:			; <UNDEFINED> instruction: 0xf0402800
   1f288:	stflsd	f0, [sp], {146}	; 0x92
   1f28c:			; <UNDEFINED> instruction: 0xf3402c00
   1f290:			; <UNDEFINED> instruction: 0x46358117
   1f294:	strtmi	lr, [fp], -r5, lsl #15
   1f298:	ldrbmi	r4, [r8], -r1, lsr #12
   1f29c:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
   1f2a0:			; <UNDEFINED> instruction: 0xf43f2800
   1f2a4:			; <UNDEFINED> instruction: 0x4604af3e
   1f2a8:	cdp	7, 1, cr14, cr8, cr12, {0}
   1f2ac:			; <UNDEFINED> instruction: 0x46c1ba10
   1f2b0:	str	r9, [r7, -r6, lsl #24]
   1f2b4:	blt	45ab1c <fputs@plt+0x4570c0>
   1f2b8:			; <UNDEFINED> instruction: 0xf06f46c1
   1f2bc:	str	r0, [r1, -pc, lsl #8]
   1f2c0:	blt	45ab28 <fputs@plt+0x4570cc>
   1f2c4:	smlabtls	r6, r1, r6, r4
   1f2c8:	blls	399298 <fputs@plt+0x39583c>
   1f2cc:			; <UNDEFINED> instruction: 0xf0001c59
   1f2d0:	blcs	3f87c <fputs@plt+0x3be20>
   1f2d4:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   1f2d8:	bne	fe45ab40 <fputs@plt+0xfe4570e4>
   1f2dc:			; <UNDEFINED> instruction: 0xf7fd4658
   1f2e0:			; <UNDEFINED> instruction: 0x1e03f955
   1f2e4:	bcc	fe45ab0c <fputs@plt+0xfe4570b0>
   1f2e8:	svcge	0x0046f6bf
   1f2ec:	tstcs	r0, r7, lsl #24
   1f2f0:			; <UNDEFINED> instruction: 0xf7fc4658
   1f2f4:	mcrne	14, 0, pc, cr5, cr11, {2}	; <UNPREDICTABLE>
   1f2f8:	svcmi	0x00b5db22
   1f2fc:			; <UNDEFINED> instruction: 0x463a447f
   1f300:	ldrbmi	r4, [r8], -r9, lsr #12
   1f304:			; <UNDEFINED> instruction: 0xf924f7fd
   1f308:	strmi	r1, [r6], -r3, asr #24
   1f30c:	stmdacs	r0, {r1, r4, ip, lr, pc}
   1f310:	sbcshi	pc, sl, r0, asr #5
   1f314:	movwcs	r4, #1625	; 0x659
   1f318:	strbmi	r4, [r8], -sl, lsr #12
   1f31c:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
   1f320:	vmull.p8	<illegal reg q8.5>, d0, d1
   1f324:			; <UNDEFINED> instruction: 0x463380d6
   1f328:			; <UNDEFINED> instruction: 0x4648465a
   1f32c:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1f330:			; <UNDEFINED> instruction: 0xd1b82800
   1f334:	ldrbmi	r4, [r8], -r9, lsr #12
   1f338:	mcr2	7, 3, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   1f33c:	ble	ff7a6b58 <fputs@plt+0xff7a30fc>
   1f340:	smlatbcs	r0, r4, lr, r4
   1f344:	ldrbtmi	r4, [lr], #-1624	; 0xfffff9a8
   1f348:			; <UNDEFINED> instruction: 0xf7fd4632
   1f34c:	vmlane.f16	s30, s10, s2	; <UNPREDICTABLE>
   1f350:	adcshi	pc, r1, r0, asr #5
   1f354:	tstcs	r0, r2, lsr r6
   1f358:			; <UNDEFINED> instruction: 0xf7fd4648
   1f35c:			; <UNDEFINED> instruction: 0x4603f8f9
   1f360:	andls	r3, r4, r1, lsl #6
   1f364:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
   1f368:	blcs	45f80 <fputs@plt+0x42524>
   1f36c:	sbchi	pc, sl, r0, asr #5
   1f370:	ldrbmi	r4, [r8], -r9, lsr #12
   1f374:			; <UNDEFINED> instruction: 0xf8fef7fd
   1f378:	beq	5ba40 <fputs@plt+0x57fe4>
   1f37c:	addshi	pc, fp, r0, asr #5
   1f380:	blmi	fe5b1ddc <fputs@plt+0xfe5ae380>
   1f384:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1f388:	bcs	fe45abb0 <fputs@plt+0xfe457154>
   1f38c:	vmla.f32	s20, s16, s24
   1f390:	blge	36dbd8 <fputs@plt+0x36a17c>
   1f394:	bcs	45abc0 <fputs@plt+0x457164>
   1f398:			; <UNDEFINED> instruction: 0x46984a91
   1f39c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1f3a0:	subs	r2, r5, r7, lsl #8
   1f3a4:	andcs	r4, sp, #2342912	; 0x23c000
   1f3a8:			; <UNDEFINED> instruction: 0xf7e44479
   1f3ac:	stmdacs	r0, {r1, r3, r5, fp, sp, lr, pc}
   1f3b0:			; <UNDEFINED> instruction: 0xf106d147
   1f3b4:	movwls	r0, #25357	; 0x630d
   1f3b8:	blne	1ce5f50 <fputs@plt+0x1ce24f4>
   1f3bc:	blcc	70cac <fputs@plt+0x6d250>
   1f3c0:	ldrbmi	r2, [r8], -r0, lsl #2
   1f3c4:			; <UNDEFINED> instruction: 0xf862f7fd
   1f3c8:	vmull.p8	<illegal reg q8.5>, d0, d5
   1f3cc:	mrc	0, 0, r8, cr8, cr14, {6}
   1f3d0:			; <UNDEFINED> instruction: 0x46292a10
   1f3d4:			; <UNDEFINED> instruction: 0xf7fd4658
   1f3d8:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   1f3dc:	sbcshi	pc, r5, r0, asr #5
   1f3e0:	ldrbmi	sl, [r9], -lr, lsl #30
   1f3e4:	strbmi	r4, [r8], -sl, lsr #12
   1f3e8:			; <UNDEFINED> instruction: 0xf7ff463b
   1f3ec:	cdpne	13, 0, cr15, cr1, cr9, {3}
   1f3f0:	sbcshi	pc, fp, r0, asr #5
   1f3f4:	cdpcs	14, 0, cr9, cr0, cr14, {0}
   1f3f8:	addhi	pc, fp, r0
   1f3fc:			; <UNDEFINED> instruction: 0xf7e44630
   1f400:			; <UNDEFINED> instruction: 0x4606e91e
   1f404:	svclt	0x00d42e01
   1f408:	ldclne	6, cr4, [r3], #-204	; 0xffffff34
   1f40c:	stmdbls	r4, {r0, r1, r2, r3, r9, fp, sp, pc}
   1f410:	andls	r4, r0, #587202560	; 0x23000000
   1f414:	bls	370d3c <fputs@plt+0x36d2e0>
   1f418:			; <UNDEFINED> instruction: 0xff24f7fe
   1f41c:	blle	1c29424 <fputs@plt+0x1c259c8>
   1f420:	stmdbcs	r0, {r1, r2, r3, r8, fp, ip, pc}
   1f424:	mcrcs	0, 0, sp, cr1, cr7, {2}
   1f428:	svclt	0x00c89d0f
   1f42c:	stclle	12, cr1, [fp], #-476	; 0xfffffe24
   1f430:	mcrcc	6, 0, r4, cr1, cr7, {1}
   1f434:	stmdbls	r6, {r0, r1, r2, r3, r5, r8, r9, sp}
   1f438:	strtmi	r1, [r2], -r8, ror #19
   1f43c:			; <UNDEFINED> instruction: 0xf7e455ab
   1f440:			; <UNDEFINED> instruction: 0x4651e91e
   1f444:			; <UNDEFINED> instruction: 0xf7fd4658
   1f448:			; <UNDEFINED> instruction: 0xf1b0f8a1
   1f44c:	blle	c61c54 <fputs@plt+0xc5e1f8>
   1f450:	bcc	45acbc <fputs@plt+0x457260>
   1f454:	ldrbmi	r4, [r1], -r2, asr #12
   1f458:			; <UNDEFINED> instruction: 0xf7fd4658
   1f45c:			; <UNDEFINED> instruction: 0x4605f99f
   1f460:			; <UNDEFINED> instruction: 0xf0002800
   1f464:	stcls	0, cr8, [ip], {133}	; 0x85
   1f468:	ldclle	12, cr2, [r7, #-0]
   1f46c:	tstcs	r0, r2, lsr #12
   1f470:	b	ff15d408 <fputs@plt+0xff1599ac>
   1f474:	strtmi	r1, [fp], #-3683	; 0xfffff19d
   1f478:			; <UNDEFINED> instruction: 0xd16f4298
   1f47c:	strtmi	r7, [ip], #-2089	; 0xfffff7d7
   1f480:	cmnle	fp, pc, lsr #18
   1f484:	ldrtmi	r1, [r8], -pc, ror #24
   1f488:	ldmda	r0!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f48c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1f490:	bne	9137f4 <fputs@plt+0x90fd98>
   1f494:	fstmiaxle	r5, {d2-d7}	;@ Deprecated
   1f498:	mrc	1, 0, sp, cr8, cr3, {6}
   1f49c:	andcs	r1, ip, #144, 20	; 0x90000
   1f4a0:	svc	0x00aef7e3
   1f4a4:	bicle	r2, ip, r0, lsl #16
   1f4a8:	strcs	r9, [r1], #-2823	; 0xfffff4f9
   1f4ac:	str	r9, [r4, r6, lsl #6]
   1f4b0:	str	r4, [r7], -ip, lsr #12
   1f4b4:			; <UNDEFINED> instruction: 0xf04f9c08
   1f4b8:			; <UNDEFINED> instruction: 0xf8cb33ff
   1f4bc:	str	r3, [r7], -r0
   1f4c0:	blt	45ad28 <fputs@plt+0x4572cc>
   1f4c4:	str	r4, [r7, -r1, asr #13]
   1f4c8:	ldrb	r4, [fp, #1540]!	; 0x604
   1f4cc:	blt	45ad34 <fputs@plt+0x4572d8>
   1f4d0:	strmi	r4, [ip], -r1, asr #13
   1f4d4:			; <UNDEFINED> instruction: 0x463be5f6
   1f4d8:	ldrbmi	r4, [r9], -sl, lsr #12
   1f4dc:			; <UNDEFINED> instruction: 0xf7ff4648
   1f4e0:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1f4e4:	vmlacs.f64	d13, d1, d13
   1f4e8:	stcle	13, cr9, [r1, #60]!	; 0x3c
   1f4ec:			; <UNDEFINED> instruction: 0x1c77990e
   1f4f0:			; <UNDEFINED> instruction: 0x4601b951
   1f4f4:			; <UNDEFINED> instruction: 0x462a463b
   1f4f8:			; <UNDEFINED> instruction: 0xf7fd4648
   1f4fc:	stmdacs	r0, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1f500:	mulls	r4, r8, sl
   1f504:	ldrb	r9, [sp, #3076]	; 0xc04
   1f508:			; <UNDEFINED> instruction: 0x4628463a
   1f50c:	ldm	r6!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f510:			; <UNDEFINED> instruction: 0x4648e790
   1f514:			; <UNDEFINED> instruction: 0xf7fc9105
   1f518:	stmdacs	r0, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
   1f51c:	blge	4564e8 <fputs@plt+0x452a8c>
   1f520:	stmdbls	r5, {r0, r3, sl, ip, pc}
   1f524:	and	r4, sl, ip, lsl r6
   1f528:	blcs	46170 <fputs@plt+0x42714>
   1f52c:			; <UNDEFINED> instruction: 0x4648d035
   1f530:	blx	ff6dd52e <fputs@plt+0xff6d9ad2>
   1f534:	blle	ba6d40 <fputs@plt+0xba32e4>
   1f538:	movwcc	r9, #6928	; 0x1b10
   1f53c:			; <UNDEFINED> instruction: 0x4622441e
   1f540:	tstls	r5, r8, asr #12
   1f544:			; <UNDEFINED> instruction: 0xff60f7fc
   1f548:	stmdacs	r0, {r0, r2, r8, fp, ip, pc}
   1f54c:	stflsd	f5, [r9], {236}	; 0xec
   1f550:	mcrcs	14, 0, r9, cr0, cr0, {0}
   1f554:	svcge	0x0056f6bf
   1f558:	ldrb	r9, [r3, r4, lsl #12]
   1f55c:	movweq	pc, #57455	; 0xe06f	; <UNPREDICTABLE>
   1f560:	strb	r9, [pc, r4, lsl #6]
   1f564:	blt	45adcc <fputs@plt+0x457370>
   1f568:			; <UNDEFINED> instruction: 0xf04f46c1
   1f56c:	str	r3, [r9, #1279]!	; 0x4ff
   1f570:			; <UNDEFINED> instruction: 0x9c089b0c
   1f574:	addsle	r2, lr, r0, lsl #22
   1f578:	str	r4, [r3, #1564]!	; 0x61c
   1f57c:	tstcs	r0, r2, lsr r6
   1f580:			; <UNDEFINED> instruction: 0xf7ff4648
   1f584:	andls	pc, r4, pc, lsl r8	; <UNPREDICTABLE>
   1f588:			; <UNDEFINED> instruction: 0xf06fe6ee
   1f58c:	movwls	r0, #17167	; 0x430f
   1f590:			; <UNDEFINED> instruction: 0xf7e4e7b8
   1f594:			; <UNDEFINED> instruction: 0x4608e95c
   1f598:	stcls	7, cr14, [r9], {179}	; 0xb3
   1f59c:	bicsle	r2, r8, r0, lsl #28
   1f5a0:	str	r2, [pc, -r1, lsl #12]!
   1f5a4:	streq	pc, [ip], #-111	; 0xffffff91
   1f5a8:	smlabbls	r4, ip, r5, lr
   1f5ac:	cdp	7, 1, cr14, cr8, cr10, {5}
   1f5b0:			; <UNDEFINED> instruction: 0x46c1ba10
   1f5b4:	str	r4, [r5, #1540]	; 0x604
   1f5b8:	andeq	fp, r1, r0, ror #25
   1f5bc:	andeq	r0, r0, r4, ror #4
   1f5c0:	andeq	fp, r1, r0, lsr #25
   1f5c4:	strdeq	r9, [r0], -lr
   1f5c8:	strdeq	r9, [r0], -r8
   1f5cc:	andeq	r9, r0, sl, ror #15
   1f5d0:	andeq	r9, r0, ip, asr #12
   1f5d4:	strdeq	r9, [r0], -r6
   1f5d8:	andeq	r9, r0, r0, ror #11
   1f5dc:	andeq	r9, r0, r2, asr #11
   1f5e0:	andeq	r7, r0, r8, lsl r5
   1f5e4:	andeq	r9, r0, ip, lsr #11
   1f5e8:	svclt	0x0000e4d0
   1f5ec:	svclt	0x00183811
   1f5f0:	ldrbmi	r2, [r0, -r1]!
   1f5f4:	ldrmi	r6, [sl], -r9, lsl #22
   1f5f8:	movwcs	r6, #7058	; 0x1b92
   1f5fc:			; <UNDEFINED> instruction: 0xf0003908
   1f600:	svclt	0x0000b893
   1f604:			; <UNDEFINED> instruction: 0xf0002101
   1f608:	svclt	0x0000b841
   1f60c:			; <UNDEFINED> instruction: 0xf0002101
   1f610:	svclt	0x0000b809
   1f614:	blt	6f9628 <fputs@plt+0x6f5bcc>
   1f618:	stmdavs	fp, {r0, r1, sp, lr}
   1f61c:	andvs	fp, fp, fp, lsl sl
   1f620:	svclt	0x00004770
   1f624:	blmi	5f1e84 <fputs@plt+0x5ee428>
   1f628:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   1f62c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   1f630:	movwls	r6, #14363	; 0x381b
   1f634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f638:	andcc	lr, r0, #208, 18	; 0x340000
   1f63c:	andcc	lr, r1, #3358720	; 0x334000
   1f640:			; <UNDEFINED> instruction: 0xb1bbb991
   1f644:	blx	fec45654 <fputs@plt+0xfec41bf8>
   1f648:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1f64c:	bmi	3aff54 <fputs@plt+0x3ac4f8>
   1f650:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1f654:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f658:	subsmi	r9, sl, r3, lsl #22
   1f65c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f660:	andlt	sp, r5, fp, lsl #2
   1f664:	blx	15d7e2 <fputs@plt+0x159d86>
   1f668:	stmdage	r1, {r1, r8, fp, sp, pc}
   1f66c:			; <UNDEFINED> instruction: 0xffd2f7ff
   1f670:	strb	r9, [r6, r1, lsl #22]!
   1f674:	rscscc	pc, pc, pc, asr #32
   1f678:			; <UNDEFINED> instruction: 0xf7e4e7e9
   1f67c:	svclt	0x0000e8e8
   1f680:	andeq	fp, r1, r0, asr r7
   1f684:	andeq	r0, r0, r4, ror #4
   1f688:	andeq	fp, r1, r6, lsr #14
   1f68c:	blmi	7f1f0c <fputs@plt+0x7ee4b0>
   1f690:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1f694:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   1f698:	ldmdavs	fp, {r0, r2, r3, r4, sl, fp, lr}
   1f69c:			; <UNDEFINED> instruction: 0xf04f9303
   1f6a0:	ldmib	r0, {r8, r9}^
   1f6a4:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
   1f6a8:	movwcs	lr, #6605	; 0x19cd
   1f6ac:			; <UNDEFINED> instruction: 0xb32ab999
   1f6b0:	biclt	r9, r3, r2, lsl #22
   1f6b4:	andcs	r4, r1, r7, lsl r9
   1f6b8:			; <UNDEFINED> instruction: 0xf7e34479
   1f6bc:	bmi	5db2dc <fputs@plt+0x5d7880>
   1f6c0:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   1f6c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f6c8:	subsmi	r9, sl, r3, lsl #22
   1f6cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f6d0:	andlt	sp, r4, r7, lsl #2
   1f6d4:	stmdbge	r2, {r4, r8, sl, fp, ip, sp, pc}
   1f6d8:			; <UNDEFINED> instruction: 0xf7ffa801
   1f6dc:	bls	9f550 <fputs@plt+0x9baf4>
   1f6e0:			; <UNDEFINED> instruction: 0xf7e4e7e5
   1f6e4:	bmi	3999bc <fputs@plt+0x395f60>
   1f6e8:	ldrbtmi	r4, [sl], #-2061	; 0xfffff7f3
   1f6ec:	tstcs	r1, r0, lsr #16
   1f6f0:			; <UNDEFINED> instruction: 0xf7e46800
   1f6f4:	andcs	lr, r1, r0, asr #17
   1f6f8:	stmib	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f6fc:	bmi	270f50 <fputs@plt+0x26d4f4>
   1f700:	ldrbtmi	r4, [sl], #-2055	; 0xfffff7f9
   1f704:	svclt	0x0000e7f2
   1f708:	andeq	fp, r1, r8, ror #13
   1f70c:	andeq	r0, r0, r4, ror #4
   1f710:	ldrdeq	fp, [r1], -r2
   1f714:	andeq	r9, r0, r4, lsr #6
   1f718:			; <UNDEFINED> instruction: 0x0001b6b6
   1f71c:	andeq	r9, r0, sl, asr #5
   1f720:	andeq	r0, r0, ip, ror #4
   1f724:	muleq	r0, r2, r2
   1f728:	andne	lr, r0, #192, 18	; 0x300000
   1f72c:	ldrbmi	fp, [r0, -r3, lsl #18]!
   1f730:	cfstrsne	mvf11, [r1, #-64]	; 0xffffffc0
   1f734:	blmi	15d8b0 <fputs@plt+0x159e54>
   1f738:	svclt	0x006cf7ff
   1f73c:	stmvs	r3, {r1, fp, sp, lr}
   1f740:	cmplt	r3, sl, lsl r1
   1f744:	ldrmi	r2, [r8], -r1, lsl #6
   1f748:	stmdbvs	r2, {r4, r5, r6, r8, r9, sl, lr}
   1f74c:	rscsle	r2, sl, r0, lsl #22
   1f750:	svclt	0x00181e13
   1f754:	ldrmi	r2, [r8], -r1, lsl #6
   1f758:	stmdbvs	r3, {r4, r5, r6, r8, r9, sl, lr}
   1f75c:	svclt	0x00183b00
   1f760:	ldrmi	r2, [r8], -r1, lsl #6
   1f764:	svclt	0x00004770
   1f768:	svclt	0x00183824
   1f76c:	ldrbmi	r2, [r0, -r1]!
   1f770:	svcmi	0x00f8e92d
   1f774:	strbvc	pc, [r0, -pc, asr #8]	; <UNPREDICTABLE>
   1f778:	ldrmi	r4, [r1], fp, lsl #13
   1f77c:	ldrtmi	r2, [sl], -r0, lsl #2
   1f780:	ldrmi	r4, [sl], r4, lsl #12
   1f784:	cdp	7, 14, cr15, cr4, cr3, {7}
   1f788:	tstcs	r0, sl, lsr fp
   1f78c:	ldrbtmi	r8, [fp], #-225	; 0xffffff1f
   1f790:	strcs	r4, [r1, #-2361]	; 0xfffff6c7
   1f794:			; <UNDEFINED> instruction: 0xf8b32238
   1f798:	ldrbtmi	r8, [r9], #-0
   1f79c:			; <UNDEFINED> instruction: 0xf104789e
   1f7a0:	adchi	r0, r2, r8
   1f7a4:			; <UNDEFINED> instruction: 0xf8a4220c
   1f7a8:	adcvc	r8, r6, r0
   1f7ac:			; <UNDEFINED> instruction: 0xf7e370e5
   1f7b0:			; <UNDEFINED> instruction: 0xf5aaee6c
   1f7b4:	bl	feafc4bc <fputs@plt+0xfeaf8a60>
   1f7b8:	stmib	r4, {r0, r3, r9}^
   1f7bc:	blls	2abfe0 <fputs@plt+0x2a8584>
   1f7c0:	cdpeq	0, 2, cr15, cr0, cr15, {2}
   1f7c4:	smlatbcs	ip, r7, r2, r6
   1f7c8:	vsubw.s8	q11, q0, d23
   1f7cc:	strtvc	r0, [r3], r1, lsl #2
   1f7d0:	movwcs	r2, #12900	; 0x3264
   1f7d4:	andeq	pc, r7, #192, 4
   1f7d8:	eor	pc, ip, r4, asr #17
   1f7dc:	stmibvc	r8, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
   1f7e0:	vcgt.s8	q11, <illegal reg q8.5>, <illegal reg q8.5>
   1f7e4:	strtvs	r3, [r2], #3208	; 0xc88
   1f7e8:	bvc	19c92c <fputs@plt+0x198ed0>
   1f7ec:	andcs	r2, r2, r4, lsl r7
   1f7f0:	cdpeq	0, 1, cr15, cr0, cr15, {2}
   1f7f4:	eorscs	r2, r0, #128, 2
   1f7f8:	vmla.f<illegal width 8>	d22, d0, d1[5]
   1f7fc:			; <UNDEFINED> instruction: 0x83250208
   1f800:			; <UNDEFINED> instruction: 0xf8c476e5
   1f804:	cmnvs	r5, #36	; 0x24
   1f808:	eorshi	pc, r8, r4, lsr #17
   1f80c:	eorsvs	pc, sl, r4, lsl #17
   1f810:	eorspl	pc, fp, r4, lsl #17
   1f814:			; <UNDEFINED> instruction: 0xf8a46425
   1f818:			; <UNDEFINED> instruction: 0xf8848044
   1f81c:			; <UNDEFINED> instruction: 0xf8a46046
   1f820:			; <UNDEFINED> instruction: 0xf88480a8
   1f824:			; <UNDEFINED> instruction: 0xf88460aa
   1f828:			; <UNDEFINED> instruction: 0xf8a450ab
   1f82c:			; <UNDEFINED> instruction: 0xf88482bc
   1f830:			; <UNDEFINED> instruction: 0xf88462be
   1f834:			; <UNDEFINED> instruction: 0xf8c452bf
   1f838:			; <UNDEFINED> instruction: 0xf8c4904c
   1f83c:			; <UNDEFINED> instruction: 0xf8a4c09c
   1f840:			; <UNDEFINED> instruction: 0xf8a4a0ac
   1f844:			; <UNDEFINED> instruction: 0xf8a472c0
   1f848:			; <UNDEFINED> instruction: 0xf88402c2
   1f84c:			; <UNDEFINED> instruction: 0xf8a43047
   1f850:			; <UNDEFINED> instruction: 0xf8c430ae
   1f854:			; <UNDEFINED> instruction: 0xf8a4e2c8
   1f858:			; <UNDEFINED> instruction: 0xf88482d0
   1f85c:			; <UNDEFINED> instruction: 0xf88462d2
   1f860:			; <UNDEFINED> instruction: 0xf8c452d3
   1f864:			; <UNDEFINED> instruction: 0xf8c432d8
   1f868:			; <UNDEFINED> instruction: 0xf8c412cc
   1f86c:	pop	{r2, r4, r6, r7, r9, sp}
   1f870:	svclt	0x00008ff8
   1f874:	andeq	r9, r0, lr, ror #4
   1f878:	andeq	r9, r0, r6, ror #4
   1f87c:	blmi	5320d0 <fputs@plt+0x52e674>
   1f880:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   1f884:			; <UNDEFINED> instruction: 0x4605b09f
   1f888:	strmi	sl, [ip], -r3, lsl #16
   1f88c:	ldmpl	r3, {r0, ip, pc}^
   1f890:	tstls	sp, #1769472	; 0x1b0000
   1f894:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f898:	blx	fec5d882 <fputs@plt+0xfec59e26>
   1f89c:	stmdals	r1, {r1, r5, r9, sl, lr}
   1f8a0:			; <UNDEFINED> instruction: 0xf7f84629
   1f8a4:	stmdals	r1, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1f8a8:			; <UNDEFINED> instruction: 0xf7f81929
   1f8ac:	bmi	29e810 <fputs@plt+0x29adb4>
   1f8b0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1f8b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f8b8:	subsmi	r9, sl, sp, lsl fp
   1f8bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f8c0:	andslt	sp, pc, r1, lsl #2
   1f8c4:			; <UNDEFINED> instruction: 0xf7e3bd30
   1f8c8:	svclt	0x0000efc2
   1f8cc:	strdeq	fp, [r1], -r6
   1f8d0:	andeq	r0, r0, r4, ror #4
   1f8d4:	andeq	fp, r1, r6, asr #9
   1f8d8:			; <UNDEFINED> instruction: 0x460db5f8
   1f8dc:			; <UNDEFINED> instruction: 0x46044931
   1f8e0:			; <UNDEFINED> instruction: 0xf7e44479
   1f8e4:	stmdacs	r0, {r1, r4, r7, fp, sp, lr, pc}
   1f8e8:	stmdbmi	pc!, {r0, r3, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
   1f8ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1f8f0:	stm	sl, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f8f4:	teqle	ip, r0, lsl #16
   1f8f8:	ldrbtmi	r4, [sl], #-2604	; 0xfffff5d4
   1f8fc:	stmiavs	r6!, {r0, r2, r3, r4, r7, r8, r9, fp, ip, sp, pc}^
   1f900:	teqle	pc, r1, lsl #28
   1f904:			; <UNDEFINED> instruction: 0xf5b36923
   1f908:	teqle	fp, r0, lsl #30
   1f90c:			; <UNDEFINED> instruction: 0xf5044928
   1f910:	ldrbtmi	r7, [r9], #-0
   1f914:	ldmda	r8!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f918:			; <UNDEFINED> instruction: 0xf8d4bba0
   1f91c:			; <UNDEFINED> instruction: 0xf1b33214
   1f920:			; <UNDEFINED> instruction: 0xd12f3f42
   1f924:	andsne	pc, r8, #212, 16	; 0xd40000
   1f928:	vsubl.s8	q9, d0, d5
   1f92c:			; <UNDEFINED> instruction: 0xf5a10201
   1f930:	blcc	1ec738 <fputs@plt+0x1e8cdc>
   1f934:	svclt	0x00184291
   1f938:	stmdale	r3!, {r0, r8, r9, fp, sp}
   1f93c:	andeq	pc, ip, #212, 16	; 0xd40000
   1f940:	strmi	r4, [r4], #-2332	; 0xfffff6e4
   1f944:			; <UNDEFINED> instruction: 0xf1044479
   1f948:			; <UNDEFINED> instruction: 0xf7e40008
   1f94c:			; <UNDEFINED> instruction: 0x4603e85e
   1f950:	vfmsvc.f16	s22, s5, s0	; <UNPREDICTABLE>
   1f954:	tstle	r5, r5, lsl #20
   1f958:	strtmi	fp, [r8], -r5, asr #19
   1f95c:	bmi	5cf144 <fputs@plt+0x5cb6e8>
   1f960:	cfstrscs	mvf4, [r0, #-488]	; 0xfffffe18
   1f964:	ldmdbmi	r5, {r0, r1, r3, r6, r7, ip, lr, pc}
   1f968:	ldrbtmi	r2, [r9], #-1
   1f96c:	stc	7, cr15, [ip, #908]!	; 0x38c
   1f970:	ldmdbmi	r3, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   1f974:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1f978:	stmda	r6, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f97c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
   1f980:	adcsle	r2, fp, r0, lsl #16
   1f984:	ldrbcc	pc, [pc, #79]!	; 1f9db <fputs@plt+0x1bf7f>	; <UNPREDICTABLE>
   1f988:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1f98c:	ldrmi	r6, [sp], -r7, ror #19
   1f990:	ldrtmi	r6, [r0], -r2, lsr #22
   1f994:	ldrtmi	r4, [sl], #-2316	; 0xfffff6f4
   1f998:			; <UNDEFINED> instruction: 0xf7e34479
   1f99c:			; <UNDEFINED> instruction: 0x4628ed96
   1f9a0:	svclt	0x0000bdf8
   1f9a4:	andeq	r9, r0, r0, asr #2
   1f9a8:	andeq	r9, r0, sl, lsr r1
   1f9ac:	andeq	r9, r0, lr, lsl r1
   1f9b0:	andeq	r9, r0, r2, asr #2
   1f9b4:	strheq	r9, [r0], -ip
   1f9b8:	andeq	r9, r0, ip, lsr #1
   1f9bc:	ldrdeq	r9, [r0], -r6
   1f9c0:	strheq	r9, [r0], -lr
   1f9c4:	andeq	r7, r0, sl, lsr sp
   1f9c8:	andeq	r5, r0, r8, ror #8
   1f9cc:	mvnsmi	lr, #737280	; 0xb4000
   1f9d0:	stmdbmi	r5, {r0, r2, r3, r9, sl, lr}^
   1f9d4:	andcs	r4, r4, #4, 12	; 0x400000
   1f9d8:	ldrbtmi	r3, [r9], #-12
   1f9dc:	svc	0x00eaf7e3
   1f9e0:	cmnle	r7, r0, lsl #16
   1f9e4:			; <UNDEFINED> instruction: 0xf1044941
   1f9e8:	ldrbtmi	r0, [r9], #-16
   1f9ec:	stmda	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f9f0:	cmple	pc, r0, lsl #16
   1f9f4:	ldmdbmi	lr!, {r0, r1, r2, r5, r6, r8, r9, fp, pc}
   1f9f8:	ldrbtmi	r1, [r9], #-2534	; 0xfffff61a
   1f9fc:			; <UNDEFINED> instruction: 0xf7e44630
   1fa00:	stmdacs	r0, {r2, fp, sp, lr, pc}
   1fa04:	ldmdbvs	r3!, {r1, r2, r4, r6, r8, ip, lr, pc}^
   1fa08:	svccc	0x0042f1b3
   1fa0c:	ldmibvs	r2!, {r1, r4, r6, r8, ip, lr, pc}
   1fa10:	vsubw.s8	q9, q0, d2
   1fa14:	addsmi	r0, sl, #67108864	; 0x4000000
   1fa18:	movwcs	sp, #36889	; 0x9019
   1fa1c:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   1fa20:			; <UNDEFINED> instruction: 0xd147429a
   1fa24:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
   1fa28:	ldmdbmi	r3!, {r0, r2, r3, r5, r7, r8, fp, ip, sp, pc}
   1fa2c:	strbeq	lr, [r7], #-2820	; 0xfffff4fc
   1fa30:	andeq	pc, r8, r4, lsl #2
   1fa34:			; <UNDEFINED> instruction: 0xf7e34479
   1fa38:	strmi	lr, [r3], -r8, ror #31
   1fa3c:	teqle	r9, r0, lsl #16
   1fa40:	bcs	bf4d0 <fputs@plt+0xbba74>
   1fa44:	bllt	593f24 <fputs@plt+0x5904c8>
   1fa48:	pop	{r3, r5, r9, sl, lr}
   1fa4c:	bmi	b00a34 <fputs@plt+0xafcfd8>
   1fa50:	cfstrscs	mvf4, [r0, #-488]	; 0xfffffe18
   1fa54:	stmdbmi	sl!, {r0, r3, r5, r6, r7, ip, lr, pc}
   1fa58:	ldrbtmi	r2, [r9], #-1
   1fa5c:	ldc	7, cr15, [r4, #-908]!	; 0xfffffc74
   1fa60:	movwcs	r6, #10674	; 0x29b2
   1fa64:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   1fa68:	mlale	r6, sl, r2, r4
   1fa6c:			; <UNDEFINED> instruction: 0xf5b28b62
   1fa70:	andsle	r6, r8, #128, 30	; 0x200
   1fa74:	andcs	r4, r1, r3, lsr #18
   1fa78:			; <UNDEFINED> instruction: 0xf7e34479
   1fa7c:	stmdbmi	r2!, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
   1fa80:	blhi	ff8a7a8c <fputs@plt+0xff8a4030>
   1fa84:			; <UNDEFINED> instruction: 0xf7e34479
   1fa88:	blhi	1a1af10 <fputs@plt+0x1a174b4>
   1fa8c:	stmibvs	r6!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   1fa90:	blvs	8b130c <fputs@plt+0x8ad8b0>
   1fa94:	ldmdbmi	sp, {r0, sp}
   1fa98:	ldrbtmi	r4, [r9], #-1074	; 0xfffffbce
   1fa9c:	ldc	7, cr15, [r4, #-908]	; 0xfffffc74
   1faa0:	pop	{r3, r5, r9, sl, lr}
   1faa4:	ldmdbmi	sl, {r3, r4, r5, r6, r7, r8, r9, pc}
   1faa8:	mulcs	r1, r2, sl
   1faac:			; <UNDEFINED> instruction: 0xf7e34479
   1fab0:	strb	lr, [r4, ip, lsl #26]!
   1fab4:	ldrbcc	pc, [pc, #79]!	; 1fb0b <fputs@plt+0x1c0af>	; <UNPREDICTABLE>
   1fab8:	stclhi	7, cr14, [r2], #-792	; 0xfffffce8
   1fabc:	stchi	0, cr2, [r3], #-4
   1fac0:			; <UNDEFINED> instruction: 0x801af8b4
   1fac4:	blx	fe8b1f1a <fputs@plt+0xfe8ae4be>
   1fac8:	ldrbtmi	r2, [r9], #-771	; 0xfffffcfd
   1facc:	strvs	pc, [r8, -r2, lsr #23]
   1fad0:	sbcvs	pc, r1, #402653187	; 0x18000003
   1fad4:	strvc	pc, [r3, -r8, lsl #22]
   1fad8:	b	10dfecc <fputs@plt+0x10dc470>
   1fadc:	b	10bc83c <fputs@plt+0x10b8de0>
   1fae0:			; <UNDEFINED> instruction: 0xf7e30283
   1fae4:			; <UNDEFINED> instruction: 0xe7c1ecf2
   1fae8:	muleq	r0, lr, r0
   1faec:	muleq	r0, r6, r0
   1faf0:	andeq	r9, r0, sl, asr r0
   1faf4:	andeq	r9, r0, r6, asr #32
   1faf8:	andeq	r8, r0, ip, asr #31
   1fafc:	andeq	r9, r0, ip
   1fb00:	andeq	r9, r0, lr, lsr #32
   1fb04:	andeq	r9, r0, r8, asr #32
   1fb08:	andeq	r9, r0, r0, asr r0
   1fb0c:	andeq	r5, r0, r6, ror #6
   1fb10:	andeq	r9, r0, r0
   1fb14:	andeq	r8, r0, lr, asr #31
   1fb18:	ldrlt	r4, [r0, #-2840]	; 0xfffff4e8
   1fb1c:			; <UNDEFINED> instruction: 0x460c447b
   1fb20:	ldmiblt	sl!, {r1, r3, r4, fp, sp, lr}^
   1fb24:	andcs	r6, r2, r9, asr r8
   1fb28:	vsubl.s8	q9, d0, d9
   1fb2c:	vaddl.s8	q8, d0, d1
   1fb30:	addsmi	r0, r1, #268435456	; 0x10000000
   1fb34:	addmi	fp, r1, #24, 30	; 0x60
   1fb38:			; <UNDEFINED> instruction: 0xf04f4811
   1fb3c:	svclt	0x000c01ff
   1fb40:	vst2.32	{d22-d23}, [pc :64], fp
   1fb44:	ldrbtmi	r6, [r8], #-528	; 0xfffffdf0
   1fb48:	blhi	16cf770 <fputs@plt+0x16cbd14>
   1fb4c:	movwpl	pc, #50255	; 0xc44f	; <UNPREDICTABLE>
   1fb50:	svclt	0x000460a0
   1fb54:			; <UNDEFINED> instruction: 0xf5020052
   1fb58:	rsbvs	r7, r2, r0, asr #4
   1fb5c:	svc	0x006cf7e3
   1fb60:	ldclt	0, cr2, [r0, #-128]	; 0xffffff80
   1fb64:	vst2.8	{d20-d21}, [pc], r7
   1fb68:	subvs	r7, sl, r0, lsl #4
   1fb6c:	ldrbtmi	r2, [r8], #-511	; 0xfffffe01
   1fb70:			; <UNDEFINED> instruction: 0xf7e360a0
   1fb74:	andcs	lr, r0, lr, ror #25
   1fb78:	svclt	0x0000bd10
   1fb7c:	andseq	r4, fp, r0, lsr sl
   1fb80:	andseq	r4, fp, r2, lsl sl
   1fb84:	andseq	r4, fp, sl, ror #19
   1fb88:	push	{r1, r3, r5, r6, r9, fp, lr}
   1fb8c:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   1fb90:	ldrsbthi	pc, [r8], -r3	; <UNPREDICTABLE>
   1fb94:	ldmdavs	r3, {r2, r9, sl, lr}
   1fb98:	ldmib	r1, {r0, r1, r2, r7, ip, sp, pc}^
   1fb9c:	stmib	sp, {r2, r3, r8}^
   1fba0:	blcs	1ffb0 <fputs@plt+0x1c554>
   1fba4:	adchi	pc, r2, r0, asr #32
   1fba8:	movwcs	r6, #10325	; 0x2855
   1fbac:	vaddw.s8	q9, q0, d9
   1fbb0:	vsubw.s8	q8, q0, d1
   1fbb4:	addmi	r0, sp, #1073741824	; 0x40000000
   1fbb8:	addsmi	fp, sp, #24, 30	; 0x60
   1fbbc:	movwcs	fp, #7948	; 0x1f0c
   1fbc0:	mrsle	r2, (UNDEF: 121)
   1fbc4:	ldrdge	pc, [r8], -r2
   1fbc8:	blvc	5cfe0 <fputs@plt+0x59584>
   1fbcc:	addcs	r4, r0, #168820736	; 0xa100000
   1fbd0:	ldrbmi	r4, [r1], -r8, asr #12
   1fbd4:			; <UNDEFINED> instruction: 0xf7e34491
   1fbd8:	strbmi	lr, [fp, #3410]	; 0xd52
   1fbdc:			; <UNDEFINED> instruction: 0xf8bad1f7
   1fbe0:	movwcs	r2, #26
   1fbe4:			; <UNDEFINED> instruction: 0xbc02e9dd
   1fbe8:	bl	6e5e8c <fputs@plt+0x6e2430>
   1fbec:			; <UNDEFINED> instruction: 0xf14c0b02
   1fbf0:			; <UNDEFINED> instruction: 0xf11b0c00
   1fbf4:			; <UNDEFINED> instruction: 0xf14c30ff
   1fbf8:			; <UNDEFINED> instruction: 0xf00231ff
   1fbfc:	stmdbmi	lr, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
   1fc00:	ldrbtmi	r2, [r9], #-520	; 0xfffffdf8
   1fc04:	ldrtmi	r4, [r8], -r1, lsl #13
   1fc08:	ldc	7, cr15, [lr], #-908	; 0xfffffc74
   1fc0c:			; <UNDEFINED> instruction: 0x201af8ba
   1fc10:			; <UNDEFINED> instruction: 0xf8c74643
   1fc14:			; <UNDEFINED> instruction: 0xf8c79010
   1fc18:			; <UNDEFINED> instruction: 0xf04f9020
   1fc1c:	ldmib	sp, {r1, r6, r8, ip, sp}^
   1fc20:	subseq	r8, r2, r2, lsl #18
   1fc24:			; <UNDEFINED> instruction: 0x61bd18a0
   1fc28:	strcs	r6, [r2, #-377]	; 0xfffffe87
   1fc2c:	rscsvs	r2, sp, r1, lsl #2
   1fc30:	rsbsvs	r6, r9, #185	; 0xb9
   1fc34:	mvnsvs	r4, r1, asr #12
   1fc38:	andls	r9, r5, r0, lsl #10
   1fc3c:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
   1fc40:			; <UNDEFINED> instruction: 0x301af8ba
   1fc44:	tsteq	pc, pc, rrx	; <UNPREDICTABLE>
   1fc48:	bl	fe885c64 <fputs@plt+0xfe882208>
   1fc4c:	strbmi	r0, [r1], #-323	; 0xfffffebd
   1fc50:	pop	{r0, r1, r2, ip, sp, pc}
   1fc54:	ssub8	r4, r1, r0
   1fc58:	vsubl.s8	q9, d0, d7
   1fc5c:	addsmi	r0, r5, #268435456	; 0x10000000
   1fc60:	andcs	sp, r5, #100	; 0x64
   1fc64:	andeq	pc, r1, #192, 4
   1fc68:			; <UNDEFINED> instruction: 0xd05c4295
   1fc6c:	vsubl.s8	q9, d0, d8
   1fc70:	addsmi	r0, r5, #268435456	; 0x10000000
   1fc74:	blmi	c94080 <fputs@plt+0xc90624>
   1fc78:	bmi	c70e6c <fputs@plt+0xc6d410>
   1fc7c:	strtmi	r2, [r0], -ip, lsl #2
   1fc80:	ldrbtmi	r2, [sl], #-1793	; 0xfffff8ff
   1fc84:	strbvs	pc, [r0, #1284]	; 0x504	; <UNPREDICTABLE>
   1fc88:	cdp	7, 7, cr15, cr6, cr3, {7}
   1fc8c:			; <UNDEFINED> instruction: 0xf44f4b2d
   1fc90:	stmdane	r0!, {r8, ip, sp, lr}^
   1fc94:			; <UNDEFINED> instruction: 0x6121447b
   1fc98:	andcs	r4, r8, #704512	; 0xac000
   1fc9c:	ldrdls	pc, [r4], -r3
   1fca0:	ldrbtmi	r6, [r9], #-231	; 0xffffff19
   1fca4:	bl	ffc5dc38 <fputs@plt+0xffc5a1dc>
   1fca8:			; <UNDEFINED> instruction: 0xf8c44643
   1fcac:	vst1.8	{d25-d28}, [pc :64], r8
   1fcb0:	ldmib	sp, {r6, r7, r9, sp, lr}^
   1fcb4:	strtmi	r8, [r8], -r2, lsl #18
   1fcb8:	andvc	pc, r8, #196, 16	; 0xc40000
   1fcbc:	mcrrcc	0, 4, pc, r2, cr15	; <UNPREDICTABLE>
   1fcc0:	andcs	pc, ip, #196, 16	; 0xc40000
   1fcc4:	strbmi	r2, [r1], -r5, lsl #14
   1fcc8:	andshi	pc, r0, #196, 16	; 0xc40000
   1fccc:	eorhi	pc, r0, #196, 16	; 0xc40000
   1fcd0:	andscs	pc, ip, #196, 16	; 0xc40000
   1fcd4:	andsgt	pc, r4, #196, 16	; 0xc40000
   1fcd8:			; <UNDEFINED> instruction: 0xf7ff9700
   1fcdc:			; <UNDEFINED> instruction: 0xf5a8fd49
   1fce0:	strtmi	r6, [r8], -r4, asr #3
   1fce4:	pop	{r0, r1, r2, ip, sp, pc}
   1fce8:	strb	r4, [r7, #4080]	; 0xff0
   1fcec:			; <UNDEFINED> instruction: 0xf1049a02
   1fcf0:			; <UNDEFINED> instruction: 0xf04f0308
   1fcf4:			; <UNDEFINED> instruction: 0xf8c431ff
   1fcf8:			; <UNDEFINED> instruction: 0xf5a28028
   1fcfc:	rscvs	r7, r1, #0, 12
   1fd00:	tstcs	r0, r8, lsl r6
   1fd04:	vhadd.s8	q11, <illegal reg q0.5>, q11
   1fd08:			; <UNDEFINED> instruction: 0xf6c56288
   1fd0c:	eorvs	r0, r2, r8, lsl #5
   1fd10:			; <UNDEFINED> instruction: 0xf7e32220
   1fd14:	stmdbmi	sp, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
   1fd18:	ldrbtmi	r2, [r9], #-544	; 0xfffffde0
   1fd1c:	pop	{r0, r1, r2, ip, sp, pc}
   1fd20:			; <UNDEFINED> instruction: 0xf7e34ff0
   1fd24:	blmi	2cebe8 <fputs@plt+0x2cb18c>
   1fd28:			; <UNDEFINED> instruction: 0xe7a6447b
   1fd2c:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   1fd30:	svclt	0x0000e7a3
   1fd34:			; <UNDEFINED> instruction: 0x001b49be
   1fd38:	andeq	r8, r0, r2, asr lr
   1fd3c:			; <UNDEFINED> instruction: 0x00008dbc
   1fd40:	andeq	r9, r0, lr, lsr #17
   1fd44:			; <UNDEFINED> instruction: 0x001b48b8
   1fd48:			; <UNDEFINED> instruction: 0x00008db2
   1fd4c:	andeq	fp, r1, r6, lsr #29
   1fd50:	andeq	r8, r0, r0, lsl #26
   1fd54:	strdeq	r8, [r0], -r2
   1fd58:	vadd.i8	d22, d1, d2
   1fd5c:			; <UNDEFINED> instruction: 0xf6c56388
   1fd60:	addsmi	r0, sl, #136, 6	; 0x20000002
   1fd64:			; <UNDEFINED> instruction: 0x4604b510
   1fd68:	ldmdami	r0, {r0, r1, r4, ip, lr, pc}
   1fd6c:			; <UNDEFINED> instruction: 0xf7e34478
   1fd70:	stmdbmi	pc, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1fd74:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1fd78:	cdp	7, 4, cr15, cr6, cr3, {7}
   1fd7c:	strtmi	fp, [r0], -r0, lsr #18
   1fd80:	pop	{r0, r8, sp}
   1fd84:			; <UNDEFINED> instruction: 0xe6214010
   1fd88:	tstcs	r1, r0, lsr #12
   1fd8c:			; <UNDEFINED> instruction: 0x4010e8bd
   1fd90:	stmdami	r8, {r1, r5, r7, r8, sl, sp, lr, pc}
   1fd94:			; <UNDEFINED> instruction: 0xf7e34478
   1fd98:	stmdbmi	r7, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1fd9c:	andcs	r6, r1, r2, lsr #21
   1fda0:			; <UNDEFINED> instruction: 0x4010e8bd
   1fda4:			; <UNDEFINED> instruction: 0xf7e34479
   1fda8:	svclt	0x0000bb8d
   1fdac:	muleq	r0, ip, sp
   1fdb0:	andeq	r8, r0, r2, asr #27
   1fdb4:	andeq	r8, r0, r4, asr sp
   1fdb8:	andeq	r5, r0, ip, asr r0
   1fdbc:	vadd.i8	d22, d1, d2
   1fdc0:			; <UNDEFINED> instruction: 0xf6c56388
   1fdc4:	addsmi	r0, sl, #136, 6	; 0x20000002
   1fdc8:	stmdbmi	r9, {r4, ip, lr, pc}
   1fdcc:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   1fdd0:			; <UNDEFINED> instruction: 0xf7e34604
   1fdd4:	stmdblt	r0!, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
   1fdd8:	strtmi	r4, [r0], -r1, lsl #12
   1fddc:			; <UNDEFINED> instruction: 0x4010e8bd
   1fde0:			; <UNDEFINED> instruction: 0x4620e5f4
   1fde4:	pop	{r8, sp}
   1fde8:	ldrb	r4, [r5, #-16]!
   1fdec:	ldrbmi	r2, [r0, -r0]!
   1fdf0:	andeq	r8, r0, sl, ror #26
   1fdf4:	svcmi	0x00f8e92d
   1fdf8:	svcmi	0x00c76b83
   1fdfc:	blcs	31000 <fputs@plt+0x2d5a4>
   1fe00:	cmphi	lr, r0	; <UNPREDICTABLE>
   1fe04:	stmdacs	r0, {sl, fp, sp, lr}
   1fe08:	cmnhi	r9, r0	; <UNPREDICTABLE>
   1fe0c:	ldcl	7, cr15, [sl], #908	; 0x38c
   1fe10:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1fe14:	sbchi	pc, lr, r0
   1fe18:	movwhi	pc, #2271	; 0x8df	; <UNPREDICTABLE>
   1fe1c:	pkhbtmi	r2, r1, r3, lsl #8
   1fe20:	streq	pc, [r0], #704	; 0x2c0
   1fe24:	strd	r4, [r1], -r8
   1fe28:	stmdbeq	r1, {r0, r2, r8, ip, sp, lr, pc}
   1fe2c:			; <UNDEFINED> instruction: 0x4648213b
   1fe30:	bl	175ddc4 <fputs@plt+0x175a368>
   1fe34:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1fe38:	adcshi	pc, r4, r0
   1fe3c:	teqcs	sp, r0, lsl #6
   1fe40:	strbmi	r7, [r8], -r3
   1fe44:	bl	14dddd8 <fputs@plt+0x14da37c>
   1fe48:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1fe4c:	ldrbmi	sp, [sl], ip, ror #1
   1fe50:			; <UNDEFINED> instruction: 0xf80a2300
   1fe54:			; <UNDEFINED> instruction: 0xf8993b01
   1fe58:	blcc	26be60 <fputs@plt+0x268404>
   1fe5c:	blcs	60c9d0 <fputs@plt+0x608f74>
   1fe60:	blx	955e98 <fputs@plt+0x95243c>
   1fe64:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
   1fe68:			; <UNDEFINED> instruction: 0xf819d508
   1fe6c:	blcc	26fa78 <fputs@plt+0x26c01c>
   1fe70:	blcs	60c9e4 <fputs@plt+0x608f88>
   1fe74:	vpmax.s8	d15, d3, d20
   1fe78:	sbchi	pc, r3, r0, asr #4
   1fe7c:			; <UNDEFINED> instruction: 0xf7e34648
   1fe80:	stmdacc	r1, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   1fe84:	andeq	lr, r0, r9, lsl fp
   1fe88:	strmi	sp, [r2], -r9, lsl #4
   1fe8c:	bcc	716d4 <fputs@plt+0x6dc78>
   1fe90:	blcc	27dea4 <fputs@plt+0x27a448>
   1fe94:	blcs	60ca08 <fputs@plt+0x608fac>
   1fe98:			; <UNDEFINED> instruction: 0xf103fa24
   1fe9c:	stmdavc	r3, {r0, r4, r5, r6, r8, fp, ip, lr, pc}^
   1fea0:	sbcslt	r3, fp, #9216	; 0x2400
   1fea4:	ldmdble	r2!, {r0, r1, r2, r4, r8, r9, fp, sp}^
   1fea8:	mulcc	r1, fp, r8
   1feac:	sbcslt	r3, fp, #9216	; 0x2400
   1feb0:	stmdale	fp, {r0, r1, r2, r4, r8, r9, fp, sp}
   1feb4:	vpmax.u8	d15, d3, d20
   1feb8:	strle	r0, [r7, #-2011]	; 0xfffff825
   1febc:	svccc	0x0001f81a
   1fec0:	sbcslt	r3, fp, #9216	; 0x2400
   1fec4:	blx	92ab28 <fputs@plt+0x9270cc>
   1fec8:	stmdble	r8!, {r0, r1, r9, ip, sp, lr, pc}^
   1fecc:			; <UNDEFINED> instruction: 0xf7e34650
   1fed0:	stmdacc	r1, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1fed4:	andeq	lr, r0, sl, lsl fp
   1fed8:	strmi	sp, [r3], -r9, lsl #4
   1fedc:	blcc	71744 <fputs@plt+0x6dce8>
   1fee0:	bcc	27def0 <fputs@plt+0x27a494>
   1fee4:	bcs	60ca34 <fputs@plt+0x608fd8>
   1fee8:			; <UNDEFINED> instruction: 0xf102fa24
   1feec:	stmdavc	r2, {r2, r3, r4, r5, r8, fp, ip, lr, pc}^
   1fef0:	sbcslt	r3, r2, #36864	; 0x9000
   1fef4:	ldmdble	ip!, {r0, r1, r2, r4, r9, fp, sp}
   1fef8:	strbmi	r4, [r8], -r1, asr #12
   1fefc:	stc	7, cr15, [r4, #908]	; 0x38c
   1ff00:	blmi	fe20e368 <fputs@plt+0xfe20a90c>
   1ff04:			; <UNDEFINED> instruction: 0xf8c3447b
   1ff08:	stmibmi	r6, {sp, pc}
   1ff0c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   1ff10:	ldcl	7, cr15, [sl, #-908]!	; 0xfffffc74
   1ff14:	blmi	fe14e37c <fputs@plt+0xfe14a920>
   1ff18:			; <UNDEFINED> instruction: 0xf8c3447b
   1ff1c:			; <UNDEFINED> instruction: 0xf899a004
   1ff20:	blcs	1b2bf28 <fputs@plt+0x1b284cc>
   1ff24:			; <UNDEFINED> instruction: 0xf899d10a
   1ff28:	blcs	1aebf34 <fputs@plt+0x1ae84d8>
   1ff2c:			; <UNDEFINED> instruction: 0xf899d106
   1ff30:	ldmdblt	fp, {r1, ip, sp}
   1ff34:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
   1ff38:	andge	pc, r8, r3, asr #17
   1ff3c:			; <UNDEFINED> instruction: 0x4648497c
   1ff40:			; <UNDEFINED> instruction: 0xf7e34479
   1ff44:	tstlt	r8, r2, ror #26
   1ff48:			; <UNDEFINED> instruction: 0xf47f2d00
   1ff4c:	eors	sl, r1, sp, ror #30
   1ff50:			; <UNDEFINED> instruction: 0x46534a78
   1ff54:			; <UNDEFINED> instruction: 0x21204878
   1ff58:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1ff5c:	stc	7, cr15, [ip, #-908]	; 0xfffffc74
   1ff60:			; <UNDEFINED> instruction: 0xf47f2d00
   1ff64:	eor	sl, r5, r1, ror #30
   1ff68:	strble	r0, [r0, #1993]	; 0x7c9
   1ff6c:			; <UNDEFINED> instruction: 0x4618459a
   1ff70:	blx	956648 <fputs@plt+0x952bec>
   1ff74:	bicsmi	pc, r2, #536870912	; 0x20000000
   1ff78:	andeq	pc, r1, #18
   1ff7c:	subvc	fp, r2, r8, lsl #30
   1ff80:			; <UNDEFINED> instruction: 0x07c9e7ba
   1ff84:	strbmi	sp, [sl, #-1419]	; 0xfffffa75
   1ff88:			; <UNDEFINED> instruction: 0xf4bf4610
   1ff8c:	blx	94bd90 <fputs@plt+0x948334>
   1ff90:	bicsmi	pc, fp, #201326592	; 0xc000000
   1ff94:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   1ff98:	subvc	fp, r3, r8, lsl #30
   1ff9c:	ldrbeq	lr, [r0, r4, lsl #15]
   1ffa0:	ldr	sp, [r3, ip, lsl #9]
   1ffa4:			; <UNDEFINED> instruction: 0x4648213d
   1ffa8:	b	fe85df3c <fputs@plt+0xfe85a4e0>
   1ffac:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1ffb0:	svcge	0x004df47f
   1ffb4:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
   1ffb8:			; <UNDEFINED> instruction: 0xb113689b
   1ffbc:	blcs	c7e030 <fputs@plt+0xc7a5d4>
   1ffc0:	blmi	1814148 <fputs@plt+0x18106ec>
   1ffc4:	ldmdami	pc, {sl, sp}^	; <UNPREDICTABLE>
   1ffc8:	cfldrdmi	mvd4, [pc, #-492]	; 1fde4 <fputs@plt+0x1c388>
   1ffcc:			; <UNDEFINED> instruction: 0xf8d34478
   1ffd0:	ldrbtmi	r8, [sp], #-0
   1ffd4:			; <UNDEFINED> instruction: 0xf7e34641
   1ffd8:	cmplt	r8, r8, lsl sp
   1ffdc:	cfstrscs	mvf3, [r5], {1}
   1ffe0:			; <UNDEFINED> instruction: 0xf855d013
   1ffe4:			; <UNDEFINED> instruction: 0x46410034
   1ffe8:	stc	7, cr15, [lr, #-908]	; 0xfffffc74
   1ffec:	mvnsle	r2, r0, lsl #16
   1fff0:	bmi	15f2d50 <fputs@plt+0x15ef2f4>
   1fff4:	bl	f11e8 <fputs@plt+0xed78c>
   1fff8:	ldrbtmi	r0, [sl], #-1220	; 0xfffffb3c
   1fffc:	subsvs	r6, r4, r4, ror #16
   20000:	ldrbeq	lr, [r0, r6]
   20004:	svcge	0x0031f53f
   20008:	blmi	14d9cf0 <fputs@plt+0x14d6294>
   2000c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   20010:			; <UNDEFINED> instruction: 0xf04f4b51
   20014:	ldclmi	8, cr0, [r1, #-0]
   20018:	ldrbtmi	r4, [fp], #-2129	; 0xfffff7af
   2001c:			; <UNDEFINED> instruction: 0xf8d3447d
   20020:	ldrbtmi	r9, [r8], #-4
   20024:	and	r3, r1, r8, lsr #10
   20028:	eorseq	pc, r8, r5, asr r8	; <UNPREDICTABLE>
   2002c:			; <UNDEFINED> instruction: 0xf7e34649
   20030:	mvnlt	lr, ip, ror #25
   20034:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   20038:	svceq	0x0009f1b8
   2003c:			; <UNDEFINED> instruction: 0x4630d1f4
   20040:	b	ff4ddfd4 <fputs@plt+0xff4da578>
   20044:	suble	r2, r7, r0, lsl #24
   20048:	andcs	r2, r9, r2, lsl #6
   2004c:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   20050:	andeq	pc, r1, r0, asr #5
   20054:	svclt	0x00184284
   20058:	svclt	0x000c429c
   2005c:	andcs	r2, r0, r1
   20060:	blmi	1054478 <fputs@plt+0x1050a1c>
   20064:	ldrbtmi	r2, [fp], #-0
   20068:			; <UNDEFINED> instruction: 0xb1a3689b
   2006c:	svchi	0x00f8e8bd
   20070:	bmi	fb2d6c <fputs@plt+0xfaf310>
   20074:	bl	f1268 <fputs@plt+0xed80c>
   20078:	ldrbtmi	r0, [sl], #-2248	; 0xfffff738
   2007c:	ldrdcc	pc, [ip], -r8	; <UNPREDICTABLE>
   20080:	bfi	r6, r3, #1, #28
   20084:			; <UNDEFINED> instruction: 0x46304b3a
   20088:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   2008c:			; <UNDEFINED> instruction: 0xf7e3601a
   20090:	andcs	lr, r0, ip, lsr #21
   20094:	blmi	e1a044 <fputs@plt+0xe165e8>
   20098:	ldmdami	r7!, {r3, r5, r9, sp}
   2009c:	ldmpl	ip!, {r0, r8, sp}^
   200a0:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   200a4:	bl	fe15e038 <fputs@plt+0xfe15a5dc>
   200a8:	bmi	d72d80 <fputs@plt+0xd6f324>
   200ac:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   200b0:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
   200b4:			; <UNDEFINED> instruction: 0xf7e3681b
   200b8:			; <UNDEFINED> instruction: 0xf06febde
   200bc:	bfi	r0, r5, #0, #22
   200c0:	eorcs	r4, r1, #44, 22	; 0xb000
   200c4:	tstcs	r1, pc, lsr #16
   200c8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   200cc:			; <UNDEFINED> instruction: 0xf7e3681b
   200d0:			; <UNDEFINED> instruction: 0xf06feb70
   200d4:	bfi	r0, r5, #0, #10
   200d8:	eorcs	r4, r9, #38912	; 0x9800
   200dc:	tstcs	r1, sl, lsr #16
   200e0:	ldrbtmi	r5, [r8], #-2300	; 0xfffff704
   200e4:			; <UNDEFINED> instruction: 0xf7e36823
   200e8:	stmdami	r8!, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
   200ec:	eorcs	r6, r8, #2293760	; 0x230000
   200f0:	tstcs	r1, r8, ror r4
   200f4:	bl	175e088 <fputs@plt+0x175a62c>
   200f8:	andseq	pc, r5, pc, rrx
   200fc:	blmi	799fdc <fputs@plt+0x796580>
   20100:	stmdami	r3!, {r0, r1, r2, r3, r4, r9, sp}
   20104:	ldmpl	fp!, {r0, r8, sp}^
   20108:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   2010c:	bl	145e0a0 <fputs@plt+0x145a644>
   20110:	andseq	pc, r5, pc, rrx
   20114:	svclt	0x0000e7aa
   20118:	andeq	sl, r1, ip, ror pc
   2011c:	andeq	r8, r0, ip, ror #26
   20120:	ldrdeq	fp, [r1], -ip
   20124:	andeq	r8, r0, sl, lsl #25
   20128:	andeq	fp, r1, r8, asr #25
   2012c:	andeq	fp, r1, sl, lsr #25
   20130:	andeq	r8, r0, r4, ror #24
   20134:	ldrdeq	r9, [r0], -r8
   20138:	andeq	fp, r1, r6, ror #24
   2013c:	andeq	fp, r1, sl, lsr #24
   20140:	andeq	fp, r1, r8, lsl ip
   20144:	andeq	r5, r0, r4, lsl r2
   20148:	andeq	sl, r1, r6, lsr #24
   2014c:	andeq	sl, r1, r4, lsl #24
   20150:	andseq	r4, fp, r2, asr r5
   20154:	andseq	r4, fp, r0, asr #10
   20158:	andeq	fp, r1, r6, asr #23
   2015c:	ldrdeq	sl, [r1], -ip
   20160:	andeq	r8, r0, r2, lsr #22
   20164:	andseq	r4, fp, r6, ror #9
   20168:	andeq	sl, r1, r4, lsl #23
   2016c:			; <UNDEFINED> instruction: 0x001b44d2
   20170:	andseq	r4, fp, r2, asr #9
   20174:	andeq	r0, r0, ip, ror #4
   20178:	andeq	r8, r0, r4, ror #22
   2017c:	andeq	fp, r1, r2, lsr fp
   20180:	andeq	r8, r0, lr, ror fp
   20184:	andeq	r8, r0, r2, lsl #21
   20188:	andeq	r8, r0, sl, asr #21
   2018c:	andeq	r8, r0, r8, ror #21
   20190:	andeq	r8, r0, r8, ror #20
   20194:			; <UNDEFINED> instruction: 0x4606b570
   20198:	stmdb	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2019c:	bmi	3731d4 <fputs@plt+0x36f778>
   201a0:			; <UNDEFINED> instruction: 0x4623447c
   201a4:	stmdavs	r1!, {r2, r5, r7, fp, ip, lr}
   201a8:	ldrtmi	r4, [r0], -r5, lsl #12
   201ac:	mrrc	7, 14, pc, r6, cr3	; <UNPREDICTABLE>
   201b0:	tstcs	r0, r8, lsr #12
   201b4:			; <UNDEFINED> instruction: 0xf7e36824
   201b8:	bmi	21ad10 <fputs@plt+0x2172b4>
   201bc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   201c0:	strtmi	r4, [r0], -r3, lsl #12
   201c4:	bl	15de158 <fputs@plt+0x15da6fc>
   201c8:	rscscc	pc, pc, pc, asr #32
   201cc:	svclt	0x0000bd70
   201d0:	ldrdeq	sl, [r1], -r8
   201d4:	andeq	r0, r0, ip, ror #4
   201d8:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
   201dc:	mvnsmi	lr, #737280	; 0xb4000
   201e0:	bmi	eb1a40 <fputs@plt+0xeadfe4>
   201e4:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   201e8:			; <UNDEFINED> instruction: 0x46074b39
   201ec:			; <UNDEFINED> instruction: 0x4608447a
   201f0:			; <UNDEFINED> instruction: 0x212f460d
   201f4:			; <UNDEFINED> instruction: 0xf8df58d3
   201f8:	ldmdavs	fp, {r2, r3, r4, r6, r7, ip, pc}
   201fc:	ldrcc	pc, [r4], #-2253	; 0xfffff733
   20200:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20204:	ldmdb	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20208:	bllt	fe2315f4 <fputs@plt+0xfe22db98>
   2020c:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   20210:	vst1.8	{d20-d21}, [pc :256], r1
   20214:	eorsvs	r6, r0, r0, lsl #7
   20218:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2021c:	strmi	r9, [r4], -r2, lsl #10
   20220:	strbmi	r9, [r0], -r0, lsl #4
   20224:	strls	r2, [r1, -r1, lsl #4]
   20228:	b	fe85e1bc <fputs@plt+0xfe85a760>
   2022c:	strbmi	r4, [r0], -fp, lsr #18
   20230:			; <UNDEFINED> instruction: 0xf7e34479
   20234:			; <UNDEFINED> instruction: 0x4605ea30
   20238:	strbmi	fp, [r3], -r8, lsl #7
   2023c:	strtmi	r4, [r1], -r2, lsr #12
   20240:	bl	45e1d4 <fputs@plt+0x45a778>
   20244:	movwlt	r4, #1543	; 0x607
   20248:			; <UNDEFINED> instruction: 0xf7e34628
   2024c:	strtmi	lr, [r0], -r4, lsr #18
   20250:	bmi	8f8334 <fputs@plt+0x8f48d8>
   20254:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   20258:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2025c:	ldrcc	pc, [r4], #-2269	; 0xfffff723
   20260:			; <UNDEFINED> instruction: 0xf04f405a
   20264:			; <UNDEFINED> instruction: 0xd12f0300
   20268:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
   2026c:	mvnshi	lr, #12386304	; 0xbd0000
   20270:			; <UNDEFINED> instruction: 0x462b481c
   20274:	tstcs	r1, ip, lsl sl
   20278:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   2027c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   20280:	b	ffe5e214 <fputs@plt+0xffe5a7b8>
   20284:	andeq	pc, ip, pc, rrx
   20288:	ldmdami	r8, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2028c:			; <UNDEFINED> instruction: 0xf7ff4478
   20290:	strtmi	pc, [r8], -r1, lsl #31
   20294:	ldm	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20298:	subeq	pc, r6, pc, rrx
   2029c:	blmi	49a208 <fputs@plt+0x4967ac>
   202a0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   202a4:			; <UNDEFINED> instruction: 0xf7e3681c
   202a8:	stmdavs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   202ac:	stm	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   202b0:	tstcs	r1, r3, asr #12
   202b4:	andls	r4, r0, #2097152	; 0x200000
   202b8:	strtmi	r4, [r0], -sp, lsl #20
   202bc:			; <UNDEFINED> instruction: 0xf7e3447a
   202c0:			; <UNDEFINED> instruction: 0xf06feada
   202c4:	strb	r0, [r4, r1]
   202c8:	b	ff05e25c <fputs@plt+0xff05a800>
   202cc:	andeq	sl, r1, ip, lsl #23
   202d0:	andeq	r0, r0, r4, ror #4
   202d4:	andeq	sl, r1, r0, ror fp
   202d8:	andeq	r8, r0, sl, lsl #30
   202dc:	andeq	r7, r0, r8, ror #28
   202e0:	andeq	sl, r1, r2, lsr #22
   202e4:	andeq	r0, r0, ip, ror #4
   202e8:	andeq	r8, r0, r0, lsl #29
   202ec:	ldrdeq	r8, [r0], -r0
   202f0:	andeq	r8, r0, r4, ror lr
   202f4:	svcmi	0x00f0e92d
   202f8:	ldrmi	fp, [sp], -r7, lsl #1
   202fc:	smlabteq	r3, sp, r9, lr
   20300:	svcls	0x00109205
   20304:	b	de298 <fputs@plt+0xda83c>
   20308:	ldreq	pc, [pc], #-263	; 20310 <fputs@plt+0x1c8b4>
   2030c:			; <UNDEFINED> instruction: 0x0727ea37
   20310:	strtmi	fp, [r7], -r8, lsr #30
   20314:	ldrbtmi	r4, [ip], #-3145	; 0xfffff3b7
   20318:			; <UNDEFINED> instruction: 0xf7e34606
   2031c:			; <UNDEFINED> instruction: 0x4682e9f8
   20320:	ldmib	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20324:			; <UNDEFINED> instruction: 0xf7e34683
   20328:			; <UNDEFINED> instruction: 0xf1bae9f2
   2032c:	svclt	0x00180f00
   20330:	subsle	r2, lr, r0, lsl #28
   20334:	svclt	0x00182800
   20338:	svceq	0x0000f1bb
   2033c:	subsle	r4, r8, r0, lsl #13
   20340:	b	85e2d4 <fputs@plt+0x85a878>
   20344:	stmdacs	r0, {r0, r7, r9, sl, lr}
   20348:	cmnne	pc, pc, asr r0	; <UNPREDICTABLE>
   2034c:	ldrbmi	r2, [r0], -r2, lsl #2
   20350:	vpmax.u8	d15, d1, d7
   20354:	ldrmi	r9, [pc], -r2, lsl #6
   20358:	stmia	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2035c:	ldrbmi	r2, [r8], -r0, lsr #2
   20360:	stmia	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20364:	ldrbmi	r4, [sl], -fp, asr #12
   20368:			; <UNDEFINED> instruction: 0x46404651
   2036c:	bl	ede300 <fputs@plt+0xeda8a4>
   20370:			; <UNDEFINED> instruction: 0xf7e34638
   20374:			; <UNDEFINED> instruction: 0x4607ea54
   20378:	subsle	r2, r2, r0, lsl #16
   2037c:	svcne	0x001c9b02
   20380:	andsle	r1, r6, #4, 18	; 0x10000
   20384:	strmi	r4, [r1], pc, asr #12
   20388:	strtmi	r4, [sl], -r3, asr #12
   2038c:	andcs	r4, r0, r1, lsr r6
   20390:			; <UNDEFINED> instruction: 0xf7e39700
   20394:	ldrtmi	lr, [r0], -r6, lsl #16
   20398:	ldm	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2039c:	strtmi	r2, [r9], -r0, lsr #4
   203a0:			; <UNDEFINED> instruction: 0xf844ba00
   203a4:	strtmi	r0, [r8], -r4, lsl #18
   203a8:	b	9de33c <fputs@plt+0x9da8e0>
   203ac:	stmible	fp!, {r0, r5, r7, r8, sl, lr}^
   203b0:	blls	b1cf4 <fputs@plt+0xae298>
   203b4:	andne	lr, r4, #3620864	; 0x374000
   203b8:	movwls	r9, #2051	; 0x803
   203bc:			; <UNDEFINED> instruction: 0xf7fd463b
   203c0:			; <UNDEFINED> instruction: 0x4605ffb5
   203c4:			; <UNDEFINED> instruction: 0xf7e34638
   203c8:			; <UNDEFINED> instruction: 0x4630e910
   203cc:	bl	105e360 <fputs@plt+0x105a904>
   203d0:			; <UNDEFINED> instruction: 0xf7e34650
   203d4:			; <UNDEFINED> instruction: 0x4658eb3e
   203d8:	bl	ede36c <fputs@plt+0xeda910>
   203dc:			; <UNDEFINED> instruction: 0xf7e34640
   203e0:	vstrcs	d14, [r0, #-224]	; 0xffffff20
   203e4:			; <UNDEFINED> instruction: 0xf06fbf18
   203e8:	strtmi	r0, [r8], -r2, lsl #10
   203ec:	pop	{r0, r1, r2, ip, sp, pc}
   203f0:	blmi	5043b8 <fputs@plt+0x50095c>
   203f4:	ldmdami	r3, {r0, r1, r2, r4, r9, sp}
   203f8:			; <UNDEFINED> instruction: 0xf06f2101
   203fc:	stmiapl	r3!, {r0, r1, r3, r8, sl}^
   20400:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   20404:	ldmib	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20408:	blmi	39a3cc <fputs@plt+0x396970>
   2040c:	stmdami	lr, {r0, r1, r2, r3, r4, r9, sp}
   20410:			; <UNDEFINED> instruction: 0xf06f2101
   20414:	stmiapl	r3!, {r0, r1, r3, r8, sl}^
   20418:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   2041c:	stmib	r8, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20420:	stmdami	r7, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20424:	bmi	268830 <fputs@plt+0x264dd4>
   20428:	streq	pc, [fp, #-111]	; 0xffffff91
   2042c:	stmdapl	r0!, {r1, r8, r9, fp, ip, pc}
   20430:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   20434:	b	7de3c8 <fputs@plt+0x7da96c>
   20438:	svclt	0x0000e7d7
   2043c:	andeq	sl, r1, r2, ror #20
   20440:	andeq	r0, r0, ip, ror #4
   20444:	andeq	r8, r0, r8, ror sp
   20448:	andeq	r8, r0, r8, ror sp
   2044c:	andeq	r2, r0, r4, lsr #10
   20450:	addlt	fp, r2, r0, ror r5
   20454:	cfmsub32mi	mvax0, mvfx4, mvfx14, mvfx13
   20458:			; <UNDEFINED> instruction: 0xf7e39001
   2045c:	stmdals	r1, {r6, r8, fp, sp, lr, pc}
   20460:			; <UNDEFINED> instruction: 0xf7e3447e
   20464:	teqlt	r8, #96, 20	; 0x60000
   20468:			; <UNDEFINED> instruction: 0xf7e34604
   2046c:	teqlt	r8, lr, lsr #20
   20470:			; <UNDEFINED> instruction: 0xf7e34620
   20474:	orrslt	lr, r0, r6, lsl r9
   20478:	eorvs	r2, ip, r0
   2047c:	ldcllt	0, cr11, [r0, #-8]!
   20480:	andscs	r4, fp, #20, 22	; 0x5000
   20484:	tstcs	r1, r4, lsl r8
   20488:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
   2048c:			; <UNDEFINED> instruction: 0xf7e3681b
   20490:			; <UNDEFINED> instruction: 0x4620e990
   20494:	ldmib	r8, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20498:	rscscc	pc, pc, pc, asr #32
   2049c:	blmi	39a45c <fputs@plt+0x396a00>
   204a0:	stmdami	lr, {r0, r1, r2, r5, r9, sp}
   204a4:	ldmpl	r3!, {r0, r8, sp}^
   204a8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   204ac:	stmib	r0, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   204b0:			; <UNDEFINED> instruction: 0xf7e34620
   204b4:	strb	lr, [ip, r4, lsl #19]!
   204b8:	andscs	r4, r7, #6144	; 0x1800
   204bc:	tstcs	r1, r8, lsl #16
   204c0:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
   204c4:			; <UNDEFINED> instruction: 0xf7e3681b
   204c8:			; <UNDEFINED> instruction: 0xf04fe974
   204cc:			; <UNDEFINED> instruction: 0xe7d530ff
   204d0:	andeq	sl, r1, r8, lsl r9
   204d4:	andeq	r0, r0, ip, ror #4
   204d8:	andeq	r8, r0, lr, lsr sp
   204dc:	andeq	r8, r0, ip, lsr sp
   204e0:	andeq	r8, r0, lr, ror #25
   204e4:	mvnsmi	lr, sp, lsr #18
   204e8:	bmi	1271d44 <fputs@plt+0x126e2e8>
   204ec:	blmi	1271d6c <fputs@plt+0x126e310>
   204f0:	cfstr32vs	mvfx15, [r3, #692]	; 0x2b4
   204f4:			; <UNDEFINED> instruction: 0x4604447a
   204f8:	strmi	r4, [r8], r8, lsr #12
   204fc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   20500:	ldrcc	pc, [r4], #-2253	; 0xfffff733
   20504:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20508:	eorsvs	r2, r3, r0, lsl #6
   2050c:	svc	0x004ef7e2
   20510:	ldrbtmi	r4, [fp], #-2881	; 0xfffff4bf
   20514:	rsble	r2, ip, r0, lsl #16
   20518:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
   2051c:	b	1d5e4b0 <fputs@plt+0x1d5aa54>
   20520:			; <UNDEFINED> instruction: 0x2c00b9a8
   20524:	ldmdbmi	lr!, {r0, r1, r4, r6, ip, lr, pc}
   20528:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2052c:	ldmdb	r0!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20530:	suble	r2, r9, r0, lsl #16
   20534:	svcge	0x00054a3b
   20538:	orrvs	pc, r0, #1325400064	; 0x4f000000
   2053c:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   20540:	ldrtmi	r9, [r8], -r0, lsl #4
   20544:	andcs	r4, r1, #26214400	; 0x1900000
   20548:	ldmdb	r0, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2054c:	cmnlt	r4, #13
   20550:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   20554:			; <UNDEFINED> instruction: 0xf44faf05
   20558:	andls	r6, r0, #128, 6
   2055c:			; <UNDEFINED> instruction: 0x46384619
   20560:	stmib	sp, {r0, r9, sp}^
   20564:			; <UNDEFINED> instruction: 0xf7e34801
   20568:	movwcs	lr, #2306	; 0x902
   2056c:			; <UNDEFINED> instruction: 0x46284639
   20570:			; <UNDEFINED> instruction: 0xf7e3461a
   20574:			; <UNDEFINED> instruction: 0x4604e832
   20578:			; <UNDEFINED> instruction: 0xf7e3b308
   2057c:			; <UNDEFINED> instruction: 0x4605ea16
   20580:	strtmi	fp, [r0], -r8, ror #6
   20584:	ldmib	sl, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20588:	eorsvs	r2, r5, r0
   2058c:	blmi	872e30 <fputs@plt+0x86f3d4>
   20590:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20594:			; <UNDEFINED> instruction: 0xf8dd681a
   20598:	subsmi	r3, sl, r4, lsl r4
   2059c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   205a0:			; <UNDEFINED> instruction: 0xf50dd133
   205a4:	pop	{r0, r1, r7, r8, sl, fp, sp, lr}
   205a8:	svcge	0x000581f0
   205ac:	strbmi	r4, [r3], -r0, lsr #20
   205b0:	orrvs	pc, r0, pc, asr #8
   205b4:			; <UNDEFINED> instruction: 0x4638447a
   205b8:	ldmib	lr, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   205bc:	ldmdami	sp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   205c0:			; <UNDEFINED> instruction: 0xf7ff4478
   205c4:	strb	pc, [r1, r7, ror #27]!	; <UNPREDICTABLE>
   205c8:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
   205cc:	bmi	71a4dc <fputs@plt+0x716a80>
   205d0:			; <UNDEFINED> instruction: 0xf44faf05
   205d4:			; <UNDEFINED> instruction: 0xf8cd6380
   205d8:	ldrbtmi	r8, [sl], #-4
   205dc:	ldmdami	r8, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
   205e0:			; <UNDEFINED> instruction: 0xf7ff4478
   205e4:			; <UNDEFINED> instruction: 0x4620fdd7
   205e8:	stmib	r8!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   205ec:	andseq	pc, r5, pc, rrx
   205f0:	ldcmi	7, cr14, [r4], {204}	; 0xcc
   205f4:	ldmdami	r4, {r0, r2, r4, r9, sp}
   205f8:	ldmdbpl	fp, {r0, r8, sp}
   205fc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   20600:	ldm	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20604:	subseq	pc, lr, pc, rrx
   20608:			; <UNDEFINED> instruction: 0xf7e3e7c0
   2060c:	svclt	0x0000e920
   20610:	andeq	sl, r1, r4, lsl #17
   20614:	andeq	r0, r0, r4, ror #4
   20618:	andeq	sl, r1, r6, ror #16
   2061c:	strdeq	r8, [r0], -r2
   20620:	andeq	r8, r0, sl, ror #25
   20624:	ldrdeq	r8, [r0], -lr
   20628:	andeq	r2, r0, lr, ror #7
   2062c:	andeq	sl, r1, r8, ror #15
   20630:	andeq	r8, r0, ip, ror pc
   20634:	ldrdeq	r8, [r0], -r0
   20638:	andeq	r8, r0, sl, ror #24
   2063c:	andeq	r8, r0, lr, ror ip
   20640:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   20644:	andeq	r0, r0, ip, ror #4
   20648:	andeq	r8, r0, ip, ror ip
   2064c:	rsbgt	pc, r8, #14614528	; 0xdf0000
   20650:	svcmi	0x00f0e92d
   20654:	blmi	fe6720bc <fputs@plt+0xfe66e660>
   20658:	strdlt	r4, [sp], ip
   2065c:	strmi	r2, [r4], -r0, lsl #12
   20660:			; <UNDEFINED> instruction: 0xf85c460d
   20664:	ldrmi	r3, [r7], -r3
   20668:	ldrtmi	r2, [r2], -r0
   2066c:	movwls	r6, #47131	; 0xb81b
   20670:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20674:	tstcs	r0, r6, lsl fp
   20678:			; <UNDEFINED> instruction: 0xf8df9608
   2067c:	movwls	r9, #8772	; 0x2244
   20680:	ldmdb	ip, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20684:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
   20688:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   2068c:			; <UNDEFINED> instruction: 0xb1286ae0
   20690:			; <UNDEFINED> instruction: 0xf7ffa908
   20694:			; <UNDEFINED> instruction: 0x4606fedd
   20698:	cmnle	r9, r0, lsl #16
   2069c:	ldmib	r4, {r3, r9, fp, ip, pc}^
   206a0:	bcs	20aa8 <fputs@plt+0x1d04c>
   206a4:	addhi	pc, r3, r0
   206a8:			; <UNDEFINED> instruction: 0xf7ffab07
   206ac:			; <UNDEFINED> instruction: 0x4606ff1b
   206b0:			; <UNDEFINED> instruction: 0xf0402e00
   206b4:	stmdbls	r7, {r0, r1, r7, pc}
   206b8:	blcc	19ae10 <fputs@plt+0x1973b4>
   206bc:	movwls	r9, #16643	; 0x4103
   206c0:	cdp	7, 15, cr15, cr10, cr2, {7}
   206c4:	strmi	r9, [r2], r3, lsl #18
   206c8:			; <UNDEFINED> instruction: 0xf0002800
   206cc:			; <UNDEFINED> instruction: 0xf7e280b1
   206d0:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   206d4:			; <UNDEFINED> instruction: 0x4650d07f
   206d8:	ldmda	ip!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   206dc:	andls	r9, r5, sl
   206e0:	ldm	ip, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   206e4:	andls	r9, r3, r5, lsl #22
   206e8:	rsbsle	r2, sp, r0, lsl #16
   206ec:	svc	0x00def7e2
   206f0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   206f4:	adcshi	pc, r8, r0
   206f8:	cdp	7, 11, cr15, cr2, cr2, {7}
   206fc:			; <UNDEFINED> instruction: 0x46504631
   20700:	cdp	7, 11, cr15, cr4, cr2, {7}
   20704:	stmdacs	r0, {r0, r3, ip, pc}
   20708:	sbchi	pc, r0, r0
   2070c:	ldmdbvs	fp, {r2, r8, r9, fp, ip, pc}
   20710:	stmdbge	r9, {r3, r4, r7, r8, r9, sl, lr}
   20714:			; <UNDEFINED> instruction: 0xf8cd4633
   20718:	strmi	sl, [r2], -r0
   2071c:			; <UNDEFINED> instruction: 0xf7e24648
   20720:	stmdacs	r0, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
   20724:	adchi	pc, r6, r0, asr #6
   20728:	svceq	0x0000f1bb
   2072c:	stmdbmi	r5!, {r0, r1, r2, ip, lr, pc}^
   20730:	ldrdeq	pc, [r0], -fp
   20734:			; <UNDEFINED> instruction: 0xf7e34479
   20738:	stmdacs	r0, {r3, r5, r6, r8, fp, sp, lr, pc}
   2073c:	svccs	0x0000d067
   20740:	strcc	fp, [r4, #-4036]	; 0xfffff03c
   20744:	bleq	5c888 <fputs@plt+0x58e2c>
   20748:	rsbs	sp, r7, r5, lsl #24
   2074c:	bleq	9cb80 <fputs@plt+0x99124>
   20750:	ldrbmi	r3, [pc, #-1288]	; 20250 <fputs@plt+0x1c7f4>
   20754:	stmdavs	sl!, {r1, r4, r5, r6, ip, lr, pc}
   20758:			; <UNDEFINED> instruction: 0xf8554648
   2075c:			; <UNDEFINED> instruction: 0xf7e21c04
   20760:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   20764:	ldmdami	r8, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   20768:			; <UNDEFINED> instruction: 0xf7ff4478
   2076c:			; <UNDEFINED> instruction: 0x4605fd13
   20770:			; <UNDEFINED> instruction: 0xf7e34648
   20774:	stmdals	r3, {r1, r4, r6, r7, fp, sp, lr, pc}
   20778:	svc	0x0036f7e2
   2077c:			; <UNDEFINED> instruction: 0xf7e34650
   20780:	stccs	8, cr14, [r0, #-888]	; 0xfffffc88
   20784:	stmdals	r7, {r1, r2, r3, r4, r5, r8, ip, lr, pc}
   20788:	stmia	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2078c:	stmiblt	r3, {r0, r1, r5, r6, r7, r9, fp, sp, lr}^
   20790:	blmi	12b30d0 <fputs@plt+0x12af674>
   20794:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20798:	blls	2fa808 <fputs@plt+0x2f6dac>
   2079c:			; <UNDEFINED> instruction: 0xf04f405a
   207a0:			; <UNDEFINED> instruction: 0xf0400300
   207a4:	ldrtmi	r8, [r0], -r6, lsl #1
   207a8:	pop	{r0, r2, r3, ip, sp, pc}
   207ac:	bge	204774 <fputs@plt+0x200d18>
   207b0:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
   207b4:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
   207b8:	svcge	0x007df43f
   207bc:	blcs	3b350 <fputs@plt+0x378f4>
   207c0:	stcls	0, cr13, [r8], {230}	; 0xe6
   207c4:	rscle	r2, r3, r0, lsl #24
   207c8:			; <UNDEFINED> instruction: 0xf7e24620
   207cc:	qsub8mi	lr, r0, r8
   207d0:	svc	0x00faf7e2
   207d4:	ldmdami	lr!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   207d8:			; <UNDEFINED> instruction: 0xf7ff4478
   207dc:			; <UNDEFINED> instruction: 0x4605fcdb
   207e0:			; <UNDEFINED> instruction: 0xf7e34650
   207e4:	strb	lr, [ip, ip, lsr #17]
   207e8:	tstcs	r1, sl, lsr r8
   207ec:			; <UNDEFINED> instruction: 0xf06f4a3a
   207f0:			; <UNDEFINED> instruction: 0xf859050b
   207f4:	ldrbtmi	r0, [sl], #-0
   207f8:			; <UNDEFINED> instruction: 0xf7e36800
   207fc:			; <UNDEFINED> instruction: 0x4650e83c
   20800:	ldm	ip, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20804:	strtmi	r9, [lr], -r7, lsl #16
   20808:	stmia	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2080c:	stmdals	r9, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   20810:	vcgt.s8	d18, d1, d6
   20814:			; <UNDEFINED> instruction: 0xf04f0201
   20818:			; <UNDEFINED> instruction: 0x960031ff
   2081c:	stcl	7, cr15, [sl, #904]!	; 0x388
   20820:	stcle	8, cr2, [ip], {0}
   20824:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   20828:	ldc2	7, cr15, [r4], #1020	; 0x3fc
   2082c:	ldr	r4, [pc, r5, lsl #12]
   20830:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   20834:	stc2	7, cr15, [lr], #1020	; 0x3fc
   20838:	str	r4, [r2, r5, lsl #12]!
   2083c:	bge	2c6c50 <fputs@plt+0x2c31f4>
   20840:			; <UNDEFINED> instruction: 0xf7e24648
   20844:	bicslt	lr, r8, r2, lsl #30
   20848:			; <UNDEFINED> instruction: 0xf7e24648
   2084c:	strbmi	lr, [r8], -sl, lsl #28
   20850:	stmda	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20854:			; <UNDEFINED> instruction: 0xf7e34650
   20858:	bls	11aa28 <fputs@plt+0x116fcc>
   2085c:			; <UNDEFINED> instruction: 0xf8c89b0a
   20860:	bls	a8868 <fputs@plt+0xa4e0c>
   20864:	usada8	lr, r3, r0, r6
   20868:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   2086c:	ldc2	7, cr15, [r2], {255}	; 0xff
   20870:	str	r4, [r0, r5, lsl #12]
   20874:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   20878:	stc2	7, cr15, [ip], {255}	; 0xff
   2087c:	ldrb	r4, [r7, -r5, lsl #12]!
   20880:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   20884:	stc2	7, cr15, [r6], {255}	; 0xff
   20888:	ldrb	r4, [r1, -r5, lsl #12]!
   2088c:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   20890:	stc2	7, cr15, [r0], {255}	; 0xff
   20894:	strb	r4, [lr, -r5, lsl #12]!
   20898:	andscs	r4, ip, #14336	; 0x3800
   2089c:	tstcs	r1, r5, lsl r8
   208a0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   208a4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   208a8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   208ac:	svc	0x0080f7e2
   208b0:			; <UNDEFINED> instruction: 0xf7e2e76e
   208b4:	svclt	0x0000efcc
   208b8:	andeq	sl, r1, r0, lsr #14
   208bc:	andeq	r0, r0, r4, ror #4
   208c0:	strdeq	sl, [r1], -r4
   208c4:	muleq	r0, ip, r3
   208c8:	andeq	r8, r0, r4, ror #24
   208cc:	andeq	sl, r1, r4, ror #11
   208d0:	andeq	r8, r0, r4, asr #22
   208d4:	andeq	r0, r0, ip, ror #4
   208d8:	andeq	r8, r0, lr, lsr fp
   208dc:	andeq	r8, r0, sl, lsl #23
   208e0:	andeq	r8, r0, sl, asr #21
   208e4:	strdeq	r8, [r0], -r6
   208e8:	andeq	r8, r0, r6, lsr #22
   208ec:	andeq	r8, r0, lr, asr fp
   208f0:	andeq	r8, r0, lr, ror #21
   208f4:	andeq	r8, r0, r4, lsr sl
   208f8:	svcmi	0x00f0e92d
   208fc:	blhi	15bdb8 <fputs@plt+0x15835c>
   20900:	mcr	12, 0, r4, cr8, cr3, {5}
   20904:	ldrbtmi	r0, [ip], #-2704	; 0xfffff570
   20908:	andls	fp, r7, #141	; 0x8d
   2090c:	movwls	r4, #23217	; 0x5ab1
   20910:	ldrbtmi	r4, [sl], #-2993	; 0xfffff44f
   20914:	smlabteq	r3, sp, r9, lr
   20918:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2091c:			; <UNDEFINED> instruction: 0xf04f930b
   20920:	blls	6a1528 <fputs@plt+0x69dacc>
   20924:			; <UNDEFINED> instruction: 0xf7e29306
   20928:	cdp	15, 0, cr14, cr8, cr14, {1}
   2092c:			; <UNDEFINED> instruction: 0xf7e20a10
   20930:	strls	lr, [r8], #-3822	; 0xfffff112
   20934:			; <UNDEFINED> instruction: 0xf7e24683
   20938:	strmi	lr, [r0], sl, ror #29
   2093c:	cdp	7, 14, cr15, cr6, cr2, {7}
   20940:			; <UNDEFINED> instruction: 0xf7e24681
   20944:	strmi	lr, [r7], -r4, ror #29
   20948:	cdp	7, 14, cr15, cr0, cr2, {7}
   2094c:	andls	r4, r3, r4, lsl #12
   20950:	cdp	7, 13, cr15, cr12, cr2, {7}
   20954:			; <UNDEFINED> instruction: 0xf7e24605
   20958:			; <UNDEFINED> instruction: 0x4606eeda
   2095c:	cdp	7, 13, cr15, cr6, cr2, {7}
   20960:	svceq	0x0000f1b8
   20964:			; <UNDEFINED> instruction: 0xf1bbbf18
   20968:			; <UNDEFINED> instruction: 0xf0000f00
   2096c:	svccs	0x00008128
   20970:			; <UNDEFINED> instruction: 0xf1b9bf18
   20974:			; <UNDEFINED> instruction: 0xf0000f00
   20978:	stfcsd	f0, [r0, #-136]	; 0xffffff78
   2097c:	stccs	15, cr11, [r0], {24}
   20980:	tsthi	sp, r0	; <UNPREDICTABLE>
   20984:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   20988:	stmdbeq	r4!, {r1, r7, r9, sl, lr}^
   2098c:	svclt	0x00082e00
   20990:	cfstrscs	mvf2, [r0], {1}
   20994:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
   20998:	blcs	475b0 <fputs@plt+0x43b54>
   2099c:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
   209a0:	vnmls.f64	d10, d8, d10
   209a4:			; <UNDEFINED> instruction: 0x46210a90
   209a8:	mcr	6, 0, r4, cr9, cr10, {0}
   209ac:			; <UNDEFINED> instruction: 0x46233a10
   209b0:	ldmda	ip!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   209b4:			; <UNDEFINED> instruction: 0xf7e2980a
   209b8:	stmdacs	r0, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   209bc:	rscshi	pc, ip, r0, lsl #6
   209c0:			; <UNDEFINED> instruction: 0xf7e2980a
   209c4:	blls	15c174 <fputs@plt+0x158718>
   209c8:	andsvs	r6, r8, ip, asr r0
   209cc:			; <UNDEFINED> instruction: 0xf7e2980a
   209d0:	stmdacs	r0!, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   209d4:	movwcs	sp, #3191	; 0xc77
   209d8:	bne	45c244 <fputs@plt+0x4587e8>
   209dc:	beq	fe45c244 <fputs@plt+0xfe4587e8>
   209e0:			; <UNDEFINED> instruction: 0xf7e3461a
   209e4:	stmdbls	sl, {r2, r5, fp, sp, lr, pc}
   209e8:			; <UNDEFINED> instruction: 0xf7e24650
   209ec:	teqlt	r0, lr	; <illegal shifter operand>
   209f0:	ldrbmi	r2, [r8], -r1, lsl #2
   209f4:	ldc	7, cr15, [r8, #904]	; 0x388
   209f8:			; <UNDEFINED> instruction: 0xf0402800
   209fc:			; <UNDEFINED> instruction: 0xf04f80b5
   20a00:	mrc	4, 0, r3, cr8, cr15, {7}
   20a04:			; <UNDEFINED> instruction: 0x464a3a10
   20a08:	ldrtmi	r4, [r0], -r1, asr #12
   20a0c:	svc	0x00eaf7e2
   20a10:	bcc	45c278 <fputs@plt+0x45881c>
   20a14:			; <UNDEFINED> instruction: 0x46514632
   20a18:	strtmi	r2, [r8], -r0, lsl #16
   20a1c:			; <UNDEFINED> instruction: 0xf04fbf08
   20a20:			; <UNDEFINED> instruction: 0xf7e234ff
   20a24:	stmdacs	r0, {r8, sl, fp, sp, lr, pc}
   20a28:	strtmi	sp, [sl], -sl, asr #32
   20a2c:			; <UNDEFINED> instruction: 0x46284631
   20a30:	stcl	7, cr15, [ip, #904]	; 0x388
   20a34:	suble	r2, r3, r0, lsl #16
   20a38:			; <UNDEFINED> instruction: 0xf7e24628
   20a3c:	blls	21c0fc <fputs@plt+0x2186a0>
   20a40:			; <UNDEFINED> instruction: 0x46506018
   20a44:	ldc	7, cr15, [ip, #904]	; 0x388
   20a48:	strtmi	r4, [r8], -r1, lsl #12
   20a4c:	stcl	7, cr15, [ip, #-904]!	; 0xfffffc78
   20a50:	cmple	fp, r0, lsl #16
   20a54:	ldrbtcc	pc, [pc], #79	; 20a5c <fputs@plt+0x1d000>	; <UNPREDICTABLE>
   20a58:	ldrtmi	r9, [r9], -r3, lsl #16
   20a5c:	stc	7, cr15, [r4, #904]	; 0x388
   20a60:	mnfem	f3, f0
   20a64:			; <UNDEFINED> instruction: 0x463a3a10
   20a68:	strtmi	r9, [r8], -r3, lsl #18
   20a6c:	stcl	7, cr15, [r0], #904	; 0x388
   20a70:	cmple	r5, r0, lsl #16
   20a74:	ldrbmi	r9, [r8], -r5, lsl #22
   20a78:	andge	pc, r0, r3, asr #17
   20a7c:	ldrmi	r9, [sl], -r6, lsl #22
   20a80:	andsvs	r9, r3, r3, lsl #22
   20a84:	svc	0x00e4f7e2
   20a88:			; <UNDEFINED> instruction: 0xf7e24640
   20a8c:	strbmi	lr, [r8], -r2, ror #31
   20a90:	svc	0x00def7e2
   20a94:			; <UNDEFINED> instruction: 0xf7e24638
   20a98:			; <UNDEFINED> instruction: 0x4628efdc
   20a9c:	svc	0x00d8f7e2
   20aa0:			; <UNDEFINED> instruction: 0xf7e24630
   20aa4:	stmdami	sp, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   20aa8:	blmi	1369314 <fputs@plt+0x13658b8>
   20aac:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   20ab0:			; <UNDEFINED> instruction: 0xf06f9d08
   20ab4:	stmiapl	fp!, {r0, r1, r3, sl}^
   20ab8:			; <UNDEFINED> instruction: 0xf7e2681b
   20abc:	sub	lr, r3, sl, ror lr
   20ac0:	ldrbtcc	pc, [pc], #79	; 20ac8 <fputs@plt+0x1d06c>	; <UNPREDICTABLE>
   20ac4:	stmdals	sl, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   20ac8:	stc	7, cr15, [ip, #904]!	; 0x388
   20acc:	rsbsle	r2, r3, r0, lsl #16
   20ad0:	strmi	r2, [r1], -r0, lsr #4
   20ad4:			; <UNDEFINED> instruction: 0xf7e29009
   20ad8:	blls	29c520 <fputs@plt+0x298ac4>
   20adc:	cmple	r2, r0, lsl #16
   20ae0:			; <UNDEFINED> instruction: 0xf04f4618
   20ae4:			; <UNDEFINED> instruction: 0xf7e234ff
   20ae8:			; <UNDEFINED> instruction: 0xe774efb4
   20aec:	bcc	45c354 <fputs@plt+0x4588f8>
   20af0:	strbmi	r4, [r1], -sl, lsr #12
   20af4:			; <UNDEFINED> instruction: 0xf7e24638
   20af8:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   20afc:	str	sp, [r9, ip, lsr #3]!
   20b00:	bhi	5c13c <fputs@plt+0x586e0>
   20b04:	stmdbls	r3, {r0, r1, r4, r6, r9, sl, lr}
   20b08:	andcs	r4, r0, sl, lsr #12
   20b0c:	mcrr	7, 14, pc, r8, cr2	; <UNPREDICTABLE>
   20b10:	adcle	r2, pc, r0, lsl #16
   20b14:	ldrbmi	r9, [r8], -r5, lsl #22
   20b18:			; <UNDEFINED> instruction: 0xf8c39a06
   20b1c:	blls	108b24 <fputs@plt+0x1050c8>
   20b20:			; <UNDEFINED> instruction: 0xf7e26013
   20b24:			; <UNDEFINED> instruction: 0x4640ef96
   20b28:	svc	0x0092f7e2
   20b2c:			; <UNDEFINED> instruction: 0xf7e24648
   20b30:	shadd8mi	lr, r8, r0
   20b34:	svc	0x008cf7e2
   20b38:			; <UNDEFINED> instruction: 0xf7e24628
   20b3c:	ldrtmi	lr, [r0], -sl, lsl #31
   20b40:	svc	0x0086f7e2
   20b44:			; <UNDEFINED> instruction: 0xd1ae2c00
   20b48:	blmi	8f33e8 <fputs@plt+0x8ef98c>
   20b4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20b50:	blls	2fabc0 <fputs@plt+0x2f7164>
   20b54:			; <UNDEFINED> instruction: 0xf04f405a
   20b58:	teqle	r6, r0, lsl #6
   20b5c:	andlt	r4, sp, r0, lsr #12
   20b60:	blhi	15be5c <fputs@plt+0x158400>
   20b64:	svchi	0x00f0e8bd
   20b68:	strbmi	r2, [r0], -r2, lsl #2
   20b6c:	ldcl	7, cr15, [ip], {226}	; 0xe2
   20b70:			; <UNDEFINED> instruction: 0xf43f2800
   20b74:			; <UNDEFINED> instruction: 0x2120af44
   20b78:			; <UNDEFINED> instruction: 0xf7e24648
   20b7c:	stmdacs	r0, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
   20b80:	svcge	0x003ff47f
   20b84:			; <UNDEFINED> instruction: 0x4618e73b
   20b88:			; <UNDEFINED> instruction: 0xf7e22120
   20b8c:	blls	29c6dc <fputs@plt+0x298c80>
   20b90:	adcle	r2, r5, r0, lsl #16
   20b94:	strcs	r4, [r0], #-1560	; 0xfffff9e8
   20b98:	ldcl	7, cr15, [lr], #904	; 0x388
   20b9c:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}^
   20ba0:	strmi	r9, [r1], -r9, lsl #22
   20ba4:	blls	13240c <fputs@plt+0x12e9b0>
   20ba8:	subsvs	r4, sl, sl, lsl #6
   20bac:	svc	0x0050f7e2
   20bb0:	blge	2da7fc <fputs@plt+0x2d6da0>
   20bb4:	bcc	45c3e0 <fputs@plt+0x458984>
   20bb8:	ldrbtcc	pc, [pc], #79	; 20bc0 <fputs@plt+0x1d164>	; <UNPREDICTABLE>
   20bbc:	stmdami	sl, {r0, r1, r3, r8, r9, sl, sp, lr, pc}
   20bc0:	blmi	1e9424 <fputs@plt+0x1e59c8>
   20bc4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   20bc8:			; <UNDEFINED> instruction: 0xf7e2e772
   20bcc:	svclt	0x0000ee40
   20bd0:	andeq	sl, r1, r2, ror r4
   20bd4:	andeq	sl, r1, r6, ror #8
   20bd8:	andeq	r0, r0, r4, ror #4
   20bdc:	andeq	r8, r0, lr, asr #18
   20be0:	andeq	r0, r0, ip, ror #4
   20be4:	andeq	sl, r1, ip, lsr #4
   20be8:			; <UNDEFINED> instruction: 0x000085b2
   20bec:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   20bf0:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   20bf4:	push	{r1, r3, r4, r5, r6, sl, lr}
   20bf8:			; <UNDEFINED> instruction: 0xf2ad4ff0
   20bfc:	ldmpl	r3, {r2, r4, r6, r8, sl, fp, lr}^
   20c00:	strmi	sl, [r4], -sp, lsl #26
   20c04:	ldmdavs	fp, {r6, r7, r9, fp, sp, lr}
   20c08:	strbcc	pc, [ip], #-2253	; 0xfffff733	; <UNPREDICTABLE>
   20c0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20c10:	eorvs	r2, fp, r0, lsl #6
   20c14:			; <UNDEFINED> instruction: 0xf8df4688
   20c18:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
   20c1c:	movlt	r9, #335544320	; 0x14000000
   20c20:			; <UNDEFINED> instruction: 0xf7ff4629
   20c24:	pkhbtmi	pc, r1, r5, lsl #24	; <UNPREDICTABLE>
   20c28:			; <UNDEFINED> instruction: 0xf0402800
   20c2c:	stmdavs	lr!, {r2, r3, r4, r8, pc}
   20c30:	bls	5b388 <fputs@plt+0x5792c>
   20c34:			; <UNDEFINED> instruction: 0x4630b35e
   20c38:	bl	fee5ebc8 <fputs@plt+0xfee5b16c>
   20c3c:			; <UNDEFINED> instruction: 0xf0002800
   20c40:			; <UNDEFINED> instruction: 0xf8df827f
   20c44:	ldrbtmi	r1, [r9], #-1320	; 0xfffffad8
   20c48:	cdp	7, 13, cr15, cr14, cr2, {7}
   20c4c:			; <UNDEFINED> instruction: 0xf0402800
   20c50:			; <UNDEFINED> instruction: 0xf1b9811b
   20c54:			; <UNDEFINED> instruction: 0xf0000f00
   20c58:			; <UNDEFINED> instruction: 0xf8df81e9
   20c5c:			; <UNDEFINED> instruction: 0x46481514
   20c60:			; <UNDEFINED> instruction: 0xf7e24479
   20c64:	stmdacs	r0, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
   20c68:	cmphi	sp, r0	; <UNPREDICTABLE>
   20c6c:	strcs	pc, [r4, #-2271]	; 0xfffff721
   20c70:			; <UNDEFINED> instruction: 0xf44faf13
   20c74:			; <UNDEFINED> instruction: 0xf8cd6380
   20c78:	ldrbtmi	r9, [sl], #-4
   20c7c:	ldrtmi	r9, [r8], -r0, lsl #4
   20c80:	andcs	r4, r1, #26214400	; 0x1900000
   20c84:	ldcl	7, cr15, [r2, #-904]!	; 0xfffffc78
   20c88:	ldmib	r4, {r1, r2, r3, r8, sp, lr, pc}^
   20c8c:			; <UNDEFINED> instruction: 0x212f9a00
   20c90:			; <UNDEFINED> instruction: 0xf7e24650
   20c94:	strmi	lr, [r6], -ip, lsr #24
   20c98:			; <UNDEFINED> instruction: 0xf0402800
   20c9c:	svcge	0x0013820a
   20ca0:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   20ca4:	orrvs	pc, r0, #1325400064	; 0x4f000000
   20ca8:	bls	9b3e4 <fputs@plt+0x97988>
   20cac:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   20cb0:	andls	r4, r0, #56, 12	; 0x3800000
   20cb4:			; <UNDEFINED> instruction: 0xf7e22201
   20cb8:			; <UNDEFINED> instruction: 0xf8dfed5a
   20cbc:	ldrtmi	r1, [r8], -r0, asr #9
   20cc0:			; <UNDEFINED> instruction: 0xf7e24479
   20cc4:	strmi	lr, [r1], r8, ror #25
   20cc8:			; <UNDEFINED> instruction: 0xf0002800
   20ccc:			; <UNDEFINED> instruction: 0xf10d8209
   20cd0:	ldrtmi	r0, [r3], -r0, asr #20
   20cd4:			; <UNDEFINED> instruction: 0xf8ca4632
   20cd8:	ldrbmi	r6, [r1], -r0
   20cdc:	ldcl	7, cr15, [r4], {226}	; 0xe2
   20ce0:			; <UNDEFINED> instruction: 0xf0002800
   20ce4:			; <UNDEFINED> instruction: 0xf8da8212
   20ce8:			; <UNDEFINED> instruction: 0xf7e20000
   20cec:			; <UNDEFINED> instruction: 0x4683ebf4
   20cf0:			; <UNDEFINED> instruction: 0xf0002800
   20cf4:			; <UNDEFINED> instruction: 0xf7e28214
   20cf8:			; <UNDEFINED> instruction: 0x4606ee58
   20cfc:			; <UNDEFINED> instruction: 0xf0002800
   20d00:			; <UNDEFINED> instruction: 0x46488217
   20d04:	bl	ff1dec94 <fputs@plt+0xff1db238>
   20d08:			; <UNDEFINED> instruction: 0xf7e24658
   20d0c:			; <UNDEFINED> instruction: 0xf8daee18
   20d10:			; <UNDEFINED> instruction: 0xf7e20000
   20d14:	blge	31c6d4 <fputs@plt+0x318c78>
   20d18:	bleq	a5d154 <fputs@plt+0xa596f8>
   20d1c:	beq	e5d158 <fputs@plt+0xe596fc>
   20d20:	ldrmi	sl, [r8], -ip, lsl #20
   20d24:	andls	r9, r0, r6, lsl #6
   20d28:			; <UNDEFINED> instruction: 0x4651465b
   20d2c:	andls	r4, r7, #48, 12	; 0x3000000
   20d30:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
   20d34:	stmdacs	r0, {r0, r7, r9, sl, lr}
   20d38:	addhi	pc, r8, r0, asr #32
   20d3c:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   20d40:	ldrdeq	pc, [r0], -fp
   20d44:	andls	r4, r8, #2046820352	; 0x7a000000
   20d48:	ldc	7, cr15, [sl], {226}	; 0xe2
   20d4c:	strbmi	r9, [r9], -r8, lsl #20
   20d50:	strbmi	r4, [r0], -r3, lsl #12
   20d54:			; <UNDEFINED> instruction: 0xf7fb9309
   20d58:	bls	25fd4c <fputs@plt+0x25c2f0>
   20d5c:	svccc	0x00fff1b0
   20d60:			; <UNDEFINED> instruction: 0xf0004681
   20d64:	stmdavs	r0!, {r1, r2, r6, r7, pc}^
   20d68:			; <UNDEFINED> instruction: 0xf8df2364
   20d6c:			; <UNDEFINED> instruction: 0x4619c418
   20d70:	ldrbtmi	r2, [ip], #513	; 0x201
   20d74:			; <UNDEFINED> instruction: 0xf8cd9001
   20d78:	ldrtmi	ip, [r8], -r0
   20d7c:	ldcl	7, cr15, [r6], #904	; 0x388
   20d80:			; <UNDEFINED> instruction: 0x4649463a
   20d84:			; <UNDEFINED> instruction: 0xf7fb4640
   20d88:	mcrrne	11, 14, pc, r2, cr3	; <UNPREDICTABLE>
   20d8c:			; <UNDEFINED> instruction: 0xf0004601
   20d90:	stmdacs	r0, {r2, r3, r5, r6, r8, pc}
   20d94:	cmphi	sl, r0, asr #5	; <UNPREDICTABLE>
   20d98:	tstls	r8, r3, ror #16
   20d9c:	movwls	r4, #22040	; 0x5618
   20da0:	mcrr	7, 14, pc, ip, cr2	; <UNPREDICTABLE>
   20da4:	bmi	ffe471cc <fputs@plt+0xffe43770>
   20da8:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
   20dac:	andcc	r9, r1, r5, lsl #2
   20db0:	strbmi	r9, [r0], -r0
   20db4:	blx	feededb0 <fputs@plt+0xfeedb354>
   20db8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   20dbc:	stmdbls	r9, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
   20dc0:	andcs	sl, r4, r0, lsl pc
   20dc4:	vaddl.u8	<illegal reg q12.5>, d1, d0
   20dc8:	vsubl.u8	q9, d1, d7
   20dcc:	cdpeq	14, 0, cr4, cr11, cr7, {0}
   20dd0:	b	10f26d8 <fputs@plt+0x10eec7c>
   20dd4:	stmdbls	r5, {r0, r8, r9, sp, lr}
   20dd8:			; <UNDEFINED> instruction: 0x4c02ea43
   20ddc:	ldrtmi	r4, [fp], -fp, ror #21
   20de0:			; <UNDEFINED> instruction: 0x2c0eea4c
   20de4:			; <UNDEFINED> instruction: 0xf8cd447a
   20de8:			; <UNDEFINED> instruction: 0xf7fdc040
   20dec:	pkhbtmi	pc, r1, pc, lsl #21	; <UNPREDICTABLE>
   20df0:	blls	20f598 <fputs@plt+0x20bb3c>
   20df4:	stmdbls	r5, {r2, r9, sp}
   20df8:	ldrdgt	pc, [r0], -r3
   20dfc:	andls	r4, r0, #61865984	; 0x3b00000
   20e00:	andcs	pc, r7, ip, asr #7
   20e04:	cdpmi	3, 0, cr15, cr7, cr12, {6}
   20e08:	andsvs	lr, ip, #323584	; 0x4f000
   20e0c:	andvs	lr, ip, #270336	; 0x42000
   20e10:	andmi	lr, r0, r2, asr #20
   20e14:	b	1033994 <fputs@plt+0x102ff38>
   20e18:	strbmi	r2, [r0], -lr, lsl #28
   20e1c:			; <UNDEFINED> instruction: 0xf8c7447a
   20e20:			; <UNDEFINED> instruction: 0xf7fde000
   20e24:	stmdbls	r5, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
   20e28:	stmdacs	r0, {r0, r7, r9, sl, lr}
   20e2c:			; <UNDEFINED> instruction: 0xf8dbd07e
   20e30:			; <UNDEFINED> instruction: 0xf7e20000
   20e34:	blls	1dc674 <fputs@plt+0x1d8c18>
   20e38:			; <UNDEFINED> instruction: 0xf7e26818
   20e3c:			; <UNDEFINED> instruction: 0xf119ee0a
   20e40:	svclt	0x00140f03
   20e44:	stmdbeq	r4, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   20e48:	ldmdbeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   20e4c:			; <UNDEFINED> instruction: 0xf7e24630
   20e50:	bvs	ff91c478 <fputs@plt+0xff918a1c>
   20e54:	stmdavs	ip!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   20e58:	strtmi	fp, [r0], -ip, lsr #2
   20e5c:	stc	7, cr15, [lr], #904	; 0x388
   20e60:			; <UNDEFINED> instruction: 0xf7e24620
   20e64:	bmi	ff31c134 <fputs@plt+0xff3186d8>
   20e68:	ldrbtmi	r4, [sl], #-3006	; 0xfffff442
   20e6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20e70:	strbcc	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   20e74:			; <UNDEFINED> instruction: 0xf04f405a
   20e78:			; <UNDEFINED> instruction: 0xf0400300
   20e7c:	strbmi	r8, [r8], -lr, ror #2
   20e80:	lfmmi	f7, 3, [r4, #-52]	; 0xffffffcc
   20e84:	svchi	0x00f0e8bd
   20e88:	svceq	0x0000f1b9
   20e8c:	bmi	ff0d4f0c <fputs@plt+0xff0d14b0>
   20e90:	svcge	0x0013447a
   20e94:	orrvs	pc, r0, #1325400064	; 0x4f000000
   20e98:	ldrmi	r9, [r9], -r0, lsl #4
   20e9c:	andcs	r4, r1, #56, 12	; 0x3800000
   20ea0:	bls	9b5dc <fputs@plt+0x97b80>
   20ea4:	stcl	7, cr15, [r2], #-904	; 0xfffffc78
   20ea8:	ldrtmi	r2, [r0], -r0, lsl #6
   20eac:			; <UNDEFINED> instruction: 0x4639461a
   20eb0:	ldcl	7, cr15, [r8], #904	; 0x388
   20eb4:	orrslt	r4, r8, r2, lsl #13
   20eb8:	ldcl	7, cr15, [r6, #-904]!	; 0xfffffc78
   20ebc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   20ec0:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
   20ec4:			; <UNDEFINED> instruction: 0xf7e24650
   20ec8:			; <UNDEFINED> instruction: 0xe724ed3a
   20ecc:	bmi	fed0cb20 <fputs@plt+0xfed090c4>
   20ed0:	vst1.16	{d20-d22}, [pc :64], r3
   20ed4:	ldrbtmi	r6, [sl], #-384	; 0xfffffe80
   20ed8:			; <UNDEFINED> instruction: 0xf7e24638
   20edc:	strb	lr, [r3, lr, asr #26]!
   20ee0:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
   20ee4:			; <UNDEFINED> instruction: 0xf956f7ff
   20ee8:	strmi	r4, [r6], -r1, lsl #13
   20eec:	lslsle	r2, r0, #16
   20ef0:	tstcs	r0, r1, lsl r7
   20ef4:			; <UNDEFINED> instruction: 0xf7fd4640
   20ef8:			; <UNDEFINED> instruction: 0xf1b0fb65
   20efc:			; <UNDEFINED> instruction: 0xf6bf0900
   20f00:			; <UNDEFINED> instruction: 0xf119af32
   20f04:			; <UNDEFINED> instruction: 0xf0000f03
   20f08:	bls	181234 <fputs@plt+0x17d7d8>
   20f0c:	ldmpl	r3, {r0, r2, r5, r7, r8, r9, fp, lr}^
   20f10:			; <UNDEFINED> instruction: 0xf7fd681f
   20f14:	bmi	fe9603e0 <fputs@plt+0xfe95c984>
   20f18:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   20f1c:	ldrtmi	r4, [r8], -r3, lsl #12
   20f20:	stc	7, cr15, [r8], #904	; 0x388
   20f24:	bmi	fe89ad38 <fputs@plt+0xfe8972dc>
   20f28:			; <UNDEFINED> instruction: 0xe7b2447a
   20f2c:	ldrdgt	pc, [r0], -sl
   20f30:			; <UNDEFINED> instruction: 0xf8da2208
   20f34:	ldrtmi	r0, [fp], -r4
   20f38:	blx	345740 <fputs@plt+0x341ce4>
   20f3c:	b	141d74c <fputs@plt+0x1419cf0>
   20f40:			; <UNDEFINED> instruction: 0xf4022e1c
   20f44:	vst1.16	{d0-d3}, [lr :256]
   20f48:	b	10b494c <fputs@plt+0x10b0ef0>
   20f4c:	b	13f9784 <fputs@plt+0x13f5d28>
   20f50:	b	10bb398 <fputs@plt+0x10b793c>
   20f54:	b	13e1794 <fputs@plt+0x13ddd38>
   20f58:	b	126b760 <fputs@plt+0x1267d04>
   20f5c:	b	10bb364 <fputs@plt+0x10b7908>
   20f60:	b	13fbfd8 <fputs@plt+0x13f857c>
   20f64:	bmi	fe4ac7ac <fputs@plt+0xfe4a8d50>
   20f68:	rsbseq	pc, pc, sl, lsl #8
   20f6c:	cdpmi	4, 7, cr15, cr15, cr14, {0}
   20f70:	andeq	lr, r0, r9, asr #20
   20f74:	b	1032164 <fputs@plt+0x102e708>
   20f78:			; <UNDEFINED> instruction: 0xf8c70e0e
   20f7c:	strbmi	ip, [r0], -r4
   20f80:	and	pc, r0, r7, asr #17
   20f84:			; <UNDEFINED> instruction: 0xf9d2f7fd
   20f88:	stmdacs	r0, {r0, r7, r9, sl, lr}
   20f8c:	svcge	0x004ff47f
   20f90:	strbmi	r9, [r0], -r9, lsl #30
   20f94:	stmdbls	r5, {r0, r1, r2, r7, r9, fp, lr}
   20f98:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
   20f9c:	ldrdcc	pc, [r0], -fp
   20fa0:			; <UNDEFINED> instruction: 0xf9a8f7ff
   20fa4:	stmdacs	r0, {r0, r7, r9, sl, lr}
   20fa8:	svcge	0x0041f47f
   20fac:	strbmi	r9, [r0], -r0, lsl #14
   20fb0:	stmdbls	r5, {r1, r2, r8, r9, sl, fp, ip, pc}
   20fb4:	ldmdavs	fp!, {r7, r9, fp, lr}
   20fb8:	tstls	r7, sl, ror r4
   20fbc:			; <UNDEFINED> instruction: 0xf99af7ff
   20fc0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   20fc4:	svcge	0x0033f47f
   20fc8:	ldrmi	r6, [r8], -r3, lsr #18
   20fcc:			; <UNDEFINED> instruction: 0xf7e29305
   20fd0:	stmdbls	r7, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
   20fd4:	blls	1739c0 <fputs@plt+0x16ff64>
   20fd8:	tstls	r5, sl, ror r4
   20fdc:	andls	r3, r0, r1
   20fe0:			; <UNDEFINED> instruction: 0xf7fd4640
   20fe4:	strmi	pc, [r1], r3, lsr #19
   20fe8:			; <UNDEFINED> instruction: 0xf47f2800
   20fec:	bvs	fe90cc74 <fputs@plt+0xfe909218>
   20ff0:	tstlt	fp, #81920	; 0x14000
   20ff4:	tstls	r7, r8, lsl r6
   20ff8:			; <UNDEFINED> instruction: 0xf7e29305
   20ffc:	bmi	1c5bc84 <fputs@plt+0x1c58228>
   21000:	stmdbls	r7, {r0, r2, r8, r9, fp, ip, pc}
   21004:	andcc	r4, r1, sl, ror r4
   21008:	strbmi	r9, [r0], -r0
   2100c:			; <UNDEFINED> instruction: 0xf98ef7fd
   21010:			; <UNDEFINED> instruction: 0xf8db4681
   21014:			; <UNDEFINED> instruction: 0xf7e20000
   21018:	blls	1dc490 <fputs@plt+0x1d8a34>
   2101c:			; <UNDEFINED> instruction: 0xf7e26818
   21020:			; <UNDEFINED> instruction: 0xf1b9ed18
   21024:			; <UNDEFINED> instruction: 0xf43f0f00
   21028:	smlad	r8, r1, pc, sl	; <UNPREDICTABLE>
   2102c:	svcge	0x00134a65
   21030:	orrvs	pc, r0, #1325400064	; 0x4f000000
   21034:	andge	pc, r4, sp, asr #17
   21038:			; <UNDEFINED> instruction: 0xe61f447a
   2103c:	ldrdeq	pc, [r0], -fp
   21040:	stc	7, cr15, [r6, #-904]	; 0xfffffc78
   21044:			; <UNDEFINED> instruction: 0xf7e26838
   21048:	ldrbt	lr, [pc], r4, lsl #26
   2104c:	strmi	r9, [r1], r5, lsl #20
   21050:	ldmpl	r3, {r2, r4, r6, r8, r9, fp, lr}^
   21054:			; <UNDEFINED> instruction: 0xf7fd681f
   21058:	bmi	172029c <fputs@plt+0x171c840>
   2105c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   21060:	ldrtmi	r4, [r8], -r3, lsl #12
   21064:	stc	7, cr15, [r6], {226}	; 0xe2
   21068:	strbmi	lr, [r9], -r1, ror #13
   2106c:			; <UNDEFINED> instruction: 0x4640463a
   21070:	blx	fea5f06c <fputs@plt+0xfea5b610>
   21074:			; <UNDEFINED> instruction: 0xf6bf1e01
   21078:	stclne	14, cr10, [fp], {143}	; 0x8f
   2107c:	bls	1950bc <fputs@plt+0x191660>
   21080:	blmi	1232aac <fputs@plt+0x122f050>
   21084:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   21088:	ldc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
   2108c:	tstcs	r1, pc, asr #20
   21090:			; <UNDEFINED> instruction: 0x4603447a
   21094:			; <UNDEFINED> instruction: 0xf7e24638
   21098:	strb	lr, [r8], lr, ror #23
   2109c:	ldrdeq	pc, [r0], -fp
   210a0:	ldmdbeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   210a4:	ldcl	7, cr15, [r4], {226}	; 0xe2
   210a8:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
   210ac:	ldcl	7, cr15, [r0], {226}	; 0xe2
   210b0:	cfmadd32ls	mvax6, mvfx14, mvfx5, mvfx12
   210b4:	ldmdami	fp!, {r0, r1, r4, r6, r9, sl, lr}
   210b8:	bmi	11694c4 <fputs@plt+0x1165a68>
   210bc:	stmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   210c0:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
   210c4:			; <UNDEFINED> instruction: 0xf7e26800
   210c8:			; <UNDEFINED> instruction: 0xe6c2ebd6
   210cc:			; <UNDEFINED> instruction: 0xf06f4841
   210d0:	ldrbtmi	r0, [r8], #-2325	; 0xfffff6eb
   210d4:			; <UNDEFINED> instruction: 0xf85ef7ff
   210d8:			; <UNDEFINED> instruction: 0xf7e24650
   210dc:			; <UNDEFINED> instruction: 0xe6b8ec30
   210e0:			; <UNDEFINED> instruction: 0xf06f9a05
   210e4:	blmi	be351c <fputs@plt+0xbdfac0>
   210e8:	ldmdavs	lr, {r0, r1, r4, r6, r7, fp, ip, lr}
   210ec:	ldc	7, cr15, [r8], {226}	; 0xe2
   210f0:			; <UNDEFINED> instruction: 0xf7e26800
   210f4:	ldrtmi	lr, [fp], -r2, ror #18
   210f8:	strmi	r2, [r2], -r1, lsl #2
   210fc:	bmi	dc5904 <fputs@plt+0xdc1ea8>
   21100:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   21104:	bl	feddf094 <fputs@plt+0xfeddb638>
   21108:	ldmdami	r4!, {r0, r1, r5, r7, r9, sl, sp, lr, pc}
   2110c:			; <UNDEFINED> instruction: 0xf7ff4478
   21110:	strbmi	pc, [r8], -r1, asr #16	; <UNPREDICTABLE>
   21114:	ldmdbeq	r5, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   21118:	ldmib	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2111c:	ldmdami	r0!, {r0, r3, r4, r7, r9, sl, sp, lr, pc}
   21120:			; <UNDEFINED> instruction: 0xf7ff4478
   21124:			; <UNDEFINED> instruction: 0xf8daf837
   21128:			; <UNDEFINED> instruction: 0xf7e20000
   2112c:	ldrb	lr, [r0, r2, ror #24]!
   21130:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   21134:			; <UNDEFINED> instruction: 0xf82ef7ff
   21138:			; <UNDEFINED> instruction: 0xf7e24658
   2113c:	ldrb	lr, [r2, r0, lsl #24]!
   21140:	andscs	r9, r5, #5, 28	; 0x50
   21144:	tstcs	r1, r7, lsl fp
   21148:			; <UNDEFINED> instruction: 0xf06f4827
   2114c:	ldmpl	r3!, {r1, r2, r3, r4, r6, r8, fp}^
   21150:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   21154:	bl	b5f0e4 <fputs@plt+0xb5b688>
   21158:			; <UNDEFINED> instruction: 0xf7e2e67b
   2115c:	svclt	0x0000eb78
   21160:	andeq	sl, r1, r4, lsl #3
   21164:	andeq	r0, r0, r4, ror #4
   21168:	andeq	sl, r1, lr, asr r1
   2116c:	andeq	r8, r0, r6, asr #11
   21170:			; <UNDEFINED> instruction: 0x000085b4
   21174:	muleq	r0, lr, r7
   21178:	andeq	r8, r0, sl, ror #15
   2117c:	ldrdeq	r7, [r0], -r8
   21180:	andeq	r2, r0, r4, ror #9
   21184:			; <UNDEFINED> instruction: 0x000087ba
   21188:	andeq	r1, r0, r6, asr pc
   2118c:	muleq	r0, r4, r7
   21190:	andeq	r8, r0, ip, ror #14
   21194:	andeq	r9, r1, lr, lsl #30
   21198:			; <UNDEFINED> instruction: 0x00001ab0
   2119c:	andeq	r8, r0, sl, asr r6
   211a0:	andeq	r8, r0, lr, lsl #11
   211a4:	andeq	r0, r0, ip, ror #4
   211a8:	andeq	r8, r0, lr, ror #11
   211ac:	andeq	r8, r0, r8, lsl #10
   211b0:	andeq	r8, r0, r4, lsr #12
   211b4:	andeq	r8, r0, lr, lsl #12
   211b8:	strdeq	r8, [r0], -ip
   211bc:	andeq	r1, r0, r8, ror r8
   211c0:	andeq	r2, r0, r8, lsr #8
   211c4:	andeq	r8, r0, r8, lsl r4
   211c8:	strdeq	r8, [r0], -sl
   211cc:	andeq	r8, r0, r4, lsr #9
   211d0:	andeq	r8, r0, sl, lsr r0
   211d4:	andeq	r8, r0, r6, ror #3
   211d8:	andeq	r8, r0, r2, lsr #7
   211dc:	andeq	r8, r0, r4, asr #7
   211e0:	andeq	r8, r0, ip, asr #7
   211e4:	andeq	r8, r0, r6, lsl #3
   211e8:	andeq	r8, r0, r8, lsr #2
   211ec:	svcmi	0x00f0e92d
   211f0:	ldrmi	fp, [r6], -fp, lsl #1
   211f4:	bmi	148ce04 <fputs@plt+0x14893a8>
   211f8:	blmi	1472a74 <fputs@plt+0x146f018>
   211fc:			; <UNDEFINED> instruction: 0xf8d7447a
   21200:			; <UNDEFINED> instruction: 0xf8d09048
   21204:	ldmpl	r3, {r5, sp, pc}^
   21208:	svceq	0x0000f1b9
   2120c:	mvnsvs	r6, fp, lsl r8
   21210:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21214:	addhi	pc, ip, r0, asr #5
   21218:	movwcs	r4, #2634	; 0xa4a
   2121c:	strmi	r4, [r8], r4, lsl #12
   21220:			; <UNDEFINED> instruction: 0x4649447a
   21224:			; <UNDEFINED> instruction: 0xf7e94650
   21228:	bmi	122019c <fputs@plt+0x121c740>
   2122c:	strbmi	r2, [r9], -r0, lsl #6
   21230:	sxtab16mi	r4, r4, sl, ror #8
   21234:			; <UNDEFINED> instruction: 0xf8c74650
   21238:			; <UNDEFINED> instruction: 0xf7e9c014
   2123c:	bmi	1120188 <fputs@plt+0x111c72c>
   21240:			; <UNDEFINED> instruction: 0x4649463b
   21244:	sxtab16mi	r4, r4, sl, ror #8
   21248:			; <UNDEFINED> instruction: 0xf8c74650
   2124c:			; <UNDEFINED> instruction: 0xf7fbc010
   21250:	rscsvs	pc, r8, sp, lsl #22
   21254:	subsle	r2, pc, r0, lsl #16
   21258:	blcs	1fb34c <fputs@plt+0x1f78f0>
   2125c:	bmi	f577d4 <fputs@plt+0xf53d78>
   21260:	strbmi	r2, [r9], -r0, lsl #6
   21264:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   21268:	stceq	0, cr15, [r8], {79}	; 0x4f
   2126c:	andsgt	pc, r8, r7, asr #17
   21270:	blx	fff5f264 <fputs@plt+0xfff5b808>
   21274:	movwcs	r4, #2615	; 0xa37
   21278:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
   2127c:	ldrbmi	r4, [r0], -r4, lsl #13
   21280:	andgt	pc, r8, r7, asr #17
   21284:	blx	ffcdf278 <fputs@plt+0xffcdb81c>
   21288:	rsbsvs	r6, r8, fp, ror r9
   2128c:	suble	r2, r9, r0, lsl #22
   21290:	stmdacs	r0, {r1, r3, r4, r5, r7, fp, sp, lr}
   21294:	bcs	50efc <fputs@plt+0x4d4a0>
   21298:	stmibvs	r2!, {r2, r6, ip, lr, pc}^
   2129c:	ldmib	r4, {r0, r3, r5, r6, r7, r9, sl, lr}^
   212a0:			; <UNDEFINED> instruction: 0xf8d2cb05
   212a4:	cdpcs	0, 0, cr10, cr0, cr4, {0}
   212a8:			; <UNDEFINED> instruction: 0xf1bcd03f
   212ac:	svclt	0x00180f00
   212b0:	svceq	0x0000f1b8
   212b4:	ldclne	0, cr13, [sl, #228]	; 0xe4
   212b8:			; <UNDEFINED> instruction: 0x0323ea33
   212bc:	ldrmi	fp, [r3], -r8, lsr #30
   212c0:			; <UNDEFINED> instruction: 0xf5b510db
   212c4:	svclt	0x00987f00
   212c8:			; <UNDEFINED> instruction: 0xd12842ab
   212cc:	strtmi	r1, [r9], -fp, ror #27
   212d0:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   212d4:	bl	feb72b9c <fputs@plt+0xfeb6f140>
   212d8:	ldcne	13, cr0, [sl, #-12]!
   212dc:			; <UNDEFINED> instruction: 0xf8dcad02
   212e0:	strtmi	r6, [fp], -r4
   212e4:	blx	feadd2ee <fputs@plt+0xfead9892>
   212e8:			; <UNDEFINED> instruction: 0x9600b938
   212ec:			; <UNDEFINED> instruction: 0xf8db4643
   212f0:	ldrbmi	r6, [r2], -r4
   212f4:	strtmi	r4, [r0], -r9, lsr #12
   212f8:			; <UNDEFINED> instruction: 0x46cd47b0
   212fc:	blmi	433b5c <fputs@plt+0x430100>
   21300:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21304:	ldmibvs	fp!, {r1, r3, r4, fp, sp, lr}^
   21308:			; <UNDEFINED> instruction: 0xf04f405a
   2130c:	tstle	r2, r0, lsl #6
   21310:	ldrtmi	r3, [sp], r4, lsr #14
   21314:	svchi	0x00f0e8bd
   21318:	rscsvs	r2, fp, r0, lsl #6
   2131c:			; <UNDEFINED> instruction: 0xf06fe79f
   21320:			; <UNDEFINED> instruction: 0xe7ea0015
   21324:	andeq	pc, sp, pc, rrx
   21328:			; <UNDEFINED> instruction: 0xf06fe7e8
   2132c:	strb	r0, [r4, r4]!
   21330:	andeq	pc, r8, pc, rrx
   21334:			; <UNDEFINED> instruction: 0xf7e2e7e2
   21338:	svclt	0x0000ea8a
   2133c:	andeq	r9, r1, ip, ror fp
   21340:	andeq	r0, r0, r4, ror #4
   21344:	andeq	r8, r0, r8, asr r3
   21348:	andeq	r8, r0, r8, asr r3
   2134c:	andeq	r8, r0, r4, asr r3
   21350:	andeq	r8, r0, r2, asr #6
   21354:	andeq	r8, r0, sl, lsr r3
   21358:	andeq	r9, r1, r8, ror sl
   2135c:	svcmi	0x00f8e92d
   21360:	beq	dd76c <fputs@plt+0xd9d10>
   21364:	strmi	r6, [sp], -r4, asr #18
   21368:	tstcc	r3, r0, asr r6
   2136c:			; <UNDEFINED> instruction: 0xf8d4461f
   21370:			; <UNDEFINED> instruction: 0xf8d48004
   21374:	bl	fe8cd39c <fputs@plt+0xfe8c9940>
   21378:	bl	fe9a2ba0 <fputs@plt+0xfe99f144>
   2137c:			; <UNDEFINED> instruction: 0xf1a9090b
   21380:			; <UNDEFINED> instruction: 0xf1a90204
   21384:			; <UNDEFINED> instruction: 0xf7e20903
   21388:	stmiavs	r1!, {r2, r3, r4, r5, fp, sp, lr, pc}^
   2138c:			; <UNDEFINED> instruction: 0x4603465a
   21390:	andeq	lr, r9, sl, lsl #22
   21394:	ldrmi	r3, [fp], r1
   21398:	ldmda	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2139c:	stmiavc	r9!, {r2, r3, r5, r6, fp, ip, sp, lr}
   213a0:			; <UNDEFINED> instruction: 0xf084782a
   213a4:			; <UNDEFINED> instruction: 0xf81a0401
   213a8:	b	192d3d4 <fputs@plt+0x1929978>
   213ac:	tstmi	r4, #16777216	; 0x1000000
   213b0:	rsclt	r4, r4, #28, 6	; 0x70000000
   213b4:	andeq	lr, r0, fp, asr #20
   213b8:	movweq	lr, #2644	; 0xa54
   213bc:	stmibne	r8!, {r1, r3, r8, ip, lr, pc}
   213c0:	ldrtmi	r4, [r9], -r2, asr #12
   213c4:	ldmda	ip, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   213c8:	svclt	0x00182800
   213cc:	andeq	pc, ip, pc, rrx
   213d0:	svchi	0x00f8e8bd
   213d4:	andseq	pc, r5, pc, rrx
   213d8:	svclt	0x0000e7fa
   213dc:	svcmi	0x00f0e92d
   213e0:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   213e4:	strmi	r8, [sp], -r2, lsl #22
   213e8:			; <UNDEFINED> instruction: 0xf8d0499d
   213ec:	ldrbtmi	sl, [r9], #-20	; 0xffffffec
   213f0:	bls	7cd644 <fputs@plt+0x7c9be8>
   213f4:	blmi	fe706018 <fputs@plt+0xfe7025bc>
   213f8:			; <UNDEFINED> instruction: 0x1e561aba
   213fc:	stmiapl	fp, {r2, r4, r7, r9, sl, fp, ip}^
   21400:	mcr	6, 0, r4, cr8, cr0, {1}
   21404:	ldmdavs	fp, {r4, r7, r9, fp, lr}
   21408:			; <UNDEFINED> instruction: 0xf04f9311
   2140c:	movwcs	r0, #768	; 0x300
   21410:	movwcc	lr, #63949	; 0xf9cd
   21414:	b	df3a4 <fputs@plt+0xdb948>
   21418:	ldmdals	lr, {r0, r1, r9, sl, lr}
   2141c:			; <UNDEFINED> instruction: 0xf7e29302
   21420:	strdcs	lr, [r1, -lr]
   21424:	ldrtmi	r4, [r0], -r3, lsl #12
   21428:	movwls	r4, #13979	; 0x369b
   2142c:	ldmda	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21430:	ldrtmi	r4, [r0], -r1, lsl #13
   21434:	ldmib	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21438:	strtmi	r4, [r0], -r3, lsl #12
   2143c:	ldrmi	r9, [ip], -r4, lsl #6
   21440:	stmib	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21444:	ldmdals	lr, {r0, r1, r9, sl, lr}
   21448:	movwls	r4, #22168	; 0x5698
   2144c:	stmib	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21450:	ldrbmi	r9, [r9], -r2, lsl #20
   21454:	svclt	0x00182900
   21458:	vmla.f32	s4, s16, s0
   2145c:			; <UNDEFINED> instruction: 0xf0000a10
   21460:	stccs	0, cr8, [r0], {242}	; 0xf2
   21464:			; <UNDEFINED> instruction: 0xf1b9bf18
   21468:			; <UNDEFINED> instruction: 0xf0000f00
   2146c:	blx	fec41824 <fputs@plt+0xfec3ddc8>
   21470:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   21474:	svceq	0x0000f1b8
   21478:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   2147c:			; <UNDEFINED> instruction: 0xf0402c00
   21480:	strtmi	r8, [pc], #-226	; 21488 <fputs@plt+0x1da2c>
   21484:	stccc	8, cr15, [r1], {23}
   21488:			; <UNDEFINED> instruction: 0xf0402bbc
   2148c:	svcls	0x000280c4
   21490:	ldrtmi	r4, [r2], -r9, lsr #12
   21494:			; <UNDEFINED> instruction: 0xf7e24638
   21498:	stmibne	r9!, {r1, r4, r5, r6, r7, fp, sp, lr, pc}
   2149c:	stmdals	r3, {r1, r2, r3, r4, r9, fp, ip, pc}
   214a0:	stmia	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   214a4:			; <UNDEFINED> instruction: 0x062b783d
   214a8:	adcshi	pc, pc, r0, lsl #2
   214ac:	andcs	r9, r4, #3072	; 0xc00
   214b0:	ldrdlt	pc, [r4], -sl
   214b4:	blls	7c60dc <fputs@plt+0x7c2680>
   214b8:	movwls	r4, #38488	; 0x9658
   214bc:	stmib	sp, {r1, r2, r3, r8, r9, fp, sp, pc}^
   214c0:			; <UNDEFINED> instruction: 0xf7e2320a
   214c4:	stmdacs	r0, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
   214c8:	addshi	pc, pc, r0
   214cc:	vcge.f32	d18, d0, d0
   214d0:	stmdbge	r8, {r0, r1, r2, r3, r4, r7, pc}
   214d4:	strtmi	r9, [r0], r6, lsl #10
   214d8:	blx	fe632cf4 <fputs@plt+0xfe62f298>
   214dc:			; <UNDEFINED> instruction: 0xf8daf288
   214e0:	andls	r7, lr, #20
   214e4:			; <UNDEFINED> instruction: 0xf8da462b
   214e8:	andcs	r0, r2, #0
   214ec:	ldrmi	r9, [r8, r1, lsl #2]!
   214f0:	blle	62b4f8 <fputs@plt+0x627a9c>
   214f4:	svclt	0x00c842a6
   214f8:	svceq	0x0000f1bb
   214fc:	vstrle.16	s18, [lr, #-2]	; <UNPREDICTABLE>
   21500:	cdpne	14, 6, cr1, cr15, cr2, {3}
   21504:	ldrtmi	r4, [fp], -sl, asr #8
   21508:			; <UNDEFINED> instruction: 0xf8173302
   2150c:	strcc	r0, [r1], #-3841	; 0xfffff0ff
   21510:	ldrmi	r1, [fp, #2907]	; 0xb5b
   21514:	adcmi	fp, r6, #200, 30	; 0x320
   21518:	svceq	0x0001f802
   2151c:	adcmi	sp, r6, #62208	; 0xf300
   21520:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   21524:			; <UNDEFINED> instruction: 0x462bdcd9
   21528:	ldrmi	r9, [r8], -r6, lsl #26
   2152c:	ldmda	ip, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21530:			; <UNDEFINED> instruction: 0xf1099a04
   21534:	stmdals	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   21538:	and	r1, r1, r1, asr lr
   2153c:	svcpl	0x0001f810
   21540:	ldmdavc	ip, {r1, r3, r4, r7, sl, fp, ip}^
   21544:	andeq	lr, r9, #165888	; 0x28800
   21548:	addsmi	r3, r6, #67108864	; 0x4000000
   2154c:	streq	lr, [r4, #-2693]	; 0xfffff57b
   21550:	svcpl	0x0001f801
   21554:	bls	158924 <fputs@plt+0x154ec8>
   21558:			; <UNDEFINED> instruction: 0xf0037813
   2155c:	andsvc	r0, r3, pc, ror r3
   21560:	cmple	r5, r1, lsl #22
   21564:	strcs	r9, [r8, #-3589]	; 0xfffff1fb
   21568:	vnmls.f64	d9, d8, d4
   2156c:	mrrcne	10, 9, r2, r9, cr0
   21570:			; <UNDEFINED> instruction: 0xf7e24630
   21574:	blls	21b78c <fputs@plt+0x217d30>
   21578:			; <UNDEFINED> instruction: 0x4014f8da
   2157c:			; <UNDEFINED> instruction: 0xf8daa90f
   21580:	andcs	r0, r3, #0
   21584:	blls	7c61b4 <fputs@plt+0x7c2758>
   21588:	stmdbge	r8, {r3, r8, ip, pc}
   2158c:	bhi	39ccc8 <fputs@plt+0x39926c>
   21590:	strls	r9, [ip], -fp, lsl #6
   21594:	bcc	45cdfc <fputs@plt+0x4593a0>
   21598:	strmi	r9, [r0, r9, lsl #10]!
   2159c:	bne	45ce04 <fputs@plt+0x4593a8>
   215a0:	stmdals	r3, {r1, r2, r3, r4, r9, fp, ip, pc}
   215a4:	svc	0x002cf7e1
   215a8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx4
   215ac:			; <UNDEFINED> instruction: 0xf7e20a10
   215b0:	stmdals	r5, {r2, r3, r4, fp, sp, lr, pc}
   215b4:	ldmda	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   215b8:			; <UNDEFINED> instruction: 0xf7e29804
   215bc:			; <UNDEFINED> instruction: 0x4648e816
   215c0:	ldmda	r2, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   215c4:			; <UNDEFINED> instruction: 0xf7e29803
   215c8:	stmdals	r2, {r4, fp, sp, lr, pc}
   215cc:	stmda	ip, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   215d0:	blmi	933e6c <fputs@plt+0x930410>
   215d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   215d8:	blls	47b648 <fputs@plt+0x477bec>
   215dc:			; <UNDEFINED> instruction: 0xf04f405a
   215e0:	teqle	sl, r0, lsl #6
   215e4:	andslt	r4, r3, r0, lsr #12
   215e8:	blhi	dc8e4 <fputs@plt+0xd8e88>
   215ec:	svchi	0x00f0e8bd
   215f0:	andcs	r4, r1, lr, lsl sl
   215f4:	ldrcs	r4, [r6], #-2334	; 0xfffff6e2
   215f8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   215fc:	svc	0x0064f7e1
   21600:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   21604:	stmib	r2, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21608:	cdpcs	7, 0, cr14, cr0, cr15, {6}
   2160c:	str	sp, [pc, r3, lsr #27]
   21610:	svc	0x00eaf7e1
   21614:	bmi	65b498 <fputs@plt+0x657a3c>
   21618:	ldmdbmi	r8, {r0, sp}
   2161c:	ldreq	pc, [r5], #-111	; 0xffffff91
   21620:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   21624:	svc	0x0050f7e1
   21628:	bmi	59b52c <fputs@plt+0x597ad0>
   2162c:	ldmdbmi	r5, {r0, sp}
   21630:	ldreq	pc, [r5], #-111	; 0xffffff91
   21634:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   21638:	svc	0x0046f7e1
   2163c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   21640:	stmdb	r4!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21644:	bmi	49b510 <fputs@plt+0x497ab4>
   21648:	ldmdbmi	r1, {r0, sp}
   2164c:	streq	pc, [fp], #-111	; 0xffffff91
   21650:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   21654:	svc	0x0038f7e1
   21658:			; <UNDEFINED> instruction: 0xf7e2e7a7
   2165c:	svclt	0x0000e8f8
   21660:	andeq	r9, r1, sl, lsl #19
   21664:	andeq	r0, r0, r4, ror #4
   21668:	andeq	r9, r1, r4, lsr #15
   2166c:	andeq	r8, r0, ip, ror r0
   21670:	andeq	r8, r0, r6, lsl r0
   21674:	andeq	r8, r0, lr, asr #32
   21678:	andeq	r8, r0, r4, asr r0
   2167c:	andeq	r7, r0, r2, asr #31
   21680:	andeq	r8, r0, r0, asr #32
   21684:	ldrdeq	r7, [r0], -sl
   21688:	andeq	r7, r0, lr, ror #31
   2168c:	andeq	r8, r0, r4, lsr #32
   21690:	andeq	r7, r0, r2, ror pc
   21694:	andeq	pc, ip, pc, rrx
   21698:	svclt	0x00004770
   2169c:	svcmi	0x00f0e92d
   216a0:	ldcmi	6, cr4, [lr], #-612	; 0xfffffd9c
   216a4:	blmi	fb30ec <fputs@plt+0xfaf690>
   216a8:	bvs	1cd92c <fputs@plt+0x1c9ed0>
   216ac:	bmi	f728a4 <fputs@plt+0xf6ee48>
   216b0:	stmiapl	r3!, {r0, r1, r2, r3, r9, sl, lr}^
   216b4:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   216b8:	tstcs	r0, r0, lsr r6
   216bc:	tstls	sp, #1769472	; 0x1b0000
   216c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   216c4:			; <UNDEFINED> instruction: 0xff44f7fa
   216c8:	svclt	0x00b81e04
   216cc:	streq	pc, [r1], -pc, rrx
   216d0:	bvs	1b18300 <fputs@plt+0x1b148a4>
   216d4:	andsle	r1, r5, sl, asr ip
   216d8:	strbmi	r9, [r2], -r0, lsl #6
   216dc:	ldrtmi	r4, [r9], -fp, asr #12
   216e0:			; <UNDEFINED> instruction: 0xf7ff4628
   216e4:	strmi	pc, [r6], -r3, lsl #27
   216e8:	blmi	b73fac <fputs@plt+0xb70550>
   216ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   216f0:	blls	77b760 <fputs@plt+0x777d04>
   216f4:			; <UNDEFINED> instruction: 0xf04f405a
   216f8:	mrsle	r0, SPSR_mon
   216fc:	andslt	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
   21700:	svchi	0x00f0e8bd
   21704:			; <UNDEFINED> instruction: 0xf10d686a
   21708:			; <UNDEFINED> instruction: 0xf8df0a10
   2170c:	cmncs	r4, #160	; 0xa0
   21710:			; <UNDEFINED> instruction: 0x46504619
   21714:	andls	r4, r1, #252, 8	; 0xfc000000
   21718:	andgt	pc, r0, sp, asr #17
   2171c:			; <UNDEFINED> instruction: 0xf7e22201
   21720:	ldrbmi	lr, [r2], -r6, lsr #16
   21724:	ldrtmi	r4, [r0], -r1, lsr #12
   21728:			; <UNDEFINED> instruction: 0xff12f7fa
   2172c:	strbmi	r4, [r2], -fp, asr #12
   21730:	andls	r4, r0, r9, lsr r6
   21734:	strtmi	r4, [r8], -r2, lsl #13
   21738:	ldc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
   2173c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   21740:			; <UNDEFINED> instruction: 0xf10dd0d2
   21744:	strtmi	r0, [r1], -ip, lsl #22
   21748:	movwcs	r6, #2216	; 0x8a8
   2174c:	movwls	r4, #13914	; 0x365a
   21750:	blx	ff45f742 <fputs@plt+0xff45bce6>
   21754:	ble	1e8f6c <fputs@plt+0x1e5510>
   21758:	strtmi	lr, [r1], -r6, asr #15
   2175c:	ldrbmi	r6, [sl], -r8, lsr #17
   21760:	blx	ff25f752 <fputs@plt+0xff25bcf6>
   21764:	blle	fefe8f7c <fputs@plt+0xfefe5520>
   21768:	blcs	4837c <fputs@plt+0x44920>
   2176c:	bl	feed8e64 <fputs@plt+0xfeed5408>
   21770:	svclt	0x00180204
   21774:	blcs	69f80 <fputs@plt+0x66524>
   21778:	andcs	fp, r0, #24, 30	; 0x60
   2177c:	rscle	r2, ip, r0, lsl #20
   21780:	strbmi	r4, [r2], -fp, asr #12
   21784:			; <UNDEFINED> instruction: 0x46284639
   21788:			; <UNDEFINED> instruction: 0xf7ff9400
   2178c:	strmi	pc, [r6], -pc, lsr #26
   21790:	mvnle	r2, r0, lsl #16
   21794:			; <UNDEFINED> instruction: 0xf7e2e7a8
   21798:	svclt	0x0000e85a
   2179c:	andeq	r9, r1, ip, asr #13
   217a0:	andeq	r0, r0, r4, ror #4
   217a4:	andeq	r1, r0, r2, ror fp
   217a8:	andeq	r9, r1, ip, lsl #13
   217ac:	andeq	r7, r0, r8, lsl lr
   217b0:	mvnsmi	lr, sp, lsr #18
   217b4:	ldcmi	6, cr4, [sl, #-16]
   217b8:	ldrmi	fp, [r8], r2, lsl #1
   217bc:	ldrbtmi	r6, [sp], #-2499	; 0xfffff63d
   217c0:	svcge	0x00004818
   217c4:	stmdapl	r8!, {r0, r1, r3, r4, r6, fp, sp, lr}
   217c8:	stmdavs	r0, {r0, r2, r5, r6, r8, fp, sp, lr}
   217cc:			; <UNDEFINED> instruction: 0xf04f6078
   217d0:	ldclne	0, cr0, [r8]
   217d4:	andeq	pc, r7, r0, lsr #32
   217d8:	bl	feb7b998 <fputs@plt+0xfeb77f3c>
   217dc:	adcsmi	r0, r3, #0, 26
   217e0:	stmdbvs	lr!, {r0, r3, r4, r8, r9, fp, ip, lr, pc}^
   217e4:	stmdavs	r8!, {r0, r1, r3, r5, r6, r9, sl, lr}
   217e8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
   217ec:	bvs	f18440 <fputs@plt+0xf149e4>
   217f0:	strtmi	r4, [r0], -r2, asr #12
   217f4:			; <UNDEFINED> instruction: 0xf7ff4669
   217f8:	bmi	321544 <fputs@plt+0x31dae8>
   217fc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   21800:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21804:	subsmi	r6, sl, fp, ror r8
   21808:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2180c:	strcc	sp, [r8, -r6, lsl #2]
   21810:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   21814:			; <UNDEFINED> instruction: 0xf06f81f0
   21818:			; <UNDEFINED> instruction: 0xe7ee0015
   2181c:	ldmda	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21820:			; <UNDEFINED> instruction: 0x000195ba
   21824:	andeq	r0, r0, r4, ror #4
   21828:	andeq	r9, r1, sl, ror r5
   2182c:	ldrbmi	lr, [r0, sp, lsr #18]!
   21830:	bmi	9b3094 <fputs@plt+0x9af638>
   21834:	blmi	9b32a4 <fputs@plt+0x9af848>
   21838:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   2183c:	stmdbge	r3, {r0, r2, r3, r9, sl, lr}
   21840:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   21844:			; <UNDEFINED> instruction: 0xf04f9305
   21848:			; <UNDEFINED> instruction: 0xf7f70300
   2184c:	ldmiblt	r8, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   21850:	stmdbge	r4, {r0, r1, fp, ip, pc}
   21854:	ldrmi	r6, [r8, r3, lsl #18]
   21858:	svccs	0x0001b9b0
   2185c:	svccc	0x0001d023
   21860:	stmdbeq	r4, {r0, r2, r8, ip, sp, lr, pc}
   21864:	strmi	r4, [r0], r4, lsl #12
   21868:	strcc	lr, [r1], #-2
   2186c:	andsle	r4, r8, r7, lsr #5
   21870:			; <UNDEFINED> instruction: 0xf8cd9803
   21874:	stmdbls	r4, {pc}
   21878:	eorscc	pc, r4, r9, asr r8	; <UNPREDICTABLE>
   2187c:			; <UNDEFINED> instruction: 0xf8556946
   21880:			; <UNDEFINED> instruction: 0x47b02034
   21884:	rscsle	r2, r0, r0, lsl #16
   21888:	blmi	4740d8 <fputs@plt+0x47067c>
   2188c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21890:	blls	17b900 <fputs@plt+0x177ea4>
   21894:			; <UNDEFINED> instruction: 0xf04f405a
   21898:	tstle	r5, r0, lsl #6
   2189c:	pop	{r1, r2, ip, sp, pc}
   218a0:	bl	183868 <fputs@plt+0x17fe0c>
   218a4:	stmdals	r3, {r0, r1, r2, r6, r7, r8, sl}
   218a8:	stmdavs	fp!, {r0, r9, sp}^
   218ac:	andls	r9, r0, #4, 18	; 0x10000
   218b0:	stmdavs	sl!, {r2, r6, r8, fp, sp, lr}
   218b4:	stmdacs	r0, {r5, r7, r8, r9, sl, lr}
   218b8:	stmdals	r3, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   218bc:	stmdbls	r4, {r1, r4, r6, r9, sl, lr}
   218c0:	stmdavs	r3, {r2, r7, r8, fp, sp, lr}^
   218c4:	ldrb	r4, [pc, r0, lsr #15]
   218c8:	svc	0x00c0f7e1
   218cc:	andeq	r9, r1, lr, lsr r5
   218d0:	andeq	r0, r0, r4, ror #4
   218d4:	andeq	r9, r1, ip, ror #9
   218d8:	svcmi	0x00f0e92d
   218dc:	stmdavs	r0, {r0, r1, r7, r9, sl, lr}
   218e0:	movwls	fp, #57489	; 0xe091
   218e4:			; <UNDEFINED> instruction: 0xf0002800
   218e8:	svcne	0x000b809b
   218ec:	movwls	r4, #63118	; 0xf68e
   218f0:	movwcs	r4, #1561	; 0x619
   218f4:			; <UNDEFINED> instruction: 0xf8414618
   218f8:	movwcc	r0, #7940	; 0x1f04
   218fc:	ldrdmi	pc, [r0], -fp
   21900:	ldmle	r8!, {r2, r3, r4, r7, r9, lr}^
   21904:			; <UNDEFINED> instruction: 0xf0002c00
   21908:			; <UNDEFINED> instruction: 0xf8db808b
   2190c:	svcne	0x0013a008
   21910:	movwcs	r9, #780	; 0x30c
   21914:	bls	346550 <fputs@plt+0x342af4>
   21918:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2191c:	andcs	r9, r0, lr, lsl #18
   21920:	ldrdcc	pc, [r0], -lr
   21924:			; <UNDEFINED> instruction: 0xf8522c01
   21928:			; <UNDEFINED> instruction: 0xf8dbcf04
   2192c:	ldrmi	r5, [r8], r4
   21930:	andls	r9, ip, #7
   21934:			; <UNDEFINED> instruction: 0xf8da680a
   21938:	blx	ff8ad942 <fputs@plt+0xff8a9ee6>
   2193c:	blx	243d76 <fputs@plt+0x24031a>
   21940:			; <UNDEFINED> instruction: 0xf8cdf205
   21944:	ldmib	sp, {r3, r4, pc}^
   21948:	andls	r5, fp, #6291456	; 0x600000
   2194c:	strpl	pc, [r2], -r3, ror #23
   21950:	strcs	sp, [r1], #-2418	; 0xfffff68e
   21954:			; <UNDEFINED> instruction: 0xf8cd9105
   21958:	strls	sl, [sl], #-16
   2195c:	and	pc, ip, sp, asr #17
   21960:	tstcs	r0, r5, lsl #20
   21964:	strmi	r4, [r9], r8, asr #13
   21968:			; <UNDEFINED> instruction: 0xf8529600
   2196c:	tstls	r1, r4, lsl #30
   21970:	stmdbhi	ip, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   21974:	bls	146190 <fputs@plt+0x142734>
   21978:	ldrmi	r9, [r4], -fp, lsl #22
   2197c:	svccs	0x0004f854
   21980:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   21984:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   21988:	cfstrsls	mvf9, [r3], {4}
   2198c:	stmdavc	r3, {r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   21990:	strbmi	r6, [r3], -r4, ror #16
   21994:	stmdbhi	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   21998:	svcls	0x000a463a
   2199c:	stmdaeq	r4, {r3, r4, r8, r9, fp, sp, lr, pc}
   219a0:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
   219a4:	streq	lr, [r2, #-2840]	; 0xfffff4e8
   219a8:	streq	lr, [r3], -r1, asr #22
   219ac:	ldrtmi	r9, [sl], -r3, lsl #22
   219b0:	andls	r3, sl, #268435456	; 0x10000000
   219b4:	blpl	15fac8 <fputs@plt+0x15c06c>
   219b8:			; <UNDEFINED> instruction: 0xf8db9303
   219bc:	addsmi	r3, sl, #0
   219c0:	bl	3d6900 <fputs@plt+0x3d2ea4>
   219c4:	bl	5a1be8 <fputs@plt+0x59e18c>
   219c8:			; <UNDEFINED> instruction: 0xf04f0109
   219cc:	strtmi	r0, [ip], -r0, lsl #10
   219d0:	streq	lr, [r4], #-2885	; 0xfffff4bb
   219d4:	andvs	r4, r1, fp, lsr #12
   219d8:	tstmi	r3, #35651584	; 0x2200000
   219dc:			; <UNDEFINED> instruction: 0xf8dbd023
   219e0:	mvnlt	r3, r0
   219e4:			; <UNDEFINED> instruction: 0xf1aa9e0f
   219e8:	andcs	r0, r0, r4, lsl #14
   219ec:			; <UNDEFINED> instruction: 0xf8562100
   219f0:	strcc	ip, [r1, #-3844]	; 0xfffff0fc
   219f4:	svcmi	0x0004f857
   219f8:	andeq	lr, ip, #16, 22	; 0x4000
   219fc:	movweq	pc, #321	; 0x141	; <UNPREDICTABLE>
   21a00:	eorsvs	r1, r2, r2, lsl fp
   21a04:	movweq	pc, #355	; 0x163	; <UNPREDICTABLE>
   21a08:	ldrdmi	pc, [r0], -fp
   21a0c:			; <UNDEFINED> instruction: 0x461817d9
   21a10:	mvnle	r4, #1342177290	; 0x5000000a
   21a14:	movwcc	r9, #6925	; 0x1b0d
   21a18:	adcmi	r9, r3, #872415232	; 0x34000000
   21a1c:	svcge	0x007bf4ff
   21a20:	pop	{r0, r4, ip, sp, pc}
   21a24:	blls	3859ec <fputs@plt+0x381f90>
   21a28:	ldrdmi	pc, [r0], -fp
   21a2c:	movwls	r3, #54017	; 0xd301
   21a30:			; <UNDEFINED> instruction: 0xf4ff42a3
   21a34:			; <UNDEFINED> instruction: 0xe7f3af70
   21a38:			; <UNDEFINED> instruction: 0xe7c44670
   21a3c:	svcmi	0x00f0e92d
   21a40:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   21a44:	strmi	r8, [r1], -r2, lsl #22
   21a48:	ldrbtmi	r4, [r8], #-2247	; 0xfffff739
   21a4c:	svcge	0x0000b08d
   21a50:	strcc	lr, [r2], #-2503	; 0xfffff639
   21a54:	stmiapl	r3, {r0, r2, r6, r7, r8, r9, fp, lr}^
   21a58:	rscsvs	r6, fp, #1769472	; 0x1b0000
   21a5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21a60:			; <UNDEFINED> instruction: 0xf0002a00
   21a64:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r8, pc}^
   21a68:	ldmvs	r4, {r0, r1, r8, sl, ip, sp}
   21a6c:	movwpl	lr, #18887	; 0x49c7
   21a70:			; <UNDEFINED> instruction: 0xf0002c00
   21a74:	stmdavs	r0!, {r0, r3, r5, r6, r8, pc}^
   21a78:	stccs	3, cr15, [r7], {192}	; 0xc0
   21a7c:	strmi	pc, [r7], -r0, asr #7
   21a80:	b	10e5294 <fputs@plt+0x10e1838>
   21a84:	b	10fa68c <fputs@plt+0x10f6c30>
   21a88:	b	10f26c0 <fputs@plt+0x10eec64>
   21a8c:	eorsvs	r2, fp, #402653184	; 0x18000000
   21a90:	vmlal.u8	q11, d0, d16
   21a94:	vrsubhn.i16	d18, q0, <illegal reg q3.5>
   21a98:	cdpeq	4, 0, cr4, cr3, cr7, {0}
   21a9c:	movwvs	lr, #2627	; 0xa43
   21aa0:	movwmi	lr, #27203	; 0x6a43
   21aa4:	movwcs	lr, #19011	; 0x4a43
   21aa8:	sfmcs	f6, 4, [r0, #-492]	; 0xfffffe14
   21aac:	cmphi	r3, r0	; <UNPREDICTABLE>
   21ab0:	blcs	3bc04 <fputs@plt+0x381a8>
   21ab4:	mrshi	pc, SPSR	; <UNPREDICTABLE>
   21ab8:	stmdacs	r0, {r4, fp, sp, lr}
   21abc:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
   21ac0:	andvs	pc, r0, #692060160	; 0x29400000
   21ac4:	svcvs	0x0000f5b2
   21ac8:	mrshi	pc, (UNDEF: 101)	; <UNPREDICTABLE>
   21acc:	strcs	r0, [r0], #-2413	; 0xfffff693
   21ad0:	adceq	r6, lr, sp, lsr r1
   21ad4:	stmdaeq	r7, {r1, r2, r8, ip, sp, lr, pc}
   21ad8:			; <UNDEFINED> instruction: 0x0c06eb03
   21adc:	andeq	pc, r7, #40	; 0x28
   21ae0:	vstreq	d14, [r2, #-692]	; 0xfffffd4c
   21ae4:	bl	feb73498 <fputs@plt+0xfeb6fa3c>
   21ae8:			; <UNDEFINED> instruction: 0xf1a30d02
   21aec:			; <UNDEFINED> instruction: 0x61bb0e04
   21af0:			; <UNDEFINED> instruction: 0xf8c746e9
   21af4:			; <UNDEFINED> instruction: 0xf85c901c
   21af8:	strcc	fp, [r1], #-3332	; 0xfffff2fc
   21afc:	vsubl.u8	q10, d27, d21
   21b00:	vmlsl.u8	q9, d11, d7
   21b04:	b	13f2328 <fputs@plt+0x13ee8cc>
   21b08:	b	10fa77c <fputs@plt+0x10f6d20>
   21b0c:	b	10fa740 <fputs@plt+0x10f6ce4>
   21b10:	b	10f2740 <fputs@plt+0x10eece4>
   21b14:			; <UNDEFINED> instruction: 0xf84e2302
   21b18:	stclle	15, cr3, [ip], #16
   21b1c:			; <UNDEFINED> instruction: 0xf1a94430
   21b20:	strcs	r0, [r0], #-3076	; 0xfffff3fc
   21b24:	stccs	8, cr15, [r4, #-320]	; 0xfffffec0
   21b28:	adcmi	r3, r5, #16777216	; 0x1000000
   21b2c:	bcs	21ea3c <fputs@plt+0x21afe0>
   21b30:	cdpmi	3, 0, cr15, cr7, cr2, {6}
   21b34:	tstvs	r2, #323584	; 0x4f000
   21b38:	movwvs	lr, #10819	; 0x2a43
   21b3c:	movwmi	lr, #43587	; 0xaa43
   21b40:	movwcs	lr, #59971	; 0xea43
   21b44:	svccc	0x0004f84c
   21b48:	ldmvs	sl!, {r2, r3, r5, r6, r7, sl, fp, ip, lr, pc}^
   21b4c:	stmdaeq	r7, {r3, r5, ip, sp, lr, pc}
   21b50:	movweq	pc, #12322	; 0x3022	; <UNPREDICTABLE>
   21b54:			; <UNDEFINED> instruction: 0xf0233307
   21b58:	bl	feb6277c <fputs@plt+0xfeb5ed20>
   21b5c:	strbtmi	r0, [fp], r3, lsl #26
   21b60:	mcr	6, 0, r4, cr8, cr8, {2}
   21b64:			; <UNDEFINED> instruction: 0xf7e1ba90
   21b68:	bl	feb9d198 <fputs@plt+0xfeb9973c>
   21b6c:	svcne	0x00310d08
   21b70:	bl	feb73524 <fputs@plt+0xfeb6fac8>
   21b74:	ldrbmi	r0, [r9], #-3336	; 0xfffff2f8
   21b78:	bcc	45d3a0 <fputs@plt+0x459944>
   21b7c:	vmlaeq.f64	d14, d22, d17
   21b80:	bl	feb73540 <fputs@plt+0xfeb6fae4>
   21b84:	svcne	0x00180d08
   21b88:	bl	feb73544 <fputs@plt+0xfeb6fae8>
   21b8c:	strbtmi	r0, [sl], r8, lsl #26
   21b90:	stmdbcs	r4, {r0, r4, r6, fp, ip, sp, lr, pc}
   21b94:	stccs	3, cr15, [r7], {194}	; 0xc2
   21b98:	strmi	pc, [r7], #-962	; 0xfffffc3e
   21b9c:	strmi	r0, [lr, #3603]	; 0xe13
   21ba0:	movwvs	lr, #10819	; 0x2a43
   21ba4:	movwmi	lr, #51779	; 0xca43
   21ba8:	movwcs	lr, #19011	; 0x4a43
   21bac:	svccc	0x0004f840
   21bb0:	ldmib	r7, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   21bb4:	b	14aa7dc <fputs@plt+0x14a6d80>
   21bb8:	stmib	r7, {r0, r1, r8}^
   21bbc:			; <UNDEFINED> instruction: 0xf0002300
   21bc0:	strcs	r8, [r1], #-189	; 0xffffff43
   21bc4:	strcc	lr, [r1], #-3
   21bc8:			; <UNDEFINED> instruction: 0xf0002c41
   21bcc:	ldmdaeq	r1, {r0, r1, r2, r4, r5, r7, pc}^
   21bd0:	b	1063d38 <fputs@plt+0x10602dc>
   21bd4:	strmi	r7, [r3], -r3, asr #3
   21bd8:	b	14b3408 <fputs@plt+0x14af9ac>
   21bdc:	mvnsle	r0, r3, lsl #2
   21be0:			; <UNDEFINED> instruction: 0xf0002c01
   21be4:	ldmdavs	fp!, {r0, r1, r3, r5, r7, pc}
   21be8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   21bec:			; <UNDEFINED> instruction: 0xf0002b00
   21bf0:			; <UNDEFINED> instruction: 0xf10780a5
   21bf4:	mrc	8, 0, r0, cr8, cr0, {0}
   21bf8:			; <UNDEFINED> instruction: 0x464b2a10
   21bfc:			; <UNDEFINED> instruction: 0x46404631
   21c00:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   21c04:			; <UNDEFINED> instruction: 0x4631693a
   21c08:	addseq	r4, r2, r0, asr r6
   21c0c:	ldc	7, cr15, [r6, #-900]!	; 0xfffffc7c
   21c10:	andsle	r3, sp, r2, lsl #24
   21c14:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21c18:	ldrbmi	lr, [r3], -r7
   21c1c:	ldrtmi	r4, [r1], -sl, lsr #12
   21c20:			; <UNDEFINED> instruction: 0xf7ff4640
   21c24:	stccc	14, cr15, [r1], {89}	; 0x59
   21c28:			; <UNDEFINED> instruction: 0x4633d012
   21c2c:			; <UNDEFINED> instruction: 0x46294632
   21c30:			; <UNDEFINED> instruction: 0xf7ff4640
   21c34:	bvs	ee1580 <fputs@plt+0xeddb24>
   21c38:	vpmax.u8	d15, d4, d9
   21c3c:	mvnle	r4, sl, lsl r2
   21c40:			; <UNDEFINED> instruction: 0x4629693a
   21c44:	addseq	r4, r2, r0, lsr r6
   21c48:	ldc	7, cr15, [r8, #-900]	; 0xfffffc7c
   21c4c:	mvnle	r3, r1, lsl #24
   21c50:			; <UNDEFINED> instruction: 0x46324633
   21c54:	strtmi	r4, [r9], -r0, asr #12
   21c58:	mrc2	7, 1, pc, cr14, cr15, {7}
   21c5c:			; <UNDEFINED> instruction: 0x46404631
   21c60:	bcc	45d4c8 <fputs@plt+0x459a6c>
   21c64:			; <UNDEFINED> instruction: 0xf7ff462a
   21c68:			; <UNDEFINED> instruction: 0xf8d7fe37
   21c6c:			; <UNDEFINED> instruction: 0x46318010
   21c70:	b	13f3518 <fputs@plt+0x13efabc>
   21c74:	strtmi	r0, [r2], -r8, lsl #9
   21c78:	stc	7, cr15, [r0, #-900]	; 0xfffffc7c
   21c7c:			; <UNDEFINED> instruction: 0x0601f1b8
   21c80:	ldmibvs	fp!, {r0, r2, r3, r4, r5, sl, ip, lr, pc}
   21c84:			; <UNDEFINED> instruction: 0x0c04eb05
   21c88:			; <UNDEFINED> instruction: 0x46a64632
   21c8c:	strbtmi	r4, [r1], -r3, lsr #8
   21c90:	ldmdale	r3!, {r1, sp, lr, pc}
   21c94:	teqle	r1, #4096	; 0x1000
   21c98:	stcmi	8, cr15, [r4, #-324]	; 0xfffffebc
   21c9c:	stceq	8, cr15, [r4, #-332]	; 0xfffffeb4
   21ca0:	rscsle	r4, r6, #132, 4	; 0x40000008
   21ca4:			; <UNDEFINED> instruction: 0xf85c4659
   21ca8:	cdpcc	13, 0, cr2, cr1, cr4, {0}
   21cac:	strcs	pc, [r7], #-962	; 0xfffffc3e
   21cb0:	andmi	pc, r7, r2, asr #7
   21cb4:	b	10e5508 <fputs@plt+0x10e1aac>
   21cb8:	b	10fa8c8 <fputs@plt+0x10f6e6c>
   21cbc:	b	10f28d4 <fputs@plt+0x10eee78>
   21cc0:			; <UNDEFINED> instruction: 0xf8412300
   21cc4:			; <UNDEFINED> instruction: 0x1c733b04
   21cc8:	mnf<illegal precision>z	f5, #5.0
   21ccc:			; <UNDEFINED> instruction: 0x46593a90
   21cd0:	ldmvs	r8!, {r1, r3, r4, r5, r6, r7, fp, sp, lr}
   21cd4:			; <UNDEFINED> instruction: 0xf7e1469d
   21cd8:	ldrdcs	lr, [r0], -r2
   21cdc:	blmi	8f4574 <fputs@plt+0x8f0b18>
   21ce0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21ce4:	bvs	ffefbd54 <fputs@plt+0xffef82f8>
   21ce8:			; <UNDEFINED> instruction: 0xf04f405a
   21cec:	teqle	r8, r0, lsl #6
   21cf0:			; <UNDEFINED> instruction: 0x46bd3734
   21cf4:	blhi	dcff0 <fputs@plt+0xd9594>
   21cf8:	svchi	0x00f0e8bd
   21cfc:			; <UNDEFINED> instruction: 0xf1b84674
   21d00:	rscle	r0, r2, r0, lsl #30
   21d04:	bl	17c3f8 <fputs@plt+0x17899c>
   21d08:	andcs	r0, r0, r4, lsl #24
   21d0c:			; <UNDEFINED> instruction: 0xf1a32100
   21d10:	ldrtmi	r0, [r0], r4, lsl #28
   21d14:	svcvs	0x0004f85e
   21d18:	blne	fe0bbdd0 <fputs@plt+0xfe0b8374>
   21d1c:	movweq	pc, #353	; 0x161	; <UNPREDICTABLE>
   21d20:			; <UNDEFINED> instruction: 0xf1431912
   21d24:			; <UNDEFINED> instruction: 0xf8450300
   21d28:	strmi	r2, [ip, #2820]!	; 0xb04
   21d2c:	mvnvc	lr, pc, asr #20
   21d30:	mvnle	r4, r8, lsl r6
   21d34:	cfmadd32cs	mvax2, mvfx4, mvfx0, mvfx6
   21d38:			; <UNDEFINED> instruction: 0xe7c6dab4
   21d3c:	bcc	fe45d5a4 <fputs@plt+0xfe459b48>
   21d40:	andseq	pc, r5, pc, rrx
   21d44:	bfi	r4, sp, (invalid: 13:9)
   21d48:	stmdane	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21d4c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21d50:	stmdbhi	r8, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
   21d54:			; <UNDEFINED> instruction: 0xf06fe6a9
   21d58:	ldr	r0, [pc, sp]!
   21d5c:	andeq	pc, r8, pc, rrx
   21d60:			; <UNDEFINED> instruction: 0xf7e1e7bc
   21d64:	svclt	0x0000ed74
   21d68:	andeq	r9, r1, lr, lsr #6
   21d6c:	andeq	r0, r0, r4, ror #4
   21d70:	muleq	r1, r8, r0
   21d74:	tstcs	r1, r8, lsl #10
   21d78:	ldmdami	r2, {r0, r4, r8, r9, fp, lr}
   21d7c:	cfldrsmi	mvf4, [r2], {123}	; 0x7b
   21d80:	ldmdapl	sp, {r1, r4, r9, fp, lr}
   21d84:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
   21d88:	stmdavs	r8!, {r0, r1, r5, r8, sl, fp, sp, lr}
   21d8c:	ldcl	7, cr15, [r2, #-900]!	; 0xfffffc7c
   21d90:	vstmdbvs	r3!, {s8-s22}
   21d94:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   21d98:			; <UNDEFINED> instruction: 0xf7e16828
   21d9c:	bmi	39d354 <fputs@plt+0x3998f8>
   21da0:	tstcs	r1, r3, lsr #26
   21da4:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   21da8:	stcl	7, cr15, [r4, #-900]!	; 0xfffffc7c
   21dac:	stmdavs	r8!, {r1, r3, r9, fp, lr}
   21db0:	stfvss	f2, [r3, #-4]!
   21db4:			; <UNDEFINED> instruction: 0xf7e1447a
   21db8:	andcs	lr, r0, lr, asr sp
   21dbc:	cdp	7, 2, cr15, cr10, cr1, {7}
   21dc0:	strdeq	r8, [r1], -ip
   21dc4:	andeq	r0, r0, ip, ror #4
   21dc8:	muleq	r1, r4, lr
   21dcc:	andeq	r7, r0, r2, lsl #18
   21dd0:	andeq	r7, r0, r6, lsr r9
   21dd4:	andeq	r7, r0, r4, lsl sl
   21dd8:	andeq	r7, r0, r8, lsr sl
   21ddc:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   21de0:	svclt	0x00be2900
   21de4:			; <UNDEFINED> instruction: 0xf04f2000
   21de8:	and	r4, r6, r0, lsl #2
   21dec:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   21df0:			; <UNDEFINED> instruction: 0xf06fbf1c
   21df4:			; <UNDEFINED> instruction: 0xf04f4100
   21df8:			; <UNDEFINED> instruction: 0xf00030ff
   21dfc:			; <UNDEFINED> instruction: 0xf1adb857
   21e00:	stmdb	sp!, {r3, sl, fp}^
   21e04:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   21e08:	blcs	58a34 <fputs@plt+0x54fd8>
   21e0c:			; <UNDEFINED> instruction: 0xf000db1a
   21e10:			; <UNDEFINED> instruction: 0xf8ddf853
   21e14:	ldmib	sp, {r2, sp, lr, pc}^
   21e18:	andlt	r2, r4, r2, lsl #6
   21e1c:	submi	r4, r0, #112, 14	; 0x1c00000
   21e20:	cmpeq	r1, r1, ror #22
   21e24:	blle	6eca2c <fputs@plt+0x6e8fd0>
   21e28:			; <UNDEFINED> instruction: 0xf846f000
   21e2c:	ldrd	pc, [r4], -sp
   21e30:	movwcs	lr, #10717	; 0x29dd
   21e34:	submi	fp, r0, #4
   21e38:	cmpeq	r1, r1, ror #22
   21e3c:	bl	18f278c <fputs@plt+0x18eed30>
   21e40:	ldrbmi	r0, [r0, -r3, asr #6]!
   21e44:	bl	18f2794 <fputs@plt+0x18eed38>
   21e48:			; <UNDEFINED> instruction: 0xf0000343
   21e4c:			; <UNDEFINED> instruction: 0xf8ddf835
   21e50:	ldmib	sp, {r2, sp, lr, pc}^
   21e54:	andlt	r2, r4, r2, lsl #6
   21e58:	bl	1872760 <fputs@plt+0x186ed04>
   21e5c:	ldrbmi	r0, [r0, -r1, asr #2]!
   21e60:	bl	18f27b0 <fputs@plt+0x18eed54>
   21e64:			; <UNDEFINED> instruction: 0xf0000343
   21e68:			; <UNDEFINED> instruction: 0xf8ddf827
   21e6c:	ldmib	sp, {r2, sp, lr, pc}^
   21e70:	andlt	r2, r4, r2, lsl #6
   21e74:	bl	18f27c4 <fputs@plt+0x18eed68>
   21e78:	ldrbmi	r0, [r0, -r3, asr #6]!
   21e7c:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   21e80:	svclt	0x00082900
   21e84:	svclt	0x001c2800
   21e88:	mvnscc	pc, pc, asr #32
   21e8c:	rscscc	pc, pc, pc, asr #32
   21e90:	stmdalt	ip, {ip, sp, lr, pc}
   21e94:	stfeqd	f7, [r8], {173}	; 0xad
   21e98:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   21e9c:			; <UNDEFINED> instruction: 0xf80cf000
   21ea0:	ldrd	pc, [r4], -sp
   21ea4:	movwcs	lr, #10717	; 0x29dd
   21ea8:	ldrbmi	fp, [r0, -r4]!
   21eac:			; <UNDEFINED> instruction: 0xf04fb502
   21eb0:			; <UNDEFINED> instruction: 0xf7e10008
   21eb4:	stclt	12, cr14, [r2, #-272]	; 0xfffffef0
   21eb8:	svclt	0x00084299
   21ebc:	push	{r4, r7, r9, lr}
   21ec0:			; <UNDEFINED> instruction: 0x46044ff0
   21ec4:	andcs	fp, r0, r8, lsr pc
   21ec8:			; <UNDEFINED> instruction: 0xf8dd460d
   21ecc:	svclt	0x0038c024
   21ed0:	cmnle	fp, #1048576	; 0x100000
   21ed4:			; <UNDEFINED> instruction: 0x46994690
   21ed8:			; <UNDEFINED> instruction: 0xf283fab3
   21edc:	rsbsle	r2, r0, r0, lsl #22
   21ee0:			; <UNDEFINED> instruction: 0xf385fab5
   21ee4:	rsble	r2, r8, r0, lsl #26
   21ee8:			; <UNDEFINED> instruction: 0xf1a21ad2
   21eec:	blx	265774 <fputs@plt+0x261d18>
   21ef0:	blx	260b00 <fputs@plt+0x25d0a4>
   21ef4:			; <UNDEFINED> instruction: 0xf1c2f30e
   21ef8:	b	12e3b80 <fputs@plt+0x12e0124>
   21efc:	blx	a24b10 <fputs@plt+0xa210b4>
   21f00:	b	131eb24 <fputs@plt+0x131b0c8>
   21f04:	blx	224b18 <fputs@plt+0x2210bc>
   21f08:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   21f0c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   21f10:	andcs	fp, r0, ip, lsr pc
   21f14:	movwle	r4, #42497	; 0xa601
   21f18:	bl	fed29f24 <fputs@plt+0xfed264c8>
   21f1c:	blx	22f4c <fputs@plt+0x1f4f0>
   21f20:	blx	85e360 <fputs@plt+0x85a904>
   21f24:	bl	199eb48 <fputs@plt+0x199b0ec>
   21f28:	tstmi	r9, #46137344	; 0x2c00000
   21f2c:	bcs	32174 <fputs@plt+0x2e718>
   21f30:	b	1416028 <fputs@plt+0x14125cc>
   21f34:	b	13e40a4 <fputs@plt+0x13e0648>
   21f38:	b	12244ac <fputs@plt+0x1220a50>
   21f3c:	ldrmi	r7, [r6], -fp, asr #17
   21f40:	bl	fed59f74 <fputs@plt+0xfed56518>
   21f44:	bl	1962b6c <fputs@plt+0x195f110>
   21f48:	ldmne	fp, {r0, r3, r9, fp}^
   21f4c:	beq	2dcc7c <fputs@plt+0x2d9220>
   21f50:			; <UNDEFINED> instruction: 0xf14a1c5c
   21f54:	cfsh32cc	mvfx0, mvfx1, #0
   21f58:	strbmi	sp, [sp, #-7]
   21f5c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   21f60:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   21f64:	adfccsz	f4, f1, #5.0
   21f68:	blx	19674c <fputs@plt+0x192cf0>
   21f6c:	blx	95fb90 <fputs@plt+0x95c134>
   21f70:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   21f74:	vseleq.f32	s30, s28, s11
   21f78:	blx	968380 <fputs@plt+0x964924>
   21f7c:	b	111ff8c <fputs@plt+0x111c530>
   21f80:			; <UNDEFINED> instruction: 0xf1a2040e
   21f84:			; <UNDEFINED> instruction: 0xf1c20720
   21f88:	blx	223810 <fputs@plt+0x21fdb4>
   21f8c:	blx	15eb9c <fputs@plt+0x15b140>
   21f90:	blx	15fbb4 <fputs@plt+0x15c158>
   21f94:	b	111e7a4 <fputs@plt+0x111ad48>
   21f98:	blx	922bbc <fputs@plt+0x91f160>
   21f9c:	bl	119f7bc <fputs@plt+0x119bd60>
   21fa0:	teqmi	r3, #1073741824	; 0x40000000
   21fa4:	strbmi	r1, [r5], -r0, lsl #21
   21fa8:	tsteq	r3, r1, ror #22
   21fac:	svceq	0x0000f1bc
   21fb0:	stmib	ip, {r0, ip, lr, pc}^
   21fb4:	pop	{r8, sl, lr}
   21fb8:	blx	fed45f80 <fputs@plt+0xfed42524>
   21fbc:	msrcc	CPSR_, #132, 6	; 0x10000002
   21fc0:	blx	fee5be10 <fputs@plt+0xfee583b4>
   21fc4:	blx	fed9e9ec <fputs@plt+0xfed9af90>
   21fc8:	eorcc	pc, r0, #335544322	; 0x14000002
   21fcc:	orrle	r2, fp, r0, lsl #26
   21fd0:	svclt	0x0000e7f3
   21fd4:	mvnsmi	lr, #737280	; 0xb4000
   21fd8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   21fdc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   21fe0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   21fe4:	stmib	ip, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21fe8:	blne	1db31e4 <fputs@plt+0x1daf788>
   21fec:	strhle	r1, [sl], -r6
   21ff0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   21ff4:	svccc	0x0004f855
   21ff8:	strbmi	r3, [sl], -r1, lsl #8
   21ffc:	ldrtmi	r4, [r8], -r1, asr #12
   22000:	adcmi	r4, r6, #152, 14	; 0x2600000
   22004:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   22008:	svclt	0x000083f8
   2200c:	andeq	r8, r1, r6, asr #5
   22010:			; <UNDEFINED> instruction: 0x000182bc
   22014:	svclt	0x00004770

Disassembly of section .fini:

00022018 <.fini>:
   22018:	push	{r3, lr}
   2201c:	pop	{r3, pc}
