
# Generated by QuartusProjectGenerator
set_global_assignment -name DEVICE EP2S180F1020C3
set_global_assignment -name FAMILY "Stratix II"
set_global_assignment -name FMAX_REQUIREMENT "100 MHz"
set_global_assignment -name LAST_QUARTUS_VERSION 8.0
set_global_assignment -name MIF_FILE "program.mif"
set_global_assignment -name MIF_FILE "program_data.mif"
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.0
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name TOP_LEVEL_ENTITY stratix_test_onchip_onchip
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_palace
set_global_assignment -name VHDL_FILE "proge-out-onchip/gcu_ic/decoder.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/gcu_ic/decompressor.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/gcu_ic/highest_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/gcu_ic/ic.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/gcu_ic/ifetch.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/gcu_ic/input_socket_3.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/gcu_ic/opcodes_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/gcu_ic/output_socket_1_1.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/gcu_ic/output_socket_3_1.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/platform/altera_onchip_ram_comp.vhd"
set_global_assignment -name VHDL_FILE "proge-out-onchip/platform/altera_onchip_rom_comp.vhd"
set_global_assignment -name VHDL_FILE "proge-out-onchip/platform/stratix_test_onchip_onchip.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/platform/stratix_test_onchip_onchip_params_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/globals_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/imem_mau_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/rf_1wr_1rd_always_1_guarded_1.vhd"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/rtimer.vhd"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/stratix_led_io.vhd"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/toplevel.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/toplevel_params_pkg.vhdl"
set_global_assignment -name VHDL_FILE "proge-out-onchip/vhdl/util_pkg.vhdl"
set_location_assignment PIN_A4 -to STRATIXII_LED[3]
set_location_assignment PIN_A5 -to STRATIXII_LED[4]
set_location_assignment PIN_A6 -to STRATIXII_LED[7]
set_location_assignment PIN_AM17 -to clk
set_location_assignment PIN_B4 -to STRATIXII_LED[0]
set_location_assignment PIN_C6 -to STRATIXII_LED[6]
set_location_assignment PIN_D5 -to STRATIXII_LED[1]
set_location_assignment PIN_D6 -to STRATIXII_LED[5]
set_location_assignment PIN_E5 -to STRATIXII_LED[2]
set_location_assignment PIN_J13 -to rstx
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use work.globals.all;
use work.util.all;
use work.imem_mau.all;
use work.stratix_test_onchip_onchip_params.all;

entity stratix_test_onchip_onchip is

  port (
    clk : in std_logic;
    rstx : in std_logic;
    STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0));

end stratix_test_onchip_onchip;

architecture structural of stratix_test_onchip_onchip is


  component toplevel
    port (
      clk : in std_logic;
      rstx : in std_logic;
      busy : in std_logic;
      imem_en_x : out std_logic;
      imem_addr : out std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      imem_data : in std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
      pc_init : in std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      fu_leds_STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
      fu_LSU_dmem_data_in : in std_logic_vector(fu_LSU_dataw-1 downto 0);
      fu_LSU_dmem_data_out : out std_logic_vector(fu_LSU_dataw-1 downto 0);
      fu_LSU_dmem_addr : out std_logic_vector(fu_LSU_addrw-2-1 downto 0);
      fu_LSU_dmem_mem_en_x : out std_logic_vector(1-1 downto 0);
      fu_LSU_dmem_wr_en_x : out std_logic_vector(1-1 downto 0);
      fu_LSU_dmem_bytemask : out std_logic_vector(fu_LSU_dataw/8-1 downto 0));
  end component;

  component altera_onchip_rom_comp
    port (
      clock : in std_logic;
      address : in std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      q : out std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0));
  end component;

  component altera_onchip_ram_comp
    port (
      clock : in std_logic;
      address : in std_logic_vector(22-1 downto 0);
      byteena : in std_logic_vector(4-1 downto 0);
      q : out std_logic_vector(32-1 downto 0);
      data : in std_logic_vector(32-1 downto 0);
      clken : in std_logic;
      wren : in std_logic);
  end component;

  component util_inverter
    port (
      data_in : in std_logic;
      data_out : out std_logic);
  end component;


begin

  core_busy_wire <= '0';
  onchip_imem_address_wire <= core_imem_addr_wire;
  core_imem_data_wire <= onchip_imem_q_wire;
  core_pc_init_wire <= (others => '0');
  core_fu_LSU_dmem_data_in_wire <= onchip_dmem_q_wire;
  onchip_dmem_data_wire <= core_fu_LSU_dmem_data_out_wire;
  onchip_dmem_address_wire <= core_fu_LSU_dmem_addr_wire;
  fu_LSU_dmem_mem_en_x_util_inverter_data_in_wire <= core_fu_LSU_dmem_mem_en_x_wire(0);
  fu_LSU_dmem_wr_en_x_util_inverter_data_in_wire <= core_fu_LSU_dmem_wr_en_x_wire(0);
  onchip_dmem_byteena_wire <= core_fu_LSU_dmem_bytemask_wire;
  onchip_dmem_clken_wire <= fu_LSU_dmem_mem_en_x_util_inverter_data_out_wire;
  onchip_dmem_wren_wire <= fu_LSU_dmem_wr_en_x_util_inverter_data_out_wire;
  ground_signal <= (others => '0');

  core : toplevel
    port map (
      clk => clk,
      rstx => rstx,
      busy => core_busy_wire,
      imem_en_x => core_imem_en_x_wire,
      imem_addr => core_imem_addr_wire,
      imem_data => core_imem_data_wire,
      pc_init => core_pc_init_wire,
      fu_leds_STRATIXII_LED => STRATIXII_LED,
      fu_LSU_dmem_data_in => core_fu_LSU_dmem_data_in_wire,
      fu_LSU_dmem_data_out => core_fu_LSU_dmem_data_out_wire,
      fu_LSU_dmem_addr => core_fu_LSU_dmem_addr_wire,
      fu_LSU_dmem_mem_en_x => core_fu_LSU_dmem_mem_en_x_wire,
      fu_LSU_dmem_wr_en_x => core_fu_LSU_dmem_wr_en_x_wire,
      fu_LSU_dmem_bytemask => core_fu_LSU_dmem_bytemask_wire);

  onchip_imem : altera_onchip_rom_comp
    port map (
      clock => clk,
      address => onchip_imem_address_wire,
      q => onchip_imem_q_wire);

  onchip_dmem : altera_onchip_ram_comp
    port map (
      clock => clk,
      address => onchip_dmem_address_wire,
      byteena => onchip_dmem_byteena_wire,
      q => onchip_dmem_q_wire,
      data => onchip_dmem_data_wire,
      clken => onchip_dmem_clken_wire,
      wren => onchip_dmem_wren_wire);

  fu_LSU_dmem_mem_en_x_util_inverter : util_inverter
    port map (
      data_in => fu_LSU_dmem_mem_en_x_util_inverter_data_in_wire,
      data_out => fu_LSU_dmem_mem_en_x_util_inverter_data_out_wire);

  fu_LSU_dmem_wr_en_x_util_inverter : util_inverter
    port map (
      data_in => fu_LSU_dmem_wr_en_x_util_inverter_data_in_wire,
      data_out => fu_LSU_dmem_wr_en_x_util_inverter_data_out_wire);

end structural;
  signal core_busy_wire : std_logic;
  signal core_fu_LSU_dmem_addr_wire : std_logic_vector(fu_LSU_addrw-2-1 downto 0);
  signal core_fu_LSU_dmem_bytemask_wire : std_logic_vector(fu_LSU_dataw/8-1 downto 0);
  signal core_fu_LSU_dmem_data_in_wire : std_logic_vector(31 downto 0);
  signal core_fu_LSU_dmem_data_out_wire : std_logic_vector(31 downto 0);
  signal core_fu_LSU_dmem_mem_en_x_wire : std_logic_vector(0 downto 0);
  signal core_fu_LSU_dmem_wr_en_x_wire : std_logic_vector(0 downto 0);
  signal core_imem_addr_wire : std_logic_vector(IMEMADDRWIDTH-1 downto 0);
  signal core_imem_data_wire : std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
  signal core_imem_en_x_wire : std_logic;
  signal core_pc_init_wire : std_logic_vector(IMEMADDRWIDTH-1 downto 0);
  signal fu_LSU_dmem_mem_en_x_util_inverter_data_in_wire : std_logic;
  signal fu_LSU_dmem_mem_en_x_util_inverter_data_out_wire : std_logic;
  signal fu_LSU_dmem_wr_en_x_util_inverter_data_in_wire : std_logic;
  signal fu_LSU_dmem_wr_en_x_util_inverter_data_out_wire : std_logic;
  signal ground_signal : std_logic_vector(0 downto 0);
  signal onchip_dmem_address_wire : std_logic_vector(21 downto 0);
  signal onchip_dmem_byteena_wire : std_logic_vector(3 downto 0);
  signal onchip_dmem_clken_wire : std_logic;
  signal onchip_dmem_data_wire : std_logic_vector(31 downto 0);
  signal onchip_dmem_q_wire : std_logic_vector(31 downto 0);
  signal onchip_dmem_wren_wire : std_logic;
  signal onchip_imem_address_wire : std_logic_vector(IMEMADDRWIDTH-1 downto 0);
  signal onchip_imem_q_wire : std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
