{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 18:15:29 2019 " "Info: Processing started: Sun Oct 13 18:15:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoCPU -c ProjetoCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoCPU -c ProjetoCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2de26pra28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2de26pra28.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2de26pra28 " "Info: Found entity 1: ShiftLeft2de26pra28" {  } { { "ShiftLeft2de26pra28.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ShiftLeft2de26pra28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2de32pra32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2de32pra32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2de32pra32 " "Info: Found entity 1: ShiftLeft2de32pra32" {  } { { "ShiftLeft2de32pra32.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ShiftLeft2de32pra32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend1to32bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend1to32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend1to32bits " "Info: Found entity 1: SignExtend1to32bits" {  } { { "SignExtend1to32bits.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/SignExtend1to32bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16to32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend16to32bits " "Info: Found entity 1: SignExtend16to32bits" {  } { { "SignExtend16to32bits.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/SignExtend16to32bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hardware.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Hardware " "Info: Found entity 1: Hardware" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrcB " "Info: Found entity 1: ALUSrcB" {  } { { "ALUSrcB.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ALUSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrcA " "Info: Found entity 1: ALUSrcA" {  } { { "ALUSrcA.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ALUSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datasrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datasrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataSrc " "Info: Found entity 1: DataSrc" {  } { { "DataSrc.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/DataSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDst " "Info: Found entity 1: RegDst" {  } { { "RegDst.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/RegDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 IorD " "Info: Found entity 1: IorD" {  } { { "IorD.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/IorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSource " "Info: Found entity 1: PCSource" {  } { { "PCSource.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/PCSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hardware " "Info: Elaborating entity \"Hardware\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "reset " "Warning: Pin \"reset\" not connected" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1296 -16 152 1312 "reset" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:inst4 " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:inst4\"" {  } { { "Hardware.bdf" "inst4" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -1128 992 1440 -920 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IRWrite " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IRWrite\"" {  } { { "Hardware.bdf" "IRWrite" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -400 1112 1312 -272 "IRWrite" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:MemCtrl " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:MemCtrl\"" {  } { { "Hardware.bdf" "MemCtrl" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -352 824 1016 -224 "MemCtrl" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:MemCtrl\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:MemCtrl\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:MemCtrl\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/rodolpho/desktop/andre/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/users/rodolpho/desktop/andre/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/rodolpho/desktop/andre/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 144 0 0 } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -352 824 1016 -224 "MemCtrl" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram Memoria:MemCtrl\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/rodolpho/desktop/andre/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/rodolpho/desktop/andre/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:MemCtrl\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/rodolpho/desktop/andre/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/rodolpho/desktop/andre/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IorD IorD:inst1 " "Info: Elaborating entity \"IorD\" for hierarchy \"IorD:inst1\"" {  } { { "Hardware.bdf" "inst1" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -352 520 736 -192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PCWrite " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PCWrite\"" {  } { { "Hardware.bdf" "PCWrite" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -504 88 272 -376 "PCWrite" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSource PCSource:PCSource " "Info: Elaborating entity \"PCSource\" for hierarchy \"PCSource:PCSource\"" {  } { { "Hardware.bdf" "PCSource" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -872 4064 4280 -648 "PCSource" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALUControl " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALUControl\"" {  } { { "Hardware.bdf" "ALUControl" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -472 3400 3560 -312 "ALUControl" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSrcA ALUSrcA:inst5 " "Info: Elaborating entity \"ALUSrcA\" for hierarchy \"ALUSrcA:inst5\"" {  } { { "Hardware.bdf" "inst5" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -552 3008 3224 -392 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:Reg_Control " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:Reg_Control\"" {  } { { "Hardware.bdf" "Reg_Control" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -432 2104 2328 -272 "Reg_Control" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataSrc DataSrc:inst3 " "Info: Elaborating entity \"DataSrc\" for hierarchy \"DataSrc:inst3\"" {  } { { "Hardware.bdf" "inst3" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 120 1808 2024 440 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDst RegDst:inst2 " "Info: Elaborating entity \"RegDst\" for hierarchy \"RegDst:inst2\"" {  } { { "Hardware.bdf" "inst2" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -232 1816 2024 -40 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSrcB ALUSrcB:inst6 " "Info: Elaborating entity \"ALUSrcB\" for hierarchy \"ALUSrcB:inst6\"" {  } { { "Hardware.bdf" "inst6" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -232 3008 3224 -104 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend16to32bits SignExtend16to32bits:SEControl " "Info: Elaborating entity \"SignExtend16to32bits\" for hierarchy \"SignExtend16to32bits:SEControl\"" {  } { { "Hardware.bdf" "SEControl" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 512 1360 1560 608 "SEControl" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2de32pra32 ShiftLeft2de32pra32:inst " "Info: Elaborating entity \"ShiftLeft2de32pra32\" for hierarchy \"ShiftLeft2de32pra32:inst\"" {  } { { "Hardware.bdf" "inst" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 64 2616 2816 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "state\[6\] GND " "Warning (13410): Pin \"state\[6\]\" is stuck at GND" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -1304 824 1000 -1288 "state\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[5\] GND " "Warning (13410): Pin \"state\[5\]\" is stuck at GND" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -1304 824 1000 -1288 "state\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[4\] GND " "Warning (13410): Pin \"state\[4\]\" is stuck at GND" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -1304 824 1000 -1288 "state\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1296 -16 152 1312 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2572 " "Info: Implemented 2572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "334 " "Info: Implemented 334 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2204 " "Info: Implemented 2204 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 18:15:37 2019 " "Info: Processing ended: Sun Oct 13 18:15:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
