clk 1 bit bool
rst 1 bit sc_logic
i_sample_rsc_dat 3 bit_vector sc_lv
i_sample_rsc_triosy_lz 1 bit sc_logic
b_rsc_s_tdone 1 bit sc_logic
b_rsc_tr_write_done 1 bit sc_logic
b_rsc_RREADY 1 bit sc_logic
b_rsc_RVALID 1 bit sc_logic
b_rsc_RUSER 1 bit sc_logic
b_rsc_RLAST 1 bit sc_logic
b_rsc_RRESP 2 bit_vector sc_lv
b_rsc_RDATA 16 bit_vector sc_lv
b_rsc_RID 1 bit sc_logic
b_rsc_ARREADY 1 bit sc_logic
b_rsc_ARVALID 1 bit sc_logic
b_rsc_ARUSER 1 bit sc_logic
b_rsc_ARREGION 4 bit_vector sc_lv
b_rsc_ARQOS 4 bit_vector sc_lv
b_rsc_ARPROT 3 bit_vector sc_lv
b_rsc_ARCACHE 4 bit_vector sc_lv
b_rsc_ARLOCK 1 bit sc_logic
b_rsc_ARBURST 2 bit_vector sc_lv
b_rsc_ARSIZE 3 bit_vector sc_lv
b_rsc_ARLEN 8 bit_vector sc_lv
b_rsc_ARADDR 12 bit_vector sc_lv
b_rsc_ARID 1 bit sc_logic
b_rsc_BREADY 1 bit sc_logic
b_rsc_BVALID 1 bit sc_logic
b_rsc_BUSER 1 bit sc_logic
b_rsc_BRESP 2 bit_vector sc_lv
b_rsc_BID 1 bit sc_logic
b_rsc_WREADY 1 bit sc_logic
b_rsc_WVALID 1 bit sc_logic
b_rsc_WUSER 1 bit sc_logic
b_rsc_WLAST 1 bit sc_logic
b_rsc_WSTRB 2 bit_vector sc_lv
b_rsc_WDATA 16 bit_vector sc_lv
b_rsc_AWREADY 1 bit sc_logic
b_rsc_AWVALID 1 bit sc_logic
b_rsc_AWUSER 1 bit sc_logic
b_rsc_AWREGION 4 bit_vector sc_lv
b_rsc_AWQOS 4 bit_vector sc_lv
b_rsc_AWPROT 3 bit_vector sc_lv
b_rsc_AWCACHE 4 bit_vector sc_lv
b_rsc_AWLOCK 1 bit sc_logic
b_rsc_AWBURST 2 bit_vector sc_lv
b_rsc_AWSIZE 3 bit_vector sc_lv
b_rsc_AWLEN 8 bit_vector sc_lv
b_rsc_AWADDR 12 bit_vector sc_lv
b_rsc_AWID 1 bit sc_logic
b_rsc_triosy_lz 1 bit sc_logic
y_rsc_dat 9 bit_vector sc_lv
y_rsc_triosy_lz 1 bit sc_logic
