{
	"finish__design__instance__count__class:buffer": 7,
	"finish__design__instance__area__class:buffer": 479.808,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 197.568,
	"finish__design__instance__count__class:timing_repair_buffer": 72,
	"finish__design__instance__area__class:timing_repair_buffer": 3296.56,
	"finish__design__instance__count__class:inverter": 3,
	"finish__design__instance__area__class:inverter": 50.8032,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 11.2896,
	"finish__design__instance__count__class:sequential_cell": 72,
	"finish__design__instance__area__class:sequential_cell": 6897.95,
	"finish__design__instance__count__class:multi_input_combinational_cell": 73,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3065.13,
	"finish__design__instance__count": 233,
	"finish__design__instance__area": 13999.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.90442,
	"finish__clock__skew__setup": 0.0498497,
	"finish__clock__skew__hold": 0.0498497,
	"finish__timing__drv__max_slew_limit": 0.902567,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 1,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0252186,
	"finish__power__switching__total": 0.00496261,
	"finish__power__leakage__total": 1.1333e-07,
	"finish__power__total": 0.0301814,
	"finish__design__io": 72,
	"finish__design__die__area": 26943.6,
	"finish__design__core__area": 25285.9,
	"finish__design__instance__count": 311,
	"finish__design__instance__area": 14439.4,
	"finish__design__instance__count__stdcell": 311,
	"finish__design__instance__area__stdcell": 14439.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.571046,
	"finish__design__instance__utilization__stdcell": 0.571046,
	"finish__design__rows": 31,
	"finish__design__rows:GF018hv5v_green_sc9": 31,
	"finish__design__sites": 8959,
	"finish__design__sites:GF018hv5v_green_sc9": 8959,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}