--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.045 - 0.057)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y8.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X53Y8.G4       net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X53Y8.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (1.197ns logic, 0.289ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y8.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X53Y8.BX       net (fanout=2)        0.788   ftop/clkN210/unlock2
    SLICE_X53Y8.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.695ns logic, 0.788ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.057 - 0.045)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y8.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X53Y8.G4       net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X53Y8.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.883ns logic, 0.232ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y8.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X53Y8.BX       net (fanout=2)        0.631   ftop/clkN210/unlock2
    SLICE_X53Y8.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.481ns logic, 0.631ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X52Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X52Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X52Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y64.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y64.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y64.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X53Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X53Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X53Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X53Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X53Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X53Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.913ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.843ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.575 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y191.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X94Y192.G3     net (fanout=5)        0.336   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X94Y201.G2     net (fanout=11)       0.169   ftop/gbe0/gmac/gmac/N2
    SLICE_X94Y201.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y200.G2     net (fanout=2)        0.386   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y200.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X98Y205.G3     net (fanout=10)       1.361   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X98Y205.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.843ns (4.878ns logic, 2.965ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.804ns (Levels of Logic = 5)
  Clock Path Skew:      -0.090ns (0.501 - 0.591)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y192.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X83Y189.F4     net (fanout=5)        0.658   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X83Y189.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X83Y188.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X83Y188.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X84Y190.F4     net (fanout=3)        0.407   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X84Y190.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y184.G3     net (fanout=7)        0.528   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y184.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X87Y186.F2     net (fanout=40)       1.499   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X87Y186.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N62
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<17>_SW0
    SLICE_X87Y187.SR     net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N62
    SLICE_X87Y187.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<17>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      7.804ns (3.735ns logic, 4.069ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.790ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.544 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y191.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X94Y192.G3     net (fanout=5)        0.336   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X95Y205.G3     net (fanout=11)       0.380   ftop/gbe0/gmac/gmac/N2
    SLICE_X95Y205.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X96Y202.G3     net (fanout=4)        0.364   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X96Y202.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X96Y202.F4     net (fanout=7)        0.125   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X96Y202.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>_SW0_SW0_SW0
    SLICE_X95Y202.F4     net (fanout=1)        0.517   ftop/gbe0/gmac/gmac/txRS_crc/N36
    SLICE_X95Y202.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.790ns (5.355ns logic, 2.435ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_outF/full_reg (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.501 - 0.596)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_outF/full_reg to ftop/gbe0/gmac/txfun_inF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y197.XQ     Tcko                  0.521   ftop/gbe0/gmac/txfun_outF_FULL_N
                                                       ftop/gbe0/gmac/txfun_outF/full_reg
    SLICE_X84Y190.G3     net (fanout=6)        0.930   ftop/gbe0/gmac/txfun_outF_FULL_N
    SLICE_X84Y190.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ_SW0
    SLICE_X84Y190.F3     net (fanout=1)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ_SW0/O
    SLICE_X84Y190.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y184.G3     net (fanout=7)        0.528   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y184.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X87Y186.F2     net (fanout=40)       1.499   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X87Y186.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N62
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<17>_SW0
    SLICE_X87Y187.SR     net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N62
    SLICE_X87Y187.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<17>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (3.349ns logic, 4.444ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.501 - 0.565)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y185.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X83Y188.G1     net (fanout=5)        0.677   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X83Y188.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X83Y188.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X83Y188.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X84Y190.F4     net (fanout=3)        0.407   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X84Y190.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y184.G3     net (fanout=7)        0.528   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y184.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X87Y186.F2     net (fanout=40)       1.499   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X87Y186.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N62
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<17>_SW0
    SLICE_X87Y187.SR     net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N62
    SLICE_X87Y187.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<17>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (3.735ns logic, 4.088ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.855ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.299 - 0.319)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y193.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X94Y192.G1     net (fanout=5)        0.420   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X94Y201.G2     net (fanout=11)       0.169   ftop/gbe0/gmac/gmac/N2
    SLICE_X94Y201.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y200.G2     net (fanout=2)        0.386   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y200.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X98Y205.G3     net (fanout=10)       1.361   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X98Y205.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.855ns (4.806ns logic, 3.049ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.802ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.268 - 0.319)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y193.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X94Y192.G1     net (fanout=5)        0.420   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X95Y205.G3     net (fanout=11)       0.380   ftop/gbe0/gmac/gmac/N2
    SLICE_X95Y205.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X96Y202.G3     net (fanout=4)        0.364   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X96Y202.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X96Y202.F4     net (fanout=7)        0.125   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X96Y202.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>_SW0_SW0_SW0
    SLICE_X95Y202.F4     net (fanout=1)        0.517   ftop/gbe0/gmac/gmac/txRS_crc/N36
    SLICE_X95Y202.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.802ns (5.283ns logic, 2.519ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.780ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.575 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y191.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X94Y192.G3     net (fanout=5)        0.336   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X98Y203.G3     net (fanout=11)       0.567   ftop/gbe0/gmac/gmac/N2
    SLICE_X98Y203.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X95Y202.G3     net (fanout=6)        0.715   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X95Y202.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X98Y205.G4     net (fanout=5)        0.626   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X98Y205.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (4.823ns logic, 2.957ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.728ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.544 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y191.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X94Y192.G3     net (fanout=5)        0.336   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X98Y203.G3     net (fanout=11)       0.567   ftop/gbe0/gmac/gmac/N2
    SLICE_X98Y203.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X95Y202.G3     net (fanout=6)        0.715   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X95Y202.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X94Y202.F3     net (fanout=5)        0.589   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X94Y202.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.728ns (4.808ns logic, 2.920ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.753ns (Levels of Logic = 7)
  Clock Path Skew:      -0.066ns (0.579 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y191.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X94Y192.G3     net (fanout=5)        0.336   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X98Y203.G3     net (fanout=11)       0.567   ftop/gbe0/gmac/gmac/N2
    SLICE_X98Y203.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X95Y202.G3     net (fanout=6)        0.715   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X95Y202.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X97Y206.F1     net (fanout=5)        0.668   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X97Y206.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.753ns (4.754ns logic, 2.999ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.792ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.299 - 0.319)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y193.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X94Y192.G1     net (fanout=5)        0.420   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X98Y203.G3     net (fanout=11)       0.567   ftop/gbe0/gmac/gmac/N2
    SLICE_X98Y203.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X95Y202.G3     net (fanout=6)        0.715   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X95Y202.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X98Y205.G4     net (fanout=5)        0.626   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X98Y205.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (4.751ns logic, 3.041ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.782ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.299 - 0.319)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y193.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X94Y192.G4     net (fanout=5)        0.376   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X94Y201.G2     net (fanout=11)       0.169   ftop/gbe0/gmac/gmac/N2
    SLICE_X94Y201.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y200.G2     net (fanout=2)        0.386   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y200.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X98Y205.G3     net (fanout=10)       1.361   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X98Y205.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (4.777ns logic, 3.005ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.740ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.268 - 0.319)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y193.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X94Y192.G1     net (fanout=5)        0.420   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X98Y203.G3     net (fanout=11)       0.567   ftop/gbe0/gmac/gmac/N2
    SLICE_X98Y203.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X95Y202.G3     net (fanout=6)        0.715   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X95Y202.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X94Y202.F3     net (fanout=5)        0.589   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X94Y202.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (4.736ns logic, 3.004ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.303 - 0.319)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y193.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X94Y192.G1     net (fanout=5)        0.420   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X98Y203.G3     net (fanout=11)       0.567   ftop/gbe0/gmac/gmac/N2
    SLICE_X98Y203.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X95Y202.G3     net (fanout=6)        0.715   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X95Y202.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X97Y206.F1     net (fanout=5)        0.668   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X97Y206.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (4.682ns logic, 3.083ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.729ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.268 - 0.319)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y193.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X94Y192.G4     net (fanout=5)        0.376   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X95Y205.G3     net (fanout=11)       0.380   ftop/gbe0/gmac/gmac/N2
    SLICE_X95Y205.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X96Y202.G3     net (fanout=4)        0.364   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X96Y202.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X96Y202.F4     net (fanout=7)        0.125   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X96Y202.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>_SW0_SW0_SW0
    SLICE_X95Y202.F4     net (fanout=1)        0.517   ftop/gbe0/gmac/gmac/txRS_crc/N36
    SLICE_X95Y202.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.729ns (5.254ns logic, 2.475ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.707ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.501 - 0.565)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y184.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X83Y189.G4     net (fanout=5)        0.561   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X83Y189.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X83Y188.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X83Y188.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X84Y190.F4     net (fanout=3)        0.407   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X84Y190.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y184.G3     net (fanout=7)        0.528   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y184.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X87Y186.F2     net (fanout=40)       1.499   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X87Y186.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N62
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<17>_SW0
    SLICE_X87Y187.SR     net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N62
    SLICE_X87Y187.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<17>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      7.707ns (3.735ns logic, 3.972ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.501 - 0.565)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y184.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X83Y189.G2     net (fanout=5)        0.624   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X83Y189.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X83Y188.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X83Y188.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X84Y190.F4     net (fanout=3)        0.407   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X84Y190.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y184.G3     net (fanout=7)        0.528   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X84Y184.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X87Y186.F2     net (fanout=40)       1.499   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X87Y186.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N62
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<17>_SW0
    SLICE_X87Y187.SR     net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N62
    SLICE_X87Y187.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<17>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (3.663ns logic, 4.035ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.299 - 0.338)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y195.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X94Y193.G1     net (fanout=16)       0.561   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X94Y193.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X94Y193.F4     net (fanout=7)        0.537   ftop/gbe0/gmac/gmac/N38
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X94Y201.G2     net (fanout=11)       0.169   ftop/gbe0/gmac/gmac/N2
    SLICE_X94Y201.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X92Y200.G2     net (fanout=2)        0.386   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X92Y200.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X98Y205.G3     net (fanout=10)       1.361   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X98Y205.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (4.205ns logic, 3.508ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.677ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.572 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y191.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X94Y192.G3     net (fanout=5)        0.336   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X98Y203.F2     net (fanout=11)       0.624   ftop/gbe0/gmac/gmac/N2
    SLICE_X98Y203.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X95Y204.F1     net (fanout=5)        0.917   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X95Y204.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>_SW0_SW0
    SLICE_X96Y205.F4     net (fanout=1)        0.293   ftop/gbe0/gmac/gmac/txRS_crc/N46
    SLICE_X96Y205.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.677ns (4.794ns logic, 2.883ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.299 - 0.319)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y193.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X94Y192.G4     net (fanout=5)        0.376   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X94Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y192.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X94Y193.F1     net (fanout=10)       0.174   ftop/gbe0/gmac/gmac/N34
    SLICE_X94Y193.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y200.G4     net (fanout=4)        0.494   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X98Y203.G3     net (fanout=11)       0.567   ftop/gbe0/gmac/gmac/N2
    SLICE_X98Y203.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X95Y202.G3     net (fanout=6)        0.715   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X95Y202.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X98Y205.G4     net (fanout=5)        0.626   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X98Y205.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (4.722ns logic, 2.997ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.281 - 0.227)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_2 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y196.YQ     Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<2>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_2
    SLICE_X90Y197.BY     net (fanout=2)        0.356   ftop/gbe0/gmac/txfun_outF_D_OUT<2>
    SLICE_X90Y197.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<2>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.289ns logic, 0.356ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.281 - 0.227)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_2 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y196.YQ     Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<2>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_2
    SLICE_X90Y197.BY     net (fanout=2)        0.356   ftop/gbe0/gmac/txfun_outF_D_OUT<2>
    SLICE_X90Y197.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<2>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.290ns logic, 0.356ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.417 - 0.380)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y177.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X102Y176.BY    net (fanout=2)        0.340   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X102Y176.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.417 - 0.380)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y177.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X102Y176.BY    net (fanout=2)        0.340   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X102Y176.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.290ns logic, 0.340ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.051 - 0.040)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_17 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    SLICE_X106Y169.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
    SLICE_X106Y169.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.051 - 0.040)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_17 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    SLICE_X106Y169.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
    SLICE_X106Y169.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.066 - 0.049)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_39 to ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y174.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_39
    SLICE_X100Y173.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
    SLICE_X100Y173.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<39>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.347ns logic, 0.295ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.066 - 0.049)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_39 to ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y174.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_39
    SLICE_X100Y173.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
    SLICE_X100Y173.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<39>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.348ns logic, 0.295ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.136ns (0.425 - 0.289)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y170.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X99Y171.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X99Y171.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.416 - 0.342)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_3 to ftop/gbe0/gmac/rxfun_inF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y184.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac_rx_get<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_3
    SLICE_X109Y185.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac_rx_get<3>
    SLICE_X109Y185.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_inF/data1_reg<3>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.425 - 0.345)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7 to ftop/gbe0/gmac/rxfun_inF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac_rx_get<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7
    SLICE_X109Y183.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac_rx_get<7>
    SLICE_X109Y183.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_inF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.478 - 0.414)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y164.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr1_3
    SLICE_X111Y163.BX    net (fanout=4)        0.339   ftop/gbe0/gmac/rxF/sGEnqPtr1<3>
    SLICE_X111Y163.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.458ns logic, 0.339ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.042 - 0.025)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y178.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X103Y176.BX    net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X103Y176.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.400 - 0.324)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9 to ftop/gbe0/gmac/rxfun_inF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y182.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac_rx_get<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9
    SLICE_X104Y183.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac_rx_get<9>
    SLICE_X104Y183.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_inF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.028 - 0.034)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y177.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X87Y178.BX     net (fanout=1)        0.284   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X87Y178.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.312 - 0.229)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_9 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y195.YQ     Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_9
    SLICE_X92Y193.BY     net (fanout=2)        0.545   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
    SLICE_X92Y193.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.289ns logic, 0.545ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.312 - 0.229)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_9 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y195.YQ     Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_9
    SLICE_X92Y193.BY     net (fanout=2)        0.545   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
    SLICE_X92Y193.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.290ns logic, 0.545ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.076 - 0.064)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X109Y167.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X109Y167.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_11 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.012 - 0.003)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_11 to ftop/gbe0/gmac/txfun_inF/data1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y184.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<11>
                                                       ftop/gbe0/gmac/txF/dDoutReg_11
    SLICE_X95Y186.BX     net (fanout=2)        0.312   ftop/gbe0/gmac/txF_dD_OUT<11>
    SLICE_X95Y186.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<11>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.458ns logic, 0.312ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.076 - 0.065)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_13 to ftop/gbe0/gmac/rxfun_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    SLICE_X109Y173.BX    net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<13>
    SLICE_X109Y173.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X80Y199.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X80Y199.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X80Y199.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X80Y199.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X80Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X80Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X80Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X80Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X94Y179.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X94Y179.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X74Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X74Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X106Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X106Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X106Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X106Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.287ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.107ns (Levels of Logic = 4)
  Clock Path Skew:      -0.180ns (0.636 - 0.816)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X112Y185.G2    net (fanout=5)        1.142   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X112Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y185.F3    net (fanout=25)       0.024   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y185.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.G1    net (fanout=1)        0.585   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X113Y188.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N30
    SLICE_X113Y188.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y195.CE    net (fanout=2)        1.295   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y195.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.107ns (3.019ns logic, 3.088ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.107ns (Levels of Logic = 4)
  Clock Path Skew:      -0.180ns (0.636 - 0.816)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X112Y185.G2    net (fanout=5)        1.142   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X112Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y185.F3    net (fanout=25)       0.024   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y185.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.G1    net (fanout=1)        0.585   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X113Y188.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N30
    SLICE_X113Y188.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y195.CE    net (fanout=2)        1.295   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y195.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.107ns (3.019ns logic, 3.088ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.112ns (Levels of Logic = 5)
  Clock Path Skew:      -0.164ns (0.320 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X110Y189.G1    net (fanout=4)        0.757   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X110Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y189.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.G2    net (fanout=2)        0.109   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y180.G2    net (fanout=11)       1.749   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y182.BY    net (fanout=1)        0.581   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y182.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.112ns (2.895ns logic, 3.217ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.111ns (Levels of Logic = 5)
  Clock Path Skew:      -0.164ns (0.320 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X110Y189.G1    net (fanout=4)        0.757   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X110Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y189.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.G2    net (fanout=2)        0.109   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y180.G2    net (fanout=11)       1.749   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y182.BY    net (fanout=1)        0.581   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y182.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.111ns (2.894ns logic, 3.217ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.096ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (0.320 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X112Y188.F2    net (fanout=3)        0.683   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y188.G1    net (fanout=2)        0.729   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y180.G2    net (fanout=11)       1.749   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y182.BY    net (fanout=1)        0.581   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y182.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (2.354ns logic, 3.742ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.095ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (0.320 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X112Y188.F2    net (fanout=3)        0.683   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y188.G1    net (fanout=2)        0.729   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y180.G2    net (fanout=11)       1.749   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y182.BY    net (fanout=1)        0.581   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y182.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.095ns (2.353ns logic, 3.742ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.128ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.636 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y185.G4    net (fanout=20)       1.091   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y185.F3    net (fanout=25)       0.024   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y185.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.G1    net (fanout=1)        0.585   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X113Y188.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N30
    SLICE_X113Y188.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y195.CE    net (fanout=2)        1.295   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y195.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (3.091ns logic, 3.037ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.128ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.636 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y186.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y185.G4    net (fanout=20)       1.091   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y185.F3    net (fanout=25)       0.024   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y185.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.G1    net (fanout=1)        0.585   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X113Y188.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N30
    SLICE_X113Y188.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y195.CE    net (fanout=2)        1.295   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y195.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (3.091ns logic, 3.037ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.099ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.376 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X112Y190.G2    net (fanout=3)        0.493   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y190.F2    net (fanout=1)        0.278   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23/O
    SLICE_X112Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X113Y189.G3    net (fanout=1)        0.289   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X113Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y189.G1    net (fanout=15)       0.202   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X112Y189.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X112Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y189.CE    net (fanout=1)        1.070   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y189.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (3.746ns logic, 2.353ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.981ns (Levels of Logic = 4)
  Clock Path Skew:      -0.182ns (0.636 - 0.818)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y185.G1    net (fanout=4)        0.944   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y185.F3    net (fanout=25)       0.024   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y185.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.G1    net (fanout=1)        0.585   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X113Y188.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N30
    SLICE_X113Y188.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y195.CE    net (fanout=2)        1.295   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y195.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      5.981ns (3.091ns logic, 2.890ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.981ns (Levels of Logic = 4)
  Clock Path Skew:      -0.182ns (0.636 - 0.818)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y185.G1    net (fanout=4)        0.944   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y185.F3    net (fanout=25)       0.024   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y185.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.G1    net (fanout=1)        0.585   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X113Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X113Y188.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N30
    SLICE_X113Y188.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y195.CE    net (fanout=2)        1.295   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y195.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      5.981ns (3.091ns logic, 2.890ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (0.320 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y190.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X110Y189.F1    net (fanout=3)        1.263   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.G2    net (fanout=2)        0.109   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y180.G2    net (fanout=11)       1.749   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y182.BY    net (fanout=1)        0.581   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y182.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (2.253ns logic, 3.702ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.954ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (0.320 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y190.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X110Y189.F1    net (fanout=3)        1.263   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X110Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.G2    net (fanout=2)        0.109   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y180.G2    net (fanout=11)       1.749   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y182.BY    net (fanout=1)        0.581   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y182.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      5.954ns (2.252ns logic, 3.702ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.993ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.376 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X112Y190.G1    net (fanout=4)        0.462   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y190.F2    net (fanout=1)        0.278   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23/O
    SLICE_X112Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X113Y189.G3    net (fanout=1)        0.289   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X113Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y189.G1    net (fanout=15)       0.202   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X112Y189.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X112Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y189.CE    net (fanout=1)        1.070   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y189.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.993ns (3.671ns logic, 2.322ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.344 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X110Y189.G1    net (fanout=4)        0.757   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X110Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y189.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.G2    net (fanout=2)        0.109   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y188.F4    net (fanout=11)       0.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X105Y178.CE    net (fanout=17)       1.911   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X105Y178.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (3.110ns logic, 2.843ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.344 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X110Y189.G1    net (fanout=4)        0.757   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X110Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y189.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.G2    net (fanout=2)        0.109   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y188.F4    net (fanout=11)       0.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X105Y179.CE    net (fanout=17)       1.911   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X105Y179.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (3.110ns logic, 2.843ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.344 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X110Y189.G1    net (fanout=4)        0.757   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X110Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y189.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.G2    net (fanout=2)        0.109   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y188.F4    net (fanout=11)       0.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X105Y178.CE    net (fanout=17)       1.911   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X105Y178.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (3.110ns logic, 2.843ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.344 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X110Y189.G1    net (fanout=4)        0.757   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X110Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y189.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.G2    net (fanout=2)        0.109   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y188.F4    net (fanout=11)       0.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X105Y179.CE    net (fanout=17)       1.911   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X105Y179.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (3.110ns logic, 2.843ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.975ns (Levels of Logic = 4)
  Clock Path Skew:      -0.105ns (0.379 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X112Y190.G2    net (fanout=3)        0.493   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y190.F2    net (fanout=1)        0.278   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23/O
    SLICE_X112Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X113Y189.G3    net (fanout=1)        0.289   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X113Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y191.F2    net (fanout=15)       1.271   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y191.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN1
    SLICE_X110Y190.CE    net (fanout=1)        0.553   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
    SLICE_X110Y190.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      5.975ns (3.091ns logic, 2.884ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (0.344 - 0.484)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X112Y188.F2    net (fanout=3)        0.683   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y188.G1    net (fanout=2)        0.729   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y188.F4    net (fanout=11)       0.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X105Y179.CE    net (fanout=17)       1.911   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X105Y179.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.937ns (2.569ns logic, 3.368ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.729ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.011 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y181.G3    net (fanout=13)       0.311   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y181.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.729ns (0.418ns logic, 0.311ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.729ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.011 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y181.G3    net (fanout=13)       0.311   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y181.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.729ns (0.418ns logic, 0.311ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X111Y181.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X111Y181.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.037 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y175.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X107Y174.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X107Y174.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.020 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X109Y179.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X109Y179.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.007 - 0.009)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y178.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X101Y180.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X101Y180.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.382 - 0.339)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y180.G2    net (fanout=13)       0.428   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y180.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.416ns logic, 0.428ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.025 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X106Y179.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X106Y179.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.382 - 0.339)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y180.G2    net (fanout=13)       0.428   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y180.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.416ns logic, 0.428ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X105Y179.BX    net (fanout=4)        0.347   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X105Y179.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.458ns logic, 0.347ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.025 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y179.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X106Y178.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X106Y178.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.519ns logic, 0.301ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.404 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X104Y178.BX    net (fanout=2)        0.333   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X104Y178.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.519ns logic, 0.333ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.872ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.388 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y185.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X104Y185.BX    net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X104Y185.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.498ns logic, 0.374ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y179.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X108Y178.BX    net (fanout=2)        0.317   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X108Y178.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.519ns logic, 0.317ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.365 - 0.327)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y178.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    SLICE_X100Y178.BX    net (fanout=5)        0.354   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
    SLICE_X100Y178.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.519ns logic, 0.354ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.382 - 0.339)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y180.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y180.G1    net (fanout=10)       0.407   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y180.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.476ns logic, 0.407ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.382 - 0.339)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y180.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y180.G1    net (fanout=10)       0.407   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y180.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.476ns logic, 0.407ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X104Y181.G2    net (fanout=13)       0.428   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X104Y181.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.416ns logic, 0.428ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X104Y181.G2    net (fanout=13)       0.428   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X104Y181.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.416ns logic, 0.428ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X106Y176.BX    net (fanout=2)        0.360   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X106Y176.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.498ns logic, 0.360ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X110Y178.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X110Y178.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X110Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X110Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X110Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X110Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X110Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X110Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X98Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X98Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X110Y177.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X110Y177.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X103Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X103Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X101Y179.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X101Y179.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.015ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 0)
  Clock Path Skew:      -5.062ns (-1.388 - 3.674)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y64.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y64.SR      net (fanout=3)        0.996   ftop/clkN210/rstInD
    SLICE_X72Y64.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.957ns logic, 0.996ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.506ns (Levels of Logic = 0)
  Clock Path Skew:      -3.561ns (-0.622 - 2.939)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y64.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y64.SR      net (fanout=3)        0.797   ftop/clkN210/rstInD
    SLICE_X72Y64.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.506ns (0.709ns logic, 0.797ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y64.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y64.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y64.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106049665 paths analyzed, 51697 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.890ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_787 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.549ns (Levels of Logic = 12)
  Clock Path Skew:      -0.341ns (0.603 - 0.944)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_787
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X36Y142.G2     net (fanout=3)        1.187   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X36Y142.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X34Y135.G3     net (fanout=66)       0.796   ftop/edp0/N159
    SLICE_X34Y135.Y      Tilo                  0.616   ftop/edp0/N2373
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X36Y158.F1     net (fanout=44)       2.634   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X36Y158.X      Tilo                  0.601   ftop/edp0/N2651
                                                       ftop/edp0/x__h55198_and0015<6>15_SW1
    SLICE_X33Y131.F3     net (fanout=2)        1.435   ftop/edp0/N2651
    SLICE_X33Y131.X      Tilo                  0.562   ftop/edp0/x__h55198<6>
                                                       ftop/edp0/x__h55198_and0015<6>15
    SLICE_X24Y114.F2     net (fanout=4)        1.464   ftop/edp0/x__h55198<6>
    SLICE_X24Y114.X      Tif5x                 0.853   ftop/edp0/Sh4007
                                                       ftop/edp0/Sh400732_G
                                                       ftop/edp0/Sh400732
    SLICE_X24Y100.F4     net (fanout=7)        0.899   ftop/edp0/Sh4007
    SLICE_X24Y100.X      Tif5x                 0.853   ftop/edp0/Sh4819
                                                       ftop/edp0/Sh481928_G
                                                       ftop/edp0/Sh481928
    SLICE_X25Y100.G4     net (fanout=4)        0.057   ftop/edp0/Sh4819
    SLICE_X25Y100.Y      Tilo                  0.561   ftop/edp0/N1870
                                                       ftop/edp0/Sh5619
    SLICE_X20Y86.G2      net (fanout=6)        1.273   ftop/edp0/Sh5619
    SLICE_X20Y86.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<275>
                                                       ftop/edp0/Sh64191
    SLICE_X20Y87.G2      net (fanout=3)        0.414   ftop/edp0/Sh6419
    SLICE_X20Y87.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<787>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<7>_SW0
    SLICE_X20Y87.F3      net (fanout=1)        0.021   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<7>_SW0/O
    SLICE_X20Y87.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<787>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<7>
                                                       ftop/edp0/edp_dgdpTx_vec_787
    -------------------------------------------------  ---------------------------
    Total                                     19.549ns (8.237ns logic, 11.312ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_787 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.549ns (Levels of Logic = 12)
  Clock Path Skew:      -0.341ns (0.603 - 0.944)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_787
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X38Y143.F4     net (fanout=3)        0.900   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X38Y143.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X34Y135.G4     net (fanout=13)       1.098   ftop/edp0/N2337
    SLICE_X34Y135.Y      Tilo                  0.616   ftop/edp0/N2373
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X36Y158.F1     net (fanout=44)       2.634   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X36Y158.X      Tilo                  0.601   ftop/edp0/N2651
                                                       ftop/edp0/x__h55198_and0015<6>15_SW1
    SLICE_X33Y131.F3     net (fanout=2)        1.435   ftop/edp0/N2651
    SLICE_X33Y131.X      Tilo                  0.562   ftop/edp0/x__h55198<6>
                                                       ftop/edp0/x__h55198_and0015<6>15
    SLICE_X24Y114.F2     net (fanout=4)        1.464   ftop/edp0/x__h55198<6>
    SLICE_X24Y114.X      Tif5x                 0.853   ftop/edp0/Sh4007
                                                       ftop/edp0/Sh400732_G
                                                       ftop/edp0/Sh400732
    SLICE_X24Y100.F4     net (fanout=7)        0.899   ftop/edp0/Sh4007
    SLICE_X24Y100.X      Tif5x                 0.853   ftop/edp0/Sh4819
                                                       ftop/edp0/Sh481928_G
                                                       ftop/edp0/Sh481928
    SLICE_X25Y100.G4     net (fanout=4)        0.057   ftop/edp0/Sh4819
    SLICE_X25Y100.Y      Tilo                  0.561   ftop/edp0/N1870
                                                       ftop/edp0/Sh5619
    SLICE_X20Y86.G2      net (fanout=6)        1.273   ftop/edp0/Sh5619
    SLICE_X20Y86.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<275>
                                                       ftop/edp0/Sh64191
    SLICE_X20Y87.G2      net (fanout=3)        0.414   ftop/edp0/Sh6419
    SLICE_X20Y87.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<787>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<7>_SW0
    SLICE_X20Y87.F3      net (fanout=1)        0.021   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<7>_SW0/O
    SLICE_X20Y87.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<787>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<7>
                                                       ftop/edp0/edp_dgdpTx_vec_787
    -------------------------------------------------  ---------------------------
    Total                                     19.549ns (8.222ns logic, 11.327ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_515 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.654ns (Levels of Logic = 12)
  Clock Path Skew:      -0.217ns (0.727 - 0.944)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_515
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X38Y143.F4     net (fanout=3)        0.900   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X38Y143.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X34Y135.G4     net (fanout=13)       1.098   ftop/edp0/N2337
    SLICE_X34Y135.Y      Tilo                  0.616   ftop/edp0/N2373
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X36Y158.F1     net (fanout=44)       2.634   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X36Y158.X      Tilo                  0.601   ftop/edp0/N2651
                                                       ftop/edp0/x__h55198_and0015<6>15_SW1
    SLICE_X33Y131.F3     net (fanout=2)        1.435   ftop/edp0/N2651
    SLICE_X33Y131.X      Tilo                  0.562   ftop/edp0/x__h55198<6>
                                                       ftop/edp0/x__h55198_and0015<6>15
    SLICE_X24Y114.F2     net (fanout=4)        1.464   ftop/edp0/x__h55198<6>
    SLICE_X24Y114.X      Tif5x                 0.853   ftop/edp0/Sh4007
                                                       ftop/edp0/Sh400732_G
                                                       ftop/edp0/Sh400732
    SLICE_X24Y100.F4     net (fanout=7)        0.899   ftop/edp0/Sh4007
    SLICE_X24Y100.X      Tif5x                 0.853   ftop/edp0/Sh4819
                                                       ftop/edp0/Sh481928_G
                                                       ftop/edp0/Sh481928
    SLICE_X24Y105.F1     net (fanout=4)        0.386   ftop/edp0/Sh4819
    SLICE_X24Y105.X      Tif5x                 0.853   ftop/edp0/Sh5667
                                                       ftop/edp0/Sh566728_G
                                                       ftop/edp0/Sh566728
    SLICE_X14Y105.F4     net (fanout=4)        0.609   ftop/edp0/Sh5667
    SLICE_X14Y105.X      Tilo                  0.601   ftop/edp0/N2557
                                                       ftop/edp0/Sh6659_SW2
    SLICE_X10Y102.G3     net (fanout=2)        0.506   ftop/edp0/N2557
    SLICE_X10Y102.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<259>
                                                       ftop/edp0/Sh6659
    SLICE_X11Y102.F1     net (fanout=2)        0.146   ftop/edp0/Sh6659
    SLICE_X11Y102.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<515>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7872<5>361
                                                       ftop/edp0/edp_dgdpTx_vec_515
    -------------------------------------------------  ---------------------------
    Total                                     19.654ns (8.445ns logic, 11.209ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_515 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.654ns (Levels of Logic = 12)
  Clock Path Skew:      -0.217ns (0.727 - 0.944)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_515
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X36Y142.G2     net (fanout=3)        1.187   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X36Y142.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X34Y135.G3     net (fanout=66)       0.796   ftop/edp0/N159
    SLICE_X34Y135.Y      Tilo                  0.616   ftop/edp0/N2373
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X36Y158.F1     net (fanout=44)       2.634   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X36Y158.X      Tilo                  0.601   ftop/edp0/N2651
                                                       ftop/edp0/x__h55198_and0015<6>15_SW1
    SLICE_X33Y131.F3     net (fanout=2)        1.435   ftop/edp0/N2651
    SLICE_X33Y131.X      Tilo                  0.562   ftop/edp0/x__h55198<6>
                                                       ftop/edp0/x__h55198_and0015<6>15
    SLICE_X24Y114.F2     net (fanout=4)        1.464   ftop/edp0/x__h55198<6>
    SLICE_X24Y114.X      Tif5x                 0.853   ftop/edp0/Sh4007
                                                       ftop/edp0/Sh400732_G
                                                       ftop/edp0/Sh400732
    SLICE_X24Y100.F4     net (fanout=7)        0.899   ftop/edp0/Sh4007
    SLICE_X24Y100.X      Tif5x                 0.853   ftop/edp0/Sh4819
                                                       ftop/edp0/Sh481928_G
                                                       ftop/edp0/Sh481928
    SLICE_X24Y105.F1     net (fanout=4)        0.386   ftop/edp0/Sh4819
    SLICE_X24Y105.X      Tif5x                 0.853   ftop/edp0/Sh5667
                                                       ftop/edp0/Sh566728_G
                                                       ftop/edp0/Sh566728
    SLICE_X14Y105.F4     net (fanout=4)        0.609   ftop/edp0/Sh5667
    SLICE_X14Y105.X      Tilo                  0.601   ftop/edp0/N2557
                                                       ftop/edp0/Sh6659_SW2
    SLICE_X10Y102.G3     net (fanout=2)        0.506   ftop/edp0/N2557
    SLICE_X10Y102.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<259>
                                                       ftop/edp0/Sh6659
    SLICE_X11Y102.F1     net (fanout=2)        0.146   ftop/edp0/Sh6659
    SLICE_X11Y102.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<515>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7872<5>361
                                                       ftop/edp0/edp_dgdpTx_vec_515
    -------------------------------------------------  ---------------------------
    Total                                     19.654ns (8.460ns logic, 11.194ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_259 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.618ns (Levels of Logic = 12)
  Clock Path Skew:      -0.217ns (0.727 - 0.944)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_259
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X38Y143.F4     net (fanout=3)        0.900   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X38Y143.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X34Y135.G4     net (fanout=13)       1.098   ftop/edp0/N2337
    SLICE_X34Y135.Y      Tilo                  0.616   ftop/edp0/N2373
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X36Y158.F1     net (fanout=44)       2.634   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X36Y158.X      Tilo                  0.601   ftop/edp0/N2651
                                                       ftop/edp0/x__h55198_and0015<6>15_SW1
    SLICE_X33Y131.F3     net (fanout=2)        1.435   ftop/edp0/N2651
    SLICE_X33Y131.X      Tilo                  0.562   ftop/edp0/x__h55198<6>
                                                       ftop/edp0/x__h55198_and0015<6>15
    SLICE_X24Y114.F2     net (fanout=4)        1.464   ftop/edp0/x__h55198<6>
    SLICE_X24Y114.X      Tif5x                 0.853   ftop/edp0/Sh4007
                                                       ftop/edp0/Sh400732_G
                                                       ftop/edp0/Sh400732
    SLICE_X24Y100.F4     net (fanout=7)        0.899   ftop/edp0/Sh4007
    SLICE_X24Y100.X      Tif5x                 0.853   ftop/edp0/Sh4819
                                                       ftop/edp0/Sh481928_G
                                                       ftop/edp0/Sh481928
    SLICE_X24Y105.F1     net (fanout=4)        0.386   ftop/edp0/Sh4819
    SLICE_X24Y105.X      Tif5x                 0.853   ftop/edp0/Sh5667
                                                       ftop/edp0/Sh566728_G
                                                       ftop/edp0/Sh566728
    SLICE_X14Y105.F4     net (fanout=4)        0.609   ftop/edp0/Sh5667
    SLICE_X14Y105.X      Tilo                  0.601   ftop/edp0/N2557
                                                       ftop/edp0/Sh6659_SW2
    SLICE_X10Y102.G3     net (fanout=2)        0.506   ftop/edp0/N2557
    SLICE_X10Y102.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<259>
                                                       ftop/edp0/Sh6659
    SLICE_X10Y102.F4     net (fanout=2)        0.056   ftop/edp0/Sh6659
    SLICE_X10Y102.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<259>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7897<9>28
                                                       ftop/edp0/edp_dgdpTx_vec_259
    -------------------------------------------------  ---------------------------
    Total                                     19.618ns (8.499ns logic, 11.119ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_259 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.618ns (Levels of Logic = 12)
  Clock Path Skew:      -0.217ns (0.727 - 0.944)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_259
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X36Y142.G2     net (fanout=3)        1.187   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X36Y142.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X34Y135.G3     net (fanout=66)       0.796   ftop/edp0/N159
    SLICE_X34Y135.Y      Tilo                  0.616   ftop/edp0/N2373
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X36Y158.F1     net (fanout=44)       2.634   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X36Y158.X      Tilo                  0.601   ftop/edp0/N2651
                                                       ftop/edp0/x__h55198_and0015<6>15_SW1
    SLICE_X33Y131.F3     net (fanout=2)        1.435   ftop/edp0/N2651
    SLICE_X33Y131.X      Tilo                  0.562   ftop/edp0/x__h55198<6>
                                                       ftop/edp0/x__h55198_and0015<6>15
    SLICE_X24Y114.F2     net (fanout=4)        1.464   ftop/edp0/x__h55198<6>
    SLICE_X24Y114.X      Tif5x                 0.853   ftop/edp0/Sh4007
                                                       ftop/edp0/Sh400732_G
                                                       ftop/edp0/Sh400732
    SLICE_X24Y100.F4     net (fanout=7)        0.899   ftop/edp0/Sh4007
    SLICE_X24Y100.X      Tif5x                 0.853   ftop/edp0/Sh4819
                                                       ftop/edp0/Sh481928_G
                                                       ftop/edp0/Sh481928
    SLICE_X24Y105.F1     net (fanout=4)        0.386   ftop/edp0/Sh4819
    SLICE_X24Y105.X      Tif5x                 0.853   ftop/edp0/Sh5667
                                                       ftop/edp0/Sh566728_G
                                                       ftop/edp0/Sh566728
    SLICE_X14Y105.F4     net (fanout=4)        0.609   ftop/edp0/Sh5667
    SLICE_X14Y105.X      Tilo                  0.601   ftop/edp0/N2557
                                                       ftop/edp0/Sh6659_SW2
    SLICE_X10Y102.G3     net (fanout=2)        0.506   ftop/edp0/N2557
    SLICE_X10Y102.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<259>
                                                       ftop/edp0/Sh6659
    SLICE_X10Y102.F4     net (fanout=2)        0.056   ftop/edp0/Sh6659
    SLICE_X10Y102.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<259>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7897<9>28
                                                       ftop/edp0/edp_dgdpTx_vec_259
    -------------------------------------------------  ---------------------------
    Total                                     19.618ns (8.514ns logic, 11.104ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_491 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.526ns (Levels of Logic = 11)
  Clock Path Skew:      -0.306ns (0.638 - 0.944)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_491
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X36Y142.G2     net (fanout=3)        1.187   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X36Y142.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X34Y135.G3     net (fanout=66)       0.796   ftop/edp0/N159
    SLICE_X34Y135.Y      Tilo                  0.616   ftop/edp0/N2373
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X36Y158.F1     net (fanout=44)       2.634   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X36Y158.X      Tilo                  0.601   ftop/edp0/N2651
                                                       ftop/edp0/x__h55198_and0015<6>15_SW1
    SLICE_X33Y131.F3     net (fanout=2)        1.435   ftop/edp0/N2651
    SLICE_X33Y131.X      Tilo                  0.562   ftop/edp0/x__h55198<6>
                                                       ftop/edp0/x__h55198_and0015<6>15
    SLICE_X24Y114.F2     net (fanout=4)        1.464   ftop/edp0/x__h55198<6>
    SLICE_X24Y114.X      Tif5x                 0.853   ftop/edp0/Sh4007
                                                       ftop/edp0/Sh400732_G
                                                       ftop/edp0/Sh400732
    SLICE_X25Y98.G1      net (fanout=7)        0.993   ftop/edp0/Sh4007
    SLICE_X25Y98.Y       Tilo                  0.561   ftop/edp0/N1846
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X23Y100.F1     net (fanout=2)        0.413   ftop/edp0/N3240
    SLICE_X23Y100.X      Tif5x                 0.791   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X24Y95.F1      net (fanout=8)        1.398   ftop/edp0/Sh5643
    SLICE_X24Y95.X       Tilo                  0.601   ftop/edp0/N1478
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7874<1>_SW0
    SLICE_X29Y95.F3      net (fanout=1)        0.584   ftop/edp0/N1478
    SLICE_X29Y95.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<491>
                                                       ftop/edp0/edp_dgdpTx_vec_491_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_491
    -------------------------------------------------  ---------------------------
    Total                                     19.526ns (7.490ns logic, 12.036ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_491 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.526ns (Levels of Logic = 11)
  Clock Path Skew:      -0.306ns (0.638 - 0.944)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_491
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X38Y143.F4     net (fanout=3)        0.900   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X38Y143.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X34Y135.G4     net (fanout=13)       1.098   ftop/edp0/N2337
    SLICE_X34Y135.Y      Tilo                  0.616   ftop/edp0/N2373
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X36Y158.F1     net (fanout=44)       2.634   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X36Y158.X      Tilo                  0.601   ftop/edp0/N2651
                                                       ftop/edp0/x__h55198_and0015<6>15_SW1
    SLICE_X33Y131.F3     net (fanout=2)        1.435   ftop/edp0/N2651
    SLICE_X33Y131.X      Tilo                  0.562   ftop/edp0/x__h55198<6>
                                                       ftop/edp0/x__h55198_and0015<6>15
    SLICE_X24Y114.F2     net (fanout=4)        1.464   ftop/edp0/x__h55198<6>
    SLICE_X24Y114.X      Tif5x                 0.853   ftop/edp0/Sh4007
                                                       ftop/edp0/Sh400732_G
                                                       ftop/edp0/Sh400732
    SLICE_X25Y98.G1      net (fanout=7)        0.993   ftop/edp0/Sh4007
    SLICE_X25Y98.Y       Tilo                  0.561   ftop/edp0/N1846
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X23Y100.F1     net (fanout=2)        0.413   ftop/edp0/N3240
    SLICE_X23Y100.X      Tif5x                 0.791   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X24Y95.F1      net (fanout=8)        1.398   ftop/edp0/Sh5643
    SLICE_X24Y95.X       Tilo                  0.601   ftop/edp0/N1478
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7874<1>_SW0
    SLICE_X29Y95.F3      net (fanout=1)        0.584   ftop/edp0/N1478
    SLICE_X29Y95.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<491>
                                                       ftop/edp0/edp_dgdpTx_vec_491_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_491
    -------------------------------------------------  ---------------------------
    Total                                     19.526ns (7.475ns logic, 12.051ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_216 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.581ns (Levels of Logic = 14)
  Clock Path Skew:      -0.241ns (0.571 - 0.812)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_216
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y143.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X40Y142.G1     net (fanout=1)        0.386   ftop/edp0/dpControl_0_1
    SLICE_X40Y142.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X40Y142.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X40Y142.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X38Y140.G3     net (fanout=2)        0.658   ftop/edp0/N1937
    SLICE_X38Y140.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X38Y140.F4     net (fanout=76)       0.179   ftop/edp0/N118
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X39Y142.F2     net (fanout=39)       0.883   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X39Y142.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X34Y134.F3     net (fanout=3)        0.699   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X34Y134.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X35Y133.G4     net (fanout=47)       0.430   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X35Y133.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X35Y133.F2     net (fanout=8)        0.433   ftop/edp0/N220
    SLICE_X35Y133.X      Tilo                  0.562   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.F1     net (fanout=1)        0.376   ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.X      Tilo                  0.601   ftop/edp0/x__h55198<22>
                                                       ftop/edp0/x__h55198_and0013<2>17
    SLICE_X30Y144.F1     net (fanout=4)        1.936   ftop/edp0/x__h55198<22>
    SLICE_X30Y144.X      Tif5x                 0.853   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402428_G
                                                       ftop/edp0/Sh402428
    SLICE_X26Y154.G3     net (fanout=4)        1.056   ftop/edp0/Sh4024
    SLICE_X26Y154.X      Tif5x                 0.853   ftop/edp0/Sh4824
                                                       ftop/edp0/Sh482431_F
                                                       ftop/edp0/Sh482431
    SLICE_X19Y167.G1     net (fanout=6)        1.379   ftop/edp0/Sh4824
    SLICE_X19Y167.Y      Tilo                  0.561   ftop/edp0/N3859
                                                       ftop/edp0/Sh56241
    SLICE_X14Y168.F2     net (fanout=8)        0.663   ftop/edp0/Sh5624
    SLICE_X14Y168.X      Tif5x                 0.853   ftop/edp0/Sh6616
                                                       ftop/edp0/Sh661631_G
                                                       ftop/edp0/Sh661631
    SLICE_X14Y172.G4     net (fanout=3)        0.832   ftop/edp0/Sh6616
    SLICE_X14Y172.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<216>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<6>1
                                                       ftop/edp0/edp_dgdpTx_vec_216
    -------------------------------------------------  ---------------------------
    Total                                     19.581ns (9.636ns logic, 9.945ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_216 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.571ns (Levels of Logic = 14)
  Clock Path Skew:      -0.241ns (0.571 - 0.812)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_216
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y142.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X40Y142.G4     net (fanout=2)        0.376   ftop/edp0/dpControl<4>
    SLICE_X40Y142.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X40Y142.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X40Y142.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X38Y140.G3     net (fanout=2)        0.658   ftop/edp0/N1937
    SLICE_X38Y140.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X38Y140.F4     net (fanout=76)       0.179   ftop/edp0/N118
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X39Y142.F2     net (fanout=39)       0.883   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X39Y142.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X34Y134.F3     net (fanout=3)        0.699   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X34Y134.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X35Y133.G4     net (fanout=47)       0.430   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X35Y133.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X35Y133.F2     net (fanout=8)        0.433   ftop/edp0/N220
    SLICE_X35Y133.X      Tilo                  0.562   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.F1     net (fanout=1)        0.376   ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.X      Tilo                  0.601   ftop/edp0/x__h55198<22>
                                                       ftop/edp0/x__h55198_and0013<2>17
    SLICE_X30Y144.F1     net (fanout=4)        1.936   ftop/edp0/x__h55198<22>
    SLICE_X30Y144.X      Tif5x                 0.853   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402428_G
                                                       ftop/edp0/Sh402428
    SLICE_X26Y154.G3     net (fanout=4)        1.056   ftop/edp0/Sh4024
    SLICE_X26Y154.X      Tif5x                 0.853   ftop/edp0/Sh4824
                                                       ftop/edp0/Sh482431_F
                                                       ftop/edp0/Sh482431
    SLICE_X19Y167.G1     net (fanout=6)        1.379   ftop/edp0/Sh4824
    SLICE_X19Y167.Y      Tilo                  0.561   ftop/edp0/N3859
                                                       ftop/edp0/Sh56241
    SLICE_X14Y168.F2     net (fanout=8)        0.663   ftop/edp0/Sh5624
    SLICE_X14Y168.X      Tif5x                 0.853   ftop/edp0/Sh6616
                                                       ftop/edp0/Sh661631_G
                                                       ftop/edp0/Sh661631
    SLICE_X14Y172.G4     net (fanout=3)        0.832   ftop/edp0/Sh6616
    SLICE_X14Y172.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<216>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<6>1
                                                       ftop/edp0/edp_dgdpTx_vec_216
    -------------------------------------------------  ---------------------------
    Total                                     19.571ns (9.636ns logic, 9.935ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_480 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.576ns (Levels of Logic = 15)
  Clock Path Skew:      -0.236ns (0.576 - 0.812)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_480
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y143.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X40Y142.G1     net (fanout=1)        0.386   ftop/edp0/dpControl_0_1
    SLICE_X40Y142.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X40Y142.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X40Y142.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X38Y140.G3     net (fanout=2)        0.658   ftop/edp0/N1937
    SLICE_X38Y140.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X38Y140.F4     net (fanout=76)       0.179   ftop/edp0/N118
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X39Y142.F2     net (fanout=39)       0.883   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X39Y142.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X34Y134.F3     net (fanout=3)        0.699   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X34Y134.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X35Y133.G4     net (fanout=47)       0.430   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X35Y133.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X35Y133.F2     net (fanout=8)        0.433   ftop/edp0/N220
    SLICE_X35Y133.X      Tilo                  0.562   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.F1     net (fanout=1)        0.376   ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.X      Tilo                  0.601   ftop/edp0/x__h55198<22>
                                                       ftop/edp0/x__h55198_and0013<2>17
    SLICE_X30Y144.F1     net (fanout=4)        1.936   ftop/edp0/x__h55198<22>
    SLICE_X30Y144.X      Tif5x                 0.853   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402428_G
                                                       ftop/edp0/Sh402428
    SLICE_X24Y147.F4     net (fanout=4)        0.853   ftop/edp0/Sh4024
    SLICE_X24Y147.X      Tif5x                 0.853   ftop/edp0/Sh4832
                                                       ftop/edp0/Sh483229_G
                                                       ftop/edp0/Sh483229
    SLICE_X21Y151.G3     net (fanout=4)        0.499   ftop/edp0/Sh4832
    SLICE_X21Y151.Y      Tilo                  0.561   ftop/edp0/Sh5632
                                                       ftop/edp0/Sh5632_SW0
    SLICE_X21Y151.F3     net (fanout=1)        0.285   ftop/edp0/Sh5632_SW0/O
    SLICE_X21Y151.X      Tilo                  0.562   ftop/edp0/Sh5632
                                                       ftop/edp0/Sh5632
    SLICE_X18Y162.G1     net (fanout=7)        0.937   ftop/edp0/Sh5632
    SLICE_X18Y162.X      Tif5x                 0.853   ftop/edp0/Sh6624
                                                       ftop/edp0/Sh6624_F
                                                       ftop/edp0/Sh6624
    SLICE_X16Y176.F3     net (fanout=3)        0.804   ftop/edp0/Sh6624
    SLICE_X16Y176.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<480>
                                                       ftop/edp0/edp_dgdpTx_vec_480_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_480
    -------------------------------------------------  ---------------------------
    Total                                     19.576ns (10.183ns logic, 9.393ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_480 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.571ns (Levels of Logic = 15)
  Clock Path Skew:      -0.236ns (0.576 - 0.812)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_480
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y143.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X40Y142.G1     net (fanout=1)        0.386   ftop/edp0/dpControl_0_1
    SLICE_X40Y142.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X40Y142.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X40Y142.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X38Y140.G3     net (fanout=2)        0.658   ftop/edp0/N1937
    SLICE_X38Y140.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X38Y140.F4     net (fanout=76)       0.179   ftop/edp0/N118
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X39Y142.F2     net (fanout=39)       0.883   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X39Y142.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X34Y134.F3     net (fanout=3)        0.699   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X34Y134.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X35Y133.G4     net (fanout=47)       0.430   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X35Y133.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X35Y133.F2     net (fanout=8)        0.433   ftop/edp0/N220
    SLICE_X35Y133.X      Tilo                  0.562   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.F1     net (fanout=1)        0.376   ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.X      Tilo                  0.601   ftop/edp0/x__h55198<22>
                                                       ftop/edp0/x__h55198_and0013<2>17
    SLICE_X30Y144.F1     net (fanout=4)        1.936   ftop/edp0/x__h55198<22>
    SLICE_X30Y144.X      Tif5x                 0.853   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402428_G
                                                       ftop/edp0/Sh402428
    SLICE_X24Y147.F4     net (fanout=4)        0.853   ftop/edp0/Sh4024
    SLICE_X24Y147.X      Tif5x                 0.853   ftop/edp0/Sh4832
                                                       ftop/edp0/Sh483229_G
                                                       ftop/edp0/Sh483229
    SLICE_X21Y151.G3     net (fanout=4)        0.499   ftop/edp0/Sh4832
    SLICE_X21Y151.Y      Tilo                  0.561   ftop/edp0/Sh5632
                                                       ftop/edp0/Sh5632_SW0
    SLICE_X21Y151.F3     net (fanout=1)        0.285   ftop/edp0/Sh5632_SW0/O
    SLICE_X21Y151.X      Tilo                  0.562   ftop/edp0/Sh5632
                                                       ftop/edp0/Sh5632
    SLICE_X18Y162.F1     net (fanout=7)        0.932   ftop/edp0/Sh5632
    SLICE_X18Y162.X      Tif5x                 0.853   ftop/edp0/Sh6624
                                                       ftop/edp0/Sh6624_G
                                                       ftop/edp0/Sh6624
    SLICE_X16Y176.F3     net (fanout=3)        0.804   ftop/edp0/Sh6624
    SLICE_X16Y176.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<480>
                                                       ftop/edp0/edp_dgdpTx_vec_480_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_480
    -------------------------------------------------  ---------------------------
    Total                                     19.571ns (10.183ns logic, 9.388ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_749 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.657ns (Levels of Logic = 12)
  Clock Path Skew:      -0.148ns (0.628 - 0.776)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_749
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X38Y143.F4     net (fanout=3)        0.900   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X38Y143.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X34Y135.G4     net (fanout=13)       1.098   ftop/edp0/N2337
    SLICE_X34Y135.Y      Tilo                  0.616   ftop/edp0/N2373
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X36Y158.F1     net (fanout=44)       2.634   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X36Y158.X      Tilo                  0.601   ftop/edp0/N2651
                                                       ftop/edp0/x__h55198_and0015<6>15_SW1
    SLICE_X33Y131.F3     net (fanout=2)        1.435   ftop/edp0/N2651
    SLICE_X33Y131.X      Tilo                  0.562   ftop/edp0/x__h55198<6>
                                                       ftop/edp0/x__h55198_and0015<6>15
    SLICE_X31Y144.F4     net (fanout=4)        0.806   ftop/edp0/x__h55198<6>
    SLICE_X31Y144.X      Tilo                  0.562   ftop/edp0/Sh4009
                                                       ftop/edp0/Sh40091
    SLICE_X23Y139.G2     net (fanout=3)        1.437   ftop/edp0/Sh4009
    SLICE_X23Y139.X      Tif5x                 0.791   ftop/edp0/Sh4813
                                                       ftop/edp0/Sh481328_F
                                                       ftop/edp0/Sh481328
    SLICE_X14Y138.G3     net (fanout=7)        0.538   ftop/edp0/Sh4813
    SLICE_X14Y138.Y      Tilo                  0.616   ftop/edp0/Sh5645
                                                       ftop/edp0/Sh5645_SW0_SW0_SW0
    SLICE_X14Y138.F4     net (fanout=1)        0.035   ftop/edp0/Sh5645_SW0_SW0_SW0/O
    SLICE_X14Y138.X      Tilo                  0.601   ftop/edp0/Sh5645
                                                       ftop/edp0/Sh5645
    SLICE_X8Y136.G4      net (fanout=6)        1.425   ftop/edp0/Sh5645
    SLICE_X8Y136.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<237>
                                                       ftop/edp0/Sh6637
    SLICE_X8Y141.F2      net (fanout=3)        0.308   ftop/edp0/Sh6637
    SLICE_X8Y141.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<749>
                                                       ftop/edp0/edp_dgdpTx_vec_749_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_749
    -------------------------------------------------  ---------------------------
    Total                                     19.657ns (7.909ns logic, 11.748ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_749 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.657ns (Levels of Logic = 12)
  Clock Path Skew:      -0.148ns (0.628 - 0.776)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_749
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X36Y142.G2     net (fanout=3)        1.187   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X36Y142.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X34Y135.G3     net (fanout=66)       0.796   ftop/edp0/N159
    SLICE_X34Y135.Y      Tilo                  0.616   ftop/edp0/N2373
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X36Y158.F1     net (fanout=44)       2.634   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X36Y158.X      Tilo                  0.601   ftop/edp0/N2651
                                                       ftop/edp0/x__h55198_and0015<6>15_SW1
    SLICE_X33Y131.F3     net (fanout=2)        1.435   ftop/edp0/N2651
    SLICE_X33Y131.X      Tilo                  0.562   ftop/edp0/x__h55198<6>
                                                       ftop/edp0/x__h55198_and0015<6>15
    SLICE_X31Y144.F4     net (fanout=4)        0.806   ftop/edp0/x__h55198<6>
    SLICE_X31Y144.X      Tilo                  0.562   ftop/edp0/Sh4009
                                                       ftop/edp0/Sh40091
    SLICE_X23Y139.G2     net (fanout=3)        1.437   ftop/edp0/Sh4009
    SLICE_X23Y139.X      Tif5x                 0.791   ftop/edp0/Sh4813
                                                       ftop/edp0/Sh481328_F
                                                       ftop/edp0/Sh481328
    SLICE_X14Y138.G3     net (fanout=7)        0.538   ftop/edp0/Sh4813
    SLICE_X14Y138.Y      Tilo                  0.616   ftop/edp0/Sh5645
                                                       ftop/edp0/Sh5645_SW0_SW0_SW0
    SLICE_X14Y138.F4     net (fanout=1)        0.035   ftop/edp0/Sh5645_SW0_SW0_SW0/O
    SLICE_X14Y138.X      Tilo                  0.601   ftop/edp0/Sh5645
                                                       ftop/edp0/Sh5645
    SLICE_X8Y136.G4      net (fanout=6)        1.425   ftop/edp0/Sh5645
    SLICE_X8Y136.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<237>
                                                       ftop/edp0/Sh6637
    SLICE_X8Y141.F2      net (fanout=3)        0.308   ftop/edp0/Sh6637
    SLICE_X8Y141.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<749>
                                                       ftop/edp0/edp_dgdpTx_vec_749_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_749
    -------------------------------------------------  ---------------------------
    Total                                     19.657ns (7.924ns logic, 11.733ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_216 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.570ns (Levels of Logic = 13)
  Clock Path Skew:      -0.234ns (0.571 - 0.805)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_0 to ftop/edp0/edp_dgdpTx_vec_216
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y144.YQ     Tcko                  0.596   ftop/edp0/edp_postSeqDwell<1>
                                                       ftop/edp0/edp_postSeqDwell_0
    SLICE_X41Y146.G2     net (fanout=5)        0.427   ftop/edp0/edp_postSeqDwell<0>
    SLICE_X41Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X41Y144.F1     net (fanout=6)        0.632   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X41Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X36Y138.F3     net (fanout=67)       1.538   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X36Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<5>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X34Y134.G4     net (fanout=1)        0.781   ftop/edp0/N3333
    SLICE_X34Y134.Y      Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X34Y134.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X34Y134.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X35Y133.G4     net (fanout=47)       0.430   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X35Y133.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X35Y133.F2     net (fanout=8)        0.433   ftop/edp0/N220
    SLICE_X35Y133.X      Tilo                  0.562   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.F1     net (fanout=1)        0.376   ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.X      Tilo                  0.601   ftop/edp0/x__h55198<22>
                                                       ftop/edp0/x__h55198_and0013<2>17
    SLICE_X30Y144.F1     net (fanout=4)        1.936   ftop/edp0/x__h55198<22>
    SLICE_X30Y144.X      Tif5x                 0.853   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402428_G
                                                       ftop/edp0/Sh402428
    SLICE_X26Y154.G3     net (fanout=4)        1.056   ftop/edp0/Sh4024
    SLICE_X26Y154.X      Tif5x                 0.853   ftop/edp0/Sh4824
                                                       ftop/edp0/Sh482431_F
                                                       ftop/edp0/Sh482431
    SLICE_X19Y167.G1     net (fanout=6)        1.379   ftop/edp0/Sh4824
    SLICE_X19Y167.Y      Tilo                  0.561   ftop/edp0/N3859
                                                       ftop/edp0/Sh56241
    SLICE_X14Y168.F2     net (fanout=8)        0.663   ftop/edp0/Sh5624
    SLICE_X14Y168.X      Tif5x                 0.853   ftop/edp0/Sh6616
                                                       ftop/edp0/Sh661631_G
                                                       ftop/edp0/Sh661631
    SLICE_X14Y172.G4     net (fanout=3)        0.832   ftop/edp0/Sh6616
    SLICE_X14Y172.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<216>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<6>1
                                                       ftop/edp0/edp_dgdpTx_vec_216
    -------------------------------------------------  ---------------------------
    Total                                     19.570ns (9.052ns logic, 10.518ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_250 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.464ns (Levels of Logic = 15)
  Clock Path Skew:      -0.339ns (0.605 - 0.944)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_250
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y149.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X40Y147.F2     net (fanout=4)        0.652   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X40Y147.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.F4     net (fanout=2)        0.480   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X41Y146.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X38Y143.F4     net (fanout=3)        0.900   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X38Y143.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X36Y140.G1     net (fanout=13)       0.416   ftop/edp0/N2337
    SLICE_X36Y140.Y      Tilo                  0.616   ftop/edp0/N189
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X36Y140.F4     net (fanout=62)       0.129   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X36Y140.X      Tilo                  0.601   ftop/edp0/N189
                                                       ftop/edp0/x__h55198_and0010<4>212
    SLICE_X39Y134.G3     net (fanout=14)       0.826   ftop/edp0/N189
    SLICE_X39Y134.Y      Tilo                  0.561   ftop/edp0/N2363
                                                       ftop/edp0/x__h55198_and0014<5>12_SW0
    SLICE_X34Y129.G2     net (fanout=1)        1.033   ftop/edp0/N2381
    SLICE_X34Y129.Y      Tilo                  0.616   ftop/edp0/x__h55198<15>
                                                       ftop/edp0/x__h55198_and0014<5>12
    SLICE_X34Y129.F2     net (fanout=1)        0.315   ftop/edp0/x__h55198_and0014<5>12/O
    SLICE_X34Y129.X      Tilo                  0.601   ftop/edp0/x__h55198<15>
                                                       ftop/edp0/x__h55198_and0014<5>15
    SLICE_X34Y121.G4     net (fanout=4)        0.614   ftop/edp0/x__h55198<15>
    SLICE_X34Y121.Y      Tilo                  0.616   ftop/edp0/Sh4018
                                                       ftop/edp0/Sh4018_SW0
    SLICE_X34Y121.F1     net (fanout=1)        0.373   ftop/edp0/Sh4018_SW0/O
    SLICE_X34Y121.X      Tilo                  0.601   ftop/edp0/Sh4018
                                                       ftop/edp0/Sh4018
    SLICE_X37Y109.G2     net (fanout=4)        1.252   ftop/edp0/Sh4018
    SLICE_X37Y109.X      Tif5x                 0.791   ftop/edp0/Sh4826
                                                       ftop/edp0/Sh482631_F
                                                       ftop/edp0/Sh482631
    SLICE_X35Y98.G4      net (fanout=5)        0.708   ftop/edp0/Sh4826
    SLICE_X35Y98.X       Tif5x                 0.791   ftop/edp0/Sh5658
                                                       ftop/edp0/Sh565831_F
                                                       ftop/edp0/Sh565831
    SLICE_X28Y93.G4      net (fanout=7)        1.075   ftop/edp0/Sh5658
    SLICE_X28Y93.Y       Tilo                  0.616   ftop/edp0/Sh6650
                                                       ftop/edp0/Sh6650_SW0
    SLICE_X28Y93.F3      net (fanout=1)        0.021   ftop/edp0/Sh6650_SW0/O
    SLICE_X28Y93.X       Tilo                  0.601   ftop/edp0/Sh6650
                                                       ftop/edp0/Sh6650
    SLICE_X26Y95.G3      net (fanout=3)        0.700   ftop/edp0/Sh6650
    SLICE_X26Y95.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<251>
                                                       ftop/edp0/edp_dgdpTx_vec_250_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_250
    -------------------------------------------------  ---------------------------
    Total                                     19.464ns (9.970ns logic, 9.494ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_480 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.566ns (Levels of Logic = 15)
  Clock Path Skew:      -0.236ns (0.576 - 0.812)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_480
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y142.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X40Y142.G4     net (fanout=2)        0.376   ftop/edp0/dpControl<4>
    SLICE_X40Y142.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X40Y142.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X40Y142.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X38Y140.G3     net (fanout=2)        0.658   ftop/edp0/N1937
    SLICE_X38Y140.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X38Y140.F4     net (fanout=76)       0.179   ftop/edp0/N118
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X39Y142.F2     net (fanout=39)       0.883   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X39Y142.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X34Y134.F3     net (fanout=3)        0.699   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X34Y134.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X35Y133.G4     net (fanout=47)       0.430   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X35Y133.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X35Y133.F2     net (fanout=8)        0.433   ftop/edp0/N220
    SLICE_X35Y133.X      Tilo                  0.562   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.F1     net (fanout=1)        0.376   ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.X      Tilo                  0.601   ftop/edp0/x__h55198<22>
                                                       ftop/edp0/x__h55198_and0013<2>17
    SLICE_X30Y144.F1     net (fanout=4)        1.936   ftop/edp0/x__h55198<22>
    SLICE_X30Y144.X      Tif5x                 0.853   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402428_G
                                                       ftop/edp0/Sh402428
    SLICE_X24Y147.F4     net (fanout=4)        0.853   ftop/edp0/Sh4024
    SLICE_X24Y147.X      Tif5x                 0.853   ftop/edp0/Sh4832
                                                       ftop/edp0/Sh483229_G
                                                       ftop/edp0/Sh483229
    SLICE_X21Y151.G3     net (fanout=4)        0.499   ftop/edp0/Sh4832
    SLICE_X21Y151.Y      Tilo                  0.561   ftop/edp0/Sh5632
                                                       ftop/edp0/Sh5632_SW0
    SLICE_X21Y151.F3     net (fanout=1)        0.285   ftop/edp0/Sh5632_SW0/O
    SLICE_X21Y151.X      Tilo                  0.562   ftop/edp0/Sh5632
                                                       ftop/edp0/Sh5632
    SLICE_X18Y162.G1     net (fanout=7)        0.937   ftop/edp0/Sh5632
    SLICE_X18Y162.X      Tif5x                 0.853   ftop/edp0/Sh6624
                                                       ftop/edp0/Sh6624_F
                                                       ftop/edp0/Sh6624
    SLICE_X16Y176.F3     net (fanout=3)        0.804   ftop/edp0/Sh6624
    SLICE_X16Y176.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<480>
                                                       ftop/edp0/edp_dgdpTx_vec_480_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_480
    -------------------------------------------------  ---------------------------
    Total                                     19.566ns (10.183ns logic, 9.383ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_216 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.517ns (Levels of Logic = 13)
  Clock Path Skew:      -0.283ns (0.571 - 0.854)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_3 to ftop/edp0/edp_dgdpTx_vec_216
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y145.XQ     Tcko                  0.521   ftop/edp0/edp_postSeqDwell<3>
                                                       ftop/edp0/edp_postSeqDwell_3
    SLICE_X41Y146.G1     net (fanout=2)        0.449   ftop/edp0/edp_postSeqDwell<3>
    SLICE_X41Y146.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X41Y144.F1     net (fanout=6)        0.632   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X41Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X36Y138.F3     net (fanout=67)       1.538   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X36Y138.X      Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<5>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X34Y134.G4     net (fanout=1)        0.781   ftop/edp0/N3333
    SLICE_X34Y134.Y      Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X34Y134.F4     net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X34Y134.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X35Y133.G4     net (fanout=47)       0.430   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X35Y133.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X35Y133.F2     net (fanout=8)        0.433   ftop/edp0/N220
    SLICE_X35Y133.X      Tilo                  0.562   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.F1     net (fanout=1)        0.376   ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.X      Tilo                  0.601   ftop/edp0/x__h55198<22>
                                                       ftop/edp0/x__h55198_and0013<2>17
    SLICE_X30Y144.F1     net (fanout=4)        1.936   ftop/edp0/x__h55198<22>
    SLICE_X30Y144.X      Tif5x                 0.853   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402428_G
                                                       ftop/edp0/Sh402428
    SLICE_X26Y154.G3     net (fanout=4)        1.056   ftop/edp0/Sh4024
    SLICE_X26Y154.X      Tif5x                 0.853   ftop/edp0/Sh4824
                                                       ftop/edp0/Sh482431_F
                                                       ftop/edp0/Sh482431
    SLICE_X19Y167.G1     net (fanout=6)        1.379   ftop/edp0/Sh4824
    SLICE_X19Y167.Y      Tilo                  0.561   ftop/edp0/N3859
                                                       ftop/edp0/Sh56241
    SLICE_X14Y168.F2     net (fanout=8)        0.663   ftop/edp0/Sh5624
    SLICE_X14Y168.X      Tif5x                 0.853   ftop/edp0/Sh6616
                                                       ftop/edp0/Sh661631_G
                                                       ftop/edp0/Sh661631
    SLICE_X14Y172.G4     net (fanout=3)        0.832   ftop/edp0/Sh6616
    SLICE_X14Y172.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<216>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<6>1
                                                       ftop/edp0/edp_dgdpTx_vec_216
    -------------------------------------------------  ---------------------------
    Total                                     19.517ns (8.977ns logic, 10.540ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_480 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.561ns (Levels of Logic = 15)
  Clock Path Skew:      -0.236ns (0.576 - 0.812)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_480
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y142.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X40Y142.G4     net (fanout=2)        0.376   ftop/edp0/dpControl<4>
    SLICE_X40Y142.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X40Y142.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X40Y142.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X38Y140.G3     net (fanout=2)        0.658   ftop/edp0/N1937
    SLICE_X38Y140.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X38Y140.F4     net (fanout=76)       0.179   ftop/edp0/N118
    SLICE_X38Y140.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X39Y142.F2     net (fanout=39)       0.883   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X39Y142.X      Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X34Y134.F3     net (fanout=3)        0.699   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X34Y134.X      Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X35Y133.G4     net (fanout=47)       0.430   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X35Y133.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X35Y133.F2     net (fanout=8)        0.433   ftop/edp0/N220
    SLICE_X35Y133.X      Tilo                  0.562   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.F1     net (fanout=1)        0.376   ftop/edp0/x__h55198_and0013<2>15
    SLICE_X32Y131.X      Tilo                  0.601   ftop/edp0/x__h55198<22>
                                                       ftop/edp0/x__h55198_and0013<2>17
    SLICE_X30Y144.F1     net (fanout=4)        1.936   ftop/edp0/x__h55198<22>
    SLICE_X30Y144.X      Tif5x                 0.853   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402428_G
                                                       ftop/edp0/Sh402428
    SLICE_X24Y147.F4     net (fanout=4)        0.853   ftop/edp0/Sh4024
    SLICE_X24Y147.X      Tif5x                 0.853   ftop/edp0/Sh4832
                                                       ftop/edp0/Sh483229_G
                                                       ftop/edp0/Sh483229
    SLICE_X21Y151.G3     net (fanout=4)        0.499   ftop/edp0/Sh4832
    SLICE_X21Y151.Y      Tilo                  0.561   ftop/edp0/Sh5632
                                                       ftop/edp0/Sh5632_SW0
    SLICE_X21Y151.F3     net (fanout=1)        0.285   ftop/edp0/Sh5632_SW0/O
    SLICE_X21Y151.X      Tilo                  0.562   ftop/edp0/Sh5632
                                                       ftop/edp0/Sh5632
    SLICE_X18Y162.F1     net (fanout=7)        0.932   ftop/edp0/Sh5632
    SLICE_X18Y162.X      Tif5x                 0.853   ftop/edp0/Sh6624
                                                       ftop/edp0/Sh6624_G
                                                       ftop/edp0/Sh6624
    SLICE_X16Y176.F3     net (fanout=3)        0.804   ftop/edp0/Sh6624
    SLICE_X16Y176.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<480>
                                                       ftop/edp0/edp_dgdpTx_vec_480_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_480
    -------------------------------------------------  ---------------------------
    Total                                     19.561ns (10.183ns logic, 9.378ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_216 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.554ns (Levels of Logic = 14)
  Clock Path Skew:      -0.241ns (0.571 - 0.812)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_216
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y143.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X40Y142.G1     net (fanout=1)        0.386   ftop/edp0/dpControl_0_1
    SLICE_X40Y142.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X40Y142.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X40Y142.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X38Y140.G3     net (fanout=2)        0.658   ftop/edp0/N1937
    SLICE_X38Y140.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X40Y143.F3     net (fanout=76)       0.751   ftop/edp0/N118
    SLICE_X40Y143.X      Tilo                  0.601   ftop/edp0/N136
                                                       ftop/edp0/x__h55198_and0008<0>11
    SLICE_X39Y139.G4     net (fanout=23)       0.919   ftop/edp0/N136
    SLICE_X39Y139.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X39Y139.F4     net (fanout=1)        0.022   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X39Y139.X      Tilo                  0.562   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X35Y136.G3     net (fanout=10)       0.593   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X35Y136.Y      Tilo                  0.561   ftop/edp0/x__h55198_and0013<4>4
                                                       ftop/edp0/x__h55198_and0012<0>51
    SLICE_X32Y131.G2     net (fanout=8)        0.653   ftop/edp0/N221
    SLICE_X32Y131.Y      Tilo                  0.616   ftop/edp0/x__h55198<22>
                                                       ftop/edp0/x__h55198_and0013<2>4
    SLICE_X32Y131.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_and0013<2>4/O
    SLICE_X32Y131.X      Tilo                  0.601   ftop/edp0/x__h55198<22>
                                                       ftop/edp0/x__h55198_and0013<2>17
    SLICE_X30Y144.F1     net (fanout=4)        1.936   ftop/edp0/x__h55198<22>
    SLICE_X30Y144.X      Tif5x                 0.853   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402428_G
                                                       ftop/edp0/Sh402428
    SLICE_X26Y154.G3     net (fanout=4)        1.056   ftop/edp0/Sh4024
    SLICE_X26Y154.X      Tif5x                 0.853   ftop/edp0/Sh4824
                                                       ftop/edp0/Sh482431_F
                                                       ftop/edp0/Sh482431
    SLICE_X19Y167.G1     net (fanout=6)        1.379   ftop/edp0/Sh4824
    SLICE_X19Y167.Y      Tilo                  0.561   ftop/edp0/N3859
                                                       ftop/edp0/Sh56241
    SLICE_X14Y168.F2     net (fanout=8)        0.663   ftop/edp0/Sh5624
    SLICE_X14Y168.X      Tif5x                 0.853   ftop/edp0/Sh6616
                                                       ftop/edp0/Sh661631_G
                                                       ftop/edp0/Sh661631
    SLICE_X14Y172.G4     net (fanout=3)        0.832   ftop/edp0/Sh6616
    SLICE_X14Y172.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<216>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<6>1
                                                       ftop/edp0/edp_dgdpTx_vec_216
    -------------------------------------------------  ---------------------------
    Total                                     19.554ns (9.650ns logic, 9.904ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (0.423 - 0.279)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y61.XQ      Tcko                  0.417   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X98Y61.BY      net (fanout=2)        0.312   ftop/cp/td<5>
    SLICE_X98Y61.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.287ns logic, 0.312ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (0.423 - 0.279)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y61.XQ      Tcko                  0.417   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X98Y61.BY      net (fanout=2)        0.312   ftop/cp/td<5>
    SLICE_X98Y61.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.288ns logic, 0.312ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_27 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.546 - 0.420)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_27 to ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y68.XQ     Tcko                  0.417   ftop/cp/td<27>
                                                       ftop/cp/td_27
    SLICE_X102Y69.BY     net (fanout=2)        0.325   ftop/cp/td<27>
    SLICE_X102Y69.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<59>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.287ns logic, 0.325ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_27 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.546 - 0.420)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_27 to ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y68.XQ     Tcko                  0.417   ftop/cp/td<27>
                                                       ftop/cp/td_27
    SLICE_X102Y69.BY     net (fanout=2)        0.325   ftop/cp/td<27>
    SLICE_X102Y69.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<59>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.288ns logic, 0.325ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.518 - 0.379)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.XQ      Tcko                  0.417   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X68Y78.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X68Y78.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.287ns logic, 0.356ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.518 - 0.379)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.XQ      Tcko                  0.417   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X68Y78.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X68Y78.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.288ns logic, 0.356ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.510 - 0.401)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y65.XQ     Tcko                  0.417   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X102Y65.BY     net (fanout=2)        0.328   ftop/cp/td<17>
    SLICE_X102Y65.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.287ns logic, 0.328ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.510 - 0.401)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y65.XQ     Tcko                  0.417   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X102Y65.BY     net (fanout=2)        0.328   ftop/cp/td<17>
    SLICE_X102Y65.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.288ns logic, 0.328ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_3 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.576 - 0.479)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_3 to ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y68.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<3>
                                                       ftop/cp/wci_reqF_1_q_0_3
    SLICE_X58Y69.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_6_MData<3>
    SLICE_X58Y69.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_3 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.576 - 0.479)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_3 to ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y68.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<3>
                                                       ftop/cp/wci_reqF_1_q_0_3
    SLICE_X58Y69.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_6_MData<3>
    SLICE_X58Y69.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_11 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.501 - 0.409)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_11 to ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y27.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<11>
                                                       ftop/cp/wci_reqF_q_0_11
    SLICE_X46Y27.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<11>
    SLICE_X46Y27.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_11 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.501 - 0.409)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_11 to ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y27.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<11>
                                                       ftop/cp/wci_reqF_q_0_11
    SLICE_X46Y27.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<11>
    SLICE_X46Y27.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_13 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.398 - 0.330)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_13 to ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y97.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<13>
                                                       ftop/cp/wci_reqF_3_q_0_13
    SLICE_X90Y96.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<13>
    SLICE_X90Y96.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_3 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.527 - 0.397)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_3 to ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_3
    SLICE_X62Y138.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_13_MData<3>
    SLICE_X62Y138.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<3>
                                                       ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.287ns logic, 0.371ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_13 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.398 - 0.330)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_13 to ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y97.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<13>
                                                       ftop/cp/wci_reqF_3_q_0_13
    SLICE_X90Y96.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<13>
    SLICE_X90Y96.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_15 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.321 - 0.254)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_15 to ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y4.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_15
    SLICE_X94Y4.BY       net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<15>
    SLICE_X94Y4.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_1 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.581 - 0.502)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_1 to ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y69.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<1>
                                                       ftop/cp/wci_reqF_1_q_0_1
    SLICE_X54Y69.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<1>
    SLICE_X54Y69.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_15 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.321 - 0.254)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_15 to ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y4.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_15
    SLICE_X94Y4.BY       net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<15>
    SLICE_X94Y4.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_3 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.527 - 0.397)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_3 to ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_3
    SLICE_X62Y138.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_13_MData<3>
    SLICE_X62Y138.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<3>
                                                       ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.288ns logic, 0.371ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_1 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.581 - 0.502)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_1 to ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y69.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<1>
                                                       ftop/cp/wci_reqF_1_q_0_1
    SLICE_X54Y69.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<1>
    SLICE_X54Y69.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Location pin: SLICE_X4Y18.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Location pin: SLICE_X4Y18.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_1/SR
  Location pin: SLICE_X88Y170.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_1/SR
  Location pin: SLICE_X88Y170.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_0/SR
  Location pin: SLICE_X88Y170.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_0/SR
  Location pin: SLICE_X88Y170.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_3/SR
  Location pin: SLICE_X86Y173.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_3/SR
  Location pin: SLICE_X86Y173.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_2/SR
  Location pin: SLICE_X86Y173.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_2/SR
  Location pin: SLICE_X86Y173.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X74Y2.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X74Y2.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_0/SR
  Location pin: SLICE_X74Y2.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_0/SR
  Location pin: SLICE_X74Y2.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X74Y3.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X74Y3.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X74Y3.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X74Y3.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_11/SR
  Location pin: SLICE_X4Y32.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_11/SR
  Location pin: SLICE_X4Y32.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.945ns|            0|            0|            2|    106049666|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.015ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.890ns|          N/A|            0|            0|    106049665|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.287|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.913|         |    3.372|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.890|         |         |         |
sys0_clkp      |   19.890|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.890|         |         |         |
sys0_clkp      |   19.890|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106065889 paths, 0 nets, and 107273 connections

Design statistics:
   Minimum period:  19.890ns{1}   (Maximum frequency:  50.277MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 11 10:54:57 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 845 MB



