

================================================================
== Vivado HLS Report for 'randombytes'
================================================================
* Date:           Tue Aug 25 12:30:44 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.620|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +---------------------------------+----------------------+------+------+------+------+---------+
        |grp_AES256_CTR_DRBG_Upda_fu_169  |AES256_CTR_DRBG_Upda  |  6726|  6819|  6726|  6819|   none  |
        |grp_AES256_ECB_1_fu_181          |AES256_ECB_1          |  2203|  2203|  2203|  2203|   none  |
        +---------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+-------------+-----------+-----------+--------+----------+
        |             |  Latency  |  Iteration  |  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+-------------+-----------+-----------+--------+----------+
        |- Loop 1     |    ?|    ?| 2210 ~ 2273 |          -|          -|       ?|    no    |
        | + Loop 1.1  |    2|   33|            2|          -|          -| 1 ~ 16 |    no    |
        | + Loop 1.2  |    0|   30|            2|          -|          -| 0 ~ 15 |    no    |
        | + Loop 1.3  |   32|   32|            2|          -|          -|      16|    no    |
        +-------------+-----+-----+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (tmp)
	3  / (!tmp)
3 --> 
	4  / (!tmp_31)
	5  / (tmp_31)
4 --> 
	3  / (tmp_35)
	5  / (!tmp_35)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!icmp & !exitcond)
	9  / (icmp & tmp_38)
	2  / (icmp & !tmp_38) | (!icmp & exitcond)
8 --> 
	7  / true
9 --> 
	7  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0 = alloca i64"   --->   Operation 11 'alloca' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.75ns)   --->   "%block = alloca [16 x i8], align 16"   --->   Operation 13 'alloca' 'block' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "store i32 0, i32* %i"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "store i64 3211, i64* %p_0"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.45>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br label %.backedge" [rng.c:222]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_load = load i64* %p_0" [rng.c:248]   --->   Operation 17 'load' 'p_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.34ns)   --->   "%tmp = icmp eq i64 %p_0_load, 0" [rng.c:222]   --->   Operation 18 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %7, label %.preheader4.preheader" [rng.c:222]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.35ns)   --->   "br label %.preheader4" [rng.c:224]   --->   Operation 20 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @AES256_CTR_DRBG_Upda([16 x i8]* @DRBG_ctx_V)" [rng.c:258]   --->   Operation 21 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_1, %2 ], [ 15, %.preheader4.preheader ]"   --->   Operation 22 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j_cast = sext i5 %j to i32" [rng.c:224]   --->   Operation 23 'sext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j, i32 4)" [rng.c:224]   --->   Operation 24 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_31, label %.loopexit.loopexit, label %1" [rng.c:224]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_34 = zext i32 %j_cast to i64" [rng.c:225]   --->   Operation 27 'zext' 'tmp_34' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%DRBG_ctx_V_addr = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %tmp_34" [rng.c:225]   --->   Operation 28 'getelementptr' 'DRBG_ctx_V_addr' <Predicate = (!tmp_31)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.75ns)   --->   "%DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1" [rng.c:225]   --->   Operation 29 'load' 'DRBG_ctx_V_load' <Predicate = (!tmp_31)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (tmp_31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.22>
ST_4 : Operation 31 [1/2] (1.75ns)   --->   "%DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1" [rng.c:225]   --->   Operation 31 'load' 'DRBG_ctx_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 32 [1/1] (1.24ns)   --->   "%tmp_35 = icmp eq i8 %DRBG_ctx_V_load, -1" [rng.c:225]   --->   Operation 32 'icmp' 'tmp_35' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_35, label %2, label %3" [rng.c:225]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.75ns)   --->   "store i8 0, i8* %DRBG_ctx_V_addr, align 1" [rng.c:226]   --->   Operation 34 'store' <Predicate = (tmp_35)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 35 [1/1] (1.54ns)   --->   "%j_1 = add i5 %j, -1" [rng.c:224]   --->   Operation 35 'add' 'j_1' <Predicate = (tmp_35)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader4" [rng.c:224]   --->   Operation 36 'br' <Predicate = (tmp_35)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.71ns)   --->   "%tmp_36 = add i8 %DRBG_ctx_V_load, 1" [rng.c:228]   --->   Operation 37 'add' 'tmp_36' <Predicate = (!tmp_35)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.75ns)   --->   "store i8 %tmp_36, i8* %DRBG_ctx_V_addr, align 1" [rng.c:228]   --->   Operation 38 'store' <Predicate = (!tmp_35)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit" [rng.c:229]   --->   Operation 39 'br' <Predicate = (!tmp_35)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block)" [rng.c:232]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block)" [rng.c:232]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_32 = call i60 @_ssdm_op_PartSelect.i60.i64.i32.i32(i64 %p_0_load, i32 4, i32 63)" [rng.c:242]   --->   Operation 42 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (2.34ns)   --->   "%icmp = icmp eq i60 %tmp_32, 0" [rng.c:242]   --->   Operation 43 'icmp' 'icmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp, label %.preheader.preheader, label %.preheader3.preheader" [rng.c:242]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (1.35ns)   --->   "br label %.preheader3" [rng.c:245]   --->   Operation 45 'br' <Predicate = (!icmp)> <Delay = 1.35>
ST_6 : Operation 46 [1/1] (1.35ns)   --->   "br label %.preheader" [rng.c:252]   --->   Operation 46 'br' <Predicate = (icmp)> <Delay = 1.35>

State 7 <SV = 6> <Delay = 4.44>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%loop = phi i5 [ %loop_1, %4 ], [ 0, %.preheader3.preheader ]"   --->   Operation 47 'phi' 'loop' <Predicate = (!icmp)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%loop_cast1 = zext i5 %loop to i32" [rng.c:245]   --->   Operation 48 'zext' 'loop_cast1' <Predicate = (!icmp)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i5 %loop, -16" [rng.c:245]   --->   Operation 49 'icmp' 'exitcond' <Predicate = (!icmp)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 50 'speclooptripcount' 'empty_33' <Predicate = (!icmp)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.54ns)   --->   "%loop_1 = add i5 %loop, 1" [rng.c:245]   --->   Operation 51 'add' 'loop_1' <Predicate = (!icmp)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [rng.c:245]   --->   Operation 52 'br' <Predicate = (!icmp)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_41 = zext i5 %loop to i64" [rng.c:246]   --->   Operation 53 'zext' 'tmp_41' <Predicate = (!icmp & !exitcond)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %tmp_41" [rng.c:246]   --->   Operation 54 'getelementptr' 'block_addr_1' <Predicate = (!icmp & !exitcond)> <Delay = 0.00>
ST_7 : Operation 55 [2/2] (1.75ns)   --->   "%block_load = load i8* %block_addr_1, align 1" [rng.c:246]   --->   Operation 55 'load' 'block_load' <Predicate = (!icmp & !exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%i_load = load i32* %i" [rng.c:247]   --->   Operation 56 'load' 'i_load' <Predicate = (!icmp & exitcond)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (2.18ns)   --->   "%i_8 = add nsw i32 %i_load, 16" [rng.c:247]   --->   Operation 57 'add' 'i_8' <Predicate = (!icmp & exitcond)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (2.99ns)   --->   "%xlen_assign = add i64 %p_0_load, -16" [rng.c:248]   --->   Operation 58 'add' 'xlen_assign' <Predicate = (!icmp & exitcond)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (1.35ns)   --->   "store i32 %i_8, i32* %i" [rng.c:247]   --->   Operation 59 'store' <Predicate = (!icmp & exitcond)> <Delay = 1.35>
ST_7 : Operation 60 [1/1] (1.45ns)   --->   "store i64 %xlen_assign, i64* %p_0" [rng.c:248]   --->   Operation 60 'store' <Predicate = (!icmp & exitcond)> <Delay = 1.45>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "br label %.backedge.backedge" [rng.c:249]   --->   Operation 61 'br' <Predicate = (!icmp & exitcond)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%loop1 = phi i4 [ %loop_2, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 62 'phi' 'loop1' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%loop1_cast = zext i4 %loop1 to i32" [rng.c:252]   --->   Operation 63 'zext' 'loop1_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_37 = zext i4 %loop1 to i64" [rng.c:252]   --->   Operation 64 'zext' 'tmp_37' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (2.34ns)   --->   "%tmp_38 = icmp ult i64 %tmp_37, %p_0_load" [rng.c:252]   --->   Operation 65 'icmp' 'tmp_38' <Predicate = (icmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 66 'speclooptripcount' 'empty_34' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.49ns)   --->   "%loop_2 = add i4 %loop1, 1" [rng.c:252]   --->   Operation 67 'add' 'loop_2' <Predicate = (icmp)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %6, label %.backedge.loopexit" [rng.c:252]   --->   Operation 68 'br' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %tmp_37" [rng.c:253]   --->   Operation 69 'getelementptr' 'block_addr' <Predicate = (icmp & tmp_38)> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (1.75ns)   --->   "%block_load_1 = load i8* %block_addr, align 1" [rng.c:253]   --->   Operation 70 'load' 'block_load_1' <Predicate = (icmp & tmp_38)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 71 [1/1] (1.45ns)   --->   "store i64 0, i64* %p_0"   --->   Operation 71 'store' <Predicate = (icmp & !tmp_38)> <Delay = 1.45>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %.backedge.backedge"   --->   Operation 72 'br' <Predicate = (icmp & !tmp_38)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 73 'br' <Predicate = (icmp & !tmp_38) | (!icmp & exitcond)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.95>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%i_load_3 = load i32* %i" [rng.c:246]   --->   Operation 74 'load' 'i_load_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/2] (1.75ns)   --->   "%block_load = load i8* %block_addr_1, align 1" [rng.c:246]   --->   Operation 75 'load' 'block_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 76 [1/1] (2.18ns)   --->   "%tmp_42 = add nsw i32 %i_load_3, %loop_cast1" [rng.c:246]   --->   Operation 76 'add' 'tmp_42' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_43 = sext i32 %tmp_42 to i64" [rng.c:246]   --->   Operation 77 'sext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [3211 x i8]* %x, i64 0, i64 %tmp_43" [rng.c:246]   --->   Operation 78 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (2.77ns)   --->   "store i8 %block_load, i8* %x_addr, align 1" [rng.c:246]   --->   Operation 79 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader3" [rng.c:245]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 4.95>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%i_load_2 = load i32* %i" [rng.c:253]   --->   Operation 81 'load' 'i_load_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (1.75ns)   --->   "%block_load_1 = load i8* %block_addr, align 1" [rng.c:253]   --->   Operation 82 'load' 'block_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 83 [1/1] (2.18ns)   --->   "%tmp_39 = add nsw i32 %loop1_cast, %i_load_2" [rng.c:253]   --->   Operation 83 'add' 'tmp_39' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_40 = sext i32 %tmp_39 to i64" [rng.c:253]   --->   Operation 84 'sext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr [3211 x i8]* %x, i64 0, i64 %tmp_40" [rng.c:253]   --->   Operation 85 'getelementptr' 'x_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (2.77ns)   --->   "store i8 %block_load_1, i8* %x_addr_2, align 1" [rng.c:253]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader" [rng.c:252]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.18>
ST_10 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @AES256_CTR_DRBG_Upda([16 x i8]* @DRBG_ctx_V)" [rng.c:258]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%DRBG_ctx_reseed_coun = load i32* @DRBG_ctx_reseed_counter, align 4" [rng.c:259]   --->   Operation 89 'load' 'DRBG_ctx_reseed_coun' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (2.18ns)   --->   "%tmp_s = add nsw i32 %DRBG_ctx_reseed_coun, 1" [rng.c:259]   --->   Operation 90 'add' 'tmp_s' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "store i32 %tmp_s, i32* @DRBG_ctx_reseed_counter, align 4" [rng.c:259]   --->   Operation 91 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 92 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_Key]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_reseed_counter]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0                  (alloca           ) [ 01111111110]
i                    (alloca           ) [ 01111111110]
block                (alloca           ) [ 00111111110]
StgValue_14          (store            ) [ 00000000000]
StgValue_15          (store            ) [ 00000000000]
StgValue_16          (br               ) [ 00000000000]
p_0_load             (load             ) [ 00011111110]
tmp                  (icmp             ) [ 00111111110]
StgValue_19          (br               ) [ 00000000000]
StgValue_20          (br               ) [ 00111111110]
j                    (phi              ) [ 00011000000]
j_cast               (sext             ) [ 00000000000]
tmp_31               (bitselect        ) [ 00111111110]
empty                (speclooptripcount) [ 00000000000]
StgValue_26          (br               ) [ 00000000000]
tmp_34               (zext             ) [ 00000000000]
DRBG_ctx_V_addr      (getelementptr    ) [ 00001000000]
StgValue_30          (br               ) [ 00000000000]
DRBG_ctx_V_load      (load             ) [ 00000000000]
tmp_35               (icmp             ) [ 00111111110]
StgValue_33          (br               ) [ 00000000000]
StgValue_34          (store            ) [ 00000000000]
j_1                  (add              ) [ 00111111110]
StgValue_36          (br               ) [ 00111111110]
tmp_36               (add              ) [ 00000000000]
StgValue_38          (store            ) [ 00000000000]
StgValue_39          (br               ) [ 00000000000]
StgValue_41          (call             ) [ 00000000000]
tmp_32               (partselect       ) [ 00000000000]
icmp                 (icmp             ) [ 00111111110]
StgValue_44          (br               ) [ 00000000000]
StgValue_45          (br               ) [ 00111111110]
StgValue_46          (br               ) [ 00111111110]
loop                 (phi              ) [ 00000001000]
loop_cast1           (zext             ) [ 00000000100]
exitcond             (icmp             ) [ 00111111110]
empty_33             (speclooptripcount) [ 00000000000]
loop_1               (add              ) [ 00111111110]
StgValue_52          (br               ) [ 00000000000]
tmp_41               (zext             ) [ 00000000000]
block_addr_1         (getelementptr    ) [ 00000000100]
i_load               (load             ) [ 00000000000]
i_8                  (add              ) [ 00000000000]
xlen_assign          (add              ) [ 00000000000]
StgValue_59          (store            ) [ 00000000000]
StgValue_60          (store            ) [ 00000000000]
StgValue_61          (br               ) [ 00000000000]
loop1                (phi              ) [ 00000001000]
loop1_cast           (zext             ) [ 00000000010]
tmp_37               (zext             ) [ 00000000000]
tmp_38               (icmp             ) [ 00111111110]
empty_34             (speclooptripcount) [ 00000000000]
loop_2               (add              ) [ 00111111110]
StgValue_68          (br               ) [ 00000000000]
block_addr           (getelementptr    ) [ 00000000010]
StgValue_71          (store            ) [ 00000000000]
StgValue_72          (br               ) [ 00000000000]
StgValue_73          (br               ) [ 00000000000]
i_load_3             (load             ) [ 00000000000]
block_load           (load             ) [ 00000000000]
tmp_42               (add              ) [ 00000000000]
tmp_43               (sext             ) [ 00000000000]
x_addr               (getelementptr    ) [ 00000000000]
StgValue_79          (store            ) [ 00000000000]
StgValue_80          (br               ) [ 00111111110]
i_load_2             (load             ) [ 00000000000]
block_load_1         (load             ) [ 00000000000]
tmp_39               (add              ) [ 00000000000]
tmp_40               (sext             ) [ 00000000000]
x_addr_2             (getelementptr    ) [ 00000000000]
StgValue_86          (store            ) [ 00000000000]
StgValue_87          (br               ) [ 00111111110]
StgValue_88          (call             ) [ 00000000000]
DRBG_ctx_reseed_coun (load             ) [ 00000000000]
tmp_s                (add              ) [ 00000000000]
StgValue_91          (store            ) [ 00000000000]
StgValue_92          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DRBG_ctx_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Rcon">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DRBG_ctx_Key">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_Key"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DRBG_ctx_reseed_counter">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_reseed_counter"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES256_CTR_DRBG_Upda"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES256_ECB.1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="p_0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="block_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="DRBG_ctx_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DRBG_ctx_V_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DRBG_ctx_V_load/3 StgValue_34/4 StgValue_38/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="block_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr_1/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_load/7 block_load_1/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="block_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="x_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/8 StgValue_86/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="x_addr_2_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/9 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="5" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="loop_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="1"/>
<pin id="149" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="loop_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop/7 "/>
</bind>
</comp>

<comp id="158" class="1005" name="loop1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="loop1 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="loop1_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop1/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_AES256_CTR_DRBG_Upda_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="0" index="3" bw="8" slack="0"/>
<pin id="174" dir="0" index="4" bw="8" slack="0"/>
<pin id="175" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_AES256_ECB_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="4" bw="8" slack="0"/>
<pin id="187" dir="0" index="5" bw="8" slack="0"/>
<pin id="188" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="6"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/7 i_load_3/8 i_load_2/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="StgValue_14_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="StgValue_15_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="13" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_0_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_load/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="j_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_31_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_34_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_35_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="j_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_36_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_32_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="60" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="4"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="0" index="3" bw="7" slack="0"/>
<pin id="257" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="60" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="loop_cast1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_cast1/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="loop_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_1/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_41_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_8_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="xlen_assign_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="5"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xlen_assign/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="StgValue_59_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="6"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="StgValue_60_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="6"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="loop1_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop1_cast/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_37_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_38_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="5"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="loop_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_2/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="StgValue_71_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="6"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_42_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_43_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_39_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_40_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="DRBG_ctx_reseed_coun_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DRBG_ctx_reseed_coun/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="StgValue_91_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/10 "/>
</bind>
</comp>

<comp id="370" class="1005" name="p_0_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="378" class="1005" name="i_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="385" class="1005" name="p_0_load_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="4"/>
<pin id="387" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="p_0_load "/>
</bind>
</comp>

<comp id="398" class="1005" name="DRBG_ctx_V_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="DRBG_ctx_V_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="j_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="1"/>
<pin id="408" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="icmp_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="415" class="1005" name="loop_cast1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="loop_cast1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="loop_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="block_addr_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="loop1_cast_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="loop1_cast "/>
</bind>
</comp>

<comp id="441" class="1005" name="loop_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="block_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="1"/>
<pin id="448" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="100" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="181" pin=5"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="139" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="139" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="216" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="237"><net_src comp="87" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="135" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="87" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="245" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="252" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="151" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="151" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="151" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="151" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="292"><net_src comp="194" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="288" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="294" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="162" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="162" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="162" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="194" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="348"><net_src comp="194" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="357"><net_src comp="10" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="12" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="10" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="68" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="381"><net_src comp="72" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="388"><net_src comp="207" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="401"><net_src comp="80" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="409"><net_src comp="239" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="414"><net_src comp="261" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="267" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="426"><net_src comp="277" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="431"><net_src comp="94" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="436"><net_src comp="309" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="444"><net_src comp="323" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="449"><net_src comp="106" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {8 9 }
	Port: DRBG_ctx_V | {2 4 10 }
	Port: DRBG_ctx_Key | {2 10 }
	Port: DRBG_ctx_reseed_counter | {10 }
 - Input state : 
	Port: randombytes : DRBG_ctx_V | {2 3 4 5 6 10 }
	Port: randombytes : sbox | {2 5 6 10 }
	Port: randombytes : Rcon | {2 5 6 10 }
	Port: randombytes : DRBG_ctx_Key | {2 5 6 10 }
	Port: randombytes : DRBG_ctx_reseed_counter | {10 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
	State 2
		tmp : 1
		StgValue_19 : 2
	State 3
		j_cast : 1
		tmp_31 : 1
		StgValue_26 : 2
		tmp_34 : 2
		DRBG_ctx_V_addr : 3
		DRBG_ctx_V_load : 4
	State 4
		tmp_35 : 1
		StgValue_33 : 2
		tmp_36 : 1
		StgValue_38 : 2
	State 5
	State 6
		icmp : 1
		StgValue_44 : 2
	State 7
		loop_cast1 : 1
		exitcond : 1
		loop_1 : 1
		StgValue_52 : 2
		tmp_41 : 1
		block_addr_1 : 2
		block_load : 3
		i_8 : 1
		StgValue_59 : 2
		StgValue_60 : 1
		loop1_cast : 1
		tmp_37 : 1
		tmp_38 : 2
		loop_2 : 1
		StgValue_68 : 3
		block_addr : 2
		block_load_1 : 3
	State 8
		tmp_42 : 1
		tmp_43 : 2
		x_addr : 3
		StgValue_79 : 4
	State 9
		tmp_39 : 1
		tmp_40 : 2
		x_addr_2 : 3
		StgValue_86 : 4
	State 10
		tmp_s : 1
		StgValue_91 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_AES256_CTR_DRBG_Upda_fu_169 |    3    | 58.3446 |   1037  |   1927  |
|          |     grp_AES256_ECB_1_fu_181     |    2    | 48.4876 |   909   |   1504  |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            j_1_fu_239           |    0    |    0    |    0    |    15   |
|          |          tmp_36_fu_245          |    0    |    0    |    0    |    15   |
|          |          loop_1_fu_277          |    0    |    0    |    0    |    15   |
|          |            i_8_fu_288           |    0    |    0    |    0    |    39   |
|    add   |        xlen_assign_fu_294       |    0    |    0    |    0    |    71   |
|          |          loop_2_fu_323          |    0    |    0    |    0    |    13   |
|          |          tmp_42_fu_334          |    0    |    0    |    0    |    39   |
|          |          tmp_39_fu_344          |    0    |    0    |    0    |    39   |
|          |           tmp_s_fu_358          |    0    |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_210           |    0    |    0    |    0    |    29   |
|          |          tmp_35_fu_233          |    0    |    0    |    0    |    11   |
|   icmp   |           icmp_fu_261           |    0    |    0    |    0    |    29   |
|          |         exitcond_fu_271         |    0    |    0    |    0    |    11   |
|          |          tmp_38_fu_318          |    0    |    0    |    0    |    29   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          j_cast_fu_216          |    0    |    0    |    0    |    0    |
|   sext   |          tmp_43_fu_339          |    0    |    0    |    0    |    0    |
|          |          tmp_40_fu_349          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
| bitselect|          tmp_31_fu_220          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_34_fu_228          |    0    |    0    |    0    |    0    |
|          |        loop_cast1_fu_267        |    0    |    0    |    0    |    0    |
|   zext   |          tmp_41_fu_283          |    0    |    0    |    0    |    0    |
|          |        loop1_cast_fu_309        |    0    |    0    |    0    |    0    |
|          |          tmp_37_fu_313          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|          tmp_32_fu_252          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    5    | 106.832 |   1946  |   3825  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|block|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|DRBG_ctx_V_addr_reg_398|    4   |
|  block_addr_1_reg_428 |    4   |
|   block_addr_reg_446  |    4   |
|       i_reg_378       |   32   |
|      icmp_reg_411     |    1   |
|      j_1_reg_406      |    5   |
|       j_reg_135       |    5   |
|   loop1_cast_reg_433  |   32   |
|     loop1_reg_158     |    4   |
|     loop_1_reg_423    |    5   |
|     loop_2_reg_441    |    4   |
|   loop_cast1_reg_415  |   32   |
|      loop_reg_147     |    5   |
|    p_0_load_reg_385   |   64   |
|      p_0_reg_370      |   64   |
+-----------------------+--------+
|         Total         |   265  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_87 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_100 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_120 |  p0  |   2  |  12  |   24   ||    9    |
|     j_reg_135     |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||  6.9535 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |   106  |  1946  |  3825  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   57   |
|  Register |    -   |    -   |   265  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   113  |  2211  |  3882  |
+-----------+--------+--------+--------+--------+
