//
// Generated by LWPU LWVM Compiler
// Compiler built on Thu Apr 24 13:20:27 2014 (1398363627)
// Lwca compilation tools, release 6.5, V6.5.0
//

.version 4.1
.target sm_35
.address_size 64

.extern .shared .align 8 .b8 shmem[];

.weak .func  (.param .b32 func_retval0) lwdaMalloc(
	.param .b64 lwdaMalloc_param_0,
	.param .b64 lwdaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) lwdaFuncGetAttributes(
	.param .b64 lwdaFuncGetAttributes_param_0,
	.param .b64 lwdaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) lwdaDeviceGetAttribute(
	.param .b64 lwdaDeviceGetAttribute_param_0,
	.param .b32 lwdaDeviceGetAttribute_param_1,
	.param .b32 lwdaDeviceGetAttribute_param_2
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) lwdaGetDevice(
	.param .b64 lwdaGetDevice_param_0
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) lwdaOclwpancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 lwdaOclwpancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 lwdaOclwpancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 lwdaOclwpancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 lwdaOclwpancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.visible .entry _Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<22>;
	.reg .s32 	%r<54>;
	.reg .s64 	%rd<61>;
	.reg .f64 	%fd<25>;


	ld.param.u64 	%rd10, [_Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd12, [_Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r14, [_Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r15, [_Z23gauss_jordan_solve_gpu1IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r16, %nctaid.x;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %ctaid.x;
	mad.lo.s32 	%r3, %r16, %r17, %r18;
	setp.ge.s32	%p5, %r3, %r15;
	@%p5 bra 	BB5_19;

	mul.lo.s32 	%r4, %r3, %r14;
	mad.lo.s32 	%r19, %r2, %r14, %r1;
	mul.wide.s32 	%rd13, %r19, 8;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r14;
	@%p6 bra 	BB5_3;

	mul.lo.s32 	%r20, %r4, %r14;
	cvt.s64.s32	%rd15, %r20;
	cvta.to.global.u64 	%rd16, %rd10;
	cvt.s64.s32	%rd17, %r19;
	add.s64 	%rd18, %rd15, %rd17;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd16, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd1], %fd5;

BB5_3:
	setp.ne.s32	%p7, %r2, %r14;
	@%p7 bra 	BB5_5;

	cvta.to.global.u64 	%rd21, %rd11;
	cvt.s64.s32	%rd22, %r4;
	cvt.s64.s32	%rd23, %r1;
	add.s64 	%rd24, %rd22, %rd23;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd1], %fd6;

BB5_5:
	add.s32 	%r23, %r14, 1;
	mul.lo.s32 	%r24, %r23, %r14;
	cvt.s64.s32	%rd27, %r24;
	mul.wide.s32 	%rd28, %r24, 8;
	add.s64 	%rd30, %rd14, %rd28;
	add.s64 	%rd2, %rd30, 16;
	mul.lo.s32 	%r5, %r2, %r14;
	setp.lt.s32	%p8, %r1, 2;
	setp.eq.s32	%p9, %r2, 0;
	mov.u32 	%r53, 0;
	and.pred  	%p1, %p9, %p8;
	cvt.s64.s32	%rd31, %r1;
	mul.wide.s32 	%rd32, %r1, 4;
	add.s64 	%rd3, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd4, %rd14, %rd34;
	add.s64 	%rd5, %rd30, 20;

BB5_6:
	mov.u32 	%r48, %r53;
	mov.u32 	%r6, %r48;
	bar.sync 	0;
	@!%p1 bra 	BB5_10;
	bra.uni 	BB5_7;

BB5_7:
	mad.lo.s32 	%r26, %r23, %r6, %r1;
	mul.wide.s32 	%rd35, %r26, 8;
	add.s64 	%rd37, %rd14, %rd35;
	add.s64 	%rd60, %rd37, 8;
	mad.lo.s32 	%r27, %r6, %r14, %r6;
	mul.wide.s32 	%rd38, %r27, 8;
	add.s64 	%rd39, %rd14, %rd38;
	ld.shared.f64 	%fd7, [%rd39];
	abs.f64 	%fd24, %fd7;
	add.s32 	%r29, %r1, %r6;
	add.s32 	%r47, %r29, 1;
	setp.ge.s32	%p10, %r47, %r14;
	mov.u32 	%r51, %r6;
	mov.u32 	%r52, %r6;
	@%p10 bra 	BB5_9;

BB5_8:
	.pragma "nounroll";
	mov.u32 	%r9, %r52;
	ld.shared.f64 	%fd8, [%rd60];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p11, %fd24, %fd9;
	selp.f64	%fd24, %fd9, %fd24, %p11;
	selp.b32	%r10, %r47, %r9, %p11;
	add.s64 	%rd60, %rd60, 16;
	add.s32 	%r47, %r47, 2;
	setp.lt.s32	%p12, %r47, %r14;
	mov.u32 	%r51, %r10;
	mov.u32 	%r52, %r10;
	@%p12 bra 	BB5_8;

BB5_9:
	st.shared.u32 	[%rd3+16], %r51;
	st.shared.f64 	[%rd4], %fd24;

BB5_10:
	bar.sync 	0;
	setp.ge.s32	%p13, %r2, %r6;
	setp.eq.s32	%p14, %r1, %r6;
	and.pred  	%p15, %p14, %p13;
	@!%p15 bra 	BB5_12;
	bra.uni 	BB5_11;

BB5_11:
	mul.wide.s32 	%rd40, %r24, 8;
	add.s64 	%rd42, %rd14, %rd40;
	ld.shared.f64 	%fd10, [%rd42];
	ld.shared.f64 	%fd11, [%rd42+8];
	setp.gt.f64	%p16, %fd11, %fd10;
	selp.b64	%rd43, %rd5, %rd2, %p16;
	ld.shared.u32 	%r33, [%rd43];
	add.s32 	%r34, %r33, %r5;
	mul.wide.s32 	%rd44, %r34, 8;
	add.s64 	%rd45, %rd14, %rd44;
	ld.shared.f64 	%fd12, [%rd45];
	ld.shared.f64 	%fd13, [%rd1];
	st.shared.f64 	[%rd45], %fd13;
	st.shared.f64 	[%rd1], %fd12;

BB5_12:
	bar.sync 	0;
	setp.gt.s32	%p17, %r2, %r6;
	and.pred  	%p18, %p14, %p17;
	mad.lo.s32 	%r36, %r6, %r14, %r1;
	mul.wide.s32 	%rd46, %r36, 8;
	add.s64 	%rd9, %rd14, %rd46;
	@!%p18 bra 	BB5_14;
	bra.uni 	BB5_13;

BB5_13:
	ld.shared.f64 	%fd14, [%rd1];
	ld.shared.f64 	%fd15, [%rd9];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd1], %fd17;

BB5_14:
	bar.sync 	0;
	setp.ne.s32	%p19, %r1, %r6;
	and.pred  	%p20, %p19, %p17;
	@!%p20 bra 	BB5_16;
	bra.uni 	BB5_15;

BB5_15:
	ld.shared.f64 	%fd18, [%rd9];
	add.s32 	%r38, %r6, %r5;
	mul.wide.s32 	%rd48, %r38, 8;
	add.s64 	%rd50, %rd14, %rd48;
	ld.shared.f64 	%fd19, [%rd50];
	mul.f64 	%fd20, %fd18, %fd19;
	ld.shared.f64 	%fd21, [%rd1];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd1], %fd22;

BB5_16:
	add.s32 	%r53, %r6, 1;
	setp.lt.s32	%p21, %r53, %r14;
	@%p21 bra 	BB5_6;

	setp.eq.s32	%p4, %r2, %r14;
	bar.sync 	0;
	@!%p4 bra 	BB5_19;
	bra.uni 	BB5_18;

BB5_18:
	cvta.to.global.u64 	%rd51, %rd12;
	mad.lo.s32 	%r41, %r14, %r14, %r1;
	mul.wide.s32 	%rd52, %r41, 8;
	add.s64 	%rd54, %rd14, %rd52;
	cvt.s64.s32	%rd55, %r4;
	add.s64 	%rd57, %rd55, %rd31;
	shl.b64 	%rd58, %rd57, 3;
	add.s64 	%rd59, %rd51, %rd58;
	ld.shared.f64 	%fd23, [%rd54];
	st.global.f64 	[%rd59], %fd23;

BB5_19:
	ret;
}

.visible .entry _Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<28>;
	.reg .s32 	%r<69>;
	.reg .s64 	%rd<64>;
	.reg .f64 	%fd<25>;


	ld.param.u64 	%rd13, [_Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd14, [_Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd15, [_Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r23, [_Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r24, [_Z23gauss_jordan_solve_gpu2IdLi0ELi0ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r25, %nctaid.x;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %ctaid.x;
	mad.lo.s32 	%r2, %r25, %r26, %r27;
	setp.ge.s32	%p5, %r2, %r24;
	@%p5 bra 	BB6_25;

	mov.u32 	%r28, %tid.x;
	mul.lo.s32 	%r3, %r1, %r23;
	setp.ge.s32	%p6, %r28, %r23;
	@%p6 bra 	BB6_8;

	cvta.to.global.u64 	%rd1, %rd14;
	mul.lo.s32 	%r29, %r2, %r23;
	mul.lo.s32 	%r30, %r29, %r23;
	cvt.s64.s32	%rd2, %r30;
	cvt.s64.s32	%rd3, %r29;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r60, %tid.x;
	cvta.to.global.u64 	%rd18, %rd13;

BB6_3:
	add.s32 	%r31, %r60, %r3;
	mul.wide.s32 	%rd16, %r31, 8;
	mov.u64 	%rd17, shmem;
	add.s64 	%rd4, %rd17, %rd16;
	setp.ge.s32	%p7, %r1, %r23;
	@%p7 bra 	BB6_5;

	cvt.s64.s32	%rd19, %r31;
	add.s64 	%rd20, %rd19, %rd2;
	shl.b64 	%rd21, %rd20, 3;
	add.s64 	%rd22, %rd18, %rd21;
	ld.global.f64 	%fd5, [%rd22];
	st.shared.f64 	[%rd4], %fd5;

BB6_5:
	setp.ne.s32	%p8, %r1, %r23;
	@%p8 bra 	BB6_7;

	cvt.s64.s32	%rd23, %r60;
	add.s64 	%rd24, %rd23, %rd3;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd4], %fd6;

BB6_7:
	add.s32 	%r60, %r4, %r60;
	setp.lt.s32	%p9, %r60, %r23;
	@%p9 bra 	BB6_3;

BB6_8:
	add.s32 	%r34, %r23, 1;
	mul.lo.s32 	%r35, %r34, %r23;
	cvt.s64.s32	%rd27, %r35;
	mul.wide.s32 	%rd28, %r35, 8;
	mov.u32 	%r9, %ntid.x;
	cvt.s64.s32	%rd29, %r28;
	mul.wide.s32 	%rd30, %r28, 4;
	mov.u64 	%rd31, shmem;
	add.s64 	%rd32, %rd31, %rd28;
	add.s64 	%rd5, %rd32, %rd30;
	add.s64 	%rd33, %rd29, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd6, %rd31, %rd34;
	add.s64 	%rd7, %rd32, 20;
	mov.u32 	%r67, 0;

BB6_9:
	mov.u32 	%r62, %r67;
	mov.u32 	%r10, %r62;
	bar.sync 	0;
	mad.lo.s32 	%r37, %r10, %r23, %r10;
	mul.wide.s32 	%rd35, %r37, 8;
	add.s64 	%rd8, %rd31, %rd35;
	setp.eq.s32	%p10, %r1, 0;
	setp.lt.s32	%p11, %r28, 2;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB6_13;
	bra.uni 	BB6_10;

BB6_10:
	mad.lo.s32 	%r40, %r34, %r10, %r28;
	mul.wide.s32 	%rd37, %r40, 8;
	add.s64 	%rd39, %rd31, %rd37;
	add.s64 	%rd63, %rd39, 8;
	ld.shared.f64 	%fd7, [%rd8];
	abs.f64 	%fd24, %fd7;
	add.s32 	%r42, %r28, %r10;
	add.s32 	%r61, %r42, 1;
	setp.ge.s32	%p13, %r61, %r23;
	mov.u32 	%r65, %r10;
	mov.u32 	%r66, %r10;
	@%p13 bra 	BB6_12;

BB6_11:
	.pragma "nounroll";
	mov.u32 	%r14, %r66;
	ld.shared.f64 	%fd8, [%rd63];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd24, %fd9;
	selp.f64	%fd24, %fd9, %fd24, %p14;
	selp.b32	%r15, %r61, %r14, %p14;
	add.s64 	%rd63, %rd63, 16;
	add.s32 	%r61, %r61, 2;
	setp.lt.s32	%p15, %r61, %r23;
	mov.u32 	%r65, %r15;
	mov.u32 	%r66, %r15;
	@%p15 bra 	BB6_11;

BB6_12:
	st.shared.u32 	[%rd5+16], %r65;
	st.shared.f64 	[%rd6], %fd24;

BB6_13:
	setp.eq.s32	%p1, %r28, 0;
	bar.sync 	0;
	setp.ge.s32	%p16, %r1, %r10;
	and.pred  	%p17, %p1, %p16;
	add.s32 	%r44, %r10, %r3;
	mul.wide.s32 	%rd40, %r44, 8;
	add.s64 	%rd12, %rd31, %rd40;
	@!%p17 bra 	BB6_15;
	bra.uni 	BB6_14;

BB6_14:
	mul.wide.s32 	%rd42, %r35, 8;
	add.s64 	%rd44, %rd31, %rd42;
	add.s64 	%rd45, %rd44, 16;
	ld.shared.f64 	%fd10, [%rd44];
	ld.shared.f64 	%fd11, [%rd44+8];
	setp.gt.f64	%p18, %fd11, %fd10;
	selp.b64	%rd46, %rd7, %rd45, %p18;
	ld.shared.u32 	%r47, [%rd46];
	add.s32 	%r48, %r47, %r3;
	mul.wide.s32 	%rd47, %r48, 8;
	add.s64 	%rd48, %rd31, %rd47;
	ld.shared.f64 	%fd12, [%rd48];
	ld.shared.f64 	%fd13, [%rd12];
	st.shared.f64 	[%rd48], %fd13;
	st.shared.f64 	[%rd12], %fd12;

BB6_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r1, %r10;
	and.pred  	%p20, %p1, %p19;
	@!%p20 bra 	BB6_17;
	bra.uni 	BB6_16;

BB6_16:
	ld.shared.f64 	%fd14, [%rd12];
	ld.shared.f64 	%fd15, [%rd8];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd12], %fd17;

BB6_17:
	setp.lt.s32	%p3, %r28, %r23;
	bar.sync 	0;
	@!%p3 bra 	BB6_22;
	bra.uni 	BB6_18;

BB6_18:
	mul.lo.s32 	%r18, %r10, %r23;
	mov.u32 	%r68, %r28;

BB6_19:
	mov.u32 	%r20, %r68;
	setp.ne.s32	%p21, %r20, %r10;
	and.pred  	%p23, %p21, %p19;
	@!%p23 bra 	BB6_21;
	bra.uni 	BB6_20;

BB6_20:
	add.s32 	%r51, %r20, %r18;
	mul.wide.s32 	%rd49, %r51, 8;
	add.s64 	%rd51, %rd31, %rd49;
	ld.shared.f64 	%fd18, [%rd12];
	ld.shared.f64 	%fd19, [%rd51];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r52, %r20, %r3;
	mul.wide.s32 	%rd52, %r52, 8;
	add.s64 	%rd53, %rd31, %rd52;
	ld.shared.f64 	%fd21, [%rd53];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd53], %fd22;

BB6_21:
	add.s32 	%r21, %r9, %r20;
	setp.lt.s32	%p24, %r21, %r23;
	mov.u32 	%r68, %r21;
	@%p24 bra 	BB6_19;

BB6_22:
	add.s32 	%r67, %r10, 1;
	setp.lt.s32	%p25, %r67, %r23;
	@%p25 bra 	BB6_9;

	bar.sync 	0;
	setp.lt.s32	%p26, %r1, %r23;
	and.pred  	%p27, %p1, %p26;
	@!%p27 bra 	BB6_25;
	bra.uni 	BB6_24;

BB6_24:
	cvta.to.global.u64 	%rd54, %rd15;
	mad.lo.s32 	%r54, %r23, %r23, %r1;
	mul.wide.s32 	%rd55, %r54, 8;
	add.s64 	%rd57, %rd31, %rd55;
	mul.lo.s32 	%r59, %r2, %r23;
	cvt.s64.s32	%rd58, %r59;
	cvt.s64.s32	%rd59, %r1;
	add.s64 	%rd60, %rd58, %rd59;
	shl.b64 	%rd61, %rd60, 3;
	add.s64 	%rd62, %rd54, %rd61;
	ld.shared.f64 	%fd23, [%rd57];
	st.global.f64 	[%rd62], %fd23;

BB6_25:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<30>;
	.reg .s32 	%r<90>;
	.reg .s64 	%rd<69>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2IdLi0ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r29, 2;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r3, %r31, %r32, %r33;
	setp.ge.s32	%p4, %r3, %r30;
	@%p4 bra 	BB7_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r29;
	@%p5 bra 	BB7_8;

	mul.lo.s32 	%r35, %r3, %r29;
	mul.lo.s32 	%r36, %r35, %r29;
	cvt.s64.s32	%rd1, %r36;
	mul.lo.s32 	%r4, %r2, %r1;
	mul.lo.s32 	%r5, %r2, %r29;
	cvta.to.global.u64 	%rd16, %rd11;
	cvta.to.global.u64 	%rd21, %rd12;
	mov.u32 	%r80, %r34;

BB7_3:
	mov.u32 	%r7, %r80;
	add.s32 	%r37, %r7, %r4;
	mul.wide.s32 	%rd14, %r37, 8;
	mov.u64 	%rd15, shmem;
	add.s64 	%rd2, %rd15, %rd14;
	setp.ge.s32	%p6, %r2, %r29;
	@%p6 bra 	BB7_5;

	add.s32 	%r38, %r7, %r5;
	cvt.s64.s32	%rd17, %r38;
	add.s64 	%rd18, %rd17, %rd1;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd16, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd2], %fd5;

BB7_5:
	setp.ne.s32	%p7, %r2, %r29;
	@%p7 bra 	BB7_7;

	cvt.s64.s32	%rd22, %r35;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd2], %fd6;

BB7_7:
	mov.u32 	%r44, %ntid.x;
	add.s32 	%r8, %r44, %r7;
	setp.lt.s32	%p8, %r8, %r29;
	mov.u32 	%r80, %r8;
	@%p8 bra 	BB7_3;

BB7_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	add.s32 	%r47, %r29, 1;
	mul.lo.s32 	%r48, %r1, %r47;
	cvt.s64.s32	%rd27, %r48;
	mul.wide.s32 	%rd28, %r48, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r2;
	mul.wide.s32 	%rd32, %r2, 4;
	add.s64 	%rd3, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd4, %rd29, %rd34;
	mov.u32 	%r87, 0;

BB7_9:
	mov.u32 	%r11, %r87;
	bar.sync 	0;
	mad.lo.s32 	%r50, %r11, %r1, %r11;
	mul.wide.s32 	%rd35, %r50, 8;
	add.s64 	%rd5, %rd29, %rd35;
	setp.eq.s32	%p9, %r34, 0;
	setp.lt.s32	%p10, %r2, 2;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB7_13;
	bra.uni 	BB7_10;

BB7_10:
	add.s32 	%r52, %r29, 3;
	mad.lo.s32 	%r53, %r52, %r11, %r2;
	mul.wide.s32 	%rd37, %r53, 8;
	add.s64 	%rd39, %rd29, %rd37;
	add.s64 	%rd68, %rd39, 8;
	ld.shared.f64 	%fd7, [%rd5];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r55, %r2, %r11;
	add.s32 	%r81, %r55, 1;
	setp.ge.s32	%p12, %r81, %r29;
	mov.u32 	%r85, %r11;
	mov.u32 	%r86, %r11;
	@%p12 bra 	BB7_12;

BB7_11:
	mov.u32 	%r15, %r86;
	ld.shared.f64 	%fd8, [%rd68];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p13;
	selp.b32	%r16, %r81, %r15, %p13;
	add.s64 	%rd68, %rd68, 16;
	add.s32 	%r81, %r81, 2;
	setp.lt.s32	%p14, %r81, %r29;
	mov.u32 	%r85, %r16;
	mov.u32 	%r86, %r16;
	@%p14 bra 	BB7_11;

BB7_12:
	st.shared.u32 	[%rd3+16], %r85;
	st.shared.f64 	[%rd4], %fd29;

BB7_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r57, %r11, %r9;
	mul.wide.s32 	%rd40, %r57, 8;
	add.s64 	%rd9, %rd29, %rd40;
	@!%p16 bra 	BB7_15;
	bra.uni 	BB7_14;

BB7_14:
	mul.wide.s32 	%rd42, %r48, 8;
	add.s64 	%rd44, %rd29, %rd42;
	ld.shared.f64 	%fd10, [%rd44+8];
	ld.shared.f64 	%fd11, [%rd44];
	setp.gt.f64	%p17, %fd10, %fd11;
	ld.shared.u64 	%rd45, [%rd44+16];
	shr.u64 	%rd46, %rd45, 32;
	selp.b64	%rd47, %rd46, %rd45, %p17;
	cvt.u32.u64	%r61, %rd47;
	add.s32 	%r62, %r61, %r9;
	mul.wide.s32 	%rd48, %r62, 8;
	add.s64 	%rd49, %rd29, %rd48;
	ld.shared.f64 	%fd12, [%rd49];
	ld.shared.f64 	%fd13, [%rd9];
	st.shared.f64 	[%rd49], %fd13;
	st.shared.f64 	[%rd9], %fd12;

BB7_15:
	bar.sync 	0;
	setp.gt.s32	%p18, %r2, %r11;
	and.pred  	%p19, %p9, %p18;
	@!%p19 bra 	BB7_17;
	bra.uni 	BB7_16;

BB7_16:
	ld.shared.f64 	%fd14, [%rd9];
	ld.shared.f64 	%fd15, [%rd5];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd9], %fd17;

BB7_17:
	bar.sync 	0;
	add.s32 	%r87, %r11, 1;
	add.s32 	%r88, %r87, %r34;
	setp.ge.s32	%p20, %r88, %r29;
	@%p20 bra 	BB7_22;

	mul.lo.s32 	%r21, %r11, %r1;

BB7_19:
	setp.le.s32	%p21, %r2, %r11;
	@%p21 bra 	BB7_21;

	add.s32 	%r66, %r88, %r21;
	mul.wide.s32 	%rd50, %r66, 8;
	add.s64 	%rd52, %rd29, %rd50;
	ld.shared.f64 	%fd18, [%rd9];
	ld.shared.f64 	%fd19, [%rd52];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r67, %r88, %r9;
	mul.wide.s32 	%rd53, %r67, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd21, [%rd54];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd54], %fd22;

BB7_21:
	add.s32 	%r88, %r10, %r88;
	setp.lt.s32	%p22, %r88, %r29;
	@%p22 bra 	BB7_19;

BB7_22:
	setp.lt.s32	%p23, %r87, %r29;
	@%p23 bra 	BB7_9;

	add.s32 	%r89, %r29, -1;
	mul.lo.s32 	%r25, %r1, %r29;
	add.s32 	%r69, %r2, %r25;
	mul.wide.s32 	%rd55, %r69, 8;
	add.s64 	%rd10, %rd29, %rd55;

BB7_24:
	bar.sync 	0;
	setp.lt.s32	%p24, %r2, %r89;
	and.pred  	%p26, %p9, %p24;
	@!%p26 bra 	BB7_26;
	bra.uni 	BB7_25;

BB7_25:
	mad.lo.s32 	%r71, %r89, %r1, %r2;
	mul.wide.s32 	%rd57, %r71, 8;
	add.s64 	%rd59, %rd29, %rd57;
	add.s32 	%r72, %r89, %r25;
	mul.wide.s32 	%rd60, %r72, 8;
	add.s64 	%rd61, %rd29, %rd60;
	ld.shared.f64 	%fd23, [%rd61];
	ld.shared.f64 	%fd24, [%rd59];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd10];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd10], %fd27;

BB7_26:
	add.s32 	%r89, %r89, -1;
	setp.ne.s32	%p27, %r89, 0;
	@%p27 bra 	BB7_24;

	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r29;
	and.pred  	%p29, %p9, %p28;
	@!%p29 bra 	BB7_29;
	bra.uni 	BB7_28;

BB7_28:
	cvta.to.global.u64 	%rd62, %rd13;
	mul.lo.s32 	%r78, %r3, %r29;
	cvt.s64.s32	%rd63, %r78;
	add.s64 	%rd65, %rd63, %rd31;
	shl.b64 	%rd66, %rd65, 3;
	add.s64 	%rd67, %rd62, %rd66;
	ld.shared.f64 	%fd28, [%rd10];
	st.global.f64 	[%rd67], %fd28;

BB7_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<30>;
	.reg .s32 	%r<88>;
	.reg .s64 	%rd<69>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2IdLi0ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r29, 1;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r3, %r31, %r32, %r33;
	setp.ge.s32	%p4, %r3, %r30;
	@%p4 bra 	BB8_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r29;
	@%p5 bra 	BB8_8;

	mul.lo.s32 	%r35, %r3, %r29;
	mul.lo.s32 	%r36, %r35, %r29;
	cvt.s64.s32	%rd1, %r36;
	mul.lo.s32 	%r4, %r2, %r1;
	mul.lo.s32 	%r5, %r2, %r29;
	cvta.to.global.u64 	%rd16, %rd11;
	cvta.to.global.u64 	%rd21, %rd12;
	mov.u32 	%r78, %r34;

BB8_3:
	mov.u32 	%r7, %r78;
	add.s32 	%r37, %r7, %r4;
	mul.wide.s32 	%rd14, %r37, 8;
	mov.u64 	%rd15, shmem;
	add.s64 	%rd2, %rd15, %rd14;
	setp.ge.s32	%p6, %r2, %r29;
	@%p6 bra 	BB8_5;

	add.s32 	%r38, %r7, %r5;
	cvt.s64.s32	%rd17, %r38;
	add.s64 	%rd18, %rd17, %rd1;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd16, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd2], %fd5;

BB8_5:
	setp.ne.s32	%p7, %r2, %r29;
	@%p7 bra 	BB8_7;

	cvt.s64.s32	%rd22, %r35;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd2], %fd6;

BB8_7:
	mov.u32 	%r44, %ntid.x;
	add.s32 	%r8, %r44, %r7;
	setp.lt.s32	%p8, %r8, %r29;
	mov.u32 	%r78, %r8;
	@%p8 bra 	BB8_3;

BB8_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	mul.lo.s32 	%r47, %r1, %r1;
	cvt.s64.s32	%rd27, %r47;
	mul.wide.s32 	%rd28, %r47, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r2;
	mul.wide.s32 	%rd32, %r2, 4;
	add.s64 	%rd3, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd4, %rd29, %rd34;
	mov.u32 	%r85, 0;

BB8_9:
	mov.u32 	%r11, %r85;
	bar.sync 	0;
	mad.lo.s32 	%r49, %r11, %r1, %r11;
	mul.wide.s32 	%rd35, %r49, 8;
	add.s64 	%rd5, %rd29, %rd35;
	setp.eq.s32	%p9, %r34, 0;
	setp.lt.s32	%p10, %r2, 2;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB8_13;
	bra.uni 	BB8_10;

BB8_10:
	add.s32 	%r51, %r29, 2;
	mad.lo.s32 	%r52, %r51, %r11, %r2;
	mul.wide.s32 	%rd37, %r52, 8;
	add.s64 	%rd39, %rd29, %rd37;
	add.s64 	%rd68, %rd39, 8;
	ld.shared.f64 	%fd7, [%rd5];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r54, %r2, %r11;
	add.s32 	%r79, %r54, 1;
	setp.ge.s32	%p12, %r79, %r29;
	mov.u32 	%r83, %r11;
	mov.u32 	%r84, %r11;
	@%p12 bra 	BB8_12;

BB8_11:
	mov.u32 	%r15, %r84;
	ld.shared.f64 	%fd8, [%rd68];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p13;
	selp.b32	%r16, %r79, %r15, %p13;
	add.s64 	%rd68, %rd68, 16;
	add.s32 	%r79, %r79, 2;
	setp.lt.s32	%p14, %r79, %r29;
	mov.u32 	%r83, %r16;
	mov.u32 	%r84, %r16;
	@%p14 bra 	BB8_11;

BB8_12:
	st.shared.u32 	[%rd3+16], %r83;
	st.shared.f64 	[%rd4], %fd29;

BB8_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r56, %r11, %r9;
	mul.wide.s32 	%rd40, %r56, 8;
	add.s64 	%rd9, %rd29, %rd40;
	@!%p16 bra 	BB8_15;
	bra.uni 	BB8_14;

BB8_14:
	mul.wide.s32 	%rd42, %r47, 8;
	add.s64 	%rd44, %rd29, %rd42;
	ld.shared.f64 	%fd10, [%rd44+8];
	ld.shared.f64 	%fd11, [%rd44];
	setp.gt.f64	%p17, %fd10, %fd11;
	ld.shared.u64 	%rd45, [%rd44+16];
	shr.u64 	%rd46, %rd45, 32;
	selp.b64	%rd47, %rd46, %rd45, %p17;
	cvt.u32.u64	%r59, %rd47;
	add.s32 	%r60, %r59, %r9;
	mul.wide.s32 	%rd48, %r60, 8;
	add.s64 	%rd49, %rd29, %rd48;
	ld.shared.f64 	%fd12, [%rd49];
	ld.shared.f64 	%fd13, [%rd9];
	st.shared.f64 	[%rd49], %fd13;
	st.shared.f64 	[%rd9], %fd12;

BB8_15:
	bar.sync 	0;
	setp.gt.s32	%p18, %r2, %r11;
	and.pred  	%p19, %p9, %p18;
	@!%p19 bra 	BB8_17;
	bra.uni 	BB8_16;

BB8_16:
	ld.shared.f64 	%fd14, [%rd9];
	ld.shared.f64 	%fd15, [%rd5];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd9], %fd17;

BB8_17:
	bar.sync 	0;
	add.s32 	%r85, %r11, 1;
	add.s32 	%r86, %r85, %r34;
	setp.ge.s32	%p20, %r86, %r29;
	@%p20 bra 	BB8_22;

	mul.lo.s32 	%r21, %r11, %r1;

BB8_19:
	setp.le.s32	%p21, %r2, %r11;
	@%p21 bra 	BB8_21;

	add.s32 	%r64, %r86, %r21;
	mul.wide.s32 	%rd50, %r64, 8;
	add.s64 	%rd52, %rd29, %rd50;
	ld.shared.f64 	%fd18, [%rd9];
	ld.shared.f64 	%fd19, [%rd52];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r65, %r86, %r9;
	mul.wide.s32 	%rd53, %r65, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd21, [%rd54];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd54], %fd22;

BB8_21:
	add.s32 	%r86, %r10, %r86;
	setp.lt.s32	%p22, %r86, %r29;
	@%p22 bra 	BB8_19;

BB8_22:
	setp.lt.s32	%p23, %r85, %r29;
	@%p23 bra 	BB8_9;

	add.s32 	%r87, %r29, -1;
	mul.lo.s32 	%r25, %r1, %r29;
	add.s32 	%r67, %r2, %r25;
	mul.wide.s32 	%rd55, %r67, 8;
	add.s64 	%rd10, %rd29, %rd55;

BB8_24:
	bar.sync 	0;
	setp.lt.s32	%p24, %r2, %r87;
	and.pred  	%p26, %p9, %p24;
	@!%p26 bra 	BB8_26;
	bra.uni 	BB8_25;

BB8_25:
	mad.lo.s32 	%r69, %r87, %r1, %r2;
	mul.wide.s32 	%rd57, %r69, 8;
	add.s64 	%rd59, %rd29, %rd57;
	add.s32 	%r70, %r87, %r25;
	mul.wide.s32 	%rd60, %r70, 8;
	add.s64 	%rd61, %rd29, %rd60;
	ld.shared.f64 	%fd23, [%rd61];
	ld.shared.f64 	%fd24, [%rd59];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd10];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd10], %fd27;

BB8_26:
	add.s32 	%r87, %r87, -1;
	setp.ne.s32	%p27, %r87, 0;
	@%p27 bra 	BB8_24;

	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r29;
	and.pred  	%p29, %p9, %p28;
	@!%p29 bra 	BB8_29;
	bra.uni 	BB8_28;

BB8_28:
	cvta.to.global.u64 	%rd62, %rd13;
	mul.lo.s32 	%r76, %r3, %r29;
	cvt.s64.s32	%rd63, %r76;
	add.s64 	%rd65, %rd63, %rd31;
	shl.b64 	%rd66, %rd65, 3;
	add.s64 	%rd67, %rd62, %rd66;
	ld.shared.f64 	%fd28, [%rd10];
	st.global.f64 	[%rd67], %fd28;

BB8_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<30>;
	.reg .s32 	%r<90>;
	.reg .s64 	%rd<69>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2IdLi0ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r29, 5;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r3, %r31, %r32, %r33;
	setp.ge.s32	%p4, %r3, %r30;
	@%p4 bra 	BB9_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r29;
	@%p5 bra 	BB9_8;

	mul.lo.s32 	%r35, %r3, %r29;
	mul.lo.s32 	%r36, %r35, %r29;
	cvt.s64.s32	%rd1, %r36;
	mul.lo.s32 	%r4, %r2, %r1;
	mul.lo.s32 	%r5, %r2, %r29;
	cvta.to.global.u64 	%rd16, %rd11;
	cvta.to.global.u64 	%rd21, %rd12;
	mov.u32 	%r80, %r34;

BB9_3:
	mov.u32 	%r7, %r80;
	add.s32 	%r37, %r7, %r4;
	mul.wide.s32 	%rd14, %r37, 8;
	mov.u64 	%rd15, shmem;
	add.s64 	%rd2, %rd15, %rd14;
	setp.ge.s32	%p6, %r2, %r29;
	@%p6 bra 	BB9_5;

	add.s32 	%r38, %r7, %r5;
	cvt.s64.s32	%rd17, %r38;
	add.s64 	%rd18, %rd17, %rd1;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd16, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd2], %fd5;

BB9_5:
	setp.ne.s32	%p7, %r2, %r29;
	@%p7 bra 	BB9_7;

	cvt.s64.s32	%rd22, %r35;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd2], %fd6;

BB9_7:
	mov.u32 	%r44, %ntid.x;
	add.s32 	%r8, %r44, %r7;
	setp.lt.s32	%p8, %r8, %r29;
	mov.u32 	%r80, %r8;
	@%p8 bra 	BB9_3;

BB9_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	add.s32 	%r47, %r29, 1;
	mul.lo.s32 	%r48, %r1, %r47;
	cvt.s64.s32	%rd27, %r48;
	mul.wide.s32 	%rd28, %r48, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r2;
	mul.wide.s32 	%rd32, %r2, 4;
	add.s64 	%rd3, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd4, %rd29, %rd34;
	mov.u32 	%r87, 0;

BB9_9:
	mov.u32 	%r11, %r87;
	bar.sync 	0;
	mad.lo.s32 	%r50, %r11, %r1, %r11;
	mul.wide.s32 	%rd35, %r50, 8;
	add.s64 	%rd5, %rd29, %rd35;
	setp.eq.s32	%p9, %r34, 0;
	setp.lt.s32	%p10, %r2, 2;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB9_13;
	bra.uni 	BB9_10;

BB9_10:
	add.s32 	%r52, %r29, 6;
	mad.lo.s32 	%r53, %r52, %r11, %r2;
	mul.wide.s32 	%rd37, %r53, 8;
	add.s64 	%rd39, %rd29, %rd37;
	add.s64 	%rd68, %rd39, 8;
	ld.shared.f64 	%fd7, [%rd5];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r55, %r2, %r11;
	add.s32 	%r81, %r55, 1;
	setp.ge.s32	%p12, %r81, %r29;
	mov.u32 	%r85, %r11;
	mov.u32 	%r86, %r11;
	@%p12 bra 	BB9_12;

BB9_11:
	mov.u32 	%r15, %r86;
	ld.shared.f64 	%fd8, [%rd68];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p13;
	selp.b32	%r16, %r81, %r15, %p13;
	add.s64 	%rd68, %rd68, 16;
	add.s32 	%r81, %r81, 2;
	setp.lt.s32	%p14, %r81, %r29;
	mov.u32 	%r85, %r16;
	mov.u32 	%r86, %r16;
	@%p14 bra 	BB9_11;

BB9_12:
	st.shared.u32 	[%rd3+16], %r85;
	st.shared.f64 	[%rd4], %fd29;

BB9_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r57, %r11, %r9;
	mul.wide.s32 	%rd40, %r57, 8;
	add.s64 	%rd9, %rd29, %rd40;
	@!%p16 bra 	BB9_15;
	bra.uni 	BB9_14;

BB9_14:
	mul.wide.s32 	%rd42, %r48, 8;
	add.s64 	%rd44, %rd29, %rd42;
	ld.shared.f64 	%fd10, [%rd44+8];
	ld.shared.f64 	%fd11, [%rd44];
	setp.gt.f64	%p17, %fd10, %fd11;
	ld.shared.u64 	%rd45, [%rd44+16];
	shr.u64 	%rd46, %rd45, 32;
	selp.b64	%rd47, %rd46, %rd45, %p17;
	cvt.u32.u64	%r61, %rd47;
	add.s32 	%r62, %r61, %r9;
	mul.wide.s32 	%rd48, %r62, 8;
	add.s64 	%rd49, %rd29, %rd48;
	ld.shared.f64 	%fd12, [%rd49];
	ld.shared.f64 	%fd13, [%rd9];
	st.shared.f64 	[%rd49], %fd13;
	st.shared.f64 	[%rd9], %fd12;

BB9_15:
	bar.sync 	0;
	setp.gt.s32	%p18, %r2, %r11;
	and.pred  	%p19, %p9, %p18;
	@!%p19 bra 	BB9_17;
	bra.uni 	BB9_16;

BB9_16:
	ld.shared.f64 	%fd14, [%rd9];
	ld.shared.f64 	%fd15, [%rd5];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd9], %fd17;

BB9_17:
	bar.sync 	0;
	add.s32 	%r87, %r11, 1;
	add.s32 	%r88, %r87, %r34;
	setp.ge.s32	%p20, %r88, %r29;
	@%p20 bra 	BB9_22;

	mul.lo.s32 	%r21, %r11, %r1;

BB9_19:
	setp.le.s32	%p21, %r2, %r11;
	@%p21 bra 	BB9_21;

	add.s32 	%r66, %r88, %r21;
	mul.wide.s32 	%rd50, %r66, 8;
	add.s64 	%rd52, %rd29, %rd50;
	ld.shared.f64 	%fd18, [%rd9];
	ld.shared.f64 	%fd19, [%rd52];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r67, %r88, %r9;
	mul.wide.s32 	%rd53, %r67, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd21, [%rd54];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd54], %fd22;

BB9_21:
	add.s32 	%r88, %r10, %r88;
	setp.lt.s32	%p22, %r88, %r29;
	@%p22 bra 	BB9_19;

BB9_22:
	setp.lt.s32	%p23, %r87, %r29;
	@%p23 bra 	BB9_9;

	add.s32 	%r89, %r29, -1;
	mul.lo.s32 	%r25, %r1, %r29;
	add.s32 	%r69, %r2, %r25;
	mul.wide.s32 	%rd55, %r69, 8;
	add.s64 	%rd10, %rd29, %rd55;

BB9_24:
	bar.sync 	0;
	setp.lt.s32	%p24, %r2, %r89;
	and.pred  	%p26, %p9, %p24;
	@!%p26 bra 	BB9_26;
	bra.uni 	BB9_25;

BB9_25:
	mad.lo.s32 	%r71, %r89, %r1, %r2;
	mul.wide.s32 	%rd57, %r71, 8;
	add.s64 	%rd59, %rd29, %rd57;
	add.s32 	%r72, %r89, %r25;
	mul.wide.s32 	%rd60, %r72, 8;
	add.s64 	%rd61, %rd29, %rd60;
	ld.shared.f64 	%fd23, [%rd61];
	ld.shared.f64 	%fd24, [%rd59];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd10];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd10], %fd27;

BB9_26:
	add.s32 	%r89, %r89, -1;
	setp.ne.s32	%p27, %r89, 0;
	@%p27 bra 	BB9_24;

	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r29;
	and.pred  	%p29, %p9, %p28;
	@!%p29 bra 	BB9_29;
	bra.uni 	BB9_28;

BB9_28:
	cvta.to.global.u64 	%rd62, %rd13;
	mul.lo.s32 	%r78, %r3, %r29;
	cvt.s64.s32	%rd63, %r78;
	add.s64 	%rd65, %rd63, %rd31;
	shl.b64 	%rd66, %rd65, 3;
	add.s64 	%rd67, %rd62, %rd66;
	ld.shared.f64 	%fd28, [%rd10];
	st.global.f64 	[%rd67], %fd28;

BB9_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<30>;
	.reg .s32 	%r<90>;
	.reg .s64 	%rd<69>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2IdLi0ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r29, 4;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r3, %r31, %r32, %r33;
	setp.ge.s32	%p4, %r3, %r30;
	@%p4 bra 	BB10_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r29;
	@%p5 bra 	BB10_8;

	mul.lo.s32 	%r35, %r3, %r29;
	mul.lo.s32 	%r36, %r35, %r29;
	cvt.s64.s32	%rd1, %r36;
	mul.lo.s32 	%r4, %r2, %r1;
	mul.lo.s32 	%r5, %r2, %r29;
	cvta.to.global.u64 	%rd16, %rd11;
	cvta.to.global.u64 	%rd21, %rd12;
	mov.u32 	%r80, %r34;

BB10_3:
	mov.u32 	%r7, %r80;
	add.s32 	%r37, %r7, %r4;
	mul.wide.s32 	%rd14, %r37, 8;
	mov.u64 	%rd15, shmem;
	add.s64 	%rd2, %rd15, %rd14;
	setp.ge.s32	%p6, %r2, %r29;
	@%p6 bra 	BB10_5;

	add.s32 	%r38, %r7, %r5;
	cvt.s64.s32	%rd17, %r38;
	add.s64 	%rd18, %rd17, %rd1;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd16, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd2], %fd5;

BB10_5:
	setp.ne.s32	%p7, %r2, %r29;
	@%p7 bra 	BB10_7;

	cvt.s64.s32	%rd22, %r35;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd2], %fd6;

BB10_7:
	mov.u32 	%r44, %ntid.x;
	add.s32 	%r8, %r44, %r7;
	setp.lt.s32	%p8, %r8, %r29;
	mov.u32 	%r80, %r8;
	@%p8 bra 	BB10_3;

BB10_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	add.s32 	%r47, %r29, 1;
	mul.lo.s32 	%r48, %r1, %r47;
	cvt.s64.s32	%rd27, %r48;
	mul.wide.s32 	%rd28, %r48, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r2;
	mul.wide.s32 	%rd32, %r2, 4;
	add.s64 	%rd3, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd4, %rd29, %rd34;
	mov.u32 	%r87, 0;

BB10_9:
	mov.u32 	%r11, %r87;
	bar.sync 	0;
	mad.lo.s32 	%r50, %r11, %r1, %r11;
	mul.wide.s32 	%rd35, %r50, 8;
	add.s64 	%rd5, %rd29, %rd35;
	setp.eq.s32	%p9, %r34, 0;
	setp.lt.s32	%p10, %r2, 2;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB10_13;
	bra.uni 	BB10_10;

BB10_10:
	add.s32 	%r52, %r29, 5;
	mad.lo.s32 	%r53, %r52, %r11, %r2;
	mul.wide.s32 	%rd37, %r53, 8;
	add.s64 	%rd39, %rd29, %rd37;
	add.s64 	%rd68, %rd39, 8;
	ld.shared.f64 	%fd7, [%rd5];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r55, %r2, %r11;
	add.s32 	%r81, %r55, 1;
	setp.ge.s32	%p12, %r81, %r29;
	mov.u32 	%r85, %r11;
	mov.u32 	%r86, %r11;
	@%p12 bra 	BB10_12;

BB10_11:
	mov.u32 	%r15, %r86;
	ld.shared.f64 	%fd8, [%rd68];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p13;
	selp.b32	%r16, %r81, %r15, %p13;
	add.s64 	%rd68, %rd68, 16;
	add.s32 	%r81, %r81, 2;
	setp.lt.s32	%p14, %r81, %r29;
	mov.u32 	%r85, %r16;
	mov.u32 	%r86, %r16;
	@%p14 bra 	BB10_11;

BB10_12:
	st.shared.u32 	[%rd3+16], %r85;
	st.shared.f64 	[%rd4], %fd29;

BB10_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r57, %r11, %r9;
	mul.wide.s32 	%rd40, %r57, 8;
	add.s64 	%rd9, %rd29, %rd40;
	@!%p16 bra 	BB10_15;
	bra.uni 	BB10_14;

BB10_14:
	mul.wide.s32 	%rd42, %r48, 8;
	add.s64 	%rd44, %rd29, %rd42;
	ld.shared.f64 	%fd10, [%rd44+8];
	ld.shared.f64 	%fd11, [%rd44];
	setp.gt.f64	%p17, %fd10, %fd11;
	ld.shared.u64 	%rd45, [%rd44+16];
	shr.u64 	%rd46, %rd45, 32;
	selp.b64	%rd47, %rd46, %rd45, %p17;
	cvt.u32.u64	%r61, %rd47;
	add.s32 	%r62, %r61, %r9;
	mul.wide.s32 	%rd48, %r62, 8;
	add.s64 	%rd49, %rd29, %rd48;
	ld.shared.f64 	%fd12, [%rd49];
	ld.shared.f64 	%fd13, [%rd9];
	st.shared.f64 	[%rd49], %fd13;
	st.shared.f64 	[%rd9], %fd12;

BB10_15:
	bar.sync 	0;
	setp.gt.s32	%p18, %r2, %r11;
	and.pred  	%p19, %p9, %p18;
	@!%p19 bra 	BB10_17;
	bra.uni 	BB10_16;

BB10_16:
	ld.shared.f64 	%fd14, [%rd9];
	ld.shared.f64 	%fd15, [%rd5];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd9], %fd17;

BB10_17:
	bar.sync 	0;
	add.s32 	%r87, %r11, 1;
	add.s32 	%r88, %r87, %r34;
	setp.ge.s32	%p20, %r88, %r29;
	@%p20 bra 	BB10_22;

	mul.lo.s32 	%r21, %r11, %r1;

BB10_19:
	setp.le.s32	%p21, %r2, %r11;
	@%p21 bra 	BB10_21;

	add.s32 	%r66, %r88, %r21;
	mul.wide.s32 	%rd50, %r66, 8;
	add.s64 	%rd52, %rd29, %rd50;
	ld.shared.f64 	%fd18, [%rd9];
	ld.shared.f64 	%fd19, [%rd52];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r67, %r88, %r9;
	mul.wide.s32 	%rd53, %r67, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd21, [%rd54];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd54], %fd22;

BB10_21:
	add.s32 	%r88, %r10, %r88;
	setp.lt.s32	%p22, %r88, %r29;
	@%p22 bra 	BB10_19;

BB10_22:
	setp.lt.s32	%p23, %r87, %r29;
	@%p23 bra 	BB10_9;

	add.s32 	%r89, %r29, -1;
	mul.lo.s32 	%r25, %r1, %r29;
	add.s32 	%r69, %r2, %r25;
	mul.wide.s32 	%rd55, %r69, 8;
	add.s64 	%rd10, %rd29, %rd55;

BB10_24:
	bar.sync 	0;
	setp.lt.s32	%p24, %r2, %r89;
	and.pred  	%p26, %p9, %p24;
	@!%p26 bra 	BB10_26;
	bra.uni 	BB10_25;

BB10_25:
	mad.lo.s32 	%r71, %r89, %r1, %r2;
	mul.wide.s32 	%rd57, %r71, 8;
	add.s64 	%rd59, %rd29, %rd57;
	add.s32 	%r72, %r89, %r25;
	mul.wide.s32 	%rd60, %r72, 8;
	add.s64 	%rd61, %rd29, %rd60;
	ld.shared.f64 	%fd23, [%rd61];
	ld.shared.f64 	%fd24, [%rd59];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd10];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd10], %fd27;

BB10_26:
	add.s32 	%r89, %r89, -1;
	setp.ne.s32	%p27, %r89, 0;
	@%p27 bra 	BB10_24;

	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r29;
	and.pred  	%p29, %p9, %p28;
	@!%p29 bra 	BB10_29;
	bra.uni 	BB10_28;

BB10_28:
	cvta.to.global.u64 	%rd62, %rd13;
	mul.lo.s32 	%r78, %r3, %r29;
	cvt.s64.s32	%rd63, %r78;
	add.s64 	%rd65, %rd63, %rd31;
	shl.b64 	%rd66, %rd65, 3;
	add.s64 	%rd67, %rd62, %rd66;
	ld.shared.f64 	%fd28, [%rd10];
	st.global.f64 	[%rd67], %fd28;

BB10_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<30>;
	.reg .s32 	%r<90>;
	.reg .s64 	%rd<69>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2IdLi0ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r29, 3;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r3, %r31, %r32, %r33;
	setp.ge.s32	%p4, %r3, %r30;
	@%p4 bra 	BB11_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r29;
	@%p5 bra 	BB11_8;

	mul.lo.s32 	%r35, %r3, %r29;
	mul.lo.s32 	%r36, %r35, %r29;
	cvt.s64.s32	%rd1, %r36;
	mul.lo.s32 	%r4, %r2, %r1;
	mul.lo.s32 	%r5, %r2, %r29;
	cvta.to.global.u64 	%rd16, %rd11;
	cvta.to.global.u64 	%rd21, %rd12;
	mov.u32 	%r80, %r34;

BB11_3:
	mov.u32 	%r7, %r80;
	add.s32 	%r37, %r7, %r4;
	mul.wide.s32 	%rd14, %r37, 8;
	mov.u64 	%rd15, shmem;
	add.s64 	%rd2, %rd15, %rd14;
	setp.ge.s32	%p6, %r2, %r29;
	@%p6 bra 	BB11_5;

	add.s32 	%r38, %r7, %r5;
	cvt.s64.s32	%rd17, %r38;
	add.s64 	%rd18, %rd17, %rd1;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd16, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd2], %fd5;

BB11_5:
	setp.ne.s32	%p7, %r2, %r29;
	@%p7 bra 	BB11_7;

	cvt.s64.s32	%rd22, %r35;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd2], %fd6;

BB11_7:
	mov.u32 	%r44, %ntid.x;
	add.s32 	%r8, %r44, %r7;
	setp.lt.s32	%p8, %r8, %r29;
	mov.u32 	%r80, %r8;
	@%p8 bra 	BB11_3;

BB11_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	add.s32 	%r47, %r29, 1;
	mul.lo.s32 	%r48, %r1, %r47;
	cvt.s64.s32	%rd27, %r48;
	mul.wide.s32 	%rd28, %r48, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r2;
	mul.wide.s32 	%rd32, %r2, 4;
	add.s64 	%rd3, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd4, %rd29, %rd34;
	mov.u32 	%r87, 0;

BB11_9:
	mov.u32 	%r11, %r87;
	bar.sync 	0;
	mad.lo.s32 	%r50, %r11, %r1, %r11;
	mul.wide.s32 	%rd35, %r50, 8;
	add.s64 	%rd5, %rd29, %rd35;
	setp.eq.s32	%p9, %r34, 0;
	setp.lt.s32	%p10, %r2, 2;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB11_13;
	bra.uni 	BB11_10;

BB11_10:
	add.s32 	%r52, %r29, 4;
	mad.lo.s32 	%r53, %r52, %r11, %r2;
	mul.wide.s32 	%rd37, %r53, 8;
	add.s64 	%rd39, %rd29, %rd37;
	add.s64 	%rd68, %rd39, 8;
	ld.shared.f64 	%fd7, [%rd5];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r55, %r2, %r11;
	add.s32 	%r81, %r55, 1;
	setp.ge.s32	%p12, %r81, %r29;
	mov.u32 	%r85, %r11;
	mov.u32 	%r86, %r11;
	@%p12 bra 	BB11_12;

BB11_11:
	mov.u32 	%r15, %r86;
	ld.shared.f64 	%fd8, [%rd68];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p13;
	selp.b32	%r16, %r81, %r15, %p13;
	add.s64 	%rd68, %rd68, 16;
	add.s32 	%r81, %r81, 2;
	setp.lt.s32	%p14, %r81, %r29;
	mov.u32 	%r85, %r16;
	mov.u32 	%r86, %r16;
	@%p14 bra 	BB11_11;

BB11_12:
	st.shared.u32 	[%rd3+16], %r85;
	st.shared.f64 	[%rd4], %fd29;

BB11_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r57, %r11, %r9;
	mul.wide.s32 	%rd40, %r57, 8;
	add.s64 	%rd9, %rd29, %rd40;
	@!%p16 bra 	BB11_15;
	bra.uni 	BB11_14;

BB11_14:
	mul.wide.s32 	%rd42, %r48, 8;
	add.s64 	%rd44, %rd29, %rd42;
	ld.shared.f64 	%fd10, [%rd44+8];
	ld.shared.f64 	%fd11, [%rd44];
	setp.gt.f64	%p17, %fd10, %fd11;
	ld.shared.u64 	%rd45, [%rd44+16];
	shr.u64 	%rd46, %rd45, 32;
	selp.b64	%rd47, %rd46, %rd45, %p17;
	cvt.u32.u64	%r61, %rd47;
	add.s32 	%r62, %r61, %r9;
	mul.wide.s32 	%rd48, %r62, 8;
	add.s64 	%rd49, %rd29, %rd48;
	ld.shared.f64 	%fd12, [%rd49];
	ld.shared.f64 	%fd13, [%rd9];
	st.shared.f64 	[%rd49], %fd13;
	st.shared.f64 	[%rd9], %fd12;

BB11_15:
	bar.sync 	0;
	setp.gt.s32	%p18, %r2, %r11;
	and.pred  	%p19, %p9, %p18;
	@!%p19 bra 	BB11_17;
	bra.uni 	BB11_16;

BB11_16:
	ld.shared.f64 	%fd14, [%rd9];
	ld.shared.f64 	%fd15, [%rd5];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd9], %fd17;

BB11_17:
	bar.sync 	0;
	add.s32 	%r87, %r11, 1;
	add.s32 	%r88, %r87, %r34;
	setp.ge.s32	%p20, %r88, %r29;
	@%p20 bra 	BB11_22;

	mul.lo.s32 	%r21, %r11, %r1;

BB11_19:
	setp.le.s32	%p21, %r2, %r11;
	@%p21 bra 	BB11_21;

	add.s32 	%r66, %r88, %r21;
	mul.wide.s32 	%rd50, %r66, 8;
	add.s64 	%rd52, %rd29, %rd50;
	ld.shared.f64 	%fd18, [%rd9];
	ld.shared.f64 	%fd19, [%rd52];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r67, %r88, %r9;
	mul.wide.s32 	%rd53, %r67, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd21, [%rd54];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd54], %fd22;

BB11_21:
	add.s32 	%r88, %r10, %r88;
	setp.lt.s32	%p22, %r88, %r29;
	@%p22 bra 	BB11_19;

BB11_22:
	setp.lt.s32	%p23, %r87, %r29;
	@%p23 bra 	BB11_9;

	add.s32 	%r89, %r29, -1;
	mul.lo.s32 	%r25, %r1, %r29;
	add.s32 	%r69, %r2, %r25;
	mul.wide.s32 	%rd55, %r69, 8;
	add.s64 	%rd10, %rd29, %rd55;

BB11_24:
	bar.sync 	0;
	setp.lt.s32	%p24, %r2, %r89;
	and.pred  	%p26, %p9, %p24;
	@!%p26 bra 	BB11_26;
	bra.uni 	BB11_25;

BB11_25:
	mad.lo.s32 	%r71, %r89, %r1, %r2;
	mul.wide.s32 	%rd57, %r71, 8;
	add.s64 	%rd59, %rd29, %rd57;
	add.s32 	%r72, %r89, %r25;
	mul.wide.s32 	%rd60, %r72, 8;
	add.s64 	%rd61, %rd29, %rd60;
	ld.shared.f64 	%fd23, [%rd61];
	ld.shared.f64 	%fd24, [%rd59];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd10];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd10], %fd27;

BB11_26:
	add.s32 	%r89, %r89, -1;
	setp.ne.s32	%p27, %r89, 0;
	@%p27 bra 	BB11_24;

	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r29;
	and.pred  	%p29, %p9, %p28;
	@!%p29 bra 	BB11_29;
	bra.uni 	BB11_28;

BB11_28:
	cvta.to.global.u64 	%rd62, %rd13;
	mul.lo.s32 	%r78, %r3, %r29;
	cvt.s64.s32	%rd63, %r78;
	add.s64 	%rd65, %rd63, %rd31;
	shl.b64 	%rd66, %rd65, 3;
	add.s64 	%rd67, %rd62, %rd66;
	ld.shared.f64 	%fd28, [%rd10];
	st.global.f64 	[%rd67], %fd28;

BB11_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<30>;
	.reg .s32 	%r<77>;
	.reg .s64 	%rd<69>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd14, [_Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd15, [_Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi0ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r2, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r2, %r28;
	@%p4 bra 	BB12_29;

	mov.u32 	%r32, %tid.x;
	mul.lo.s32 	%r3, %r1, %r27;
	setp.ge.s32	%p5, %r32, %r27;
	@%p5 bra 	BB12_8;

	cvta.to.global.u64 	%rd1, %rd14;
	mul.lo.s32 	%r33, %r2, %r27;
	mul.lo.s32 	%r34, %r33, %r27;
	cvt.s64.s32	%rd2, %r34;
	cvt.s64.s32	%rd3, %r33;
	cvta.to.global.u64 	%rd18, %rd13;
	mov.u32 	%r67, %r32;

BB12_3:
	mov.u32 	%r5, %r67;
	add.s32 	%r35, %r5, %r3;
	mul.wide.s32 	%rd16, %r35, 8;
	mov.u64 	%rd17, shmem;
	add.s64 	%rd4, %rd17, %rd16;
	setp.ge.s32	%p6, %r1, %r27;
	@%p6 bra 	BB12_5;

	cvt.s64.s32	%rd19, %r35;
	add.s64 	%rd20, %rd19, %rd2;
	shl.b64 	%rd21, %rd20, 3;
	add.s64 	%rd22, %rd18, %rd21;
	ld.global.f64 	%fd5, [%rd22];
	st.shared.f64 	[%rd4], %fd5;

BB12_5:
	setp.ne.s32	%p7, %r1, %r27;
	@%p7 bra 	BB12_7;

	cvt.s64.s32	%rd23, %r5;
	add.s64 	%rd24, %rd23, %rd3;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd4], %fd6;

BB12_7:
	mov.u32 	%r37, %ntid.x;
	add.s32 	%r6, %r37, %r5;
	setp.lt.s32	%p8, %r6, %r27;
	mov.u32 	%r67, %r6;
	@%p8 bra 	BB12_3;

BB12_8:
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r39, %r27, 1;
	mul.lo.s32 	%r40, %r39, %r27;
	cvt.s64.s32	%rd27, %r40;
	mul.wide.s32 	%rd28, %r40, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r1;
	mul.wide.s32 	%rd32, %r1, 4;
	add.s64 	%rd5, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd6, %rd29, %rd34;
	mov.u32 	%r74, 0;

BB12_9:
	mov.u32 	%r9, %r74;
	bar.sync 	0;
	mad.lo.s32 	%r41, %r9, %r27, %r9;
	mul.wide.s32 	%rd35, %r41, 8;
	add.s64 	%rd7, %rd29, %rd35;
	setp.eq.s32	%p9, %r32, 0;
	setp.lt.s32	%p10, %r1, 2;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB12_13;
	bra.uni 	BB12_10;

BB12_10:
	mad.lo.s32 	%r44, %r39, %r9, %r1;
	mul.wide.s32 	%rd37, %r44, 8;
	add.s64 	%rd39, %rd29, %rd37;
	add.s64 	%rd68, %rd39, 8;
	ld.shared.f64 	%fd7, [%rd7];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r46, %r1, %r9;
	add.s32 	%r68, %r46, 1;
	setp.ge.s32	%p12, %r68, %r27;
	mov.u32 	%r72, %r9;
	mov.u32 	%r73, %r9;
	@%p12 bra 	BB12_12;

BB12_11:
	mov.u32 	%r13, %r73;
	ld.shared.f64 	%fd8, [%rd68];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p13;
	selp.b32	%r14, %r68, %r13, %p13;
	add.s64 	%rd68, %rd68, 16;
	add.s32 	%r68, %r68, 2;
	setp.lt.s32	%p14, %r68, %r27;
	mov.u32 	%r72, %r14;
	mov.u32 	%r73, %r14;
	@%p14 bra 	BB12_11;

BB12_12:
	st.shared.u32 	[%rd5+16], %r72;
	st.shared.f64 	[%rd6], %fd29;

BB12_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r9;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r48, %r9, %r3;
	mul.wide.s32 	%rd40, %r48, 8;
	add.s64 	%rd11, %rd29, %rd40;
	@!%p16 bra 	BB12_15;
	bra.uni 	BB12_14;

BB12_14:
	mul.wide.s32 	%rd42, %r40, 8;
	add.s64 	%rd44, %rd29, %rd42;
	ld.shared.f64 	%fd10, [%rd44+8];
	ld.shared.f64 	%fd11, [%rd44];
	setp.gt.f64	%p17, %fd10, %fd11;
	ld.shared.u64 	%rd45, [%rd44+16];
	shr.u64 	%rd46, %rd45, 32;
	selp.b64	%rd47, %rd46, %rd45, %p17;
	cvt.u32.u64	%r51, %rd47;
	add.s32 	%r52, %r51, %r3;
	mul.wide.s32 	%rd48, %r52, 8;
	add.s64 	%rd49, %rd29, %rd48;
	ld.shared.f64 	%fd12, [%rd49];
	ld.shared.f64 	%fd13, [%rd11];
	st.shared.f64 	[%rd49], %fd13;
	st.shared.f64 	[%rd11], %fd12;

BB12_15:
	bar.sync 	0;
	setp.gt.s32	%p18, %r1, %r9;
	and.pred  	%p19, %p9, %p18;
	@!%p19 bra 	BB12_17;
	bra.uni 	BB12_16;

BB12_16:
	ld.shared.f64 	%fd14, [%rd11];
	ld.shared.f64 	%fd15, [%rd7];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd11], %fd17;

BB12_17:
	bar.sync 	0;
	add.s32 	%r74, %r9, 1;
	add.s32 	%r75, %r74, %r32;
	setp.ge.s32	%p20, %r75, %r27;
	@%p20 bra 	BB12_22;

	mul.lo.s32 	%r19, %r9, %r27;

BB12_19:
	setp.le.s32	%p21, %r1, %r9;
	@%p21 bra 	BB12_21;

	add.s32 	%r55, %r75, %r19;
	mul.wide.s32 	%rd50, %r55, 8;
	add.s64 	%rd52, %rd29, %rd50;
	ld.shared.f64 	%fd18, [%rd11];
	ld.shared.f64 	%fd19, [%rd52];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r56, %r75, %r3;
	mul.wide.s32 	%rd53, %r56, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd21, [%rd54];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd54], %fd22;

BB12_21:
	add.s32 	%r75, %r8, %r75;
	setp.lt.s32	%p22, %r75, %r27;
	@%p22 bra 	BB12_19;

BB12_22:
	setp.lt.s32	%p23, %r74, %r27;
	@%p23 bra 	BB12_9;

	add.s32 	%r76, %r27, -1;
	mul.lo.s32 	%r23, %r27, %r27;
	add.s32 	%r57, %r1, %r23;
	mul.wide.s32 	%rd55, %r57, 8;
	add.s64 	%rd12, %rd29, %rd55;

BB12_24:
	bar.sync 	0;
	setp.lt.s32	%p24, %r1, %r76;
	and.pred  	%p26, %p9, %p24;
	@!%p26 bra 	BB12_26;
	bra.uni 	BB12_25;

BB12_25:
	mad.lo.s32 	%r58, %r76, %r27, %r1;
	mul.wide.s32 	%rd57, %r58, 8;
	add.s64 	%rd59, %rd29, %rd57;
	add.s32 	%r59, %r76, %r23;
	mul.wide.s32 	%rd60, %r59, 8;
	add.s64 	%rd61, %rd29, %rd60;
	ld.shared.f64 	%fd23, [%rd61];
	ld.shared.f64 	%fd24, [%rd59];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd12];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd12], %fd27;

BB12_26:
	add.s32 	%r76, %r76, -1;
	setp.ne.s32	%p27, %r76, 0;
	@%p27 bra 	BB12_24;

	bar.sync 	0;
	setp.lt.s32	%p28, %r1, %r27;
	and.pred  	%p29, %p9, %p28;
	@!%p29 bra 	BB12_29;
	bra.uni 	BB12_28;

BB12_28:
	cvta.to.global.u64 	%rd62, %rd15;
	mul.lo.s32 	%r65, %r2, %r27;
	cvt.s64.s32	%rd63, %r65;
	add.s64 	%rd65, %rd63, %rd31;
	shl.b64 	%rd66, %rd65, 3;
	add.s64 	%rd67, %rd62, %rd66;
	ld.shared.f64 	%fd28, [%rd12];
	st.global.f64 	[%rd67], %fd28;

BB12_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<82>;
	.reg .s64 	%rd<71>;
	.reg .f64 	%fd<32>;


	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi0ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r2, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r2, %r28;
	@%p4 bra 	BB13_29;

	mov.u32 	%r32, %tid.x;
	mul.lo.s32 	%r3, %r1, %r27;
	setp.ge.s32	%p5, %r32, %r27;
	@%p5 bra 	BB13_8;

	mul.lo.s32 	%r33, %r2, %r27;
	mul.lo.s32 	%r34, %r33, %r27;
	cvt.s64.s32	%rd1, %r34;
	cvta.to.global.u64 	%rd16, %rd11;
	cvta.to.global.u64 	%rd21, %rd12;
	mov.u32 	%r72, %r32;

BB13_3:
	mov.u32 	%r5, %r72;
	add.s32 	%r35, %r5, %r3;
	mul.wide.s32 	%rd14, %r35, 8;
	mov.u64 	%rd15, shmem;
	add.s64 	%rd2, %rd15, %rd14;
	setp.ge.s32	%p6, %r1, %r27;
	@%p6 bra 	BB13_5;

	cvt.s64.s32	%rd17, %r35;
	add.s64 	%rd18, %rd17, %rd1;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd16, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd2], %fd5;

BB13_5:
	setp.ne.s32	%p7, %r1, %r27;
	@%p7 bra 	BB13_7;

	cvt.s64.s32	%rd22, %r33;
	cvt.s64.s32	%rd23, %r5;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd2], %fd6;

BB13_7:
	mov.u32 	%r42, %ntid.x;
	add.s32 	%r6, %r42, %r5;
	setp.lt.s32	%p8, %r6, %r27;
	mov.u32 	%r72, %r6;
	@%p8 bra 	BB13_3;

BB13_8:
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r44, %r27, 1;
	mul.lo.s32 	%r45, %r44, %r27;
	cvt.s64.s32	%rd27, %r45;
	mul.wide.s32 	%rd28, %r45, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r1;
	mul.wide.s32 	%rd32, %r1, 4;
	add.s64 	%rd3, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd4, %rd29, %rd34;
	mov.u32 	%r79, 0;

BB13_9:
	mov.u32 	%r9, %r79;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r9, %r27, %r9;
	mul.wide.s32 	%rd35, %r46, 8;
	add.s64 	%rd5, %rd29, %rd35;
	setp.eq.s32	%p9, %r32, 0;
	setp.lt.s32	%p10, %r1, 3;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB13_13;
	bra.uni 	BB13_10;

BB13_10:
	mad.lo.s32 	%r49, %r44, %r9, %r1;
	mul.wide.s32 	%rd37, %r49, 8;
	add.s64 	%rd39, %rd29, %rd37;
	add.s64 	%rd70, %rd39, 8;
	ld.shared.f64 	%fd7, [%rd5];
	abs.f64 	%fd31, %fd7;
	add.s32 	%r51, %r1, %r9;
	add.s32 	%r73, %r51, 1;
	setp.ge.s32	%p12, %r73, %r27;
	mov.u32 	%r77, %r9;
	mov.u32 	%r78, %r9;
	@%p12 bra 	BB13_12;

BB13_11:
	mov.u32 	%r13, %r78;
	ld.shared.f64 	%fd8, [%rd70];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd31, %fd9;
	selp.f64	%fd31, %fd9, %fd31, %p13;
	selp.b32	%r14, %r73, %r13, %p13;
	add.s64 	%rd70, %rd70, 24;
	add.s32 	%r73, %r73, 3;
	setp.lt.s32	%p14, %r73, %r27;
	mov.u32 	%r77, %r14;
	mov.u32 	%r78, %r14;
	@%p14 bra 	BB13_11;

BB13_12:
	st.shared.u32 	[%rd3+24], %r77;
	st.shared.f64 	[%rd4], %fd31;

BB13_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r9;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r53, %r9, %r3;
	mul.wide.s32 	%rd40, %r53, 8;
	add.s64 	%rd9, %rd29, %rd40;
	@!%p16 bra 	BB13_15;
	bra.uni 	BB13_14;

BB13_14:
	mul.wide.s32 	%rd42, %r45, 8;
	add.s64 	%rd44, %rd29, %rd42;
	add.s64 	%rd45, %rd44, 32;
	add.s64 	%rd46, %rd44, 28;
	add.s64 	%rd47, %rd44, 24;
	ld.shared.f64 	%fd10, [%rd44+8];
	ld.shared.f64 	%fd11, [%rd44];
	setp.gt.f64	%p17, %fd10, %fd11;
	selp.b64	%rd48, %rd46, %rd47, %p17;
	selp.f64	%fd12, %fd10, %fd11, %p17;
	ld.shared.f64 	%fd13, [%rd44+16];
	setp.gt.f64	%p18, %fd13, %fd12;
	selp.b64	%rd49, %rd45, %rd48, %p18;
	ld.shared.u32 	%r56, [%rd49];
	add.s32 	%r57, %r56, %r3;
	mul.wide.s32 	%rd50, %r57, 8;
	add.s64 	%rd51, %rd29, %rd50;
	ld.shared.f64 	%fd14, [%rd51];
	ld.shared.f64 	%fd15, [%rd9];
	st.shared.f64 	[%rd51], %fd15;
	st.shared.f64 	[%rd9], %fd14;

BB13_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r1, %r9;
	and.pred  	%p20, %p9, %p19;
	@!%p20 bra 	BB13_17;
	bra.uni 	BB13_16;

BB13_16:
	ld.shared.f64 	%fd16, [%rd9];
	ld.shared.f64 	%fd17, [%rd5];
	rcp.rn.f64 	%fd18, %fd17;
	mul.f64 	%fd19, %fd16, %fd18;
	st.shared.f64 	[%rd9], %fd19;

BB13_17:
	bar.sync 	0;
	add.s32 	%r79, %r9, 1;
	add.s32 	%r80, %r79, %r32;
	setp.ge.s32	%p21, %r80, %r27;
	@%p21 bra 	BB13_22;

	mul.lo.s32 	%r19, %r9, %r27;

BB13_19:
	setp.le.s32	%p22, %r1, %r9;
	@%p22 bra 	BB13_21;

	add.s32 	%r60, %r80, %r19;
	mul.wide.s32 	%rd52, %r60, 8;
	add.s64 	%rd54, %rd29, %rd52;
	ld.shared.f64 	%fd20, [%rd9];
	ld.shared.f64 	%fd21, [%rd54];
	mul.f64 	%fd22, %fd21, %fd20;
	add.s32 	%r61, %r80, %r3;
	mul.wide.s32 	%rd55, %r61, 8;
	add.s64 	%rd56, %rd29, %rd55;
	ld.shared.f64 	%fd23, [%rd56];
	sub.f64 	%fd24, %fd23, %fd22;
	st.shared.f64 	[%rd56], %fd24;

BB13_21:
	add.s32 	%r80, %r8, %r80;
	setp.lt.s32	%p23, %r80, %r27;
	@%p23 bra 	BB13_19;

BB13_22:
	setp.lt.s32	%p24, %r79, %r27;
	@%p24 bra 	BB13_9;

	add.s32 	%r81, %r27, -1;
	mul.lo.s32 	%r23, %r27, %r27;
	add.s32 	%r62, %r1, %r23;
	mul.wide.s32 	%rd57, %r62, 8;
	add.s64 	%rd10, %rd29, %rd57;

BB13_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r1, %r81;
	and.pred  	%p27, %p9, %p25;
	@!%p27 bra 	BB13_26;
	bra.uni 	BB13_25;

BB13_25:
	mad.lo.s32 	%r63, %r81, %r27, %r1;
	mul.wide.s32 	%rd59, %r63, 8;
	add.s64 	%rd61, %rd29, %rd59;
	add.s32 	%r64, %r81, %r23;
	mul.wide.s32 	%rd62, %r64, 8;
	add.s64 	%rd63, %rd29, %rd62;
	ld.shared.f64 	%fd25, [%rd63];
	ld.shared.f64 	%fd26, [%rd61];
	mul.f64 	%fd27, %fd26, %fd25;
	ld.shared.f64 	%fd28, [%rd10];
	sub.f64 	%fd29, %fd28, %fd27;
	st.shared.f64 	[%rd10], %fd29;

BB13_26:
	add.s32 	%r81, %r81, -1;
	setp.ne.s32	%p28, %r81, 0;
	@%p28 bra 	BB13_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r1, %r27;
	and.pred  	%p30, %p9, %p29;
	@!%p30 bra 	BB13_29;
	bra.uni 	BB13_28;

BB13_28:
	cvta.to.global.u64 	%rd64, %rd13;
	mul.lo.s32 	%r70, %r2, %r27;
	cvt.s64.s32	%rd65, %r70;
	add.s64 	%rd67, %rd65, %rd31;
	shl.b64 	%rd68, %rd67, 3;
	add.s64 	%rd69, %rd64, %rd68;
	ld.shared.f64 	%fd30, [%rd10];
	st.global.f64 	[%rd69], %fd30;

BB13_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<33>;
	.reg .s32 	%r<81>;
	.reg .s64 	%rd<74>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r26, [_Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi0ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r28, %nctaid.x;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ctaid.x;
	mad.lo.s32 	%r2, %r28, %r29, %r30;
	setp.ge.s32	%p4, %r2, %r27;
	@%p4 bra 	BB14_29;

	mov.u32 	%r31, %tid.x;
	mul.lo.s32 	%r3, %r1, %r26;
	setp.ge.s32	%p5, %r31, %r26;
	@%p5 bra 	BB14_8;

	mul.lo.s32 	%r32, %r2, %r26;
	mul.lo.s32 	%r33, %r32, %r26;
	cvt.s64.s32	%rd1, %r33;
	cvta.to.global.u64 	%rd16, %rd11;
	cvta.to.global.u64 	%rd21, %rd12;
	mov.u32 	%r71, %r31;

BB14_3:
	mov.u32 	%r5, %r71;
	add.s32 	%r34, %r5, %r3;
	mul.wide.s32 	%rd14, %r34, 8;
	mov.u64 	%rd15, shmem;
	add.s64 	%rd2, %rd15, %rd14;
	setp.ge.s32	%p6, %r1, %r26;
	@%p6 bra 	BB14_5;

	cvt.s64.s32	%rd17, %r34;
	add.s64 	%rd18, %rd17, %rd1;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd16, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd2], %fd5;

BB14_5:
	setp.ne.s32	%p7, %r1, %r26;
	@%p7 bra 	BB14_7;

	cvt.s64.s32	%rd22, %r32;
	cvt.s64.s32	%rd23, %r5;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd2], %fd6;

BB14_7:
	mov.u32 	%r41, %ntid.x;
	add.s32 	%r6, %r41, %r5;
	setp.lt.s32	%p8, %r6, %r26;
	mov.u32 	%r71, %r6;
	@%p8 bra 	BB14_3;

BB14_8:
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r43, %r26, 1;
	mul.lo.s32 	%r44, %r43, %r26;
	cvt.s64.s32	%rd27, %r44;
	mul.wide.s32 	%rd28, %r44, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r1;
	mul.wide.s32 	%rd32, %r1, 4;
	add.s64 	%rd3, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd4, %rd29, %rd34;
	mov.u32 	%r78, 0;

BB14_9:
	mov.u32 	%r9, %r78;
	bar.sync 	0;
	mad.lo.s32 	%r45, %r9, %r26, %r9;
	mul.wide.s32 	%rd35, %r45, 8;
	add.s64 	%rd5, %rd29, %rd35;
	setp.eq.s32	%p9, %r31, 0;
	setp.lt.s32	%p10, %r1, 5;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB14_13;
	bra.uni 	BB14_10;

BB14_10:
	ld.shared.f64 	%fd7, [%rd5];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r49, %r1, %r9;
	add.s32 	%r72, %r49, 1;
	mad.lo.s32 	%r50, %r9, %r26, %r72;
	mul.wide.s32 	%rd37, %r50, 8;
	add.s64 	%rd73, %rd29, %rd37;
	setp.ge.s32	%p12, %r72, %r26;
	mov.u32 	%r76, %r9;
	mov.u32 	%r77, %r9;
	@%p12 bra 	BB14_12;

BB14_11:
	mov.u32 	%r12, %r77;
	ld.shared.f64 	%fd8, [%rd73];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p13;
	selp.b32	%r13, %r72, %r12, %p13;
	add.s64 	%rd73, %rd73, 40;
	add.s32 	%r72, %r72, 5;
	setp.lt.s32	%p14, %r72, %r26;
	mov.u32 	%r76, %r13;
	mov.u32 	%r77, %r13;
	@%p14 bra 	BB14_11;

BB14_12:
	st.shared.u32 	[%rd3+40], %r76;
	st.shared.f64 	[%rd4], %fd35;

BB14_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r9;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r52, %r9, %r3;
	mul.wide.s32 	%rd39, %r52, 8;
	add.s64 	%rd9, %rd29, %rd39;
	@!%p16 bra 	BB14_15;
	bra.uni 	BB14_14;

BB14_14:
	mul.wide.s32 	%rd41, %r44, 8;
	add.s64 	%rd43, %rd29, %rd41;
	add.s64 	%rd44, %rd43, 56;
	add.s64 	%rd45, %rd43, 52;
	add.s64 	%rd46, %rd43, 48;
	add.s64 	%rd47, %rd43, 44;
	ld.shared.f64 	%fd10, [%rd43+8];
	ld.shared.f64 	%fd11, [%rd43];
	setp.gt.f64	%p17, %fd10, %fd11;
	add.s64 	%rd48, %rd43, 40;
	selp.b64	%rd49, %rd47, %rd48, %p17;
	selp.f64	%fd12, %fd10, %fd11, %p17;
	ld.shared.f64 	%fd13, [%rd43+16];
	setp.gt.f64	%p18, %fd13, %fd12;
	selp.b64	%rd50, %rd46, %rd49, %p18;
	selp.f64	%fd14, %fd13, %fd12, %p18;
	ld.shared.f64 	%fd15, [%rd43+24];
	setp.gt.f64	%p19, %fd15, %fd14;
	selp.b64	%rd51, %rd45, %rd50, %p19;
	selp.f64	%fd16, %fd15, %fd14, %p19;
	ld.shared.f64 	%fd17, [%rd43+32];
	setp.gt.f64	%p20, %fd17, %fd16;
	selp.b64	%rd52, %rd44, %rd51, %p20;
	ld.shared.u32 	%r55, [%rd52];
	add.s32 	%r56, %r55, %r3;
	mul.wide.s32 	%rd53, %r56, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd18, [%rd54];
	ld.shared.f64 	%fd19, [%rd9];
	st.shared.f64 	[%rd54], %fd19;
	st.shared.f64 	[%rd9], %fd18;

BB14_15:
	bar.sync 	0;
	setp.gt.s32	%p21, %r1, %r9;
	and.pred  	%p22, %p9, %p21;
	@!%p22 bra 	BB14_17;
	bra.uni 	BB14_16;

BB14_16:
	ld.shared.f64 	%fd20, [%rd9];
	ld.shared.f64 	%fd21, [%rd5];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd9], %fd23;

BB14_17:
	bar.sync 	0;
	add.s32 	%r78, %r9, 1;
	add.s32 	%r79, %r78, %r31;
	setp.ge.s32	%p23, %r79, %r26;
	@%p23 bra 	BB14_22;

	mul.lo.s32 	%r18, %r9, %r26;

BB14_19:
	setp.le.s32	%p24, %r1, %r9;
	@%p24 bra 	BB14_21;

	add.s32 	%r59, %r79, %r18;
	mul.wide.s32 	%rd55, %r59, 8;
	add.s64 	%rd57, %rd29, %rd55;
	ld.shared.f64 	%fd24, [%rd9];
	ld.shared.f64 	%fd25, [%rd57];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r60, %r79, %r3;
	mul.wide.s32 	%rd58, %r60, 8;
	add.s64 	%rd59, %rd29, %rd58;
	ld.shared.f64 	%fd27, [%rd59];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd59], %fd28;

BB14_21:
	add.s32 	%r79, %r8, %r79;
	setp.lt.s32	%p25, %r79, %r26;
	@%p25 bra 	BB14_19;

BB14_22:
	setp.lt.s32	%p26, %r78, %r26;
	@%p26 bra 	BB14_9;

	add.s32 	%r80, %r26, -1;
	mul.lo.s32 	%r22, %r26, %r26;
	add.s32 	%r61, %r1, %r22;
	mul.wide.s32 	%rd60, %r61, 8;
	add.s64 	%rd10, %rd29, %rd60;

BB14_24:
	bar.sync 	0;
	setp.lt.s32	%p27, %r1, %r80;
	and.pred  	%p29, %p9, %p27;
	@!%p29 bra 	BB14_26;
	bra.uni 	BB14_25;

BB14_25:
	mad.lo.s32 	%r62, %r80, %r26, %r1;
	mul.wide.s32 	%rd62, %r62, 8;
	add.s64 	%rd64, %rd29, %rd62;
	add.s32 	%r63, %r80, %r22;
	mul.wide.s32 	%rd65, %r63, 8;
	add.s64 	%rd66, %rd29, %rd65;
	ld.shared.f64 	%fd29, [%rd66];
	ld.shared.f64 	%fd30, [%rd64];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd10];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd10], %fd33;

BB14_26:
	add.s32 	%r80, %r80, -1;
	setp.ne.s32	%p30, %r80, 0;
	@%p30 bra 	BB14_24;

	bar.sync 	0;
	setp.lt.s32	%p31, %r1, %r26;
	and.pred  	%p32, %p9, %p31;
	@!%p32 bra 	BB14_29;
	bra.uni 	BB14_28;

BB14_28:
	cvta.to.global.u64 	%rd67, %rd13;
	mul.lo.s32 	%r69, %r2, %r26;
	cvt.s64.s32	%rd68, %r69;
	add.s64 	%rd70, %rd68, %rd31;
	shl.b64 	%rd71, %rd70, 3;
	add.s64 	%rd72, %rd67, %rd71;
	ld.shared.f64 	%fd34, [%rd10];
	st.global.f64 	[%rd72], %fd34;

BB14_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<33>;
	.reg .s32 	%r<94>;
	.reg .s64 	%rd<74>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r26, [_Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi0ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r28, %nctaid.x;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ctaid.x;
	mad.lo.s32 	%r31, %r28, %r29, %r30;
	setp.ge.s32	%p4, %r31, %r27;
	@%p4 bra 	BB15_29;

	mov.u32 	%r32, %tid.x;
	setp.ge.s32	%p5, %r32, %r26;
	@%p5 bra 	BB15_8;

	add.s32 	%r33, %r26, 4;
	mul.lo.s32 	%r2, %r1, %r33;
	mul.lo.s32 	%r3, %r1, %r26;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r84, %r32;

BB15_3:
	mov.u32 	%r5, %r84;
	add.s32 	%r34, %r5, %r2;
	mul.wide.s32 	%rd13, %r34, 8;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r1, %r26;
	@%p6 bra 	BB15_5;

	add.s32 	%r35, %r5, %r3;
	cvt.s64.s32	%rd16, %r35;
	mul.lo.s32 	%r40, %r31, %r26;
	mul.lo.s32 	%r41, %r40, %r26;
	cvt.s64.s32	%rd17, %r41;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd1], %fd5;

BB15_5:
	setp.ne.s32	%p7, %r1, %r26;
	@%p7 bra 	BB15_7;

	mul.lo.s32 	%r46, %r31, %r26;
	cvt.s64.s32	%rd22, %r46;
	cvt.s64.s32	%rd23, %r5;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd1], %fd6;

BB15_7:
	mov.u32 	%r47, %ntid.x;
	add.s32 	%r6, %r47, %r5;
	setp.lt.s32	%p8, %r6, %r26;
	mov.u32 	%r84, %r6;
	@%p8 bra 	BB15_3;

BB15_8:
	add.s32 	%r49, %r26, 4;
	mul.lo.s32 	%r7, %r1, %r49;
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r50, %r26, 1;
	mul.lo.s32 	%r51, %r49, %r50;
	cvt.s64.s32	%rd27, %r51;
	mul.wide.s32 	%rd28, %r51, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r1;
	mul.wide.s32 	%rd32, %r1, 4;
	add.s64 	%rd2, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd3, %rd29, %rd34;
	mov.u32 	%r91, 0;

BB15_9:
	mov.u32 	%r9, %r91;
	bar.sync 	0;
	mad.lo.s32 	%r53, %r9, %r49, %r9;
	mul.wide.s32 	%rd35, %r53, 8;
	add.s64 	%rd4, %rd29, %rd35;
	setp.eq.s32	%p9, %r32, 0;
	setp.lt.s32	%p10, %r1, 5;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB15_13;
	bra.uni 	BB15_10;

BB15_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r58, %r1, %r9;
	add.s32 	%r85, %r58, 1;
	mad.lo.s32 	%r59, %r9, %r49, %r85;
	mul.wide.s32 	%rd37, %r59, 8;
	add.s64 	%rd73, %rd29, %rd37;
	setp.ge.s32	%p12, %r85, %r26;
	mov.u32 	%r89, %r9;
	mov.u32 	%r90, %r9;
	@%p12 bra 	BB15_12;

BB15_11:
	mov.u32 	%r12, %r90;
	ld.shared.f64 	%fd8, [%rd73];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p13;
	selp.b32	%r13, %r85, %r12, %p13;
	add.s64 	%rd73, %rd73, 40;
	add.s32 	%r85, %r85, 5;
	setp.lt.s32	%p14, %r85, %r26;
	mov.u32 	%r89, %r13;
	mov.u32 	%r90, %r13;
	@%p14 bra 	BB15_11;

BB15_12:
	st.shared.u32 	[%rd2+40], %r89;
	st.shared.f64 	[%rd3], %fd35;

BB15_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r9;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r61, %r9, %r7;
	mul.wide.s32 	%rd39, %r61, 8;
	add.s64 	%rd8, %rd29, %rd39;
	@!%p16 bra 	BB15_15;
	bra.uni 	BB15_14;

BB15_14:
	mul.wide.s32 	%rd41, %r51, 8;
	add.s64 	%rd43, %rd29, %rd41;
	add.s64 	%rd44, %rd43, 56;
	add.s64 	%rd45, %rd43, 52;
	add.s64 	%rd46, %rd43, 48;
	add.s64 	%rd47, %rd43, 44;
	ld.shared.f64 	%fd10, [%rd43+8];
	ld.shared.f64 	%fd11, [%rd43];
	setp.gt.f64	%p17, %fd10, %fd11;
	add.s64 	%rd48, %rd43, 40;
	selp.b64	%rd49, %rd47, %rd48, %p17;
	selp.f64	%fd12, %fd10, %fd11, %p17;
	ld.shared.f64 	%fd13, [%rd43+16];
	setp.gt.f64	%p18, %fd13, %fd12;
	selp.b64	%rd50, %rd46, %rd49, %p18;
	selp.f64	%fd14, %fd13, %fd12, %p18;
	ld.shared.f64 	%fd15, [%rd43+24];
	setp.gt.f64	%p19, %fd15, %fd14;
	selp.b64	%rd51, %rd45, %rd50, %p19;
	selp.f64	%fd16, %fd15, %fd14, %p19;
	ld.shared.f64 	%fd17, [%rd43+32];
	setp.gt.f64	%p20, %fd17, %fd16;
	selp.b64	%rd52, %rd44, %rd51, %p20;
	ld.shared.u32 	%r65, [%rd52];
	add.s32 	%r66, %r65, %r7;
	mul.wide.s32 	%rd53, %r66, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd18, [%rd54];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd54], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB15_15:
	bar.sync 	0;
	setp.gt.s32	%p21, %r1, %r9;
	and.pred  	%p22, %p9, %p21;
	@!%p22 bra 	BB15_17;
	bra.uni 	BB15_16;

BB15_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB15_17:
	bar.sync 	0;
	add.s32 	%r91, %r9, 1;
	add.s32 	%r92, %r91, %r32;
	setp.ge.s32	%p23, %r92, %r26;
	@%p23 bra 	BB15_22;

	mul.lo.s32 	%r18, %r9, %r49;

BB15_19:
	setp.le.s32	%p24, %r1, %r9;
	@%p24 bra 	BB15_21;

	add.s32 	%r70, %r92, %r18;
	mul.wide.s32 	%rd55, %r70, 8;
	add.s64 	%rd57, %rd29, %rd55;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd57];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r71, %r92, %r7;
	mul.wide.s32 	%rd58, %r71, 8;
	add.s64 	%rd59, %rd29, %rd58;
	ld.shared.f64 	%fd27, [%rd59];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd59], %fd28;

BB15_21:
	add.s32 	%r92, %r8, %r92;
	setp.lt.s32	%p25, %r92, %r26;
	@%p25 bra 	BB15_19;

BB15_22:
	setp.lt.s32	%p26, %r91, %r26;
	@%p26 bra 	BB15_9;

	add.s32 	%r93, %r26, -1;
	mul.lo.s32 	%r22, %r49, %r26;
	add.s32 	%r73, %r1, %r22;
	mul.wide.s32 	%rd60, %r73, 8;
	add.s64 	%rd9, %rd29, %rd60;

BB15_24:
	bar.sync 	0;
	setp.lt.s32	%p27, %r1, %r93;
	and.pred  	%p29, %p9, %p27;
	@!%p29 bra 	BB15_26;
	bra.uni 	BB15_25;

BB15_25:
	mad.lo.s32 	%r75, %r93, %r49, %r1;
	mul.wide.s32 	%rd62, %r75, 8;
	add.s64 	%rd64, %rd29, %rd62;
	add.s32 	%r76, %r93, %r22;
	mul.wide.s32 	%rd65, %r76, 8;
	add.s64 	%rd66, %rd29, %rd65;
	ld.shared.f64 	%fd29, [%rd66];
	ld.shared.f64 	%fd30, [%rd64];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB15_26:
	add.s32 	%r93, %r93, -1;
	setp.ne.s32	%p30, %r93, 0;
	@%p30 bra 	BB15_24;

	bar.sync 	0;
	setp.lt.s32	%p31, %r1, %r26;
	and.pred  	%p32, %p9, %p31;
	@!%p32 bra 	BB15_29;
	bra.uni 	BB15_28;

BB15_28:
	cvta.to.global.u64 	%rd67, %rd12;
	mul.lo.s32 	%r82, %r31, %r26;
	cvt.s64.s32	%rd68, %r82;
	add.s64 	%rd70, %rd68, %rd31;
	shl.b64 	%rd71, %rd70, 3;
	add.s64 	%rd72, %rd67, %rd71;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd72], %fd34;

BB15_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<33>;
	.reg .s32 	%r<94>;
	.reg .s64 	%rd<74>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r26, [_Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi0ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r28, %nctaid.x;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ctaid.x;
	mad.lo.s32 	%r31, %r28, %r29, %r30;
	setp.ge.s32	%p4, %r31, %r27;
	@%p4 bra 	BB16_29;

	mov.u32 	%r32, %tid.x;
	setp.ge.s32	%p5, %r32, %r26;
	@%p5 bra 	BB16_8;

	add.s32 	%r33, %r26, 2;
	mul.lo.s32 	%r2, %r1, %r33;
	mul.lo.s32 	%r3, %r1, %r26;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r84, %r32;

BB16_3:
	mov.u32 	%r5, %r84;
	add.s32 	%r34, %r5, %r2;
	mul.wide.s32 	%rd13, %r34, 8;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r1, %r26;
	@%p6 bra 	BB16_5;

	add.s32 	%r35, %r5, %r3;
	cvt.s64.s32	%rd16, %r35;
	mul.lo.s32 	%r40, %r31, %r26;
	mul.lo.s32 	%r41, %r40, %r26;
	cvt.s64.s32	%rd17, %r41;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd1], %fd5;

BB16_5:
	setp.ne.s32	%p7, %r1, %r26;
	@%p7 bra 	BB16_7;

	mul.lo.s32 	%r46, %r31, %r26;
	cvt.s64.s32	%rd22, %r46;
	cvt.s64.s32	%rd23, %r5;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd1], %fd6;

BB16_7:
	mov.u32 	%r47, %ntid.x;
	add.s32 	%r6, %r47, %r5;
	setp.lt.s32	%p8, %r6, %r26;
	mov.u32 	%r84, %r6;
	@%p8 bra 	BB16_3;

BB16_8:
	add.s32 	%r49, %r26, 2;
	mul.lo.s32 	%r7, %r1, %r49;
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r50, %r26, 1;
	mul.lo.s32 	%r51, %r49, %r50;
	cvt.s64.s32	%rd27, %r51;
	mul.wide.s32 	%rd28, %r51, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r1;
	mul.wide.s32 	%rd32, %r1, 4;
	add.s64 	%rd2, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd3, %rd29, %rd34;
	mov.u32 	%r91, 0;

BB16_9:
	mov.u32 	%r9, %r91;
	bar.sync 	0;
	mad.lo.s32 	%r53, %r9, %r49, %r9;
	mul.wide.s32 	%rd35, %r53, 8;
	add.s64 	%rd4, %rd29, %rd35;
	setp.eq.s32	%p9, %r32, 0;
	setp.lt.s32	%p10, %r1, 5;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB16_13;
	bra.uni 	BB16_10;

BB16_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r58, %r1, %r9;
	add.s32 	%r85, %r58, 1;
	mad.lo.s32 	%r59, %r9, %r49, %r85;
	mul.wide.s32 	%rd37, %r59, 8;
	add.s64 	%rd73, %rd29, %rd37;
	setp.ge.s32	%p12, %r85, %r26;
	mov.u32 	%r89, %r9;
	mov.u32 	%r90, %r9;
	@%p12 bra 	BB16_12;

BB16_11:
	mov.u32 	%r12, %r90;
	ld.shared.f64 	%fd8, [%rd73];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p13;
	selp.b32	%r13, %r85, %r12, %p13;
	add.s64 	%rd73, %rd73, 40;
	add.s32 	%r85, %r85, 5;
	setp.lt.s32	%p14, %r85, %r26;
	mov.u32 	%r89, %r13;
	mov.u32 	%r90, %r13;
	@%p14 bra 	BB16_11;

BB16_12:
	st.shared.u32 	[%rd2+40], %r89;
	st.shared.f64 	[%rd3], %fd35;

BB16_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r9;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r61, %r9, %r7;
	mul.wide.s32 	%rd39, %r61, 8;
	add.s64 	%rd8, %rd29, %rd39;
	@!%p16 bra 	BB16_15;
	bra.uni 	BB16_14;

BB16_14:
	mul.wide.s32 	%rd41, %r51, 8;
	add.s64 	%rd43, %rd29, %rd41;
	add.s64 	%rd44, %rd43, 56;
	add.s64 	%rd45, %rd43, 52;
	add.s64 	%rd46, %rd43, 48;
	add.s64 	%rd47, %rd43, 44;
	ld.shared.f64 	%fd10, [%rd43+8];
	ld.shared.f64 	%fd11, [%rd43];
	setp.gt.f64	%p17, %fd10, %fd11;
	add.s64 	%rd48, %rd43, 40;
	selp.b64	%rd49, %rd47, %rd48, %p17;
	selp.f64	%fd12, %fd10, %fd11, %p17;
	ld.shared.f64 	%fd13, [%rd43+16];
	setp.gt.f64	%p18, %fd13, %fd12;
	selp.b64	%rd50, %rd46, %rd49, %p18;
	selp.f64	%fd14, %fd13, %fd12, %p18;
	ld.shared.f64 	%fd15, [%rd43+24];
	setp.gt.f64	%p19, %fd15, %fd14;
	selp.b64	%rd51, %rd45, %rd50, %p19;
	selp.f64	%fd16, %fd15, %fd14, %p19;
	ld.shared.f64 	%fd17, [%rd43+32];
	setp.gt.f64	%p20, %fd17, %fd16;
	selp.b64	%rd52, %rd44, %rd51, %p20;
	ld.shared.u32 	%r65, [%rd52];
	add.s32 	%r66, %r65, %r7;
	mul.wide.s32 	%rd53, %r66, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd18, [%rd54];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd54], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB16_15:
	bar.sync 	0;
	setp.gt.s32	%p21, %r1, %r9;
	and.pred  	%p22, %p9, %p21;
	@!%p22 bra 	BB16_17;
	bra.uni 	BB16_16;

BB16_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB16_17:
	bar.sync 	0;
	add.s32 	%r91, %r9, 1;
	add.s32 	%r92, %r91, %r32;
	setp.ge.s32	%p23, %r92, %r26;
	@%p23 bra 	BB16_22;

	mul.lo.s32 	%r18, %r9, %r49;

BB16_19:
	setp.le.s32	%p24, %r1, %r9;
	@%p24 bra 	BB16_21;

	add.s32 	%r70, %r92, %r18;
	mul.wide.s32 	%rd55, %r70, 8;
	add.s64 	%rd57, %rd29, %rd55;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd57];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r71, %r92, %r7;
	mul.wide.s32 	%rd58, %r71, 8;
	add.s64 	%rd59, %rd29, %rd58;
	ld.shared.f64 	%fd27, [%rd59];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd59], %fd28;

BB16_21:
	add.s32 	%r92, %r8, %r92;
	setp.lt.s32	%p25, %r92, %r26;
	@%p25 bra 	BB16_19;

BB16_22:
	setp.lt.s32	%p26, %r91, %r26;
	@%p26 bra 	BB16_9;

	add.s32 	%r93, %r26, -1;
	mul.lo.s32 	%r22, %r49, %r26;
	add.s32 	%r73, %r1, %r22;
	mul.wide.s32 	%rd60, %r73, 8;
	add.s64 	%rd9, %rd29, %rd60;

BB16_24:
	bar.sync 	0;
	setp.lt.s32	%p27, %r1, %r93;
	and.pred  	%p29, %p9, %p27;
	@!%p29 bra 	BB16_26;
	bra.uni 	BB16_25;

BB16_25:
	mad.lo.s32 	%r75, %r93, %r49, %r1;
	mul.wide.s32 	%rd62, %r75, 8;
	add.s64 	%rd64, %rd29, %rd62;
	add.s32 	%r76, %r93, %r22;
	mul.wide.s32 	%rd65, %r76, 8;
	add.s64 	%rd66, %rd29, %rd65;
	ld.shared.f64 	%fd29, [%rd66];
	ld.shared.f64 	%fd30, [%rd64];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB16_26:
	add.s32 	%r93, %r93, -1;
	setp.ne.s32	%p30, %r93, 0;
	@%p30 bra 	BB16_24;

	bar.sync 	0;
	setp.lt.s32	%p31, %r1, %r26;
	and.pred  	%p32, %p9, %p31;
	@!%p32 bra 	BB16_29;
	bra.uni 	BB16_28;

BB16_28:
	cvta.to.global.u64 	%rd67, %rd12;
	mul.lo.s32 	%r82, %r31, %r26;
	cvt.s64.s32	%rd68, %r82;
	add.s64 	%rd70, %rd68, %rd31;
	shl.b64 	%rd71, %rd70, 3;
	add.s64 	%rd72, %rd67, %rd71;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd72], %fd34;

BB16_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<33>;
	.reg .s32 	%r<92>;
	.reg .s64 	%rd<74>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r26, [_Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi0ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r28, %nctaid.x;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ctaid.x;
	mad.lo.s32 	%r31, %r28, %r29, %r30;
	setp.ge.s32	%p4, %r31, %r27;
	@%p4 bra 	BB17_29;

	mov.u32 	%r32, %tid.x;
	setp.ge.s32	%p5, %r32, %r26;
	@%p5 bra 	BB17_8;

	add.s32 	%r33, %r26, 1;
	mul.lo.s32 	%r2, %r1, %r33;
	mul.lo.s32 	%r3, %r1, %r26;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r82, %r32;

BB17_3:
	mov.u32 	%r5, %r82;
	add.s32 	%r34, %r5, %r2;
	mul.wide.s32 	%rd13, %r34, 8;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r1, %r26;
	@%p6 bra 	BB17_5;

	add.s32 	%r35, %r5, %r3;
	cvt.s64.s32	%rd16, %r35;
	mul.lo.s32 	%r40, %r31, %r26;
	mul.lo.s32 	%r41, %r40, %r26;
	cvt.s64.s32	%rd17, %r41;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd1], %fd5;

BB17_5:
	setp.ne.s32	%p7, %r1, %r26;
	@%p7 bra 	BB17_7;

	mul.lo.s32 	%r46, %r31, %r26;
	cvt.s64.s32	%rd22, %r46;
	cvt.s64.s32	%rd23, %r5;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd1], %fd6;

BB17_7:
	mov.u32 	%r47, %ntid.x;
	add.s32 	%r6, %r47, %r5;
	setp.lt.s32	%p8, %r6, %r26;
	mov.u32 	%r82, %r6;
	@%p8 bra 	BB17_3;

BB17_8:
	add.s32 	%r49, %r26, 1;
	mul.lo.s32 	%r7, %r1, %r49;
	mov.u32 	%r8, %ntid.x;
	mul.lo.s32 	%r50, %r49, %r49;
	cvt.s64.s32	%rd27, %r50;
	mul.wide.s32 	%rd28, %r50, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r1;
	mul.wide.s32 	%rd32, %r1, 4;
	add.s64 	%rd2, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd3, %rd29, %rd34;
	mov.u32 	%r89, 0;

BB17_9:
	mov.u32 	%r9, %r89;
	bar.sync 	0;
	mad.lo.s32 	%r52, %r9, %r49, %r9;
	mul.wide.s32 	%rd35, %r52, 8;
	add.s64 	%rd4, %rd29, %rd35;
	setp.eq.s32	%p9, %r32, 0;
	setp.lt.s32	%p10, %r1, 5;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB17_13;
	bra.uni 	BB17_10;

BB17_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r57, %r1, %r9;
	add.s32 	%r83, %r57, 1;
	mad.lo.s32 	%r58, %r9, %r49, %r83;
	mul.wide.s32 	%rd37, %r58, 8;
	add.s64 	%rd73, %rd29, %rd37;
	setp.ge.s32	%p12, %r83, %r26;
	mov.u32 	%r87, %r9;
	mov.u32 	%r88, %r9;
	@%p12 bra 	BB17_12;

BB17_11:
	mov.u32 	%r12, %r88;
	ld.shared.f64 	%fd8, [%rd73];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p13;
	selp.b32	%r13, %r83, %r12, %p13;
	add.s64 	%rd73, %rd73, 40;
	add.s32 	%r83, %r83, 5;
	setp.lt.s32	%p14, %r83, %r26;
	mov.u32 	%r87, %r13;
	mov.u32 	%r88, %r13;
	@%p14 bra 	BB17_11;

BB17_12:
	st.shared.u32 	[%rd2+40], %r87;
	st.shared.f64 	[%rd3], %fd35;

BB17_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r9;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r60, %r9, %r7;
	mul.wide.s32 	%rd39, %r60, 8;
	add.s64 	%rd8, %rd29, %rd39;
	@!%p16 bra 	BB17_15;
	bra.uni 	BB17_14;

BB17_14:
	mul.wide.s32 	%rd41, %r50, 8;
	add.s64 	%rd43, %rd29, %rd41;
	add.s64 	%rd44, %rd43, 56;
	add.s64 	%rd45, %rd43, 52;
	add.s64 	%rd46, %rd43, 48;
	add.s64 	%rd47, %rd43, 44;
	ld.shared.f64 	%fd10, [%rd43+8];
	ld.shared.f64 	%fd11, [%rd43];
	setp.gt.f64	%p17, %fd10, %fd11;
	add.s64 	%rd48, %rd43, 40;
	selp.b64	%rd49, %rd47, %rd48, %p17;
	selp.f64	%fd12, %fd10, %fd11, %p17;
	ld.shared.f64 	%fd13, [%rd43+16];
	setp.gt.f64	%p18, %fd13, %fd12;
	selp.b64	%rd50, %rd46, %rd49, %p18;
	selp.f64	%fd14, %fd13, %fd12, %p18;
	ld.shared.f64 	%fd15, [%rd43+24];
	setp.gt.f64	%p19, %fd15, %fd14;
	selp.b64	%rd51, %rd45, %rd50, %p19;
	selp.f64	%fd16, %fd15, %fd14, %p19;
	ld.shared.f64 	%fd17, [%rd43+32];
	setp.gt.f64	%p20, %fd17, %fd16;
	selp.b64	%rd52, %rd44, %rd51, %p20;
	ld.shared.u32 	%r63, [%rd52];
	add.s32 	%r64, %r63, %r7;
	mul.wide.s32 	%rd53, %r64, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd18, [%rd54];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd54], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB17_15:
	bar.sync 	0;
	setp.gt.s32	%p21, %r1, %r9;
	and.pred  	%p22, %p9, %p21;
	@!%p22 bra 	BB17_17;
	bra.uni 	BB17_16;

BB17_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB17_17:
	bar.sync 	0;
	add.s32 	%r89, %r9, 1;
	add.s32 	%r90, %r89, %r32;
	setp.ge.s32	%p23, %r90, %r26;
	@%p23 bra 	BB17_22;

	mul.lo.s32 	%r18, %r9, %r49;

BB17_19:
	setp.le.s32	%p24, %r1, %r9;
	@%p24 bra 	BB17_21;

	add.s32 	%r68, %r90, %r18;
	mul.wide.s32 	%rd55, %r68, 8;
	add.s64 	%rd57, %rd29, %rd55;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd57];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r69, %r90, %r7;
	mul.wide.s32 	%rd58, %r69, 8;
	add.s64 	%rd59, %rd29, %rd58;
	ld.shared.f64 	%fd27, [%rd59];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd59], %fd28;

BB17_21:
	add.s32 	%r90, %r8, %r90;
	setp.lt.s32	%p25, %r90, %r26;
	@%p25 bra 	BB17_19;

BB17_22:
	setp.lt.s32	%p26, %r89, %r26;
	@%p26 bra 	BB17_9;

	add.s32 	%r91, %r26, -1;
	mul.lo.s32 	%r22, %r49, %r26;
	add.s32 	%r71, %r1, %r22;
	mul.wide.s32 	%rd60, %r71, 8;
	add.s64 	%rd9, %rd29, %rd60;

BB17_24:
	bar.sync 	0;
	setp.lt.s32	%p27, %r1, %r91;
	and.pred  	%p29, %p9, %p27;
	@!%p29 bra 	BB17_26;
	bra.uni 	BB17_25;

BB17_25:
	mad.lo.s32 	%r73, %r91, %r49, %r1;
	mul.wide.s32 	%rd62, %r73, 8;
	add.s64 	%rd64, %rd29, %rd62;
	add.s32 	%r74, %r91, %r22;
	mul.wide.s32 	%rd65, %r74, 8;
	add.s64 	%rd66, %rd29, %rd65;
	ld.shared.f64 	%fd29, [%rd66];
	ld.shared.f64 	%fd30, [%rd64];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB17_26:
	add.s32 	%r91, %r91, -1;
	setp.ne.s32	%p30, %r91, 0;
	@%p30 bra 	BB17_24;

	bar.sync 	0;
	setp.lt.s32	%p31, %r1, %r26;
	and.pred  	%p32, %p9, %p31;
	@!%p32 bra 	BB17_29;
	bra.uni 	BB17_28;

BB17_28:
	cvta.to.global.u64 	%rd67, %rd12;
	mul.lo.s32 	%r80, %r31, %r26;
	cvt.s64.s32	%rd68, %r80;
	add.s64 	%rd70, %rd68, %rd31;
	shl.b64 	%rd71, %rd70, 3;
	add.s64 	%rd72, %rd67, %rd71;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd72], %fd34;

BB17_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<33>;
	.reg .s32 	%r<94>;
	.reg .s64 	%rd<74>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r26, [_Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi0ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r28, %nctaid.x;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ctaid.x;
	mad.lo.s32 	%r31, %r28, %r29, %r30;
	setp.ge.s32	%p4, %r31, %r27;
	@%p4 bra 	BB18_29;

	mov.u32 	%r32, %tid.x;
	setp.ge.s32	%p5, %r32, %r26;
	@%p5 bra 	BB18_8;

	add.s32 	%r33, %r26, 5;
	mul.lo.s32 	%r2, %r1, %r33;
	mul.lo.s32 	%r3, %r1, %r26;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r84, %r32;

BB18_3:
	mov.u32 	%r5, %r84;
	add.s32 	%r34, %r5, %r2;
	mul.wide.s32 	%rd13, %r34, 8;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r1, %r26;
	@%p6 bra 	BB18_5;

	add.s32 	%r35, %r5, %r3;
	cvt.s64.s32	%rd16, %r35;
	mul.lo.s32 	%r40, %r31, %r26;
	mul.lo.s32 	%r41, %r40, %r26;
	cvt.s64.s32	%rd17, %r41;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd1], %fd5;

BB18_5:
	setp.ne.s32	%p7, %r1, %r26;
	@%p7 bra 	BB18_7;

	mul.lo.s32 	%r46, %r31, %r26;
	cvt.s64.s32	%rd22, %r46;
	cvt.s64.s32	%rd23, %r5;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd1], %fd6;

BB18_7:
	mov.u32 	%r47, %ntid.x;
	add.s32 	%r6, %r47, %r5;
	setp.lt.s32	%p8, %r6, %r26;
	mov.u32 	%r84, %r6;
	@%p8 bra 	BB18_3;

BB18_8:
	add.s32 	%r49, %r26, 5;
	mul.lo.s32 	%r7, %r1, %r49;
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r50, %r26, 1;
	mul.lo.s32 	%r51, %r49, %r50;
	cvt.s64.s32	%rd27, %r51;
	mul.wide.s32 	%rd28, %r51, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r1;
	mul.wide.s32 	%rd32, %r1, 4;
	add.s64 	%rd2, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd3, %rd29, %rd34;
	mov.u32 	%r91, 0;

BB18_9:
	mov.u32 	%r9, %r91;
	bar.sync 	0;
	mad.lo.s32 	%r53, %r9, %r49, %r9;
	mul.wide.s32 	%rd35, %r53, 8;
	add.s64 	%rd4, %rd29, %rd35;
	setp.eq.s32	%p9, %r32, 0;
	setp.lt.s32	%p10, %r1, 5;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB18_13;
	bra.uni 	BB18_10;

BB18_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r58, %r1, %r9;
	add.s32 	%r85, %r58, 1;
	mad.lo.s32 	%r59, %r9, %r49, %r85;
	mul.wide.s32 	%rd37, %r59, 8;
	add.s64 	%rd73, %rd29, %rd37;
	setp.ge.s32	%p12, %r85, %r26;
	mov.u32 	%r89, %r9;
	mov.u32 	%r90, %r9;
	@%p12 bra 	BB18_12;

BB18_11:
	mov.u32 	%r12, %r90;
	ld.shared.f64 	%fd8, [%rd73];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p13;
	selp.b32	%r13, %r85, %r12, %p13;
	add.s64 	%rd73, %rd73, 40;
	add.s32 	%r85, %r85, 5;
	setp.lt.s32	%p14, %r85, %r26;
	mov.u32 	%r89, %r13;
	mov.u32 	%r90, %r13;
	@%p14 bra 	BB18_11;

BB18_12:
	st.shared.u32 	[%rd2+40], %r89;
	st.shared.f64 	[%rd3], %fd35;

BB18_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r9;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r61, %r9, %r7;
	mul.wide.s32 	%rd39, %r61, 8;
	add.s64 	%rd8, %rd29, %rd39;
	@!%p16 bra 	BB18_15;
	bra.uni 	BB18_14;

BB18_14:
	mul.wide.s32 	%rd41, %r51, 8;
	add.s64 	%rd43, %rd29, %rd41;
	add.s64 	%rd44, %rd43, 56;
	add.s64 	%rd45, %rd43, 52;
	add.s64 	%rd46, %rd43, 48;
	add.s64 	%rd47, %rd43, 44;
	ld.shared.f64 	%fd10, [%rd43+8];
	ld.shared.f64 	%fd11, [%rd43];
	setp.gt.f64	%p17, %fd10, %fd11;
	add.s64 	%rd48, %rd43, 40;
	selp.b64	%rd49, %rd47, %rd48, %p17;
	selp.f64	%fd12, %fd10, %fd11, %p17;
	ld.shared.f64 	%fd13, [%rd43+16];
	setp.gt.f64	%p18, %fd13, %fd12;
	selp.b64	%rd50, %rd46, %rd49, %p18;
	selp.f64	%fd14, %fd13, %fd12, %p18;
	ld.shared.f64 	%fd15, [%rd43+24];
	setp.gt.f64	%p19, %fd15, %fd14;
	selp.b64	%rd51, %rd45, %rd50, %p19;
	selp.f64	%fd16, %fd15, %fd14, %p19;
	ld.shared.f64 	%fd17, [%rd43+32];
	setp.gt.f64	%p20, %fd17, %fd16;
	selp.b64	%rd52, %rd44, %rd51, %p20;
	ld.shared.u32 	%r65, [%rd52];
	add.s32 	%r66, %r65, %r7;
	mul.wide.s32 	%rd53, %r66, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd18, [%rd54];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd54], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB18_15:
	bar.sync 	0;
	setp.gt.s32	%p21, %r1, %r9;
	and.pred  	%p22, %p9, %p21;
	@!%p22 bra 	BB18_17;
	bra.uni 	BB18_16;

BB18_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB18_17:
	bar.sync 	0;
	add.s32 	%r91, %r9, 1;
	add.s32 	%r92, %r91, %r32;
	setp.ge.s32	%p23, %r92, %r26;
	@%p23 bra 	BB18_22;

	mul.lo.s32 	%r18, %r9, %r49;

BB18_19:
	setp.le.s32	%p24, %r1, %r9;
	@%p24 bra 	BB18_21;

	add.s32 	%r70, %r92, %r18;
	mul.wide.s32 	%rd55, %r70, 8;
	add.s64 	%rd57, %rd29, %rd55;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd57];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r71, %r92, %r7;
	mul.wide.s32 	%rd58, %r71, 8;
	add.s64 	%rd59, %rd29, %rd58;
	ld.shared.f64 	%fd27, [%rd59];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd59], %fd28;

BB18_21:
	add.s32 	%r92, %r8, %r92;
	setp.lt.s32	%p25, %r92, %r26;
	@%p25 bra 	BB18_19;

BB18_22:
	setp.lt.s32	%p26, %r91, %r26;
	@%p26 bra 	BB18_9;

	add.s32 	%r93, %r26, -1;
	mul.lo.s32 	%r22, %r49, %r26;
	add.s32 	%r73, %r1, %r22;
	mul.wide.s32 	%rd60, %r73, 8;
	add.s64 	%rd9, %rd29, %rd60;

BB18_24:
	bar.sync 	0;
	setp.lt.s32	%p27, %r1, %r93;
	and.pred  	%p29, %p9, %p27;
	@!%p29 bra 	BB18_26;
	bra.uni 	BB18_25;

BB18_25:
	mad.lo.s32 	%r75, %r93, %r49, %r1;
	mul.wide.s32 	%rd62, %r75, 8;
	add.s64 	%rd64, %rd29, %rd62;
	add.s32 	%r76, %r93, %r22;
	mul.wide.s32 	%rd65, %r76, 8;
	add.s64 	%rd66, %rd29, %rd65;
	ld.shared.f64 	%fd29, [%rd66];
	ld.shared.f64 	%fd30, [%rd64];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB18_26:
	add.s32 	%r93, %r93, -1;
	setp.ne.s32	%p30, %r93, 0;
	@%p30 bra 	BB18_24;

	bar.sync 	0;
	setp.lt.s32	%p31, %r1, %r26;
	and.pred  	%p32, %p9, %p31;
	@!%p32 bra 	BB18_29;
	bra.uni 	BB18_28;

BB18_28:
	cvta.to.global.u64 	%rd67, %rd12;
	mul.lo.s32 	%r82, %r31, %r26;
	cvt.s64.s32	%rd68, %r82;
	add.s64 	%rd70, %rd68, %rd31;
	shl.b64 	%rd71, %rd70, 3;
	add.s64 	%rd72, %rd67, %rd71;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd72], %fd34;

BB18_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<33>;
	.reg .s32 	%r<94>;
	.reg .s64 	%rd<74>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r26, [_Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi0ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r28, %nctaid.x;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ctaid.x;
	mad.lo.s32 	%r31, %r28, %r29, %r30;
	setp.ge.s32	%p4, %r31, %r27;
	@%p4 bra 	BB19_29;

	mov.u32 	%r32, %tid.x;
	setp.ge.s32	%p5, %r32, %r26;
	@%p5 bra 	BB19_8;

	add.s32 	%r33, %r26, 3;
	mul.lo.s32 	%r2, %r1, %r33;
	mul.lo.s32 	%r3, %r1, %r26;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r84, %r32;

BB19_3:
	mov.u32 	%r5, %r84;
	add.s32 	%r34, %r5, %r2;
	mul.wide.s32 	%rd13, %r34, 8;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r1, %r26;
	@%p6 bra 	BB19_5;

	add.s32 	%r35, %r5, %r3;
	cvt.s64.s32	%rd16, %r35;
	mul.lo.s32 	%r40, %r31, %r26;
	mul.lo.s32 	%r41, %r40, %r26;
	cvt.s64.s32	%rd17, %r41;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd1], %fd5;

BB19_5:
	setp.ne.s32	%p7, %r1, %r26;
	@%p7 bra 	BB19_7;

	mul.lo.s32 	%r46, %r31, %r26;
	cvt.s64.s32	%rd22, %r46;
	cvt.s64.s32	%rd23, %r5;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd1], %fd6;

BB19_7:
	mov.u32 	%r47, %ntid.x;
	add.s32 	%r6, %r47, %r5;
	setp.lt.s32	%p8, %r6, %r26;
	mov.u32 	%r84, %r6;
	@%p8 bra 	BB19_3;

BB19_8:
	add.s32 	%r49, %r26, 3;
	mul.lo.s32 	%r7, %r1, %r49;
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r50, %r26, 1;
	mul.lo.s32 	%r51, %r49, %r50;
	cvt.s64.s32	%rd27, %r51;
	mul.wide.s32 	%rd28, %r51, 8;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd28;
	cvt.s64.s32	%rd31, %r1;
	mul.wide.s32 	%rd32, %r1, 4;
	add.s64 	%rd2, %rd30, %rd32;
	add.s64 	%rd33, %rd31, %rd27;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd3, %rd29, %rd34;
	mov.u32 	%r91, 0;

BB19_9:
	mov.u32 	%r9, %r91;
	bar.sync 	0;
	mad.lo.s32 	%r53, %r9, %r49, %r9;
	mul.wide.s32 	%rd35, %r53, 8;
	add.s64 	%rd4, %rd29, %rd35;
	setp.eq.s32	%p9, %r32, 0;
	setp.lt.s32	%p10, %r1, 5;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB19_13;
	bra.uni 	BB19_10;

BB19_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r58, %r1, %r9;
	add.s32 	%r85, %r58, 1;
	mad.lo.s32 	%r59, %r9, %r49, %r85;
	mul.wide.s32 	%rd37, %r59, 8;
	add.s64 	%rd73, %rd29, %rd37;
	setp.ge.s32	%p12, %r85, %r26;
	mov.u32 	%r89, %r9;
	mov.u32 	%r90, %r9;
	@%p12 bra 	BB19_12;

BB19_11:
	mov.u32 	%r12, %r90;
	ld.shared.f64 	%fd8, [%rd73];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p13;
	selp.b32	%r13, %r85, %r12, %p13;
	add.s64 	%rd73, %rd73, 40;
	add.s32 	%r85, %r85, 5;
	setp.lt.s32	%p14, %r85, %r26;
	mov.u32 	%r89, %r13;
	mov.u32 	%r90, %r13;
	@%p14 bra 	BB19_11;

BB19_12:
	st.shared.u32 	[%rd2+40], %r89;
	st.shared.f64 	[%rd3], %fd35;

BB19_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r9;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r61, %r9, %r7;
	mul.wide.s32 	%rd39, %r61, 8;
	add.s64 	%rd8, %rd29, %rd39;
	@!%p16 bra 	BB19_15;
	bra.uni 	BB19_14;

BB19_14:
	mul.wide.s32 	%rd41, %r51, 8;
	add.s64 	%rd43, %rd29, %rd41;
	add.s64 	%rd44, %rd43, 56;
	add.s64 	%rd45, %rd43, 52;
	add.s64 	%rd46, %rd43, 48;
	add.s64 	%rd47, %rd43, 44;
	ld.shared.f64 	%fd10, [%rd43+8];
	ld.shared.f64 	%fd11, [%rd43];
	setp.gt.f64	%p17, %fd10, %fd11;
	add.s64 	%rd48, %rd43, 40;
	selp.b64	%rd49, %rd47, %rd48, %p17;
	selp.f64	%fd12, %fd10, %fd11, %p17;
	ld.shared.f64 	%fd13, [%rd43+16];
	setp.gt.f64	%p18, %fd13, %fd12;
	selp.b64	%rd50, %rd46, %rd49, %p18;
	selp.f64	%fd14, %fd13, %fd12, %p18;
	ld.shared.f64 	%fd15, [%rd43+24];
	setp.gt.f64	%p19, %fd15, %fd14;
	selp.b64	%rd51, %rd45, %rd50, %p19;
	selp.f64	%fd16, %fd15, %fd14, %p19;
	ld.shared.f64 	%fd17, [%rd43+32];
	setp.gt.f64	%p20, %fd17, %fd16;
	selp.b64	%rd52, %rd44, %rd51, %p20;
	ld.shared.u32 	%r65, [%rd52];
	add.s32 	%r66, %r65, %r7;
	mul.wide.s32 	%rd53, %r66, 8;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.f64 	%fd18, [%rd54];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd54], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB19_15:
	bar.sync 	0;
	setp.gt.s32	%p21, %r1, %r9;
	and.pred  	%p22, %p9, %p21;
	@!%p22 bra 	BB19_17;
	bra.uni 	BB19_16;

BB19_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB19_17:
	bar.sync 	0;
	add.s32 	%r91, %r9, 1;
	add.s32 	%r92, %r91, %r32;
	setp.ge.s32	%p23, %r92, %r26;
	@%p23 bra 	BB19_22;

	mul.lo.s32 	%r18, %r9, %r49;

BB19_19:
	setp.le.s32	%p24, %r1, %r9;
	@%p24 bra 	BB19_21;

	add.s32 	%r70, %r92, %r18;
	mul.wide.s32 	%rd55, %r70, 8;
	add.s64 	%rd57, %rd29, %rd55;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd57];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r71, %r92, %r7;
	mul.wide.s32 	%rd58, %r71, 8;
	add.s64 	%rd59, %rd29, %rd58;
	ld.shared.f64 	%fd27, [%rd59];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd59], %fd28;

BB19_21:
	add.s32 	%r92, %r8, %r92;
	setp.lt.s32	%p25, %r92, %r26;
	@%p25 bra 	BB19_19;

BB19_22:
	setp.lt.s32	%p26, %r91, %r26;
	@%p26 bra 	BB19_9;

	add.s32 	%r93, %r26, -1;
	mul.lo.s32 	%r22, %r49, %r26;
	add.s32 	%r73, %r1, %r22;
	mul.wide.s32 	%rd60, %r73, 8;
	add.s64 	%rd9, %rd29, %rd60;

BB19_24:
	bar.sync 	0;
	setp.lt.s32	%p27, %r1, %r93;
	and.pred  	%p29, %p9, %p27;
	@!%p29 bra 	BB19_26;
	bra.uni 	BB19_25;

BB19_25:
	mad.lo.s32 	%r75, %r93, %r49, %r1;
	mul.wide.s32 	%rd62, %r75, 8;
	add.s64 	%rd64, %rd29, %rd62;
	add.s32 	%r76, %r93, %r22;
	mul.wide.s32 	%rd65, %r76, 8;
	add.s64 	%rd66, %rd29, %rd65;
	ld.shared.f64 	%fd29, [%rd66];
	ld.shared.f64 	%fd30, [%rd64];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB19_26:
	add.s32 	%r93, %r93, -1;
	setp.ne.s32	%p30, %r93, 0;
	@%p30 bra 	BB19_24;

	bar.sync 	0;
	setp.lt.s32	%p31, %r1, %r26;
	and.pred  	%p32, %p9, %p31;
	@!%p32 bra 	BB19_29;
	bra.uni 	BB19_28;

BB19_28:
	cvta.to.global.u64 	%rd67, %rd12;
	mul.lo.s32 	%r82, %r31, %r26;
	cvt.s64.s32	%rd68, %r82;
	add.s64 	%rd70, %rd68, %rd31;
	shl.b64 	%rd71, %rd70, 3;
	add.s64 	%rd72, %rd67, %rd71;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd72], %fd34;

BB19_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<98>;
	.reg .s64 	%rd<77>;
	.reg .f64 	%fd<38>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2IdLi0ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r28, 4;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r33, %r29;
	@%p4 bra 	BB20_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r28;
	@%p5 bra 	BB20_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r28;
	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r88, %r34;

BB20_3:
	mov.u32 	%r7, %r88;
	add.s32 	%r35, %r7, %r3;
	mul.wide.s32 	%rd13, %r35, 8;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r28;
	@%p6 bra 	BB20_5;

	add.s32 	%r36, %r7, %r4;
	cvt.s64.s32	%rd16, %r36;
	mul.lo.s32 	%r41, %r33, %r28;
	mul.lo.s32 	%r42, %r41, %r28;
	cvt.s64.s32	%rd17, %r42;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd1], %fd5;

BB20_5:
	setp.ne.s32	%p7, %r2, %r28;
	@%p7 bra 	BB20_7;

	mul.lo.s32 	%r47, %r33, %r28;
	cvt.s64.s32	%rd22, %r47;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd1], %fd6;

BB20_7:
	add.s32 	%r8, %r6, %r7;
	setp.lt.s32	%p8, %r8, %r28;
	mov.u32 	%r88, %r8;
	@%p8 bra 	BB20_3;

BB20_8:
	add.s32 	%r49, %r28, 1;
	mul.lo.s32 	%r51, %r1, %r49;
	mul.wide.s32 	%rd27, %r51, 8;
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	mul.wide.s32 	%rd28, %r2, 4;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd27;
	add.s64 	%rd2, %rd30, %rd28;
	add.s64 	%rd3, %rd30, 68;
	mov.u32 	%r95, 0;

BB20_9:
	mov.u32 	%r11, %r95;
	bar.sync 	0;
	mad.lo.s32 	%r53, %r11, %r1, %r11;
	mul.wide.s32 	%rd31, %r53, 8;
	add.s64 	%rd4, %rd29, %rd31;
	setp.eq.s32	%p9, %r34, 0;
	setp.lt.s32	%p10, %r2, 6;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB20_13;
	bra.uni 	BB20_10;

BB20_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd37, %fd7;
	add.s32 	%r58, %r2, %r11;
	add.s32 	%r89, %r58, 1;
	mad.lo.s32 	%r59, %r11, %r1, %r89;
	mul.wide.s32 	%rd33, %r59, 8;
	add.s64 	%rd76, %rd29, %rd33;
	setp.ge.s32	%p12, %r89, %r28;
	mov.u32 	%r93, %r11;
	mov.u32 	%r94, %r11;
	@%p12 bra 	BB20_12;

BB20_11:
	mov.u32 	%r14, %r94;
	ld.shared.f64 	%fd8, [%rd76];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd37, %fd9;
	selp.f64	%fd37, %fd9, %fd37, %p13;
	selp.b32	%r15, %r89, %r14, %p13;
	add.s64 	%rd76, %rd76, 48;
	add.s32 	%r89, %r89, 6;
	setp.lt.s32	%p14, %r89, %r28;
	mov.u32 	%r93, %r15;
	mov.u32 	%r94, %r15;
	@%p14 bra 	BB20_11;

BB20_12:
	st.shared.u32 	[%rd2+48], %r93;
	cvt.s64.s32	%rd35, %r2;
	cvt.s64.s32	%rd36, %r51;
	add.s64 	%rd37, %rd35, %rd36;
	shl.b64 	%rd38, %rd37, 3;
	add.s64 	%rd40, %rd29, %rd38;
	st.shared.f64 	[%rd40], %fd37;

BB20_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r65, %r11, %r9;
	mul.wide.s32 	%rd41, %r65, 8;
	add.s64 	%rd8, %rd29, %rd41;
	@!%p16 bra 	BB20_15;
	bra.uni 	BB20_14;

BB20_14:
	mul.wide.s32 	%rd43, %r51, 8;
	add.s64 	%rd45, %rd29, %rd43;
	add.s64 	%rd46, %rd45, 64;
	add.s64 	%rd47, %rd45, 60;
	add.s64 	%rd48, %rd45, 56;
	add.s64 	%rd49, %rd45, 52;
	ld.shared.f64 	%fd10, [%rd45+8];
	ld.shared.f64 	%fd11, [%rd45];
	setp.gt.f64	%p17, %fd10, %fd11;
	add.s64 	%rd50, %rd45, 48;
	selp.b64	%rd51, %rd49, %rd50, %p17;
	selp.f64	%fd12, %fd10, %fd11, %p17;
	ld.shared.f64 	%fd13, [%rd45+16];
	setp.gt.f64	%p18, %fd13, %fd12;
	selp.b64	%rd52, %rd48, %rd51, %p18;
	selp.f64	%fd14, %fd13, %fd12, %p18;
	ld.shared.f64 	%fd15, [%rd45+24];
	setp.gt.f64	%p19, %fd15, %fd14;
	selp.b64	%rd53, %rd47, %rd52, %p19;
	selp.f64	%fd16, %fd15, %fd14, %p19;
	ld.shared.f64 	%fd17, [%rd45+32];
	setp.gt.f64	%p20, %fd17, %fd16;
	selp.b64	%rd54, %rd46, %rd53, %p20;
	selp.f64	%fd18, %fd17, %fd16, %p20;
	ld.shared.f64 	%fd19, [%rd45+40];
	setp.gt.f64	%p21, %fd19, %fd18;
	selp.b64	%rd55, %rd3, %rd54, %p21;
	ld.shared.u32 	%r69, [%rd55];
	add.s32 	%r70, %r69, %r9;
	mul.wide.s32 	%rd56, %r70, 8;
	add.s64 	%rd57, %rd29, %rd56;
	ld.shared.f64 	%fd20, [%rd57];
	ld.shared.f64 	%fd21, [%rd8];
	st.shared.f64 	[%rd57], %fd21;
	st.shared.f64 	[%rd8], %fd20;

BB20_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r2, %r11;
	and.pred  	%p23, %p9, %p22;
	@!%p23 bra 	BB20_17;
	bra.uni 	BB20_16;

BB20_16:
	ld.shared.f64 	%fd22, [%rd8];
	ld.shared.f64 	%fd23, [%rd4];
	rcp.rn.f64 	%fd24, %fd23;
	mul.f64 	%fd25, %fd22, %fd24;
	st.shared.f64 	[%rd8], %fd25;

BB20_17:
	bar.sync 	0;
	add.s32 	%r95, %r11, 1;
	add.s32 	%r96, %r95, %r34;
	setp.ge.s32	%p24, %r96, %r28;
	@%p24 bra 	BB20_22;

	mul.lo.s32 	%r20, %r11, %r1;

BB20_19:
	setp.le.s32	%p25, %r2, %r11;
	@%p25 bra 	BB20_21;

	add.s32 	%r74, %r96, %r20;
	mul.wide.s32 	%rd58, %r74, 8;
	add.s64 	%rd60, %rd29, %rd58;
	ld.shared.f64 	%fd26, [%rd8];
	ld.shared.f64 	%fd27, [%rd60];
	mul.f64 	%fd28, %fd27, %fd26;
	add.s32 	%r75, %r96, %r9;
	mul.wide.s32 	%rd61, %r75, 8;
	add.s64 	%rd62, %rd29, %rd61;
	ld.shared.f64 	%fd29, [%rd62];
	sub.f64 	%fd30, %fd29, %fd28;
	st.shared.f64 	[%rd62], %fd30;

BB20_21:
	add.s32 	%r96, %r10, %r96;
	setp.lt.s32	%p26, %r96, %r28;
	@%p26 bra 	BB20_19;

BB20_22:
	setp.lt.s32	%p27, %r95, %r28;
	@%p27 bra 	BB20_9;

	add.s32 	%r97, %r28, -1;
	mul.lo.s32 	%r24, %r1, %r28;
	add.s32 	%r77, %r2, %r24;
	mul.wide.s32 	%rd63, %r77, 8;
	add.s64 	%rd9, %rd29, %rd63;

BB20_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r97;
	and.pred  	%p30, %p9, %p28;
	@!%p30 bra 	BB20_26;
	bra.uni 	BB20_25;

BB20_25:
	mad.lo.s32 	%r79, %r97, %r1, %r2;
	mul.wide.s32 	%rd65, %r79, 8;
	add.s64 	%rd67, %rd29, %rd65;
	add.s32 	%r80, %r97, %r24;
	mul.wide.s32 	%rd68, %r80, 8;
	add.s64 	%rd69, %rd29, %rd68;
	ld.shared.f64 	%fd31, [%rd69];
	ld.shared.f64 	%fd32, [%rd67];
	mul.f64 	%fd33, %fd32, %fd31;
	ld.shared.f64 	%fd34, [%rd9];
	sub.f64 	%fd35, %fd34, %fd33;
	st.shared.f64 	[%rd9], %fd35;

BB20_26:
	add.s32 	%r97, %r97, -1;
	setp.ne.s32	%p31, %r97, 0;
	@%p31 bra 	BB20_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r2, %r28;
	and.pred  	%p33, %p9, %p32;
	@!%p33 bra 	BB20_29;
	bra.uni 	BB20_28;

BB20_28:
	cvta.to.global.u64 	%rd70, %rd12;
	mul.lo.s32 	%r86, %r33, %r28;
	cvt.s64.s32	%rd71, %r86;
	cvt.s64.s32	%rd72, %r2;
	add.s64 	%rd73, %rd71, %rd72;
	shl.b64 	%rd74, %rd73, 3;
	add.s64 	%rd75, %rd70, %rd74;
	ld.shared.f64 	%fd36, [%rd9];
	st.global.f64 	[%rd75], %fd36;

BB20_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<98>;
	.reg .s64 	%rd<77>;
	.reg .f64 	%fd<38>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2IdLi0ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r28, 3;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r33, %r29;
	@%p4 bra 	BB21_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r28;
	@%p5 bra 	BB21_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r28;
	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r88, %r34;

BB21_3:
	mov.u32 	%r7, %r88;
	add.s32 	%r35, %r7, %r3;
	mul.wide.s32 	%rd13, %r35, 8;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r28;
	@%p6 bra 	BB21_5;

	add.s32 	%r36, %r7, %r4;
	cvt.s64.s32	%rd16, %r36;
	mul.lo.s32 	%r41, %r33, %r28;
	mul.lo.s32 	%r42, %r41, %r28;
	cvt.s64.s32	%rd17, %r42;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd1], %fd5;

BB21_5:
	setp.ne.s32	%p7, %r2, %r28;
	@%p7 bra 	BB21_7;

	mul.lo.s32 	%r47, %r33, %r28;
	cvt.s64.s32	%rd22, %r47;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd1], %fd6;

BB21_7:
	add.s32 	%r8, %r6, %r7;
	setp.lt.s32	%p8, %r8, %r28;
	mov.u32 	%r88, %r8;
	@%p8 bra 	BB21_3;

BB21_8:
	add.s32 	%r49, %r28, 1;
	mul.lo.s32 	%r51, %r1, %r49;
	mul.wide.s32 	%rd27, %r51, 8;
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	mul.wide.s32 	%rd28, %r2, 4;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd27;
	add.s64 	%rd2, %rd30, %rd28;
	add.s64 	%rd3, %rd30, 68;
	mov.u32 	%r95, 0;

BB21_9:
	mov.u32 	%r11, %r95;
	bar.sync 	0;
	mad.lo.s32 	%r53, %r11, %r1, %r11;
	mul.wide.s32 	%rd31, %r53, 8;
	add.s64 	%rd4, %rd29, %rd31;
	setp.eq.s32	%p9, %r34, 0;
	setp.lt.s32	%p10, %r2, 6;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB21_13;
	bra.uni 	BB21_10;

BB21_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd37, %fd7;
	add.s32 	%r58, %r2, %r11;
	add.s32 	%r89, %r58, 1;
	mad.lo.s32 	%r59, %r11, %r1, %r89;
	mul.wide.s32 	%rd33, %r59, 8;
	add.s64 	%rd76, %rd29, %rd33;
	setp.ge.s32	%p12, %r89, %r28;
	mov.u32 	%r93, %r11;
	mov.u32 	%r94, %r11;
	@%p12 bra 	BB21_12;

BB21_11:
	mov.u32 	%r14, %r94;
	ld.shared.f64 	%fd8, [%rd76];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd37, %fd9;
	selp.f64	%fd37, %fd9, %fd37, %p13;
	selp.b32	%r15, %r89, %r14, %p13;
	add.s64 	%rd76, %rd76, 48;
	add.s32 	%r89, %r89, 6;
	setp.lt.s32	%p14, %r89, %r28;
	mov.u32 	%r93, %r15;
	mov.u32 	%r94, %r15;
	@%p14 bra 	BB21_11;

BB21_12:
	st.shared.u32 	[%rd2+48], %r93;
	cvt.s64.s32	%rd35, %r2;
	cvt.s64.s32	%rd36, %r51;
	add.s64 	%rd37, %rd35, %rd36;
	shl.b64 	%rd38, %rd37, 3;
	add.s64 	%rd40, %rd29, %rd38;
	st.shared.f64 	[%rd40], %fd37;

BB21_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r65, %r11, %r9;
	mul.wide.s32 	%rd41, %r65, 8;
	add.s64 	%rd8, %rd29, %rd41;
	@!%p16 bra 	BB21_15;
	bra.uni 	BB21_14;

BB21_14:
	mul.wide.s32 	%rd43, %r51, 8;
	add.s64 	%rd45, %rd29, %rd43;
	add.s64 	%rd46, %rd45, 64;
	add.s64 	%rd47, %rd45, 60;
	add.s64 	%rd48, %rd45, 56;
	add.s64 	%rd49, %rd45, 52;
	ld.shared.f64 	%fd10, [%rd45+8];
	ld.shared.f64 	%fd11, [%rd45];
	setp.gt.f64	%p17, %fd10, %fd11;
	add.s64 	%rd50, %rd45, 48;
	selp.b64	%rd51, %rd49, %rd50, %p17;
	selp.f64	%fd12, %fd10, %fd11, %p17;
	ld.shared.f64 	%fd13, [%rd45+16];
	setp.gt.f64	%p18, %fd13, %fd12;
	selp.b64	%rd52, %rd48, %rd51, %p18;
	selp.f64	%fd14, %fd13, %fd12, %p18;
	ld.shared.f64 	%fd15, [%rd45+24];
	setp.gt.f64	%p19, %fd15, %fd14;
	selp.b64	%rd53, %rd47, %rd52, %p19;
	selp.f64	%fd16, %fd15, %fd14, %p19;
	ld.shared.f64 	%fd17, [%rd45+32];
	setp.gt.f64	%p20, %fd17, %fd16;
	selp.b64	%rd54, %rd46, %rd53, %p20;
	selp.f64	%fd18, %fd17, %fd16, %p20;
	ld.shared.f64 	%fd19, [%rd45+40];
	setp.gt.f64	%p21, %fd19, %fd18;
	selp.b64	%rd55, %rd3, %rd54, %p21;
	ld.shared.u32 	%r69, [%rd55];
	add.s32 	%r70, %r69, %r9;
	mul.wide.s32 	%rd56, %r70, 8;
	add.s64 	%rd57, %rd29, %rd56;
	ld.shared.f64 	%fd20, [%rd57];
	ld.shared.f64 	%fd21, [%rd8];
	st.shared.f64 	[%rd57], %fd21;
	st.shared.f64 	[%rd8], %fd20;

BB21_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r2, %r11;
	and.pred  	%p23, %p9, %p22;
	@!%p23 bra 	BB21_17;
	bra.uni 	BB21_16;

BB21_16:
	ld.shared.f64 	%fd22, [%rd8];
	ld.shared.f64 	%fd23, [%rd4];
	rcp.rn.f64 	%fd24, %fd23;
	mul.f64 	%fd25, %fd22, %fd24;
	st.shared.f64 	[%rd8], %fd25;

BB21_17:
	bar.sync 	0;
	add.s32 	%r95, %r11, 1;
	add.s32 	%r96, %r95, %r34;
	setp.ge.s32	%p24, %r96, %r28;
	@%p24 bra 	BB21_22;

	mul.lo.s32 	%r20, %r11, %r1;

BB21_19:
	setp.le.s32	%p25, %r2, %r11;
	@%p25 bra 	BB21_21;

	add.s32 	%r74, %r96, %r20;
	mul.wide.s32 	%rd58, %r74, 8;
	add.s64 	%rd60, %rd29, %rd58;
	ld.shared.f64 	%fd26, [%rd8];
	ld.shared.f64 	%fd27, [%rd60];
	mul.f64 	%fd28, %fd27, %fd26;
	add.s32 	%r75, %r96, %r9;
	mul.wide.s32 	%rd61, %r75, 8;
	add.s64 	%rd62, %rd29, %rd61;
	ld.shared.f64 	%fd29, [%rd62];
	sub.f64 	%fd30, %fd29, %fd28;
	st.shared.f64 	[%rd62], %fd30;

BB21_21:
	add.s32 	%r96, %r10, %r96;
	setp.lt.s32	%p26, %r96, %r28;
	@%p26 bra 	BB21_19;

BB21_22:
	setp.lt.s32	%p27, %r95, %r28;
	@%p27 bra 	BB21_9;

	add.s32 	%r97, %r28, -1;
	mul.lo.s32 	%r24, %r1, %r28;
	add.s32 	%r77, %r2, %r24;
	mul.wide.s32 	%rd63, %r77, 8;
	add.s64 	%rd9, %rd29, %rd63;

BB21_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r97;
	and.pred  	%p30, %p9, %p28;
	@!%p30 bra 	BB21_26;
	bra.uni 	BB21_25;

BB21_25:
	mad.lo.s32 	%r79, %r97, %r1, %r2;
	mul.wide.s32 	%rd65, %r79, 8;
	add.s64 	%rd67, %rd29, %rd65;
	add.s32 	%r80, %r97, %r24;
	mul.wide.s32 	%rd68, %r80, 8;
	add.s64 	%rd69, %rd29, %rd68;
	ld.shared.f64 	%fd31, [%rd69];
	ld.shared.f64 	%fd32, [%rd67];
	mul.f64 	%fd33, %fd32, %fd31;
	ld.shared.f64 	%fd34, [%rd9];
	sub.f64 	%fd35, %fd34, %fd33;
	st.shared.f64 	[%rd9], %fd35;

BB21_26:
	add.s32 	%r97, %r97, -1;
	setp.ne.s32	%p31, %r97, 0;
	@%p31 bra 	BB21_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r2, %r28;
	and.pred  	%p33, %p9, %p32;
	@!%p33 bra 	BB21_29;
	bra.uni 	BB21_28;

BB21_28:
	cvta.to.global.u64 	%rd70, %rd12;
	mul.lo.s32 	%r86, %r33, %r28;
	cvt.s64.s32	%rd71, %r86;
	cvt.s64.s32	%rd72, %r2;
	add.s64 	%rd73, %rd71, %rd72;
	shl.b64 	%rd74, %rd73, 3;
	add.s64 	%rd75, %rd70, %rd74;
	ld.shared.f64 	%fd36, [%rd9];
	st.global.f64 	[%rd75], %fd36;

BB21_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<98>;
	.reg .s64 	%rd<77>;
	.reg .f64 	%fd<38>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2IdLi0ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r28, 2;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r33, %r29;
	@%p4 bra 	BB22_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r28;
	@%p5 bra 	BB22_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r28;
	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r88, %r34;

BB22_3:
	mov.u32 	%r7, %r88;
	add.s32 	%r35, %r7, %r3;
	mul.wide.s32 	%rd13, %r35, 8;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r28;
	@%p6 bra 	BB22_5;

	add.s32 	%r36, %r7, %r4;
	cvt.s64.s32	%rd16, %r36;
	mul.lo.s32 	%r41, %r33, %r28;
	mul.lo.s32 	%r42, %r41, %r28;
	cvt.s64.s32	%rd17, %r42;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.f64 	%fd5, [%rd20];
	st.shared.f64 	[%rd1], %fd5;

BB22_5:
	setp.ne.s32	%p7, %r2, %r28;
	@%p7 bra 	BB22_7;

	mul.lo.s32 	%r47, %r33, %r28;
	cvt.s64.s32	%rd22, %r47;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 3;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.shared.f64 	[%rd1], %fd6;

BB22_7:
	add.s32 	%r8, %r6, %r7;
	setp.lt.s32	%p8, %r8, %r28;
	mov.u32 	%r88, %r8;
	@%p8 bra 	BB22_3;

BB22_8:
	add.s32 	%r49, %r28, 1;
	mul.lo.s32 	%r51, %r1, %r49;
	mul.wide.s32 	%rd27, %r51, 8;
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	mul.wide.s32 	%rd28, %r2, 4;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd27;
	add.s64 	%rd2, %rd30, %rd28;
	add.s64 	%rd3, %rd30, 68;
	mov.u32 	%r95, 0;

BB22_9:
	mov.u32 	%r11, %r95;
	bar.sync 	0;
	mad.lo.s32 	%r53, %r11, %r1, %r11;
	mul.wide.s32 	%rd31, %r53, 8;
	add.s64 	%rd4, %rd29, %rd31;
	setp.eq.s32	%p9, %r34, 0;
	setp.lt.s32	%p10, %r2, 6;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB22_13;
	bra.uni 	BB22_10;

BB22_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd37, %fd7;
	add.s32 	%r58, %r2, %r11;
	add.s32 	%r89, %r58, 1;
	mad.lo.s32 	%r59, %r11, %r1, %r89;
	mul.wide.s32 	%rd33, %r59, 8;
	add.s64 	%rd76, %rd29, %rd33;
	setp.ge.s32	%p12, %r89, %r28;
	mov.u32 	%r93, %r11;
	mov.u32 	%r94, %r11;
	@%p12 bra 	BB22_12;

BB22_11:
	mov.u32 	%r14, %r94;
	ld.shared.f64 	%fd8, [%rd76];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p13, %fd37, %fd9;
	selp.f64	%fd37, %fd9, %fd37, %p13;
	selp.b32	%r15, %r89, %r14, %p13;
	add.s64 	%rd76, %rd76, 48;
	add.s32 	%r89, %r89, 6;
	setp.lt.s32	%p14, %r89, %r28;
	mov.u32 	%r93, %r15;
	mov.u32 	%r94, %r15;
	@%p14 bra 	BB22_11;

BB22_12:
	st.shared.u32 	[%rd2+48], %r93;
	cvt.s64.s32	%rd35, %r2;
	cvt.s64.s32	%rd36, %r51;
	add.s64 	%rd37, %rd35, %rd36;
	shl.b64 	%rd38, %rd37, 3;
	add.s64 	%rd40, %rd29, %rd38;
	st.shared.f64 	[%rd40], %fd37;

BB22_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r65, %r11, %r9;
	mul.wide.s32 	%rd41, %r65, 8;
	add.s64 	%rd8, %rd29, %rd41;
	@!%p16 bra 	BB22_15;
	bra.uni 	BB22_14;

BB22_14:
	mul.wide.s32 	%rd43, %r51, 8;
	add.s64 	%rd45, %rd29, %rd43;
	add.s64 	%rd46, %rd45, 64;
	add.s64 	%rd47, %rd45, 60;
	add.s64 	%rd48, %rd45, 56;
	add.s64 	%rd49, %rd45, 52;
	ld.shared.f64 	%fd10, [%rd45+8];
	ld.shared.f64 	%fd11, [%rd45];
	setp.gt.f64	%p17, %fd10, %fd11;
	add.s64 	%rd50, %rd45, 48;
	selp.b64	%rd51, %rd49, %rd50, %p17;
	selp.f64	%fd12, %fd10, %fd11, %p17;
	ld.shared.f64 	%fd13, [%rd45+16];
	setp.gt.f64	%p18, %fd13, %fd12;
	selp.b64	%rd52, %rd48, %rd51, %p18;
	selp.f64	%fd14, %fd13, %fd12, %p18;
	ld.shared.f64 	%fd15, [%rd45+24];
	setp.gt.f64	%p19, %fd15, %fd14;
	selp.b64	%rd53, %rd47, %rd52, %p19;
	selp.f64	%fd16, %fd15, %fd14, %p19;
	ld.shared.f64 	%fd17, [%rd45+32];
	setp.gt.f64	%p20, %fd17, %fd16;
	selp.b64	%rd54, %rd46, %rd53, %p20;
	selp.f64	%fd18, %fd17, %fd16, %p20;
	ld.shared.f64 	%fd19, [%rd45+40];
	setp.gt.f64	%p21, %fd19, %fd18;
	selp.b64	%rd55, %rd3, %rd54, %p21;
	ld.shared.u32 	%r69, [%rd55];
	add.s32 	%r70, %r69, %r9;
	mul.wide.s32 	%rd56, %r70, 8;
	add.s64 	%rd57, %rd29, %rd56;
	ld.shared.f64 	%fd20, [%rd57];
	ld.shared.f64 	%fd21, [%rd8];
	st.shared.f64 	[%rd57], %fd21;
	st.shared.f64 	[%rd8], %fd20;

BB22_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r2, %r11;
	and.pred  	%p23, %p9, %p22;
	@!%p23 bra 	BB22_17;
	bra.uni 	BB22_16;

BB22_16:
	ld.shared.f64 	%fd22, [%rd8];
	ld.shared.f64 	%fd23, [%rd4];
	rcp.rn.f64 	%fd24, %fd23;
	mul.f64 	%fd25, %fd22, %fd24;
	st.shared.f64 	[%rd8], %fd25;

BB22_17:
	bar.sync 	0;
	add.s32 	%r95, %r11, 1;
	add.s32 	%r96, %r95, %r34;
	setp.ge.s32	%p24, %r96, %r28;
	@%p24 bra 	BB22_22;

	mul.lo.s32 	%r20, %r11, %r1;

BB22_19:
	setp.le.s32	%p25, %r2, %r11;
	@%p25 bra 	BB22_21;

	add.s32 	%r74, %r96, %r20;
	mul.wide.s32 	%rd58, %r74, 8;
	add.s64 	%rd60, %rd29, %rd58;
	ld.shared.f64 	%fd26, [%rd8];
	ld.shared.f64 	%fd27, [%rd60];
	mul.f64 	%fd28, %fd27, %fd26;
	add.s32 	%r75, %r96, %r9;
	mul.wide.s32 	%rd61, %r75, 8;
	add.s64 	%rd62, %rd29, %rd61;
	ld.shared.f64 	%fd29, [%rd62];
	sub.f64 	%fd30, %fd29, %fd28;
	st.shared.f64 	[%rd62], %fd30;

BB22_21:
	add.s32 	%r96, %r10, %r96;
	setp.lt.s32	%p26, %r96, %r28;
	@%p26 bra 	BB22_19;

BB22_22:
	setp.lt.s32	%p27, %r95, %r28;
	@%p27 bra 	BB22_9;

	add.s32 	%r97, %r28, -1;
	mul.lo.s32 	%r24, %r1, %r28;
	add.s32 	%r77, %r2, %r24;
	mul.wide.s32 	%rd63, %r77, 8;
	add.s64 	%rd9, %rd29, %rd63;

BB22_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r97;
	and.pred  	%p30, %p9, %p28;
	@!%p30 bra 	BB22_26;
	bra.uni 	BB22_25;

BB22_25:
	mad.lo.s32 	%r79, %r97, %r1, %r2;
	mul.wide.s32 	%rd65, %r79, 8;
	add.s64 	%rd67, %rd29, %rd65;
	add.s32 	%r80, %r97, %r24;
	mul.wide.s32 	%rd68, %r80, 8;
	add.s64 	%rd69, %rd29, %rd68;
	ld.shared.f64 	%fd31, [%rd69];
	ld.shared.f64 	%fd32, [%rd67];
	mul.f64 	%fd33, %fd32, %fd31;
	ld.shared.f64 	%fd34, [%rd9];
	sub.f64 	%fd35, %fd34, %fd33;
	st.shared.f64 	[%rd9], %fd35;

BB22_26:
	add.s32 	%r97, %r97, -1;
	setp.ne.s32	%p31, %r97, 0;
	@%p31 bra 	BB22_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r2, %r28;
	and.pred  	%p33, %p9, %p32;
	@!%p33 bra 	BB22_29;
	bra.uni 	BB22_28;

BB22_28:
	cvta.to.global.u64 	%rd70, %rd12;
	mul.lo.s32 	%r86, %r33, %r28;
	cvt.s64.s32	%rd71, %r86;
	cvt.s64.s32	%rd72, %r2;
	add.s64 	%rd73, %rd71, %rd72;
	shl.b64 	%rd74, %rd73, 3;
	add.s64 	%rd75, %rd70, %rd74;
	ld.shared.f64 	%fd36, [%rd9];
	st.global.f64 	[%rd75], %fd36;

BB22_29:
	ret;
}

.visible .entry _Z23gauss_jordan_solve_gpu1IdLi1ELi0ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z23gauss_jordan_solve_gpu1IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z23gauss_jordan_solve_gpu1IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z23gauss_jordan_solve_gpu1IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z23gauss_jordan_solve_gpu1IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z23gauss_jordan_solve_gpu1IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<23>;
	.reg .s32 	%r<52>;
	.reg .s64 	%rd<51>;
	.reg .f64 	%fd<25>;


	ld.param.u64 	%rd10, [_Z23gauss_jordan_solve_gpu1IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z23gauss_jordan_solve_gpu1IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r13, [_Z23gauss_jordan_solve_gpu1IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r14, [_Z23gauss_jordan_solve_gpu1IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r15, %nctaid.x;
	mov.u32 	%r16, %ctaid.y;
	mov.u32 	%r17, %ctaid.x;
	mad.lo.s32 	%r3, %r15, %r16, %r17;
	setp.ge.s32	%p5, %r3, %r14;
	@%p5 bra 	BB23_19;

	mad.lo.s32 	%r18, %r2, %r13, %r1;
	mul.wide.s32 	%rd12, %r18, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r13;
	@%p6 bra 	BB23_3;

	cvta.to.global.u64 	%rd14, %rd10;
	mul.wide.s32 	%rd15, %r18, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB23_3:
	setp.ne.s32	%p7, %r2, %r13;
	@%p7 bra 	BB23_5;

	setp.eq.s32	%p8, %r1, %r3;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB23_5:
	add.s32 	%r21, %r13, 1;
	mul.lo.s32 	%r22, %r21, %r13;
	cvt.s64.s32	%rd17, %r22;
	mul.wide.s32 	%rd18, %r22, 8;
	add.s64 	%rd20, %rd13, %rd18;
	add.s64 	%rd2, %rd20, 16;
	mul.lo.s32 	%r4, %r2, %r13;
	setp.lt.s32	%p9, %r1, 2;
	setp.eq.s32	%p10, %r2, 0;
	mov.u32 	%r51, 0;
	and.pred  	%p1, %p10, %p9;
	cvt.s64.s32	%rd21, %r1;
	mul.wide.s32 	%rd22, %r1, 4;
	add.s64 	%rd3, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd4, %rd13, %rd24;
	add.s64 	%rd5, %rd20, 20;

BB23_6:
	mov.u32 	%r46, %r51;
	mov.u32 	%r5, %r46;
	bar.sync 	0;
	@!%p1 bra 	BB23_10;
	bra.uni 	BB23_7;

BB23_7:
	mad.lo.s32 	%r24, %r21, %r5, %r1;
	mul.wide.s32 	%rd25, %r24, 8;
	add.s64 	%rd27, %rd13, %rd25;
	add.s64 	%rd50, %rd27, 8;
	mad.lo.s32 	%r25, %r5, %r13, %r5;
	mul.wide.s32 	%rd28, %r25, 8;
	add.s64 	%rd29, %rd13, %rd28;
	ld.shared.f64 	%fd7, [%rd29];
	abs.f64 	%fd24, %fd7;
	add.s32 	%r27, %r1, %r5;
	add.s32 	%r45, %r27, 1;
	setp.ge.s32	%p11, %r45, %r13;
	mov.u32 	%r49, %r5;
	mov.u32 	%r50, %r5;
	@%p11 bra 	BB23_9;

BB23_8:
	.pragma "nounroll";
	mov.u32 	%r8, %r50;
	ld.shared.f64 	%fd8, [%rd50];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p12, %fd24, %fd9;
	selp.f64	%fd24, %fd9, %fd24, %p12;
	selp.b32	%r9, %r45, %r8, %p12;
	add.s64 	%rd50, %rd50, 16;
	add.s32 	%r45, %r45, 2;
	setp.lt.s32	%p13, %r45, %r13;
	mov.u32 	%r49, %r9;
	mov.u32 	%r50, %r9;
	@%p13 bra 	BB23_8;

BB23_9:
	st.shared.u32 	[%rd3+16], %r49;
	st.shared.f64 	[%rd4], %fd24;

BB23_10:
	bar.sync 	0;
	setp.ge.s32	%p14, %r2, %r5;
	setp.eq.s32	%p15, %r1, %r5;
	and.pred  	%p16, %p15, %p14;
	@!%p16 bra 	BB23_12;
	bra.uni 	BB23_11;

BB23_11:
	mul.wide.s32 	%rd30, %r22, 8;
	add.s64 	%rd32, %rd13, %rd30;
	ld.shared.f64 	%fd10, [%rd32];
	ld.shared.f64 	%fd11, [%rd32+8];
	setp.gt.f64	%p17, %fd11, %fd10;
	selp.b64	%rd33, %rd5, %rd2, %p17;
	ld.shared.u32 	%r31, [%rd33];
	add.s32 	%r32, %r31, %r4;
	mul.wide.s32 	%rd34, %r32, 8;
	add.s64 	%rd35, %rd13, %rd34;
	ld.shared.f64 	%fd12, [%rd35];
	ld.shared.f64 	%fd13, [%rd1];
	st.shared.f64 	[%rd35], %fd13;
	st.shared.f64 	[%rd1], %fd12;

BB23_12:
	bar.sync 	0;
	setp.gt.s32	%p18, %r2, %r5;
	and.pred  	%p19, %p15, %p18;
	mad.lo.s32 	%r34, %r5, %r13, %r1;
	mul.wide.s32 	%rd36, %r34, 8;
	add.s64 	%rd9, %rd13, %rd36;
	@!%p19 bra 	BB23_14;
	bra.uni 	BB23_13;

BB23_13:
	ld.shared.f64 	%fd14, [%rd1];
	ld.shared.f64 	%fd15, [%rd9];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd1], %fd17;

BB23_14:
	bar.sync 	0;
	setp.ne.s32	%p20, %r1, %r5;
	and.pred  	%p21, %p20, %p18;
	@!%p21 bra 	BB23_16;
	bra.uni 	BB23_15;

BB23_15:
	ld.shared.f64 	%fd18, [%rd9];
	add.s32 	%r36, %r5, %r4;
	mul.wide.s32 	%rd38, %r36, 8;
	add.s64 	%rd40, %rd13, %rd38;
	ld.shared.f64 	%fd19, [%rd40];
	mul.f64 	%fd20, %fd18, %fd19;
	ld.shared.f64 	%fd21, [%rd1];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd1], %fd22;

BB23_16:
	add.s32 	%r51, %r5, 1;
	setp.lt.s32	%p22, %r51, %r13;
	@%p22 bra 	BB23_6;

	setp.eq.s32	%p4, %r2, %r13;
	bar.sync 	0;
	@!%p4 bra 	BB23_19;
	bra.uni 	BB23_18;

BB23_18:
	cvta.to.global.u64 	%rd41, %rd11;
	mad.lo.s32 	%r39, %r13, %r13, %r1;
	mul.wide.s32 	%rd42, %r39, 8;
	add.s64 	%rd44, %rd13, %rd42;
	mul.lo.s32 	%r44, %r3, %r13;
	cvt.s64.s32	%rd45, %r44;
	add.s64 	%rd47, %rd45, %rd21;
	shl.b64 	%rd48, %rd47, 3;
	add.s64 	%rd49, %rd41, %rd48;
	ld.shared.f64 	%fd23, [%rd44];
	st.global.f64 	[%rd49], %fd23;

BB23_19:
	ret;
}

.visible .entry _Z23gauss_jordan_solve_gpu2IdLi1ELi0ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z23gauss_jordan_solve_gpu2IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z23gauss_jordan_solve_gpu2IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z23gauss_jordan_solve_gpu2IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z23gauss_jordan_solve_gpu2IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z23gauss_jordan_solve_gpu2IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<29>;
	.reg .s32 	%r<69>;
	.reg .s64 	%rd<57>;
	.reg .f64 	%fd<25>;


	ld.param.u64 	%rd12, [_Z23gauss_jordan_solve_gpu2IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd13, [_Z23gauss_jordan_solve_gpu2IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r23, [_Z23gauss_jordan_solve_gpu2IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r24, [_Z23gauss_jordan_solve_gpu2IdLi1ELi0ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r25, %r23, 1;
	mul.lo.s32 	%r26, %r25, %r23;
	cvt.s64.s32	%rd1, %r26;
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r27, %nctaid.x;
	mov.u32 	%r28, %ctaid.y;
	mov.u32 	%r29, %ctaid.x;
	mad.lo.s32 	%r2, %r27, %r28, %r29;
	setp.ge.s32	%p5, %r2, %r24;
	@%p5 bra 	BB24_25;

	mov.u32 	%r30, %tid.x;
	mul.lo.s32 	%r3, %r1, %r23;
	setp.ge.s32	%p6, %r30, %r23;
	@%p6 bra 	BB24_8;

	cvta.to.global.u64 	%rd2, %rd12;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r60, %tid.x;

BB24_3:
	add.s32 	%r31, %r60, %r3;
	mul.wide.s32 	%rd14, %r31, 8;
	mov.u64 	%rd15, shmem;
	add.s64 	%rd3, %rd15, %rd14;
	setp.ge.s32	%p7, %r1, %r23;
	@%p7 bra 	BB24_5;

	mul.wide.s32 	%rd16, %r31, 8;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.f64 	%fd5, [%rd17];
	st.shared.f64 	[%rd3], %fd5;

BB24_5:
	setp.ne.s32	%p8, %r1, %r23;
	@%p8 bra 	BB24_7;

	setp.eq.s32	%p9, %r60, %r2;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p9;
	st.shared.f64 	[%rd3], %fd6;

BB24_7:
	add.s32 	%r60, %r4, %r60;
	setp.lt.s32	%p10, %r60, %r23;
	@%p10 bra 	BB24_3;

BB24_8:
	shl.b64 	%rd18, %rd1, 3;
	mov.u32 	%r9, %ntid.x;
	cvt.s64.s32	%rd19, %r30;
	mul.wide.s32 	%rd21, %r26, 8;
	mov.u64 	%rd22, shmem;
	add.s64 	%rd23, %rd22, %rd21;
	mul.wide.s32 	%rd24, %r30, 4;
	add.s64 	%rd4, %rd23, %rd24;
	add.s64 	%rd25, %rd19, %rd1;
	shl.b64 	%rd26, %rd25, 3;
	add.s64 	%rd5, %rd22, %rd26;
	add.s64 	%rd27, %rd18, %rd22;
	add.s64 	%rd6, %rd27, 20;
	mov.u32 	%r67, 0;

BB24_9:
	mov.u32 	%r62, %r67;
	mov.u32 	%r10, %r62;
	bar.sync 	0;
	mad.lo.s32 	%r37, %r10, %r23, %r10;
	mul.wide.s32 	%rd28, %r37, 8;
	add.s64 	%rd7, %rd22, %rd28;
	setp.eq.s32	%p11, %r1, 0;
	setp.lt.s32	%p12, %r30, 2;
	and.pred  	%p13, %p11, %p12;
	@!%p13 bra 	BB24_13;
	bra.uni 	BB24_10;

BB24_10:
	mad.lo.s32 	%r40, %r25, %r10, %r30;
	mul.wide.s32 	%rd30, %r40, 8;
	add.s64 	%rd32, %rd22, %rd30;
	add.s64 	%rd56, %rd32, 8;
	ld.shared.f64 	%fd7, [%rd7];
	abs.f64 	%fd24, %fd7;
	add.s32 	%r42, %r30, %r10;
	add.s32 	%r61, %r42, 1;
	setp.ge.s32	%p14, %r61, %r23;
	mov.u32 	%r65, %r10;
	mov.u32 	%r66, %r10;
	@%p14 bra 	BB24_12;

BB24_11:
	.pragma "nounroll";
	mov.u32 	%r14, %r66;
	ld.shared.f64 	%fd8, [%rd56];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p15, %fd24, %fd9;
	selp.f64	%fd24, %fd9, %fd24, %p15;
	selp.b32	%r15, %r61, %r14, %p15;
	add.s64 	%rd56, %rd56, 16;
	add.s32 	%r61, %r61, 2;
	setp.lt.s32	%p16, %r61, %r23;
	mov.u32 	%r65, %r15;
	mov.u32 	%r66, %r15;
	@%p16 bra 	BB24_11;

BB24_12:
	st.shared.u32 	[%rd4+16], %r65;
	st.shared.f64 	[%rd5], %fd24;

BB24_13:
	setp.eq.s32	%p1, %r30, 0;
	bar.sync 	0;
	setp.ge.s32	%p17, %r1, %r10;
	and.pred  	%p18, %p1, %p17;
	add.s32 	%r44, %r10, %r3;
	mul.wide.s32 	%rd33, %r44, 8;
	add.s64 	%rd11, %rd22, %rd33;
	@!%p18 bra 	BB24_15;
	bra.uni 	BB24_14;

BB24_14:
	mul.wide.s32 	%rd35, %r26, 8;
	add.s64 	%rd37, %rd22, %rd35;
	add.s64 	%rd38, %rd37, 16;
	ld.shared.f64 	%fd10, [%rd37];
	ld.shared.f64 	%fd11, [%rd37+8];
	setp.gt.f64	%p19, %fd11, %fd10;
	selp.b64	%rd39, %rd6, %rd38, %p19;
	ld.shared.u32 	%r47, [%rd39];
	add.s32 	%r48, %r47, %r3;
	mul.wide.s32 	%rd40, %r48, 8;
	add.s64 	%rd41, %rd22, %rd40;
	ld.shared.f64 	%fd12, [%rd41];
	ld.shared.f64 	%fd13, [%rd11];
	st.shared.f64 	[%rd41], %fd13;
	st.shared.f64 	[%rd11], %fd12;

BB24_15:
	bar.sync 	0;
	setp.gt.s32	%p20, %r1, %r10;
	and.pred  	%p21, %p1, %p20;
	@!%p21 bra 	BB24_17;
	bra.uni 	BB24_16;

BB24_16:
	ld.shared.f64 	%fd14, [%rd11];
	ld.shared.f64 	%fd15, [%rd7];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd11], %fd17;

BB24_17:
	setp.lt.s32	%p3, %r30, %r23;
	bar.sync 	0;
	@!%p3 bra 	BB24_22;
	bra.uni 	BB24_18;

BB24_18:
	mul.lo.s32 	%r18, %r10, %r23;
	mov.u32 	%r68, %r30;

BB24_19:
	mov.u32 	%r20, %r68;
	setp.ne.s32	%p22, %r20, %r10;
	and.pred  	%p24, %p22, %p20;
	@!%p24 bra 	BB24_21;
	bra.uni 	BB24_20;

BB24_20:
	add.s32 	%r51, %r20, %r18;
	mul.wide.s32 	%rd42, %r51, 8;
	add.s64 	%rd44, %rd22, %rd42;
	ld.shared.f64 	%fd18, [%rd11];
	ld.shared.f64 	%fd19, [%rd44];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r52, %r20, %r3;
	mul.wide.s32 	%rd45, %r52, 8;
	add.s64 	%rd46, %rd22, %rd45;
	ld.shared.f64 	%fd21, [%rd46];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd46], %fd22;

BB24_21:
	add.s32 	%r21, %r9, %r20;
	setp.lt.s32	%p25, %r21, %r23;
	mov.u32 	%r68, %r21;
	@%p25 bra 	BB24_19;

BB24_22:
	add.s32 	%r67, %r10, 1;
	setp.lt.s32	%p26, %r67, %r23;
	@%p26 bra 	BB24_9;

	bar.sync 	0;
	setp.lt.s32	%p27, %r1, %r23;
	and.pred  	%p28, %p1, %p27;
	@!%p28 bra 	BB24_25;
	bra.uni 	BB24_24;

BB24_24:
	cvta.to.global.u64 	%rd47, %rd13;
	mad.lo.s32 	%r54, %r23, %r23, %r1;
	mul.wide.s32 	%rd48, %r54, 8;
	add.s64 	%rd50, %rd22, %rd48;
	mul.lo.s32 	%r59, %r2, %r23;
	cvt.s64.s32	%rd51, %r59;
	cvt.s64.s32	%rd52, %r1;
	add.s64 	%rd53, %rd51, %rd52;
	shl.b64 	%rd54, %rd53, 3;
	add.s64 	%rd55, %rd47, %rd54;
	ld.shared.f64 	%fd23, [%rd50];
	st.global.f64 	[%rd55], %fd23;

BB24_25:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi2ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<83>;
	.reg .s64 	%rd<59>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2IdLi1ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r31, [_Z16gauss_solve_gpu2IdLi1ELi2ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r30, 2;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r32, %nctaid.x;
	mov.u32 	%r33, %ctaid.y;
	mov.u32 	%r34, %ctaid.x;
	mad.lo.s32 	%r3, %r32, %r33, %r34;
	setp.ge.s32	%p4, %r3, %r31;
	@%p4 bra 	BB25_29;

	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r30;
	@%p5 bra 	BB25_8;

	mul.lo.s32 	%r4, %r2, %r1;
	mul.lo.s32 	%r5, %r2, %r30;
	mov.u32 	%r7, %ntid.x;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r73, %r35;

BB25_3:
	mov.u32 	%r8, %r73;
	add.s32 	%r36, %r8, %r4;
	mul.wide.s32 	%rd12, %r36, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r30;
	@%p6 bra 	BB25_5;

	add.s32 	%r37, %r8, %r5;
	mul.wide.s32 	%rd15, %r37, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB25_5:
	setp.ne.s32	%p7, %r2, %r30;
	@%p7 bra 	BB25_7;

	setp.eq.s32	%p8, %r8, %r3;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB25_7:
	add.s32 	%r9, %r7, %r8;
	setp.lt.s32	%p9, %r9, %r30;
	mov.u32 	%r73, %r9;
	@%p9 bra 	BB25_3;

BB25_8:
	mul.lo.s32 	%r10, %r2, %r1;
	mov.u32 	%r11, %ntid.x;
	add.s32 	%r40, %r30, 1;
	mul.lo.s32 	%r41, %r1, %r40;
	cvt.s64.s32	%rd17, %r41;
	mul.wide.s32 	%rd18, %r41, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r80, 0;

BB25_9:
	mov.u32 	%r12, %r80;
	bar.sync 	0;
	mad.lo.s32 	%r43, %r12, %r1, %r12;
	mul.wide.s32 	%rd25, %r43, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r35, 0;
	setp.lt.s32	%p11, %r2, 2;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB25_13;
	bra.uni 	BB25_10;

BB25_10:
	add.s32 	%r45, %r30, 3;
	mad.lo.s32 	%r46, %r45, %r12, %r2;
	mul.wide.s32 	%rd27, %r46, 8;
	add.s64 	%rd29, %rd19, %rd27;
	add.s64 	%rd58, %rd29, 8;
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r48, %r2, %r12;
	add.s32 	%r74, %r48, 1;
	setp.ge.s32	%p13, %r74, %r30;
	mov.u32 	%r78, %r12;
	mov.u32 	%r79, %r12;
	@%p13 bra 	BB25_12;

BB25_11:
	mov.u32 	%r16, %r79;
	ld.shared.f64 	%fd8, [%rd58];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p14;
	selp.b32	%r17, %r74, %r16, %p14;
	add.s64 	%rd58, %rd58, 16;
	add.s32 	%r74, %r74, 2;
	setp.lt.s32	%p15, %r74, %r30;
	mov.u32 	%r78, %r17;
	mov.u32 	%r79, %r17;
	@%p15 bra 	BB25_11;

BB25_12:
	st.shared.u32 	[%rd2+16], %r78;
	st.shared.f64 	[%rd3], %fd29;

BB25_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r12;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r50, %r12, %r10;
	mul.wide.s32 	%rd30, %r50, 8;
	add.s64 	%rd8, %rd19, %rd30;
	@!%p17 bra 	BB25_15;
	bra.uni 	BB25_14;

BB25_14:
	mul.wide.s32 	%rd32, %r41, 8;
	add.s64 	%rd34, %rd19, %rd32;
	ld.shared.f64 	%fd10, [%rd34+8];
	ld.shared.f64 	%fd11, [%rd34];
	setp.gt.f64	%p18, %fd10, %fd11;
	ld.shared.u64 	%rd35, [%rd34+16];
	shr.u64 	%rd36, %rd35, 32;
	selp.b64	%rd37, %rd36, %rd35, %p18;
	cvt.u32.u64	%r54, %rd37;
	add.s32 	%r55, %r54, %r10;
	mul.wide.s32 	%rd38, %r55, 8;
	add.s64 	%rd39, %rd19, %rd38;
	ld.shared.f64 	%fd12, [%rd39];
	ld.shared.f64 	%fd13, [%rd8];
	st.shared.f64 	[%rd39], %fd13;
	st.shared.f64 	[%rd8], %fd12;

BB25_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r2, %r12;
	and.pred  	%p20, %p10, %p19;
	@!%p20 bra 	BB25_17;
	bra.uni 	BB25_16;

BB25_16:
	ld.shared.f64 	%fd14, [%rd8];
	ld.shared.f64 	%fd15, [%rd4];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd8], %fd17;

BB25_17:
	bar.sync 	0;
	add.s32 	%r80, %r12, 1;
	add.s32 	%r81, %r80, %r35;
	setp.ge.s32	%p21, %r81, %r30;
	@%p21 bra 	BB25_22;

	mul.lo.s32 	%r22, %r12, %r1;

BB25_19:
	setp.le.s32	%p22, %r2, %r12;
	@%p22 bra 	BB25_21;

	add.s32 	%r59, %r81, %r22;
	mul.wide.s32 	%rd40, %r59, 8;
	add.s64 	%rd42, %rd19, %rd40;
	ld.shared.f64 	%fd18, [%rd8];
	ld.shared.f64 	%fd19, [%rd42];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r60, %r81, %r10;
	mul.wide.s32 	%rd43, %r60, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd21, [%rd44];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd44], %fd22;

BB25_21:
	add.s32 	%r81, %r11, %r81;
	setp.lt.s32	%p23, %r81, %r30;
	@%p23 bra 	BB25_19;

BB25_22:
	setp.lt.s32	%p24, %r80, %r30;
	@%p24 bra 	BB25_9;

	add.s32 	%r82, %r30, -1;
	mul.lo.s32 	%r26, %r1, %r30;
	add.s32 	%r62, %r2, %r26;
	mul.wide.s32 	%rd45, %r62, 8;
	add.s64 	%rd9, %rd19, %rd45;

BB25_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r2, %r82;
	and.pred  	%p27, %p10, %p25;
	@!%p27 bra 	BB25_26;
	bra.uni 	BB25_25;

BB25_25:
	mad.lo.s32 	%r64, %r82, %r1, %r2;
	mul.wide.s32 	%rd47, %r64, 8;
	add.s64 	%rd49, %rd19, %rd47;
	add.s32 	%r65, %r82, %r26;
	mul.wide.s32 	%rd50, %r65, 8;
	add.s64 	%rd51, %rd19, %rd50;
	ld.shared.f64 	%fd23, [%rd51];
	ld.shared.f64 	%fd24, [%rd49];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd9];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd9], %fd27;

BB25_26:
	add.s32 	%r82, %r82, -1;
	setp.ne.s32	%p28, %r82, 0;
	@%p28 bra 	BB25_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r30;
	and.pred  	%p30, %p10, %p29;
	@!%p30 bra 	BB25_29;
	bra.uni 	BB25_28;

BB25_28:
	cvta.to.global.u64 	%rd52, %rd11;
	mul.lo.s32 	%r71, %r3, %r30;
	cvt.s64.s32	%rd53, %r71;
	add.s64 	%rd55, %rd53, %rd21;
	shl.b64 	%rd56, %rd55, 3;
	add.s64 	%rd57, %rd52, %rd56;
	ld.shared.f64 	%fd28, [%rd9];
	st.global.f64 	[%rd57], %fd28;

BB25_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi1ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<81>;
	.reg .s64 	%rd<59>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2IdLi1ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r31, [_Z16gauss_solve_gpu2IdLi1ELi1ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r30, 1;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r32, %nctaid.x;
	mov.u32 	%r33, %ctaid.y;
	mov.u32 	%r34, %ctaid.x;
	mad.lo.s32 	%r3, %r32, %r33, %r34;
	setp.ge.s32	%p4, %r3, %r31;
	@%p4 bra 	BB26_29;

	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r30;
	@%p5 bra 	BB26_8;

	mul.lo.s32 	%r4, %r2, %r1;
	mul.lo.s32 	%r5, %r2, %r30;
	mov.u32 	%r7, %ntid.x;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r71, %r35;

BB26_3:
	mov.u32 	%r8, %r71;
	add.s32 	%r36, %r8, %r4;
	mul.wide.s32 	%rd12, %r36, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r30;
	@%p6 bra 	BB26_5;

	add.s32 	%r37, %r8, %r5;
	mul.wide.s32 	%rd15, %r37, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB26_5:
	setp.ne.s32	%p7, %r2, %r30;
	@%p7 bra 	BB26_7;

	setp.eq.s32	%p8, %r8, %r3;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB26_7:
	add.s32 	%r9, %r7, %r8;
	setp.lt.s32	%p9, %r9, %r30;
	mov.u32 	%r71, %r9;
	@%p9 bra 	BB26_3;

BB26_8:
	mul.lo.s32 	%r10, %r2, %r1;
	mov.u32 	%r11, %ntid.x;
	mul.lo.s32 	%r40, %r1, %r1;
	cvt.s64.s32	%rd17, %r40;
	mul.wide.s32 	%rd18, %r40, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r78, 0;

BB26_9:
	mov.u32 	%r12, %r78;
	bar.sync 	0;
	mad.lo.s32 	%r42, %r12, %r1, %r12;
	mul.wide.s32 	%rd25, %r42, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r35, 0;
	setp.lt.s32	%p11, %r2, 2;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB26_13;
	bra.uni 	BB26_10;

BB26_10:
	add.s32 	%r44, %r30, 2;
	mad.lo.s32 	%r45, %r44, %r12, %r2;
	mul.wide.s32 	%rd27, %r45, 8;
	add.s64 	%rd29, %rd19, %rd27;
	add.s64 	%rd58, %rd29, 8;
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r47, %r2, %r12;
	add.s32 	%r72, %r47, 1;
	setp.ge.s32	%p13, %r72, %r30;
	mov.u32 	%r76, %r12;
	mov.u32 	%r77, %r12;
	@%p13 bra 	BB26_12;

BB26_11:
	mov.u32 	%r16, %r77;
	ld.shared.f64 	%fd8, [%rd58];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p14;
	selp.b32	%r17, %r72, %r16, %p14;
	add.s64 	%rd58, %rd58, 16;
	add.s32 	%r72, %r72, 2;
	setp.lt.s32	%p15, %r72, %r30;
	mov.u32 	%r76, %r17;
	mov.u32 	%r77, %r17;
	@%p15 bra 	BB26_11;

BB26_12:
	st.shared.u32 	[%rd2+16], %r76;
	st.shared.f64 	[%rd3], %fd29;

BB26_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r12;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r49, %r12, %r10;
	mul.wide.s32 	%rd30, %r49, 8;
	add.s64 	%rd8, %rd19, %rd30;
	@!%p17 bra 	BB26_15;
	bra.uni 	BB26_14;

BB26_14:
	mul.wide.s32 	%rd32, %r40, 8;
	add.s64 	%rd34, %rd19, %rd32;
	ld.shared.f64 	%fd10, [%rd34+8];
	ld.shared.f64 	%fd11, [%rd34];
	setp.gt.f64	%p18, %fd10, %fd11;
	ld.shared.u64 	%rd35, [%rd34+16];
	shr.u64 	%rd36, %rd35, 32;
	selp.b64	%rd37, %rd36, %rd35, %p18;
	cvt.u32.u64	%r52, %rd37;
	add.s32 	%r53, %r52, %r10;
	mul.wide.s32 	%rd38, %r53, 8;
	add.s64 	%rd39, %rd19, %rd38;
	ld.shared.f64 	%fd12, [%rd39];
	ld.shared.f64 	%fd13, [%rd8];
	st.shared.f64 	[%rd39], %fd13;
	st.shared.f64 	[%rd8], %fd12;

BB26_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r2, %r12;
	and.pred  	%p20, %p10, %p19;
	@!%p20 bra 	BB26_17;
	bra.uni 	BB26_16;

BB26_16:
	ld.shared.f64 	%fd14, [%rd8];
	ld.shared.f64 	%fd15, [%rd4];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd8], %fd17;

BB26_17:
	bar.sync 	0;
	add.s32 	%r78, %r12, 1;
	add.s32 	%r79, %r78, %r35;
	setp.ge.s32	%p21, %r79, %r30;
	@%p21 bra 	BB26_22;

	mul.lo.s32 	%r22, %r12, %r1;

BB26_19:
	setp.le.s32	%p22, %r2, %r12;
	@%p22 bra 	BB26_21;

	add.s32 	%r57, %r79, %r22;
	mul.wide.s32 	%rd40, %r57, 8;
	add.s64 	%rd42, %rd19, %rd40;
	ld.shared.f64 	%fd18, [%rd8];
	ld.shared.f64 	%fd19, [%rd42];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r58, %r79, %r10;
	mul.wide.s32 	%rd43, %r58, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd21, [%rd44];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd44], %fd22;

BB26_21:
	add.s32 	%r79, %r11, %r79;
	setp.lt.s32	%p23, %r79, %r30;
	@%p23 bra 	BB26_19;

BB26_22:
	setp.lt.s32	%p24, %r78, %r30;
	@%p24 bra 	BB26_9;

	add.s32 	%r80, %r30, -1;
	mul.lo.s32 	%r26, %r1, %r30;
	add.s32 	%r60, %r2, %r26;
	mul.wide.s32 	%rd45, %r60, 8;
	add.s64 	%rd9, %rd19, %rd45;

BB26_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r2, %r80;
	and.pred  	%p27, %p10, %p25;
	@!%p27 bra 	BB26_26;
	bra.uni 	BB26_25;

BB26_25:
	mad.lo.s32 	%r62, %r80, %r1, %r2;
	mul.wide.s32 	%rd47, %r62, 8;
	add.s64 	%rd49, %rd19, %rd47;
	add.s32 	%r63, %r80, %r26;
	mul.wide.s32 	%rd50, %r63, 8;
	add.s64 	%rd51, %rd19, %rd50;
	ld.shared.f64 	%fd23, [%rd51];
	ld.shared.f64 	%fd24, [%rd49];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd9];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd9], %fd27;

BB26_26:
	add.s32 	%r80, %r80, -1;
	setp.ne.s32	%p28, %r80, 0;
	@%p28 bra 	BB26_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r30;
	and.pred  	%p30, %p10, %p29;
	@!%p30 bra 	BB26_29;
	bra.uni 	BB26_28;

BB26_28:
	cvta.to.global.u64 	%rd52, %rd11;
	mul.lo.s32 	%r69, %r3, %r30;
	cvt.s64.s32	%rd53, %r69;
	add.s64 	%rd55, %rd53, %rd21;
	shl.b64 	%rd56, %rd55, 3;
	add.s64 	%rd57, %rd52, %rd56;
	ld.shared.f64 	%fd28, [%rd9];
	st.global.f64 	[%rd57], %fd28;

BB26_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi5ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<83>;
	.reg .s64 	%rd<59>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2IdLi1ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r31, [_Z16gauss_solve_gpu2IdLi1ELi5ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r30, 5;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r32, %nctaid.x;
	mov.u32 	%r33, %ctaid.y;
	mov.u32 	%r34, %ctaid.x;
	mad.lo.s32 	%r3, %r32, %r33, %r34;
	setp.ge.s32	%p4, %r3, %r31;
	@%p4 bra 	BB27_29;

	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r30;
	@%p5 bra 	BB27_8;

	mul.lo.s32 	%r4, %r2, %r1;
	mul.lo.s32 	%r5, %r2, %r30;
	mov.u32 	%r7, %ntid.x;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r73, %r35;

BB27_3:
	mov.u32 	%r8, %r73;
	add.s32 	%r36, %r8, %r4;
	mul.wide.s32 	%rd12, %r36, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r30;
	@%p6 bra 	BB27_5;

	add.s32 	%r37, %r8, %r5;
	mul.wide.s32 	%rd15, %r37, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB27_5:
	setp.ne.s32	%p7, %r2, %r30;
	@%p7 bra 	BB27_7;

	setp.eq.s32	%p8, %r8, %r3;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB27_7:
	add.s32 	%r9, %r7, %r8;
	setp.lt.s32	%p9, %r9, %r30;
	mov.u32 	%r73, %r9;
	@%p9 bra 	BB27_3;

BB27_8:
	mul.lo.s32 	%r10, %r2, %r1;
	mov.u32 	%r11, %ntid.x;
	add.s32 	%r40, %r30, 1;
	mul.lo.s32 	%r41, %r1, %r40;
	cvt.s64.s32	%rd17, %r41;
	mul.wide.s32 	%rd18, %r41, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r80, 0;

BB27_9:
	mov.u32 	%r12, %r80;
	bar.sync 	0;
	mad.lo.s32 	%r43, %r12, %r1, %r12;
	mul.wide.s32 	%rd25, %r43, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r35, 0;
	setp.lt.s32	%p11, %r2, 2;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB27_13;
	bra.uni 	BB27_10;

BB27_10:
	add.s32 	%r45, %r30, 6;
	mad.lo.s32 	%r46, %r45, %r12, %r2;
	mul.wide.s32 	%rd27, %r46, 8;
	add.s64 	%rd29, %rd19, %rd27;
	add.s64 	%rd58, %rd29, 8;
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r48, %r2, %r12;
	add.s32 	%r74, %r48, 1;
	setp.ge.s32	%p13, %r74, %r30;
	mov.u32 	%r78, %r12;
	mov.u32 	%r79, %r12;
	@%p13 bra 	BB27_12;

BB27_11:
	mov.u32 	%r16, %r79;
	ld.shared.f64 	%fd8, [%rd58];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p14;
	selp.b32	%r17, %r74, %r16, %p14;
	add.s64 	%rd58, %rd58, 16;
	add.s32 	%r74, %r74, 2;
	setp.lt.s32	%p15, %r74, %r30;
	mov.u32 	%r78, %r17;
	mov.u32 	%r79, %r17;
	@%p15 bra 	BB27_11;

BB27_12:
	st.shared.u32 	[%rd2+16], %r78;
	st.shared.f64 	[%rd3], %fd29;

BB27_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r12;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r50, %r12, %r10;
	mul.wide.s32 	%rd30, %r50, 8;
	add.s64 	%rd8, %rd19, %rd30;
	@!%p17 bra 	BB27_15;
	bra.uni 	BB27_14;

BB27_14:
	mul.wide.s32 	%rd32, %r41, 8;
	add.s64 	%rd34, %rd19, %rd32;
	ld.shared.f64 	%fd10, [%rd34+8];
	ld.shared.f64 	%fd11, [%rd34];
	setp.gt.f64	%p18, %fd10, %fd11;
	ld.shared.u64 	%rd35, [%rd34+16];
	shr.u64 	%rd36, %rd35, 32;
	selp.b64	%rd37, %rd36, %rd35, %p18;
	cvt.u32.u64	%r54, %rd37;
	add.s32 	%r55, %r54, %r10;
	mul.wide.s32 	%rd38, %r55, 8;
	add.s64 	%rd39, %rd19, %rd38;
	ld.shared.f64 	%fd12, [%rd39];
	ld.shared.f64 	%fd13, [%rd8];
	st.shared.f64 	[%rd39], %fd13;
	st.shared.f64 	[%rd8], %fd12;

BB27_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r2, %r12;
	and.pred  	%p20, %p10, %p19;
	@!%p20 bra 	BB27_17;
	bra.uni 	BB27_16;

BB27_16:
	ld.shared.f64 	%fd14, [%rd8];
	ld.shared.f64 	%fd15, [%rd4];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd8], %fd17;

BB27_17:
	bar.sync 	0;
	add.s32 	%r80, %r12, 1;
	add.s32 	%r81, %r80, %r35;
	setp.ge.s32	%p21, %r81, %r30;
	@%p21 bra 	BB27_22;

	mul.lo.s32 	%r22, %r12, %r1;

BB27_19:
	setp.le.s32	%p22, %r2, %r12;
	@%p22 bra 	BB27_21;

	add.s32 	%r59, %r81, %r22;
	mul.wide.s32 	%rd40, %r59, 8;
	add.s64 	%rd42, %rd19, %rd40;
	ld.shared.f64 	%fd18, [%rd8];
	ld.shared.f64 	%fd19, [%rd42];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r60, %r81, %r10;
	mul.wide.s32 	%rd43, %r60, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd21, [%rd44];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd44], %fd22;

BB27_21:
	add.s32 	%r81, %r11, %r81;
	setp.lt.s32	%p23, %r81, %r30;
	@%p23 bra 	BB27_19;

BB27_22:
	setp.lt.s32	%p24, %r80, %r30;
	@%p24 bra 	BB27_9;

	add.s32 	%r82, %r30, -1;
	mul.lo.s32 	%r26, %r1, %r30;
	add.s32 	%r62, %r2, %r26;
	mul.wide.s32 	%rd45, %r62, 8;
	add.s64 	%rd9, %rd19, %rd45;

BB27_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r2, %r82;
	and.pred  	%p27, %p10, %p25;
	@!%p27 bra 	BB27_26;
	bra.uni 	BB27_25;

BB27_25:
	mad.lo.s32 	%r64, %r82, %r1, %r2;
	mul.wide.s32 	%rd47, %r64, 8;
	add.s64 	%rd49, %rd19, %rd47;
	add.s32 	%r65, %r82, %r26;
	mul.wide.s32 	%rd50, %r65, 8;
	add.s64 	%rd51, %rd19, %rd50;
	ld.shared.f64 	%fd23, [%rd51];
	ld.shared.f64 	%fd24, [%rd49];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd9];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd9], %fd27;

BB27_26:
	add.s32 	%r82, %r82, -1;
	setp.ne.s32	%p28, %r82, 0;
	@%p28 bra 	BB27_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r30;
	and.pred  	%p30, %p10, %p29;
	@!%p30 bra 	BB27_29;
	bra.uni 	BB27_28;

BB27_28:
	cvta.to.global.u64 	%rd52, %rd11;
	mul.lo.s32 	%r71, %r3, %r30;
	cvt.s64.s32	%rd53, %r71;
	add.s64 	%rd55, %rd53, %rd21;
	shl.b64 	%rd56, %rd55, 3;
	add.s64 	%rd57, %rd52, %rd56;
	ld.shared.f64 	%fd28, [%rd9];
	st.global.f64 	[%rd57], %fd28;

BB27_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi4ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<83>;
	.reg .s64 	%rd<59>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2IdLi1ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r31, [_Z16gauss_solve_gpu2IdLi1ELi4ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r30, 4;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r32, %nctaid.x;
	mov.u32 	%r33, %ctaid.y;
	mov.u32 	%r34, %ctaid.x;
	mad.lo.s32 	%r3, %r32, %r33, %r34;
	setp.ge.s32	%p4, %r3, %r31;
	@%p4 bra 	BB28_29;

	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r30;
	@%p5 bra 	BB28_8;

	mul.lo.s32 	%r4, %r2, %r1;
	mul.lo.s32 	%r5, %r2, %r30;
	mov.u32 	%r7, %ntid.x;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r73, %r35;

BB28_3:
	mov.u32 	%r8, %r73;
	add.s32 	%r36, %r8, %r4;
	mul.wide.s32 	%rd12, %r36, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r30;
	@%p6 bra 	BB28_5;

	add.s32 	%r37, %r8, %r5;
	mul.wide.s32 	%rd15, %r37, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB28_5:
	setp.ne.s32	%p7, %r2, %r30;
	@%p7 bra 	BB28_7;

	setp.eq.s32	%p8, %r8, %r3;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB28_7:
	add.s32 	%r9, %r7, %r8;
	setp.lt.s32	%p9, %r9, %r30;
	mov.u32 	%r73, %r9;
	@%p9 bra 	BB28_3;

BB28_8:
	mul.lo.s32 	%r10, %r2, %r1;
	mov.u32 	%r11, %ntid.x;
	add.s32 	%r40, %r30, 1;
	mul.lo.s32 	%r41, %r1, %r40;
	cvt.s64.s32	%rd17, %r41;
	mul.wide.s32 	%rd18, %r41, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r80, 0;

BB28_9:
	mov.u32 	%r12, %r80;
	bar.sync 	0;
	mad.lo.s32 	%r43, %r12, %r1, %r12;
	mul.wide.s32 	%rd25, %r43, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r35, 0;
	setp.lt.s32	%p11, %r2, 2;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB28_13;
	bra.uni 	BB28_10;

BB28_10:
	add.s32 	%r45, %r30, 5;
	mad.lo.s32 	%r46, %r45, %r12, %r2;
	mul.wide.s32 	%rd27, %r46, 8;
	add.s64 	%rd29, %rd19, %rd27;
	add.s64 	%rd58, %rd29, 8;
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r48, %r2, %r12;
	add.s32 	%r74, %r48, 1;
	setp.ge.s32	%p13, %r74, %r30;
	mov.u32 	%r78, %r12;
	mov.u32 	%r79, %r12;
	@%p13 bra 	BB28_12;

BB28_11:
	mov.u32 	%r16, %r79;
	ld.shared.f64 	%fd8, [%rd58];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p14;
	selp.b32	%r17, %r74, %r16, %p14;
	add.s64 	%rd58, %rd58, 16;
	add.s32 	%r74, %r74, 2;
	setp.lt.s32	%p15, %r74, %r30;
	mov.u32 	%r78, %r17;
	mov.u32 	%r79, %r17;
	@%p15 bra 	BB28_11;

BB28_12:
	st.shared.u32 	[%rd2+16], %r78;
	st.shared.f64 	[%rd3], %fd29;

BB28_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r12;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r50, %r12, %r10;
	mul.wide.s32 	%rd30, %r50, 8;
	add.s64 	%rd8, %rd19, %rd30;
	@!%p17 bra 	BB28_15;
	bra.uni 	BB28_14;

BB28_14:
	mul.wide.s32 	%rd32, %r41, 8;
	add.s64 	%rd34, %rd19, %rd32;
	ld.shared.f64 	%fd10, [%rd34+8];
	ld.shared.f64 	%fd11, [%rd34];
	setp.gt.f64	%p18, %fd10, %fd11;
	ld.shared.u64 	%rd35, [%rd34+16];
	shr.u64 	%rd36, %rd35, 32;
	selp.b64	%rd37, %rd36, %rd35, %p18;
	cvt.u32.u64	%r54, %rd37;
	add.s32 	%r55, %r54, %r10;
	mul.wide.s32 	%rd38, %r55, 8;
	add.s64 	%rd39, %rd19, %rd38;
	ld.shared.f64 	%fd12, [%rd39];
	ld.shared.f64 	%fd13, [%rd8];
	st.shared.f64 	[%rd39], %fd13;
	st.shared.f64 	[%rd8], %fd12;

BB28_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r2, %r12;
	and.pred  	%p20, %p10, %p19;
	@!%p20 bra 	BB28_17;
	bra.uni 	BB28_16;

BB28_16:
	ld.shared.f64 	%fd14, [%rd8];
	ld.shared.f64 	%fd15, [%rd4];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd8], %fd17;

BB28_17:
	bar.sync 	0;
	add.s32 	%r80, %r12, 1;
	add.s32 	%r81, %r80, %r35;
	setp.ge.s32	%p21, %r81, %r30;
	@%p21 bra 	BB28_22;

	mul.lo.s32 	%r22, %r12, %r1;

BB28_19:
	setp.le.s32	%p22, %r2, %r12;
	@%p22 bra 	BB28_21;

	add.s32 	%r59, %r81, %r22;
	mul.wide.s32 	%rd40, %r59, 8;
	add.s64 	%rd42, %rd19, %rd40;
	ld.shared.f64 	%fd18, [%rd8];
	ld.shared.f64 	%fd19, [%rd42];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r60, %r81, %r10;
	mul.wide.s32 	%rd43, %r60, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd21, [%rd44];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd44], %fd22;

BB28_21:
	add.s32 	%r81, %r11, %r81;
	setp.lt.s32	%p23, %r81, %r30;
	@%p23 bra 	BB28_19;

BB28_22:
	setp.lt.s32	%p24, %r80, %r30;
	@%p24 bra 	BB28_9;

	add.s32 	%r82, %r30, -1;
	mul.lo.s32 	%r26, %r1, %r30;
	add.s32 	%r62, %r2, %r26;
	mul.wide.s32 	%rd45, %r62, 8;
	add.s64 	%rd9, %rd19, %rd45;

BB28_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r2, %r82;
	and.pred  	%p27, %p10, %p25;
	@!%p27 bra 	BB28_26;
	bra.uni 	BB28_25;

BB28_25:
	mad.lo.s32 	%r64, %r82, %r1, %r2;
	mul.wide.s32 	%rd47, %r64, 8;
	add.s64 	%rd49, %rd19, %rd47;
	add.s32 	%r65, %r82, %r26;
	mul.wide.s32 	%rd50, %r65, 8;
	add.s64 	%rd51, %rd19, %rd50;
	ld.shared.f64 	%fd23, [%rd51];
	ld.shared.f64 	%fd24, [%rd49];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd9];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd9], %fd27;

BB28_26:
	add.s32 	%r82, %r82, -1;
	setp.ne.s32	%p28, %r82, 0;
	@%p28 bra 	BB28_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r30;
	and.pred  	%p30, %p10, %p29;
	@!%p30 bra 	BB28_29;
	bra.uni 	BB28_28;

BB28_28:
	cvta.to.global.u64 	%rd52, %rd11;
	mul.lo.s32 	%r71, %r3, %r30;
	cvt.s64.s32	%rd53, %r71;
	add.s64 	%rd55, %rd53, %rd21;
	shl.b64 	%rd56, %rd55, 3;
	add.s64 	%rd57, %rd52, %rd56;
	ld.shared.f64 	%fd28, [%rd9];
	st.global.f64 	[%rd57], %fd28;

BB28_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi3ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<83>;
	.reg .s64 	%rd<59>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2IdLi1ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r31, [_Z16gauss_solve_gpu2IdLi1ELi3ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r30, 3;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r32, %nctaid.x;
	mov.u32 	%r33, %ctaid.y;
	mov.u32 	%r34, %ctaid.x;
	mad.lo.s32 	%r3, %r32, %r33, %r34;
	setp.ge.s32	%p4, %r3, %r31;
	@%p4 bra 	BB29_29;

	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r30;
	@%p5 bra 	BB29_8;

	mul.lo.s32 	%r4, %r2, %r1;
	mul.lo.s32 	%r5, %r2, %r30;
	mov.u32 	%r7, %ntid.x;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r73, %r35;

BB29_3:
	mov.u32 	%r8, %r73;
	add.s32 	%r36, %r8, %r4;
	mul.wide.s32 	%rd12, %r36, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r30;
	@%p6 bra 	BB29_5;

	add.s32 	%r37, %r8, %r5;
	mul.wide.s32 	%rd15, %r37, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB29_5:
	setp.ne.s32	%p7, %r2, %r30;
	@%p7 bra 	BB29_7;

	setp.eq.s32	%p8, %r8, %r3;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB29_7:
	add.s32 	%r9, %r7, %r8;
	setp.lt.s32	%p9, %r9, %r30;
	mov.u32 	%r73, %r9;
	@%p9 bra 	BB29_3;

BB29_8:
	mul.lo.s32 	%r10, %r2, %r1;
	mov.u32 	%r11, %ntid.x;
	add.s32 	%r40, %r30, 1;
	mul.lo.s32 	%r41, %r1, %r40;
	cvt.s64.s32	%rd17, %r41;
	mul.wide.s32 	%rd18, %r41, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r80, 0;

BB29_9:
	mov.u32 	%r12, %r80;
	bar.sync 	0;
	mad.lo.s32 	%r43, %r12, %r1, %r12;
	mul.wide.s32 	%rd25, %r43, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r35, 0;
	setp.lt.s32	%p11, %r2, 2;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB29_13;
	bra.uni 	BB29_10;

BB29_10:
	add.s32 	%r45, %r30, 4;
	mad.lo.s32 	%r46, %r45, %r12, %r2;
	mul.wide.s32 	%rd27, %r46, 8;
	add.s64 	%rd29, %rd19, %rd27;
	add.s64 	%rd58, %rd29, 8;
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r48, %r2, %r12;
	add.s32 	%r74, %r48, 1;
	setp.ge.s32	%p13, %r74, %r30;
	mov.u32 	%r78, %r12;
	mov.u32 	%r79, %r12;
	@%p13 bra 	BB29_12;

BB29_11:
	mov.u32 	%r16, %r79;
	ld.shared.f64 	%fd8, [%rd58];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p14;
	selp.b32	%r17, %r74, %r16, %p14;
	add.s64 	%rd58, %rd58, 16;
	add.s32 	%r74, %r74, 2;
	setp.lt.s32	%p15, %r74, %r30;
	mov.u32 	%r78, %r17;
	mov.u32 	%r79, %r17;
	@%p15 bra 	BB29_11;

BB29_12:
	st.shared.u32 	[%rd2+16], %r78;
	st.shared.f64 	[%rd3], %fd29;

BB29_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r12;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r50, %r12, %r10;
	mul.wide.s32 	%rd30, %r50, 8;
	add.s64 	%rd8, %rd19, %rd30;
	@!%p17 bra 	BB29_15;
	bra.uni 	BB29_14;

BB29_14:
	mul.wide.s32 	%rd32, %r41, 8;
	add.s64 	%rd34, %rd19, %rd32;
	ld.shared.f64 	%fd10, [%rd34+8];
	ld.shared.f64 	%fd11, [%rd34];
	setp.gt.f64	%p18, %fd10, %fd11;
	ld.shared.u64 	%rd35, [%rd34+16];
	shr.u64 	%rd36, %rd35, 32;
	selp.b64	%rd37, %rd36, %rd35, %p18;
	cvt.u32.u64	%r54, %rd37;
	add.s32 	%r55, %r54, %r10;
	mul.wide.s32 	%rd38, %r55, 8;
	add.s64 	%rd39, %rd19, %rd38;
	ld.shared.f64 	%fd12, [%rd39];
	ld.shared.f64 	%fd13, [%rd8];
	st.shared.f64 	[%rd39], %fd13;
	st.shared.f64 	[%rd8], %fd12;

BB29_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r2, %r12;
	and.pred  	%p20, %p10, %p19;
	@!%p20 bra 	BB29_17;
	bra.uni 	BB29_16;

BB29_16:
	ld.shared.f64 	%fd14, [%rd8];
	ld.shared.f64 	%fd15, [%rd4];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd8], %fd17;

BB29_17:
	bar.sync 	0;
	add.s32 	%r80, %r12, 1;
	add.s32 	%r81, %r80, %r35;
	setp.ge.s32	%p21, %r81, %r30;
	@%p21 bra 	BB29_22;

	mul.lo.s32 	%r22, %r12, %r1;

BB29_19:
	setp.le.s32	%p22, %r2, %r12;
	@%p22 bra 	BB29_21;

	add.s32 	%r59, %r81, %r22;
	mul.wide.s32 	%rd40, %r59, 8;
	add.s64 	%rd42, %rd19, %rd40;
	ld.shared.f64 	%fd18, [%rd8];
	ld.shared.f64 	%fd19, [%rd42];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r60, %r81, %r10;
	mul.wide.s32 	%rd43, %r60, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd21, [%rd44];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd44], %fd22;

BB29_21:
	add.s32 	%r81, %r11, %r81;
	setp.lt.s32	%p23, %r81, %r30;
	@%p23 bra 	BB29_19;

BB29_22:
	setp.lt.s32	%p24, %r80, %r30;
	@%p24 bra 	BB29_9;

	add.s32 	%r82, %r30, -1;
	mul.lo.s32 	%r26, %r1, %r30;
	add.s32 	%r62, %r2, %r26;
	mul.wide.s32 	%rd45, %r62, 8;
	add.s64 	%rd9, %rd19, %rd45;

BB29_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r2, %r82;
	and.pred  	%p27, %p10, %p25;
	@!%p27 bra 	BB29_26;
	bra.uni 	BB29_25;

BB29_25:
	mad.lo.s32 	%r64, %r82, %r1, %r2;
	mul.wide.s32 	%rd47, %r64, 8;
	add.s64 	%rd49, %rd19, %rd47;
	add.s32 	%r65, %r82, %r26;
	mul.wide.s32 	%rd50, %r65, 8;
	add.s64 	%rd51, %rd19, %rd50;
	ld.shared.f64 	%fd23, [%rd51];
	ld.shared.f64 	%fd24, [%rd49];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd9];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd9], %fd27;

BB29_26:
	add.s32 	%r82, %r82, -1;
	setp.ne.s32	%p28, %r82, 0;
	@%p28 bra 	BB29_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r30;
	and.pred  	%p30, %p10, %p29;
	@!%p30 bra 	BB29_29;
	bra.uni 	BB29_28;

BB29_28:
	cvta.to.global.u64 	%rd52, %rd11;
	mul.lo.s32 	%r71, %r3, %r30;
	cvt.s64.s32	%rd53, %r71;
	add.s64 	%rd55, %rd53, %rd21;
	shl.b64 	%rd56, %rd55, 3;
	add.s64 	%rd57, %rd52, %rd56;
	ld.shared.f64 	%fd28, [%rd9];
	st.global.f64 	[%rd57], %fd28;

BB29_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi0ELi2ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<75>;
	.reg .s64 	%rd<59>;
	.reg .f64 	%fd<30>;


	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2IdLi1ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2IdLi1ELi0ELi2ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r2, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r2, %r29;
	@%p4 bra 	BB30_29;

	mov.u32 	%r33, %tid.x;
	mul.lo.s32 	%r3, %r1, %r28;
	setp.ge.s32	%p5, %r33, %r28;
	@%p5 bra 	BB30_8;

	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r65, %r33;

BB30_3:
	mov.u32 	%r6, %r65;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd13, %r34, 8;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd2, %rd14, %rd13;
	setp.ge.s32	%p6, %r1, %r28;
	@%p6 bra 	BB30_5;

	mul.wide.s32 	%rd15, %r34, 8;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd2], %fd5;

BB30_5:
	setp.ne.s32	%p7, %r1, %r28;
	@%p7 bra 	BB30_7;

	setp.eq.s32	%p8, %r6, %r2;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd2], %fd6;

BB30_7:
	add.s32 	%r7, %r4, %r6;
	setp.lt.s32	%p9, %r7, %r28;
	mov.u32 	%r65, %r7;
	@%p9 bra 	BB30_3;

BB30_8:
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r37, %r28, 1;
	mul.lo.s32 	%r38, %r37, %r28;
	cvt.s64.s32	%rd17, %r38;
	mul.wide.s32 	%rd18, %r38, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r1;
	mul.wide.s32 	%rd22, %r1, 4;
	add.s64 	%rd3, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd4, %rd19, %rd24;
	mov.u32 	%r72, 0;

BB30_9:
	mov.u32 	%r10, %r72;
	bar.sync 	0;
	mad.lo.s32 	%r39, %r10, %r28, %r10;
	mul.wide.s32 	%rd25, %r39, 8;
	add.s64 	%rd5, %rd19, %rd25;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r1, 2;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB30_13;
	bra.uni 	BB30_10;

BB30_10:
	mad.lo.s32 	%r42, %r37, %r10, %r1;
	mul.wide.s32 	%rd27, %r42, 8;
	add.s64 	%rd29, %rd19, %rd27;
	add.s64 	%rd58, %rd29, 8;
	ld.shared.f64 	%fd7, [%rd5];
	abs.f64 	%fd29, %fd7;
	add.s32 	%r44, %r1, %r10;
	add.s32 	%r66, %r44, 1;
	setp.ge.s32	%p13, %r66, %r28;
	mov.u32 	%r70, %r10;
	mov.u32 	%r71, %r10;
	@%p13 bra 	BB30_12;

BB30_11:
	mov.u32 	%r14, %r71;
	ld.shared.f64 	%fd8, [%rd58];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd29, %fd9;
	selp.f64	%fd29, %fd9, %fd29, %p14;
	selp.b32	%r15, %r66, %r14, %p14;
	add.s64 	%rd58, %rd58, 16;
	add.s32 	%r66, %r66, 2;
	setp.lt.s32	%p15, %r66, %r28;
	mov.u32 	%r70, %r15;
	mov.u32 	%r71, %r15;
	@%p15 bra 	BB30_11;

BB30_12:
	st.shared.u32 	[%rd3+16], %r70;
	st.shared.f64 	[%rd4], %fd29;

BB30_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r1, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r46, %r10, %r3;
	mul.wide.s32 	%rd30, %r46, 8;
	add.s64 	%rd9, %rd19, %rd30;
	@!%p17 bra 	BB30_15;
	bra.uni 	BB30_14;

BB30_14:
	mul.wide.s32 	%rd32, %r38, 8;
	add.s64 	%rd34, %rd19, %rd32;
	ld.shared.f64 	%fd10, [%rd34+8];
	ld.shared.f64 	%fd11, [%rd34];
	setp.gt.f64	%p18, %fd10, %fd11;
	ld.shared.u64 	%rd35, [%rd34+16];
	shr.u64 	%rd36, %rd35, 32;
	selp.b64	%rd37, %rd36, %rd35, %p18;
	cvt.u32.u64	%r49, %rd37;
	add.s32 	%r50, %r49, %r3;
	mul.wide.s32 	%rd38, %r50, 8;
	add.s64 	%rd39, %rd19, %rd38;
	ld.shared.f64 	%fd12, [%rd39];
	ld.shared.f64 	%fd13, [%rd9];
	st.shared.f64 	[%rd39], %fd13;
	st.shared.f64 	[%rd9], %fd12;

BB30_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r1, %r10;
	and.pred  	%p20, %p10, %p19;
	@!%p20 bra 	BB30_17;
	bra.uni 	BB30_16;

BB30_16:
	ld.shared.f64 	%fd14, [%rd9];
	ld.shared.f64 	%fd15, [%rd5];
	rcp.rn.f64 	%fd16, %fd15;
	mul.f64 	%fd17, %fd14, %fd16;
	st.shared.f64 	[%rd9], %fd17;

BB30_17:
	bar.sync 	0;
	add.s32 	%r72, %r10, 1;
	add.s32 	%r73, %r72, %r33;
	setp.ge.s32	%p21, %r73, %r28;
	@%p21 bra 	BB30_22;

	mul.lo.s32 	%r20, %r10, %r28;

BB30_19:
	setp.le.s32	%p22, %r1, %r10;
	@%p22 bra 	BB30_21;

	add.s32 	%r53, %r73, %r20;
	mul.wide.s32 	%rd40, %r53, 8;
	add.s64 	%rd42, %rd19, %rd40;
	ld.shared.f64 	%fd18, [%rd9];
	ld.shared.f64 	%fd19, [%rd42];
	mul.f64 	%fd20, %fd19, %fd18;
	add.s32 	%r54, %r73, %r3;
	mul.wide.s32 	%rd43, %r54, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd21, [%rd44];
	sub.f64 	%fd22, %fd21, %fd20;
	st.shared.f64 	[%rd44], %fd22;

BB30_21:
	add.s32 	%r73, %r9, %r73;
	setp.lt.s32	%p23, %r73, %r28;
	@%p23 bra 	BB30_19;

BB30_22:
	setp.lt.s32	%p24, %r72, %r28;
	@%p24 bra 	BB30_9;

	add.s32 	%r74, %r28, -1;
	mul.lo.s32 	%r24, %r28, %r28;
	add.s32 	%r55, %r1, %r24;
	mul.wide.s32 	%rd45, %r55, 8;
	add.s64 	%rd10, %rd19, %rd45;

BB30_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r1, %r74;
	and.pred  	%p27, %p10, %p25;
	@!%p27 bra 	BB30_26;
	bra.uni 	BB30_25;

BB30_25:
	mad.lo.s32 	%r56, %r74, %r28, %r1;
	mul.wide.s32 	%rd47, %r56, 8;
	add.s64 	%rd49, %rd19, %rd47;
	add.s32 	%r57, %r74, %r24;
	mul.wide.s32 	%rd50, %r57, 8;
	add.s64 	%rd51, %rd19, %rd50;
	ld.shared.f64 	%fd23, [%rd51];
	ld.shared.f64 	%fd24, [%rd49];
	mul.f64 	%fd25, %fd24, %fd23;
	ld.shared.f64 	%fd26, [%rd10];
	sub.f64 	%fd27, %fd26, %fd25;
	st.shared.f64 	[%rd10], %fd27;

BB30_26:
	add.s32 	%r74, %r74, -1;
	setp.ne.s32	%p28, %r74, 0;
	@%p28 bra 	BB30_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r1, %r28;
	and.pred  	%p30, %p10, %p29;
	@!%p30 bra 	BB30_29;
	bra.uni 	BB30_28;

BB30_28:
	cvta.to.global.u64 	%rd52, %rd12;
	mul.lo.s32 	%r63, %r2, %r28;
	cvt.s64.s32	%rd53, %r63;
	add.s64 	%rd55, %rd53, %rd21;
	shl.b64 	%rd56, %rd55, 3;
	add.s64 	%rd57, %rd52, %rd56;
	ld.shared.f64 	%fd28, [%rd10];
	st.global.f64 	[%rd57], %fd28;

BB30_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi0ELi3ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<32>;
	.reg .s32 	%r<75>;
	.reg .s64 	%rd<61>;
	.reg .f64 	%fd<32>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2IdLi1ELi0ELi3ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r2, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r2, %r29;
	@%p4 bra 	BB31_29;

	mov.u32 	%r33, %tid.x;
	mul.lo.s32 	%r3, %r1, %r28;
	setp.ge.s32	%p5, %r33, %r28;
	@%p5 bra 	BB31_8;

	mov.u32 	%r5, %ntid.x;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r65, %r33;

BB31_3:
	mov.u32 	%r6, %r65;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r1, %r28;
	@%p6 bra 	BB31_5;

	mul.wide.s32 	%rd15, %r34, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB31_5:
	setp.ne.s32	%p7, %r1, %r28;
	@%p7 bra 	BB31_7;

	setp.eq.s32	%p8, %r6, %r2;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB31_7:
	add.s32 	%r7, %r5, %r6;
	setp.lt.s32	%p9, %r7, %r28;
	mov.u32 	%r65, %r7;
	@%p9 bra 	BB31_3;

BB31_8:
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r37, %r28, 1;
	mul.lo.s32 	%r38, %r37, %r28;
	cvt.s64.s32	%rd17, %r38;
	mul.wide.s32 	%rd18, %r38, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r1;
	mul.wide.s32 	%rd22, %r1, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r72, 0;

BB31_9:
	mov.u32 	%r10, %r72;
	bar.sync 	0;
	mad.lo.s32 	%r39, %r10, %r28, %r10;
	mul.wide.s32 	%rd25, %r39, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r1, 3;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB31_13;
	bra.uni 	BB31_10;

BB31_10:
	mad.lo.s32 	%r42, %r37, %r10, %r1;
	mul.wide.s32 	%rd27, %r42, 8;
	add.s64 	%rd29, %rd19, %rd27;
	add.s64 	%rd60, %rd29, 8;
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd31, %fd7;
	add.s32 	%r44, %r1, %r10;
	add.s32 	%r66, %r44, 1;
	setp.ge.s32	%p13, %r66, %r28;
	mov.u32 	%r70, %r10;
	mov.u32 	%r71, %r10;
	@%p13 bra 	BB31_12;

BB31_11:
	mov.u32 	%r14, %r71;
	ld.shared.f64 	%fd8, [%rd60];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd31, %fd9;
	selp.f64	%fd31, %fd9, %fd31, %p14;
	selp.b32	%r15, %r66, %r14, %p14;
	add.s64 	%rd60, %rd60, 24;
	add.s32 	%r66, %r66, 3;
	setp.lt.s32	%p15, %r66, %r28;
	mov.u32 	%r70, %r15;
	mov.u32 	%r71, %r15;
	@%p15 bra 	BB31_11;

BB31_12:
	st.shared.u32 	[%rd2+24], %r70;
	st.shared.f64 	[%rd3], %fd31;

BB31_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r1, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r46, %r10, %r3;
	mul.wide.s32 	%rd30, %r46, 8;
	add.s64 	%rd8, %rd19, %rd30;
	@!%p17 bra 	BB31_15;
	bra.uni 	BB31_14;

BB31_14:
	mul.wide.s32 	%rd32, %r38, 8;
	add.s64 	%rd34, %rd19, %rd32;
	add.s64 	%rd35, %rd34, 32;
	add.s64 	%rd36, %rd34, 28;
	add.s64 	%rd37, %rd34, 24;
	ld.shared.f64 	%fd10, [%rd34+8];
	ld.shared.f64 	%fd11, [%rd34];
	setp.gt.f64	%p18, %fd10, %fd11;
	selp.b64	%rd38, %rd36, %rd37, %p18;
	selp.f64	%fd12, %fd10, %fd11, %p18;
	ld.shared.f64 	%fd13, [%rd34+16];
	setp.gt.f64	%p19, %fd13, %fd12;
	selp.b64	%rd39, %rd35, %rd38, %p19;
	ld.shared.u32 	%r49, [%rd39];
	add.s32 	%r50, %r49, %r3;
	mul.wide.s32 	%rd40, %r50, 8;
	add.s64 	%rd41, %rd19, %rd40;
	ld.shared.f64 	%fd14, [%rd41];
	ld.shared.f64 	%fd15, [%rd8];
	st.shared.f64 	[%rd41], %fd15;
	st.shared.f64 	[%rd8], %fd14;

BB31_15:
	bar.sync 	0;
	setp.gt.s32	%p20, %r1, %r10;
	and.pred  	%p21, %p10, %p20;
	@!%p21 bra 	BB31_17;
	bra.uni 	BB31_16;

BB31_16:
	ld.shared.f64 	%fd16, [%rd8];
	ld.shared.f64 	%fd17, [%rd4];
	rcp.rn.f64 	%fd18, %fd17;
	mul.f64 	%fd19, %fd16, %fd18;
	st.shared.f64 	[%rd8], %fd19;

BB31_17:
	bar.sync 	0;
	add.s32 	%r72, %r10, 1;
	add.s32 	%r73, %r72, %r33;
	setp.ge.s32	%p22, %r73, %r28;
	@%p22 bra 	BB31_22;

	mul.lo.s32 	%r20, %r10, %r28;

BB31_19:
	setp.le.s32	%p23, %r1, %r10;
	@%p23 bra 	BB31_21;

	add.s32 	%r53, %r73, %r20;
	mul.wide.s32 	%rd42, %r53, 8;
	add.s64 	%rd44, %rd19, %rd42;
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd44];
	mul.f64 	%fd22, %fd21, %fd20;
	add.s32 	%r54, %r73, %r3;
	mul.wide.s32 	%rd45, %r54, 8;
	add.s64 	%rd46, %rd19, %rd45;
	ld.shared.f64 	%fd23, [%rd46];
	sub.f64 	%fd24, %fd23, %fd22;
	st.shared.f64 	[%rd46], %fd24;

BB31_21:
	add.s32 	%r73, %r9, %r73;
	setp.lt.s32	%p24, %r73, %r28;
	@%p24 bra 	BB31_19;

BB31_22:
	setp.lt.s32	%p25, %r72, %r28;
	@%p25 bra 	BB31_9;

	add.s32 	%r74, %r28, -1;
	mul.lo.s32 	%r24, %r28, %r28;
	add.s32 	%r55, %r1, %r24;
	mul.wide.s32 	%rd47, %r55, 8;
	add.s64 	%rd9, %rd19, %rd47;

BB31_24:
	bar.sync 	0;
	setp.lt.s32	%p26, %r1, %r74;
	and.pred  	%p28, %p10, %p26;
	@!%p28 bra 	BB31_26;
	bra.uni 	BB31_25;

BB31_25:
	mad.lo.s32 	%r56, %r74, %r28, %r1;
	mul.wide.s32 	%rd49, %r56, 8;
	add.s64 	%rd51, %rd19, %rd49;
	add.s32 	%r57, %r74, %r24;
	mul.wide.s32 	%rd52, %r57, 8;
	add.s64 	%rd53, %rd19, %rd52;
	ld.shared.f64 	%fd25, [%rd53];
	ld.shared.f64 	%fd26, [%rd51];
	mul.f64 	%fd27, %fd26, %fd25;
	ld.shared.f64 	%fd28, [%rd9];
	sub.f64 	%fd29, %fd28, %fd27;
	st.shared.f64 	[%rd9], %fd29;

BB31_26:
	add.s32 	%r74, %r74, -1;
	setp.ne.s32	%p29, %r74, 0;
	@%p29 bra 	BB31_24;

	bar.sync 	0;
	setp.lt.s32	%p30, %r1, %r28;
	and.pred  	%p31, %p10, %p30;
	@!%p31 bra 	BB31_29;
	bra.uni 	BB31_28;

BB31_28:
	cvta.to.global.u64 	%rd54, %rd11;
	mul.lo.s32 	%r63, %r2, %r28;
	cvt.s64.s32	%rd55, %r63;
	add.s64 	%rd57, %rd55, %rd21;
	shl.b64 	%rd58, %rd57, 3;
	add.s64 	%rd59, %rd54, %rd58;
	ld.shared.f64 	%fd30, [%rd9];
	st.global.f64 	[%rd59], %fd30;

BB31_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi0ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<74>;
	.reg .s64 	%rd<64>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi1ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi0ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r2, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r2, %r28;
	@%p4 bra 	BB32_29;

	mov.u32 	%r32, %tid.x;
	mul.lo.s32 	%r3, %r1, %r27;
	setp.ge.s32	%p5, %r32, %r27;
	@%p5 bra 	BB32_8;

	mov.u32 	%r5, %ntid.x;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r64, %r32;

BB32_3:
	mov.u32 	%r6, %r64;
	add.s32 	%r33, %r6, %r3;
	mul.wide.s32 	%rd12, %r33, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r1, %r27;
	@%p6 bra 	BB32_5;

	mul.wide.s32 	%rd15, %r33, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB32_5:
	setp.ne.s32	%p7, %r1, %r27;
	@%p7 bra 	BB32_7;

	setp.eq.s32	%p8, %r6, %r2;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB32_7:
	add.s32 	%r7, %r5, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r64, %r7;
	@%p9 bra 	BB32_3;

BB32_8:
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r36, %r27, 1;
	mul.lo.s32 	%r37, %r36, %r27;
	cvt.s64.s32	%rd17, %r37;
	mul.wide.s32 	%rd18, %r37, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r1;
	mul.wide.s32 	%rd22, %r1, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r71, 0;

BB32_9:
	mov.u32 	%r10, %r71;
	bar.sync 	0;
	mad.lo.s32 	%r38, %r10, %r27, %r10;
	mul.wide.s32 	%rd25, %r38, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r32, 0;
	setp.lt.s32	%p11, %r1, 5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB32_13;
	bra.uni 	BB32_10;

BB32_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r42, %r1, %r10;
	add.s32 	%r65, %r42, 1;
	mad.lo.s32 	%r43, %r10, %r27, %r65;
	mul.wide.s32 	%rd27, %r43, 8;
	add.s64 	%rd63, %rd19, %rd27;
	setp.ge.s32	%p13, %r65, %r27;
	mov.u32 	%r69, %r10;
	mov.u32 	%r70, %r10;
	@%p13 bra 	BB32_12;

BB32_11:
	mov.u32 	%r13, %r70;
	ld.shared.f64 	%fd8, [%rd63];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p14;
	selp.b32	%r14, %r65, %r13, %p14;
	add.s64 	%rd63, %rd63, 40;
	add.s32 	%r65, %r65, 5;
	setp.lt.s32	%p15, %r65, %r27;
	mov.u32 	%r69, %r14;
	mov.u32 	%r70, %r14;
	@%p15 bra 	BB32_11;

BB32_12:
	st.shared.u32 	[%rd2+40], %r69;
	st.shared.f64 	[%rd3], %fd35;

BB32_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r1, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r45, %r10, %r3;
	mul.wide.s32 	%rd29, %r45, 8;
	add.s64 	%rd8, %rd19, %rd29;
	@!%p17 bra 	BB32_15;
	bra.uni 	BB32_14;

BB32_14:
	mul.wide.s32 	%rd31, %r37, 8;
	add.s64 	%rd33, %rd19, %rd31;
	add.s64 	%rd34, %rd33, 56;
	add.s64 	%rd35, %rd33, 52;
	add.s64 	%rd36, %rd33, 48;
	add.s64 	%rd37, %rd33, 44;
	ld.shared.f64 	%fd10, [%rd33+8];
	ld.shared.f64 	%fd11, [%rd33];
	setp.gt.f64	%p18, %fd10, %fd11;
	add.s64 	%rd38, %rd33, 40;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd12, %fd10, %fd11, %p18;
	ld.shared.f64 	%fd13, [%rd33+16];
	setp.gt.f64	%p19, %fd13, %fd12;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd14, %fd13, %fd12, %p19;
	ld.shared.f64 	%fd15, [%rd33+24];
	setp.gt.f64	%p20, %fd15, %fd14;
	selp.b64	%rd41, %rd35, %rd40, %p20;
	selp.f64	%fd16, %fd15, %fd14, %p20;
	ld.shared.f64 	%fd17, [%rd33+32];
	setp.gt.f64	%p21, %fd17, %fd16;
	selp.b64	%rd42, %rd34, %rd41, %p21;
	ld.shared.u32 	%r48, [%rd42];
	add.s32 	%r49, %r48, %r3;
	mul.wide.s32 	%rd43, %r49, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd18, [%rd44];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd44], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB32_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r1, %r10;
	and.pred  	%p23, %p10, %p22;
	@!%p23 bra 	BB32_17;
	bra.uni 	BB32_16;

BB32_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB32_17:
	bar.sync 	0;
	add.s32 	%r71, %r10, 1;
	add.s32 	%r72, %r71, %r32;
	setp.ge.s32	%p24, %r72, %r27;
	@%p24 bra 	BB32_22;

	mul.lo.s32 	%r19, %r10, %r27;

BB32_19:
	setp.le.s32	%p25, %r1, %r10;
	@%p25 bra 	BB32_21;

	add.s32 	%r52, %r72, %r19;
	mul.wide.s32 	%rd45, %r52, 8;
	add.s64 	%rd47, %rd19, %rd45;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd47];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r53, %r72, %r3;
	mul.wide.s32 	%rd48, %r53, 8;
	add.s64 	%rd49, %rd19, %rd48;
	ld.shared.f64 	%fd27, [%rd49];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd49], %fd28;

BB32_21:
	add.s32 	%r72, %r9, %r72;
	setp.lt.s32	%p26, %r72, %r27;
	@%p26 bra 	BB32_19;

BB32_22:
	setp.lt.s32	%p27, %r71, %r27;
	@%p27 bra 	BB32_9;

	add.s32 	%r73, %r27, -1;
	mul.lo.s32 	%r23, %r27, %r27;
	add.s32 	%r54, %r1, %r23;
	mul.wide.s32 	%rd50, %r54, 8;
	add.s64 	%rd9, %rd19, %rd50;

BB32_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r1, %r73;
	and.pred  	%p30, %p10, %p28;
	@!%p30 bra 	BB32_26;
	bra.uni 	BB32_25;

BB32_25:
	mad.lo.s32 	%r55, %r73, %r27, %r1;
	mul.wide.s32 	%rd52, %r55, 8;
	add.s64 	%rd54, %rd19, %rd52;
	add.s32 	%r56, %r73, %r23;
	mul.wide.s32 	%rd55, %r56, 8;
	add.s64 	%rd56, %rd19, %rd55;
	ld.shared.f64 	%fd29, [%rd56];
	ld.shared.f64 	%fd30, [%rd54];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB32_26:
	add.s32 	%r73, %r73, -1;
	setp.ne.s32	%p31, %r73, 0;
	@%p31 bra 	BB32_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r1, %r27;
	and.pred  	%p33, %p10, %p32;
	@!%p33 bra 	BB32_29;
	bra.uni 	BB32_28;

BB32_28:
	cvta.to.global.u64 	%rd57, %rd11;
	mul.lo.s32 	%r62, %r2, %r27;
	cvt.s64.s32	%rd58, %r62;
	add.s64 	%rd60, %rd58, %rd21;
	shl.b64 	%rd61, %rd60, 3;
	add.s64 	%rd62, %rd57, %rd61;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd62], %fd34;

BB32_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi4ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<87>;
	.reg .s64 	%rd<64>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi1ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi4ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r27, 4;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r32, %r28;
	@%p4 bra 	BB33_29;

	mov.u32 	%r33, %tid.x;
	setp.ge.s32	%p5, %r33, %r27;
	@%p5 bra 	BB33_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r27;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r77, %r33;

BB33_3:
	mov.u32 	%r6, %r77;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r27;
	@%p6 bra 	BB33_5;

	add.s32 	%r35, %r6, %r4;
	mul.wide.s32 	%rd15, %r35, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB33_5:
	setp.ne.s32	%p7, %r2, %r27;
	@%p7 bra 	BB33_7;

	setp.eq.s32	%p8, %r6, %r32;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB33_7:
	mov.u32 	%r40, %ntid.x;
	add.s32 	%r7, %r40, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r77, %r7;
	@%p9 bra 	BB33_3;

BB33_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r43, %r27, 1;
	mul.lo.s32 	%r44, %r1, %r43;
	cvt.s64.s32	%rd17, %r44;
	mul.wide.s32 	%rd18, %r44, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r84, 0;

BB33_9:
	mov.u32 	%r10, %r84;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r10, %r1, %r10;
	mul.wide.s32 	%rd25, %r46, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r2, 5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB33_13;
	bra.uni 	BB33_10;

BB33_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r51, %r2, %r10;
	add.s32 	%r78, %r51, 1;
	mad.lo.s32 	%r52, %r10, %r1, %r78;
	mul.wide.s32 	%rd27, %r52, 8;
	add.s64 	%rd63, %rd19, %rd27;
	setp.ge.s32	%p13, %r78, %r27;
	mov.u32 	%r82, %r10;
	mov.u32 	%r83, %r10;
	@%p13 bra 	BB33_12;

BB33_11:
	mov.u32 	%r13, %r83;
	ld.shared.f64 	%fd8, [%rd63];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p14;
	selp.b32	%r14, %r78, %r13, %p14;
	add.s64 	%rd63, %rd63, 40;
	add.s32 	%r78, %r78, 5;
	setp.lt.s32	%p15, %r78, %r27;
	mov.u32 	%r82, %r14;
	mov.u32 	%r83, %r14;
	@%p15 bra 	BB33_11;

BB33_12:
	st.shared.u32 	[%rd2+40], %r82;
	st.shared.f64 	[%rd3], %fd35;

BB33_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r54, %r10, %r8;
	mul.wide.s32 	%rd29, %r54, 8;
	add.s64 	%rd8, %rd19, %rd29;
	@!%p17 bra 	BB33_15;
	bra.uni 	BB33_14;

BB33_14:
	mul.wide.s32 	%rd31, %r44, 8;
	add.s64 	%rd33, %rd19, %rd31;
	add.s64 	%rd34, %rd33, 56;
	add.s64 	%rd35, %rd33, 52;
	add.s64 	%rd36, %rd33, 48;
	add.s64 	%rd37, %rd33, 44;
	ld.shared.f64 	%fd10, [%rd33+8];
	ld.shared.f64 	%fd11, [%rd33];
	setp.gt.f64	%p18, %fd10, %fd11;
	add.s64 	%rd38, %rd33, 40;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd12, %fd10, %fd11, %p18;
	ld.shared.f64 	%fd13, [%rd33+16];
	setp.gt.f64	%p19, %fd13, %fd12;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd14, %fd13, %fd12, %p19;
	ld.shared.f64 	%fd15, [%rd33+24];
	setp.gt.f64	%p20, %fd15, %fd14;
	selp.b64	%rd41, %rd35, %rd40, %p20;
	selp.f64	%fd16, %fd15, %fd14, %p20;
	ld.shared.f64 	%fd17, [%rd33+32];
	setp.gt.f64	%p21, %fd17, %fd16;
	selp.b64	%rd42, %rd34, %rd41, %p21;
	ld.shared.u32 	%r58, [%rd42];
	add.s32 	%r59, %r58, %r8;
	mul.wide.s32 	%rd43, %r59, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd18, [%rd44];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd44], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB33_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r2, %r10;
	and.pred  	%p23, %p10, %p22;
	@!%p23 bra 	BB33_17;
	bra.uni 	BB33_16;

BB33_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB33_17:
	bar.sync 	0;
	add.s32 	%r84, %r10, 1;
	add.s32 	%r85, %r84, %r33;
	setp.ge.s32	%p24, %r85, %r27;
	@%p24 bra 	BB33_22;

	mul.lo.s32 	%r19, %r10, %r1;

BB33_19:
	setp.le.s32	%p25, %r2, %r10;
	@%p25 bra 	BB33_21;

	add.s32 	%r63, %r85, %r19;
	mul.wide.s32 	%rd45, %r63, 8;
	add.s64 	%rd47, %rd19, %rd45;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd47];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r64, %r85, %r8;
	mul.wide.s32 	%rd48, %r64, 8;
	add.s64 	%rd49, %rd19, %rd48;
	ld.shared.f64 	%fd27, [%rd49];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd49], %fd28;

BB33_21:
	add.s32 	%r85, %r9, %r85;
	setp.lt.s32	%p26, %r85, %r27;
	@%p26 bra 	BB33_19;

BB33_22:
	setp.lt.s32	%p27, %r84, %r27;
	@%p27 bra 	BB33_9;

	add.s32 	%r86, %r27, -1;
	mul.lo.s32 	%r23, %r1, %r27;
	add.s32 	%r66, %r2, %r23;
	mul.wide.s32 	%rd50, %r66, 8;
	add.s64 	%rd9, %rd19, %rd50;

BB33_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r86;
	and.pred  	%p30, %p10, %p28;
	@!%p30 bra 	BB33_26;
	bra.uni 	BB33_25;

BB33_25:
	mad.lo.s32 	%r68, %r86, %r1, %r2;
	mul.wide.s32 	%rd52, %r68, 8;
	add.s64 	%rd54, %rd19, %rd52;
	add.s32 	%r69, %r86, %r23;
	mul.wide.s32 	%rd55, %r69, 8;
	add.s64 	%rd56, %rd19, %rd55;
	ld.shared.f64 	%fd29, [%rd56];
	ld.shared.f64 	%fd30, [%rd54];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB33_26:
	add.s32 	%r86, %r86, -1;
	setp.ne.s32	%p31, %r86, 0;
	@%p31 bra 	BB33_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r2, %r27;
	and.pred  	%p33, %p10, %p32;
	@!%p33 bra 	BB33_29;
	bra.uni 	BB33_28;

BB33_28:
	cvta.to.global.u64 	%rd57, %rd11;
	mul.lo.s32 	%r75, %r32, %r27;
	cvt.s64.s32	%rd58, %r75;
	add.s64 	%rd60, %rd58, %rd21;
	shl.b64 	%rd61, %rd60, 3;
	add.s64 	%rd62, %rd57, %rd61;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd62], %fd34;

BB33_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi2ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<87>;
	.reg .s64 	%rd<64>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi1ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi2ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r27, 2;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r32, %r28;
	@%p4 bra 	BB34_29;

	mov.u32 	%r33, %tid.x;
	setp.ge.s32	%p5, %r33, %r27;
	@%p5 bra 	BB34_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r27;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r77, %r33;

BB34_3:
	mov.u32 	%r6, %r77;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r27;
	@%p6 bra 	BB34_5;

	add.s32 	%r35, %r6, %r4;
	mul.wide.s32 	%rd15, %r35, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB34_5:
	setp.ne.s32	%p7, %r2, %r27;
	@%p7 bra 	BB34_7;

	setp.eq.s32	%p8, %r6, %r32;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB34_7:
	mov.u32 	%r40, %ntid.x;
	add.s32 	%r7, %r40, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r77, %r7;
	@%p9 bra 	BB34_3;

BB34_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r43, %r27, 1;
	mul.lo.s32 	%r44, %r1, %r43;
	cvt.s64.s32	%rd17, %r44;
	mul.wide.s32 	%rd18, %r44, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r84, 0;

BB34_9:
	mov.u32 	%r10, %r84;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r10, %r1, %r10;
	mul.wide.s32 	%rd25, %r46, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r2, 5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB34_13;
	bra.uni 	BB34_10;

BB34_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r51, %r2, %r10;
	add.s32 	%r78, %r51, 1;
	mad.lo.s32 	%r52, %r10, %r1, %r78;
	mul.wide.s32 	%rd27, %r52, 8;
	add.s64 	%rd63, %rd19, %rd27;
	setp.ge.s32	%p13, %r78, %r27;
	mov.u32 	%r82, %r10;
	mov.u32 	%r83, %r10;
	@%p13 bra 	BB34_12;

BB34_11:
	mov.u32 	%r13, %r83;
	ld.shared.f64 	%fd8, [%rd63];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p14;
	selp.b32	%r14, %r78, %r13, %p14;
	add.s64 	%rd63, %rd63, 40;
	add.s32 	%r78, %r78, 5;
	setp.lt.s32	%p15, %r78, %r27;
	mov.u32 	%r82, %r14;
	mov.u32 	%r83, %r14;
	@%p15 bra 	BB34_11;

BB34_12:
	st.shared.u32 	[%rd2+40], %r82;
	st.shared.f64 	[%rd3], %fd35;

BB34_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r54, %r10, %r8;
	mul.wide.s32 	%rd29, %r54, 8;
	add.s64 	%rd8, %rd19, %rd29;
	@!%p17 bra 	BB34_15;
	bra.uni 	BB34_14;

BB34_14:
	mul.wide.s32 	%rd31, %r44, 8;
	add.s64 	%rd33, %rd19, %rd31;
	add.s64 	%rd34, %rd33, 56;
	add.s64 	%rd35, %rd33, 52;
	add.s64 	%rd36, %rd33, 48;
	add.s64 	%rd37, %rd33, 44;
	ld.shared.f64 	%fd10, [%rd33+8];
	ld.shared.f64 	%fd11, [%rd33];
	setp.gt.f64	%p18, %fd10, %fd11;
	add.s64 	%rd38, %rd33, 40;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd12, %fd10, %fd11, %p18;
	ld.shared.f64 	%fd13, [%rd33+16];
	setp.gt.f64	%p19, %fd13, %fd12;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd14, %fd13, %fd12, %p19;
	ld.shared.f64 	%fd15, [%rd33+24];
	setp.gt.f64	%p20, %fd15, %fd14;
	selp.b64	%rd41, %rd35, %rd40, %p20;
	selp.f64	%fd16, %fd15, %fd14, %p20;
	ld.shared.f64 	%fd17, [%rd33+32];
	setp.gt.f64	%p21, %fd17, %fd16;
	selp.b64	%rd42, %rd34, %rd41, %p21;
	ld.shared.u32 	%r58, [%rd42];
	add.s32 	%r59, %r58, %r8;
	mul.wide.s32 	%rd43, %r59, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd18, [%rd44];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd44], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB34_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r2, %r10;
	and.pred  	%p23, %p10, %p22;
	@!%p23 bra 	BB34_17;
	bra.uni 	BB34_16;

BB34_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB34_17:
	bar.sync 	0;
	add.s32 	%r84, %r10, 1;
	add.s32 	%r85, %r84, %r33;
	setp.ge.s32	%p24, %r85, %r27;
	@%p24 bra 	BB34_22;

	mul.lo.s32 	%r19, %r10, %r1;

BB34_19:
	setp.le.s32	%p25, %r2, %r10;
	@%p25 bra 	BB34_21;

	add.s32 	%r63, %r85, %r19;
	mul.wide.s32 	%rd45, %r63, 8;
	add.s64 	%rd47, %rd19, %rd45;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd47];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r64, %r85, %r8;
	mul.wide.s32 	%rd48, %r64, 8;
	add.s64 	%rd49, %rd19, %rd48;
	ld.shared.f64 	%fd27, [%rd49];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd49], %fd28;

BB34_21:
	add.s32 	%r85, %r9, %r85;
	setp.lt.s32	%p26, %r85, %r27;
	@%p26 bra 	BB34_19;

BB34_22:
	setp.lt.s32	%p27, %r84, %r27;
	@%p27 bra 	BB34_9;

	add.s32 	%r86, %r27, -1;
	mul.lo.s32 	%r23, %r1, %r27;
	add.s32 	%r66, %r2, %r23;
	mul.wide.s32 	%rd50, %r66, 8;
	add.s64 	%rd9, %rd19, %rd50;

BB34_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r86;
	and.pred  	%p30, %p10, %p28;
	@!%p30 bra 	BB34_26;
	bra.uni 	BB34_25;

BB34_25:
	mad.lo.s32 	%r68, %r86, %r1, %r2;
	mul.wide.s32 	%rd52, %r68, 8;
	add.s64 	%rd54, %rd19, %rd52;
	add.s32 	%r69, %r86, %r23;
	mul.wide.s32 	%rd55, %r69, 8;
	add.s64 	%rd56, %rd19, %rd55;
	ld.shared.f64 	%fd29, [%rd56];
	ld.shared.f64 	%fd30, [%rd54];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB34_26:
	add.s32 	%r86, %r86, -1;
	setp.ne.s32	%p31, %r86, 0;
	@%p31 bra 	BB34_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r2, %r27;
	and.pred  	%p33, %p10, %p32;
	@!%p33 bra 	BB34_29;
	bra.uni 	BB34_28;

BB34_28:
	cvta.to.global.u64 	%rd57, %rd11;
	mul.lo.s32 	%r75, %r32, %r27;
	cvt.s64.s32	%rd58, %r75;
	add.s64 	%rd60, %rd58, %rd21;
	shl.b64 	%rd61, %rd60, 3;
	add.s64 	%rd62, %rd57, %rd61;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd62], %fd34;

BB34_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi1ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<85>;
	.reg .s64 	%rd<64>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi1ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi1ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r27, 1;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r32, %r28;
	@%p4 bra 	BB35_29;

	mov.u32 	%r33, %tid.x;
	setp.ge.s32	%p5, %r33, %r27;
	@%p5 bra 	BB35_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r27;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r75, %r33;

BB35_3:
	mov.u32 	%r6, %r75;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r27;
	@%p6 bra 	BB35_5;

	add.s32 	%r35, %r6, %r4;
	mul.wide.s32 	%rd15, %r35, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB35_5:
	setp.ne.s32	%p7, %r2, %r27;
	@%p7 bra 	BB35_7;

	setp.eq.s32	%p8, %r6, %r32;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB35_7:
	mov.u32 	%r40, %ntid.x;
	add.s32 	%r7, %r40, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r75, %r7;
	@%p9 bra 	BB35_3;

BB35_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	mul.lo.s32 	%r43, %r1, %r1;
	cvt.s64.s32	%rd17, %r43;
	mul.wide.s32 	%rd18, %r43, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r82, 0;

BB35_9:
	mov.u32 	%r10, %r82;
	bar.sync 	0;
	mad.lo.s32 	%r45, %r10, %r1, %r10;
	mul.wide.s32 	%rd25, %r45, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r2, 5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB35_13;
	bra.uni 	BB35_10;

BB35_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r50, %r2, %r10;
	add.s32 	%r76, %r50, 1;
	mad.lo.s32 	%r51, %r10, %r1, %r76;
	mul.wide.s32 	%rd27, %r51, 8;
	add.s64 	%rd63, %rd19, %rd27;
	setp.ge.s32	%p13, %r76, %r27;
	mov.u32 	%r80, %r10;
	mov.u32 	%r81, %r10;
	@%p13 bra 	BB35_12;

BB35_11:
	mov.u32 	%r13, %r81;
	ld.shared.f64 	%fd8, [%rd63];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p14;
	selp.b32	%r14, %r76, %r13, %p14;
	add.s64 	%rd63, %rd63, 40;
	add.s32 	%r76, %r76, 5;
	setp.lt.s32	%p15, %r76, %r27;
	mov.u32 	%r80, %r14;
	mov.u32 	%r81, %r14;
	@%p15 bra 	BB35_11;

BB35_12:
	st.shared.u32 	[%rd2+40], %r80;
	st.shared.f64 	[%rd3], %fd35;

BB35_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r53, %r10, %r8;
	mul.wide.s32 	%rd29, %r53, 8;
	add.s64 	%rd8, %rd19, %rd29;
	@!%p17 bra 	BB35_15;
	bra.uni 	BB35_14;

BB35_14:
	mul.wide.s32 	%rd31, %r43, 8;
	add.s64 	%rd33, %rd19, %rd31;
	add.s64 	%rd34, %rd33, 56;
	add.s64 	%rd35, %rd33, 52;
	add.s64 	%rd36, %rd33, 48;
	add.s64 	%rd37, %rd33, 44;
	ld.shared.f64 	%fd10, [%rd33+8];
	ld.shared.f64 	%fd11, [%rd33];
	setp.gt.f64	%p18, %fd10, %fd11;
	add.s64 	%rd38, %rd33, 40;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd12, %fd10, %fd11, %p18;
	ld.shared.f64 	%fd13, [%rd33+16];
	setp.gt.f64	%p19, %fd13, %fd12;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd14, %fd13, %fd12, %p19;
	ld.shared.f64 	%fd15, [%rd33+24];
	setp.gt.f64	%p20, %fd15, %fd14;
	selp.b64	%rd41, %rd35, %rd40, %p20;
	selp.f64	%fd16, %fd15, %fd14, %p20;
	ld.shared.f64 	%fd17, [%rd33+32];
	setp.gt.f64	%p21, %fd17, %fd16;
	selp.b64	%rd42, %rd34, %rd41, %p21;
	ld.shared.u32 	%r56, [%rd42];
	add.s32 	%r57, %r56, %r8;
	mul.wide.s32 	%rd43, %r57, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd18, [%rd44];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd44], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB35_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r2, %r10;
	and.pred  	%p23, %p10, %p22;
	@!%p23 bra 	BB35_17;
	bra.uni 	BB35_16;

BB35_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB35_17:
	bar.sync 	0;
	add.s32 	%r82, %r10, 1;
	add.s32 	%r83, %r82, %r33;
	setp.ge.s32	%p24, %r83, %r27;
	@%p24 bra 	BB35_22;

	mul.lo.s32 	%r19, %r10, %r1;

BB35_19:
	setp.le.s32	%p25, %r2, %r10;
	@%p25 bra 	BB35_21;

	add.s32 	%r61, %r83, %r19;
	mul.wide.s32 	%rd45, %r61, 8;
	add.s64 	%rd47, %rd19, %rd45;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd47];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r62, %r83, %r8;
	mul.wide.s32 	%rd48, %r62, 8;
	add.s64 	%rd49, %rd19, %rd48;
	ld.shared.f64 	%fd27, [%rd49];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd49], %fd28;

BB35_21:
	add.s32 	%r83, %r9, %r83;
	setp.lt.s32	%p26, %r83, %r27;
	@%p26 bra 	BB35_19;

BB35_22:
	setp.lt.s32	%p27, %r82, %r27;
	@%p27 bra 	BB35_9;

	add.s32 	%r84, %r27, -1;
	mul.lo.s32 	%r23, %r1, %r27;
	add.s32 	%r64, %r2, %r23;
	mul.wide.s32 	%rd50, %r64, 8;
	add.s64 	%rd9, %rd19, %rd50;

BB35_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r84;
	and.pred  	%p30, %p10, %p28;
	@!%p30 bra 	BB35_26;
	bra.uni 	BB35_25;

BB35_25:
	mad.lo.s32 	%r66, %r84, %r1, %r2;
	mul.wide.s32 	%rd52, %r66, 8;
	add.s64 	%rd54, %rd19, %rd52;
	add.s32 	%r67, %r84, %r23;
	mul.wide.s32 	%rd55, %r67, 8;
	add.s64 	%rd56, %rd19, %rd55;
	ld.shared.f64 	%fd29, [%rd56];
	ld.shared.f64 	%fd30, [%rd54];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB35_26:
	add.s32 	%r84, %r84, -1;
	setp.ne.s32	%p31, %r84, 0;
	@%p31 bra 	BB35_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r2, %r27;
	and.pred  	%p33, %p10, %p32;
	@!%p33 bra 	BB35_29;
	bra.uni 	BB35_28;

BB35_28:
	cvta.to.global.u64 	%rd57, %rd11;
	mul.lo.s32 	%r73, %r32, %r27;
	cvt.s64.s32	%rd58, %r73;
	add.s64 	%rd60, %rd58, %rd21;
	shl.b64 	%rd61, %rd60, 3;
	add.s64 	%rd62, %rd57, %rd61;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd62], %fd34;

BB35_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi5ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<87>;
	.reg .s64 	%rd<64>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi1ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi5ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r27, 5;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r32, %r28;
	@%p4 bra 	BB36_29;

	mov.u32 	%r33, %tid.x;
	setp.ge.s32	%p5, %r33, %r27;
	@%p5 bra 	BB36_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r27;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r77, %r33;

BB36_3:
	mov.u32 	%r6, %r77;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r27;
	@%p6 bra 	BB36_5;

	add.s32 	%r35, %r6, %r4;
	mul.wide.s32 	%rd15, %r35, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB36_5:
	setp.ne.s32	%p7, %r2, %r27;
	@%p7 bra 	BB36_7;

	setp.eq.s32	%p8, %r6, %r32;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB36_7:
	mov.u32 	%r40, %ntid.x;
	add.s32 	%r7, %r40, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r77, %r7;
	@%p9 bra 	BB36_3;

BB36_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r43, %r27, 1;
	mul.lo.s32 	%r44, %r1, %r43;
	cvt.s64.s32	%rd17, %r44;
	mul.wide.s32 	%rd18, %r44, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r84, 0;

BB36_9:
	mov.u32 	%r10, %r84;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r10, %r1, %r10;
	mul.wide.s32 	%rd25, %r46, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r2, 5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB36_13;
	bra.uni 	BB36_10;

BB36_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r51, %r2, %r10;
	add.s32 	%r78, %r51, 1;
	mad.lo.s32 	%r52, %r10, %r1, %r78;
	mul.wide.s32 	%rd27, %r52, 8;
	add.s64 	%rd63, %rd19, %rd27;
	setp.ge.s32	%p13, %r78, %r27;
	mov.u32 	%r82, %r10;
	mov.u32 	%r83, %r10;
	@%p13 bra 	BB36_12;

BB36_11:
	mov.u32 	%r13, %r83;
	ld.shared.f64 	%fd8, [%rd63];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p14;
	selp.b32	%r14, %r78, %r13, %p14;
	add.s64 	%rd63, %rd63, 40;
	add.s32 	%r78, %r78, 5;
	setp.lt.s32	%p15, %r78, %r27;
	mov.u32 	%r82, %r14;
	mov.u32 	%r83, %r14;
	@%p15 bra 	BB36_11;

BB36_12:
	st.shared.u32 	[%rd2+40], %r82;
	st.shared.f64 	[%rd3], %fd35;

BB36_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r54, %r10, %r8;
	mul.wide.s32 	%rd29, %r54, 8;
	add.s64 	%rd8, %rd19, %rd29;
	@!%p17 bra 	BB36_15;
	bra.uni 	BB36_14;

BB36_14:
	mul.wide.s32 	%rd31, %r44, 8;
	add.s64 	%rd33, %rd19, %rd31;
	add.s64 	%rd34, %rd33, 56;
	add.s64 	%rd35, %rd33, 52;
	add.s64 	%rd36, %rd33, 48;
	add.s64 	%rd37, %rd33, 44;
	ld.shared.f64 	%fd10, [%rd33+8];
	ld.shared.f64 	%fd11, [%rd33];
	setp.gt.f64	%p18, %fd10, %fd11;
	add.s64 	%rd38, %rd33, 40;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd12, %fd10, %fd11, %p18;
	ld.shared.f64 	%fd13, [%rd33+16];
	setp.gt.f64	%p19, %fd13, %fd12;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd14, %fd13, %fd12, %p19;
	ld.shared.f64 	%fd15, [%rd33+24];
	setp.gt.f64	%p20, %fd15, %fd14;
	selp.b64	%rd41, %rd35, %rd40, %p20;
	selp.f64	%fd16, %fd15, %fd14, %p20;
	ld.shared.f64 	%fd17, [%rd33+32];
	setp.gt.f64	%p21, %fd17, %fd16;
	selp.b64	%rd42, %rd34, %rd41, %p21;
	ld.shared.u32 	%r58, [%rd42];
	add.s32 	%r59, %r58, %r8;
	mul.wide.s32 	%rd43, %r59, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd18, [%rd44];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd44], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB36_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r2, %r10;
	and.pred  	%p23, %p10, %p22;
	@!%p23 bra 	BB36_17;
	bra.uni 	BB36_16;

BB36_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB36_17:
	bar.sync 	0;
	add.s32 	%r84, %r10, 1;
	add.s32 	%r85, %r84, %r33;
	setp.ge.s32	%p24, %r85, %r27;
	@%p24 bra 	BB36_22;

	mul.lo.s32 	%r19, %r10, %r1;

BB36_19:
	setp.le.s32	%p25, %r2, %r10;
	@%p25 bra 	BB36_21;

	add.s32 	%r63, %r85, %r19;
	mul.wide.s32 	%rd45, %r63, 8;
	add.s64 	%rd47, %rd19, %rd45;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd47];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r64, %r85, %r8;
	mul.wide.s32 	%rd48, %r64, 8;
	add.s64 	%rd49, %rd19, %rd48;
	ld.shared.f64 	%fd27, [%rd49];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd49], %fd28;

BB36_21:
	add.s32 	%r85, %r9, %r85;
	setp.lt.s32	%p26, %r85, %r27;
	@%p26 bra 	BB36_19;

BB36_22:
	setp.lt.s32	%p27, %r84, %r27;
	@%p27 bra 	BB36_9;

	add.s32 	%r86, %r27, -1;
	mul.lo.s32 	%r23, %r1, %r27;
	add.s32 	%r66, %r2, %r23;
	mul.wide.s32 	%rd50, %r66, 8;
	add.s64 	%rd9, %rd19, %rd50;

BB36_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r86;
	and.pred  	%p30, %p10, %p28;
	@!%p30 bra 	BB36_26;
	bra.uni 	BB36_25;

BB36_25:
	mad.lo.s32 	%r68, %r86, %r1, %r2;
	mul.wide.s32 	%rd52, %r68, 8;
	add.s64 	%rd54, %rd19, %rd52;
	add.s32 	%r69, %r86, %r23;
	mul.wide.s32 	%rd55, %r69, 8;
	add.s64 	%rd56, %rd19, %rd55;
	ld.shared.f64 	%fd29, [%rd56];
	ld.shared.f64 	%fd30, [%rd54];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB36_26:
	add.s32 	%r86, %r86, -1;
	setp.ne.s32	%p31, %r86, 0;
	@%p31 bra 	BB36_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r2, %r27;
	and.pred  	%p33, %p10, %p32;
	@!%p33 bra 	BB36_29;
	bra.uni 	BB36_28;

BB36_28:
	cvta.to.global.u64 	%rd57, %rd11;
	mul.lo.s32 	%r75, %r32, %r27;
	cvt.s64.s32	%rd58, %r75;
	add.s64 	%rd60, %rd58, %rd21;
	shl.b64 	%rd61, %rd60, 3;
	add.s64 	%rd62, %rd57, %rd61;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd62], %fd34;

BB36_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi3ELi5ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<87>;
	.reg .s64 	%rd<64>;
	.reg .f64 	%fd<36>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi1ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi3ELi5ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r27, 3;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r32, %r28;
	@%p4 bra 	BB37_29;

	mov.u32 	%r33, %tid.x;
	setp.ge.s32	%p5, %r33, %r27;
	@%p5 bra 	BB37_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r27;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r77, %r33;

BB37_3:
	mov.u32 	%r6, %r77;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r27;
	@%p6 bra 	BB37_5;

	add.s32 	%r35, %r6, %r4;
	mul.wide.s32 	%rd15, %r35, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB37_5:
	setp.ne.s32	%p7, %r2, %r27;
	@%p7 bra 	BB37_7;

	setp.eq.s32	%p8, %r6, %r32;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB37_7:
	mov.u32 	%r40, %ntid.x;
	add.s32 	%r7, %r40, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r77, %r7;
	@%p9 bra 	BB37_3;

BB37_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r43, %r27, 1;
	mul.lo.s32 	%r44, %r1, %r43;
	cvt.s64.s32	%rd17, %r44;
	mul.wide.s32 	%rd18, %r44, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r84, 0;

BB37_9:
	mov.u32 	%r10, %r84;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r10, %r1, %r10;
	mul.wide.s32 	%rd25, %r46, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r2, 5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB37_13;
	bra.uni 	BB37_10;

BB37_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd35, %fd7;
	add.s32 	%r51, %r2, %r10;
	add.s32 	%r78, %r51, 1;
	mad.lo.s32 	%r52, %r10, %r1, %r78;
	mul.wide.s32 	%rd27, %r52, 8;
	add.s64 	%rd63, %rd19, %rd27;
	setp.ge.s32	%p13, %r78, %r27;
	mov.u32 	%r82, %r10;
	mov.u32 	%r83, %r10;
	@%p13 bra 	BB37_12;

BB37_11:
	mov.u32 	%r13, %r83;
	ld.shared.f64 	%fd8, [%rd63];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd35, %fd9;
	selp.f64	%fd35, %fd9, %fd35, %p14;
	selp.b32	%r14, %r78, %r13, %p14;
	add.s64 	%rd63, %rd63, 40;
	add.s32 	%r78, %r78, 5;
	setp.lt.s32	%p15, %r78, %r27;
	mov.u32 	%r82, %r14;
	mov.u32 	%r83, %r14;
	@%p15 bra 	BB37_11;

BB37_12:
	st.shared.u32 	[%rd2+40], %r82;
	st.shared.f64 	[%rd3], %fd35;

BB37_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r54, %r10, %r8;
	mul.wide.s32 	%rd29, %r54, 8;
	add.s64 	%rd8, %rd19, %rd29;
	@!%p17 bra 	BB37_15;
	bra.uni 	BB37_14;

BB37_14:
	mul.wide.s32 	%rd31, %r44, 8;
	add.s64 	%rd33, %rd19, %rd31;
	add.s64 	%rd34, %rd33, 56;
	add.s64 	%rd35, %rd33, 52;
	add.s64 	%rd36, %rd33, 48;
	add.s64 	%rd37, %rd33, 44;
	ld.shared.f64 	%fd10, [%rd33+8];
	ld.shared.f64 	%fd11, [%rd33];
	setp.gt.f64	%p18, %fd10, %fd11;
	add.s64 	%rd38, %rd33, 40;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd12, %fd10, %fd11, %p18;
	ld.shared.f64 	%fd13, [%rd33+16];
	setp.gt.f64	%p19, %fd13, %fd12;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd14, %fd13, %fd12, %p19;
	ld.shared.f64 	%fd15, [%rd33+24];
	setp.gt.f64	%p20, %fd15, %fd14;
	selp.b64	%rd41, %rd35, %rd40, %p20;
	selp.f64	%fd16, %fd15, %fd14, %p20;
	ld.shared.f64 	%fd17, [%rd33+32];
	setp.gt.f64	%p21, %fd17, %fd16;
	selp.b64	%rd42, %rd34, %rd41, %p21;
	ld.shared.u32 	%r58, [%rd42];
	add.s32 	%r59, %r58, %r8;
	mul.wide.s32 	%rd43, %r59, 8;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.f64 	%fd18, [%rd44];
	ld.shared.f64 	%fd19, [%rd8];
	st.shared.f64 	[%rd44], %fd19;
	st.shared.f64 	[%rd8], %fd18;

BB37_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r2, %r10;
	and.pred  	%p23, %p10, %p22;
	@!%p23 bra 	BB37_17;
	bra.uni 	BB37_16;

BB37_16:
	ld.shared.f64 	%fd20, [%rd8];
	ld.shared.f64 	%fd21, [%rd4];
	rcp.rn.f64 	%fd22, %fd21;
	mul.f64 	%fd23, %fd20, %fd22;
	st.shared.f64 	[%rd8], %fd23;

BB37_17:
	bar.sync 	0;
	add.s32 	%r84, %r10, 1;
	add.s32 	%r85, %r84, %r33;
	setp.ge.s32	%p24, %r85, %r27;
	@%p24 bra 	BB37_22;

	mul.lo.s32 	%r19, %r10, %r1;

BB37_19:
	setp.le.s32	%p25, %r2, %r10;
	@%p25 bra 	BB37_21;

	add.s32 	%r63, %r85, %r19;
	mul.wide.s32 	%rd45, %r63, 8;
	add.s64 	%rd47, %rd19, %rd45;
	ld.shared.f64 	%fd24, [%rd8];
	ld.shared.f64 	%fd25, [%rd47];
	mul.f64 	%fd26, %fd25, %fd24;
	add.s32 	%r64, %r85, %r8;
	mul.wide.s32 	%rd48, %r64, 8;
	add.s64 	%rd49, %rd19, %rd48;
	ld.shared.f64 	%fd27, [%rd49];
	sub.f64 	%fd28, %fd27, %fd26;
	st.shared.f64 	[%rd49], %fd28;

BB37_21:
	add.s32 	%r85, %r9, %r85;
	setp.lt.s32	%p26, %r85, %r27;
	@%p26 bra 	BB37_19;

BB37_22:
	setp.lt.s32	%p27, %r84, %r27;
	@%p27 bra 	BB37_9;

	add.s32 	%r86, %r27, -1;
	mul.lo.s32 	%r23, %r1, %r27;
	add.s32 	%r66, %r2, %r23;
	mul.wide.s32 	%rd50, %r66, 8;
	add.s64 	%rd9, %rd19, %rd50;

BB37_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r86;
	and.pred  	%p30, %p10, %p28;
	@!%p30 bra 	BB37_26;
	bra.uni 	BB37_25;

BB37_25:
	mad.lo.s32 	%r68, %r86, %r1, %r2;
	mul.wide.s32 	%rd52, %r68, 8;
	add.s64 	%rd54, %rd19, %rd52;
	add.s32 	%r69, %r86, %r23;
	mul.wide.s32 	%rd55, %r69, 8;
	add.s64 	%rd56, %rd19, %rd55;
	ld.shared.f64 	%fd29, [%rd56];
	ld.shared.f64 	%fd30, [%rd54];
	mul.f64 	%fd31, %fd30, %fd29;
	ld.shared.f64 	%fd32, [%rd9];
	sub.f64 	%fd33, %fd32, %fd31;
	st.shared.f64 	[%rd9], %fd33;

BB37_26:
	add.s32 	%r86, %r86, -1;
	setp.ne.s32	%p31, %r86, 0;
	@%p31 bra 	BB37_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r2, %r27;
	and.pred  	%p33, %p10, %p32;
	@!%p33 bra 	BB37_29;
	bra.uni 	BB37_28;

BB37_28:
	cvta.to.global.u64 	%rd57, %rd11;
	mul.lo.s32 	%r75, %r32, %r27;
	cvt.s64.s32	%rd58, %r75;
	add.s64 	%rd60, %rd58, %rd21;
	shl.b64 	%rd61, %rd60, 3;
	add.s64 	%rd62, %rd57, %rd61;
	ld.shared.f64 	%fd34, [%rd9];
	st.global.f64 	[%rd62], %fd34;

BB37_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi4ELi6ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<35>;
	.reg .s32 	%r<87>;
	.reg .s64 	%rd<66>;
	.reg .f64 	%fd<38>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi1ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi4ELi6ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r27, 4;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r32, %r28;
	@%p4 bra 	BB38_29;

	mov.u32 	%r33, %tid.x;
	setp.ge.s32	%p5, %r33, %r27;
	@%p5 bra 	BB38_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r27;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r77, %r33;

BB38_3:
	mov.u32 	%r6, %r77;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r27;
	@%p6 bra 	BB38_5;

	add.s32 	%r35, %r6, %r4;
	mul.wide.s32 	%rd15, %r35, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB38_5:
	setp.ne.s32	%p7, %r2, %r27;
	@%p7 bra 	BB38_7;

	setp.eq.s32	%p8, %r6, %r32;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB38_7:
	mov.u32 	%r40, %ntid.x;
	add.s32 	%r7, %r40, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r77, %r7;
	@%p9 bra 	BB38_3;

BB38_8:
	add.s32 	%r42, %r27, 1;
	mul.lo.s32 	%r44, %r1, %r42;
	cvt.s64.s32	%rd17, %r44;
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	mul.wide.s32 	%rd18, %r44, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r84, 0;

BB38_9:
	mov.u32 	%r10, %r84;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r10, %r1, %r10;
	mul.wide.s32 	%rd25, %r46, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r2, 6;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB38_13;
	bra.uni 	BB38_10;

BB38_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd37, %fd7;
	add.s32 	%r51, %r2, %r10;
	add.s32 	%r78, %r51, 1;
	mad.lo.s32 	%r52, %r10, %r1, %r78;
	mul.wide.s32 	%rd27, %r52, 8;
	add.s64 	%rd65, %rd19, %rd27;
	setp.ge.s32	%p13, %r78, %r27;
	mov.u32 	%r82, %r10;
	mov.u32 	%r83, %r10;
	@%p13 bra 	BB38_12;

BB38_11:
	mov.u32 	%r13, %r83;
	ld.shared.f64 	%fd8, [%rd65];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd37, %fd9;
	selp.f64	%fd37, %fd9, %fd37, %p14;
	selp.b32	%r14, %r78, %r13, %p14;
	add.s64 	%rd65, %rd65, 48;
	add.s32 	%r78, %r78, 6;
	setp.lt.s32	%p15, %r78, %r27;
	mov.u32 	%r82, %r14;
	mov.u32 	%r83, %r14;
	@%p15 bra 	BB38_11;

BB38_12:
	st.shared.u32 	[%rd2+48], %r82;
	st.shared.f64 	[%rd3], %fd37;

BB38_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r54, %r10, %r8;
	mul.wide.s32 	%rd29, %r54, 8;
	add.s64 	%rd8, %rd19, %rd29;
	@!%p17 bra 	BB38_15;
	bra.uni 	BB38_14;

BB38_14:
	mul.wide.s32 	%rd31, %r44, 8;
	add.s64 	%rd33, %rd19, %rd31;
	add.s64 	%rd34, %rd33, 64;
	add.s64 	%rd35, %rd33, 60;
	add.s64 	%rd36, %rd33, 56;
	add.s64 	%rd37, %rd33, 52;
	ld.shared.f64 	%fd10, [%rd33+8];
	ld.shared.f64 	%fd11, [%rd33];
	setp.gt.f64	%p18, %fd10, %fd11;
	add.s64 	%rd38, %rd33, 48;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd12, %fd10, %fd11, %p18;
	ld.shared.f64 	%fd13, [%rd33+16];
	setp.gt.f64	%p19, %fd13, %fd12;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd14, %fd13, %fd12, %p19;
	ld.shared.f64 	%fd15, [%rd33+24];
	setp.gt.f64	%p20, %fd15, %fd14;
	selp.b64	%rd41, %rd35, %rd40, %p20;
	selp.f64	%fd16, %fd15, %fd14, %p20;
	ld.shared.f64 	%fd17, [%rd33+32];
	setp.gt.f64	%p21, %fd17, %fd16;
	selp.b64	%rd42, %rd34, %rd41, %p21;
	selp.f64	%fd18, %fd17, %fd16, %p21;
	ld.shared.f64 	%fd19, [%rd33+40];
	setp.gt.f64	%p22, %fd19, %fd18;
	add.s64 	%rd43, %rd33, 68;
	selp.b64	%rd44, %rd43, %rd42, %p22;
	ld.shared.u32 	%r58, [%rd44];
	add.s32 	%r59, %r58, %r8;
	mul.wide.s32 	%rd45, %r59, 8;
	add.s64 	%rd46, %rd19, %rd45;
	ld.shared.f64 	%fd20, [%rd46];
	ld.shared.f64 	%fd21, [%rd8];
	st.shared.f64 	[%rd46], %fd21;
	st.shared.f64 	[%rd8], %fd20;

BB38_15:
	bar.sync 	0;
	setp.gt.s32	%p23, %r2, %r10;
	and.pred  	%p24, %p10, %p23;
	@!%p24 bra 	BB38_17;
	bra.uni 	BB38_16;

BB38_16:
	ld.shared.f64 	%fd22, [%rd8];
	ld.shared.f64 	%fd23, [%rd4];
	rcp.rn.f64 	%fd24, %fd23;
	mul.f64 	%fd25, %fd22, %fd24;
	st.shared.f64 	[%rd8], %fd25;

BB38_17:
	bar.sync 	0;
	add.s32 	%r84, %r10, 1;
	add.s32 	%r85, %r84, %r33;
	setp.ge.s32	%p25, %r85, %r27;
	@%p25 bra 	BB38_22;

	mul.lo.s32 	%r19, %r10, %r1;

BB38_19:
	setp.le.s32	%p26, %r2, %r10;
	@%p26 bra 	BB38_21;

	add.s32 	%r63, %r85, %r19;
	mul.wide.s32 	%rd47, %r63, 8;
	add.s64 	%rd49, %rd19, %rd47;
	ld.shared.f64 	%fd26, [%rd8];
	ld.shared.f64 	%fd27, [%rd49];
	mul.f64 	%fd28, %fd27, %fd26;
	add.s32 	%r64, %r85, %r8;
	mul.wide.s32 	%rd50, %r64, 8;
	add.s64 	%rd51, %rd19, %rd50;
	ld.shared.f64 	%fd29, [%rd51];
	sub.f64 	%fd30, %fd29, %fd28;
	st.shared.f64 	[%rd51], %fd30;

BB38_21:
	add.s32 	%r85, %r9, %r85;
	setp.lt.s32	%p27, %r85, %r27;
	@%p27 bra 	BB38_19;

BB38_22:
	setp.lt.s32	%p28, %r84, %r27;
	@%p28 bra 	BB38_9;

	add.s32 	%r86, %r27, -1;
	mul.lo.s32 	%r23, %r1, %r27;
	add.s32 	%r66, %r2, %r23;
	mul.wide.s32 	%rd52, %r66, 8;
	add.s64 	%rd9, %rd19, %rd52;

BB38_24:
	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r86;
	and.pred  	%p31, %p10, %p29;
	@!%p31 bra 	BB38_26;
	bra.uni 	BB38_25;

BB38_25:
	mad.lo.s32 	%r68, %r86, %r1, %r2;
	mul.wide.s32 	%rd54, %r68, 8;
	add.s64 	%rd56, %rd19, %rd54;
	add.s32 	%r69, %r86, %r23;
	mul.wide.s32 	%rd57, %r69, 8;
	add.s64 	%rd58, %rd19, %rd57;
	ld.shared.f64 	%fd31, [%rd58];
	ld.shared.f64 	%fd32, [%rd56];
	mul.f64 	%fd33, %fd32, %fd31;
	ld.shared.f64 	%fd34, [%rd9];
	sub.f64 	%fd35, %fd34, %fd33;
	st.shared.f64 	[%rd9], %fd35;

BB38_26:
	add.s32 	%r86, %r86, -1;
	setp.ne.s32	%p32, %r86, 0;
	@%p32 bra 	BB38_24;

	bar.sync 	0;
	setp.lt.s32	%p33, %r2, %r27;
	and.pred  	%p34, %p10, %p33;
	@!%p34 bra 	BB38_29;
	bra.uni 	BB38_28;

BB38_28:
	cvta.to.global.u64 	%rd59, %rd11;
	mul.lo.s32 	%r75, %r32, %r27;
	cvt.s64.s32	%rd60, %r75;
	add.s64 	%rd62, %rd60, %rd21;
	shl.b64 	%rd63, %rd62, 3;
	add.s64 	%rd64, %rd59, %rd63;
	ld.shared.f64 	%fd36, [%rd9];
	st.global.f64 	[%rd64], %fd36;

BB38_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi3ELi6ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<35>;
	.reg .s32 	%r<87>;
	.reg .s64 	%rd<66>;
	.reg .f64 	%fd<38>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi1ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi3ELi6ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r27, 3;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r32, %r28;
	@%p4 bra 	BB39_29;

	mov.u32 	%r33, %tid.x;
	setp.ge.s32	%p5, %r33, %r27;
	@%p5 bra 	BB39_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r27;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r77, %r33;

BB39_3:
	mov.u32 	%r6, %r77;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r27;
	@%p6 bra 	BB39_5;

	add.s32 	%r35, %r6, %r4;
	mul.wide.s32 	%rd15, %r35, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB39_5:
	setp.ne.s32	%p7, %r2, %r27;
	@%p7 bra 	BB39_7;

	setp.eq.s32	%p8, %r6, %r32;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB39_7:
	mov.u32 	%r40, %ntid.x;
	add.s32 	%r7, %r40, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r77, %r7;
	@%p9 bra 	BB39_3;

BB39_8:
	add.s32 	%r42, %r27, 1;
	mul.lo.s32 	%r44, %r1, %r42;
	cvt.s64.s32	%rd17, %r44;
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	mul.wide.s32 	%rd18, %r44, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r84, 0;

BB39_9:
	mov.u32 	%r10, %r84;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r10, %r1, %r10;
	mul.wide.s32 	%rd25, %r46, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r2, 6;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB39_13;
	bra.uni 	BB39_10;

BB39_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd37, %fd7;
	add.s32 	%r51, %r2, %r10;
	add.s32 	%r78, %r51, 1;
	mad.lo.s32 	%r52, %r10, %r1, %r78;
	mul.wide.s32 	%rd27, %r52, 8;
	add.s64 	%rd65, %rd19, %rd27;
	setp.ge.s32	%p13, %r78, %r27;
	mov.u32 	%r82, %r10;
	mov.u32 	%r83, %r10;
	@%p13 bra 	BB39_12;

BB39_11:
	mov.u32 	%r13, %r83;
	ld.shared.f64 	%fd8, [%rd65];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd37, %fd9;
	selp.f64	%fd37, %fd9, %fd37, %p14;
	selp.b32	%r14, %r78, %r13, %p14;
	add.s64 	%rd65, %rd65, 48;
	add.s32 	%r78, %r78, 6;
	setp.lt.s32	%p15, %r78, %r27;
	mov.u32 	%r82, %r14;
	mov.u32 	%r83, %r14;
	@%p15 bra 	BB39_11;

BB39_12:
	st.shared.u32 	[%rd2+48], %r82;
	st.shared.f64 	[%rd3], %fd37;

BB39_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r54, %r10, %r8;
	mul.wide.s32 	%rd29, %r54, 8;
	add.s64 	%rd8, %rd19, %rd29;
	@!%p17 bra 	BB39_15;
	bra.uni 	BB39_14;

BB39_14:
	mul.wide.s32 	%rd31, %r44, 8;
	add.s64 	%rd33, %rd19, %rd31;
	add.s64 	%rd34, %rd33, 64;
	add.s64 	%rd35, %rd33, 60;
	add.s64 	%rd36, %rd33, 56;
	add.s64 	%rd37, %rd33, 52;
	ld.shared.f64 	%fd10, [%rd33+8];
	ld.shared.f64 	%fd11, [%rd33];
	setp.gt.f64	%p18, %fd10, %fd11;
	add.s64 	%rd38, %rd33, 48;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd12, %fd10, %fd11, %p18;
	ld.shared.f64 	%fd13, [%rd33+16];
	setp.gt.f64	%p19, %fd13, %fd12;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd14, %fd13, %fd12, %p19;
	ld.shared.f64 	%fd15, [%rd33+24];
	setp.gt.f64	%p20, %fd15, %fd14;
	selp.b64	%rd41, %rd35, %rd40, %p20;
	selp.f64	%fd16, %fd15, %fd14, %p20;
	ld.shared.f64 	%fd17, [%rd33+32];
	setp.gt.f64	%p21, %fd17, %fd16;
	selp.b64	%rd42, %rd34, %rd41, %p21;
	selp.f64	%fd18, %fd17, %fd16, %p21;
	ld.shared.f64 	%fd19, [%rd33+40];
	setp.gt.f64	%p22, %fd19, %fd18;
	add.s64 	%rd43, %rd33, 68;
	selp.b64	%rd44, %rd43, %rd42, %p22;
	ld.shared.u32 	%r58, [%rd44];
	add.s32 	%r59, %r58, %r8;
	mul.wide.s32 	%rd45, %r59, 8;
	add.s64 	%rd46, %rd19, %rd45;
	ld.shared.f64 	%fd20, [%rd46];
	ld.shared.f64 	%fd21, [%rd8];
	st.shared.f64 	[%rd46], %fd21;
	st.shared.f64 	[%rd8], %fd20;

BB39_15:
	bar.sync 	0;
	setp.gt.s32	%p23, %r2, %r10;
	and.pred  	%p24, %p10, %p23;
	@!%p24 bra 	BB39_17;
	bra.uni 	BB39_16;

BB39_16:
	ld.shared.f64 	%fd22, [%rd8];
	ld.shared.f64 	%fd23, [%rd4];
	rcp.rn.f64 	%fd24, %fd23;
	mul.f64 	%fd25, %fd22, %fd24;
	st.shared.f64 	[%rd8], %fd25;

BB39_17:
	bar.sync 	0;
	add.s32 	%r84, %r10, 1;
	add.s32 	%r85, %r84, %r33;
	setp.ge.s32	%p25, %r85, %r27;
	@%p25 bra 	BB39_22;

	mul.lo.s32 	%r19, %r10, %r1;

BB39_19:
	setp.le.s32	%p26, %r2, %r10;
	@%p26 bra 	BB39_21;

	add.s32 	%r63, %r85, %r19;
	mul.wide.s32 	%rd47, %r63, 8;
	add.s64 	%rd49, %rd19, %rd47;
	ld.shared.f64 	%fd26, [%rd8];
	ld.shared.f64 	%fd27, [%rd49];
	mul.f64 	%fd28, %fd27, %fd26;
	add.s32 	%r64, %r85, %r8;
	mul.wide.s32 	%rd50, %r64, 8;
	add.s64 	%rd51, %rd19, %rd50;
	ld.shared.f64 	%fd29, [%rd51];
	sub.f64 	%fd30, %fd29, %fd28;
	st.shared.f64 	[%rd51], %fd30;

BB39_21:
	add.s32 	%r85, %r9, %r85;
	setp.lt.s32	%p27, %r85, %r27;
	@%p27 bra 	BB39_19;

BB39_22:
	setp.lt.s32	%p28, %r84, %r27;
	@%p28 bra 	BB39_9;

	add.s32 	%r86, %r27, -1;
	mul.lo.s32 	%r23, %r1, %r27;
	add.s32 	%r66, %r2, %r23;
	mul.wide.s32 	%rd52, %r66, 8;
	add.s64 	%rd9, %rd19, %rd52;

BB39_24:
	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r86;
	and.pred  	%p31, %p10, %p29;
	@!%p31 bra 	BB39_26;
	bra.uni 	BB39_25;

BB39_25:
	mad.lo.s32 	%r68, %r86, %r1, %r2;
	mul.wide.s32 	%rd54, %r68, 8;
	add.s64 	%rd56, %rd19, %rd54;
	add.s32 	%r69, %r86, %r23;
	mul.wide.s32 	%rd57, %r69, 8;
	add.s64 	%rd58, %rd19, %rd57;
	ld.shared.f64 	%fd31, [%rd58];
	ld.shared.f64 	%fd32, [%rd56];
	mul.f64 	%fd33, %fd32, %fd31;
	ld.shared.f64 	%fd34, [%rd9];
	sub.f64 	%fd35, %fd34, %fd33;
	st.shared.f64 	[%rd9], %fd35;

BB39_26:
	add.s32 	%r86, %r86, -1;
	setp.ne.s32	%p32, %r86, 0;
	@%p32 bra 	BB39_24;

	bar.sync 	0;
	setp.lt.s32	%p33, %r2, %r27;
	and.pred  	%p34, %p10, %p33;
	@!%p34 bra 	BB39_29;
	bra.uni 	BB39_28;

BB39_28:
	cvta.to.global.u64 	%rd59, %rd11;
	mul.lo.s32 	%r75, %r32, %r27;
	cvt.s64.s32	%rd60, %r75;
	add.s64 	%rd62, %rd60, %rd21;
	shl.b64 	%rd63, %rd62, 3;
	add.s64 	%rd64, %rd59, %rd63;
	ld.shared.f64 	%fd36, [%rd9];
	st.global.f64 	[%rd64], %fd36;

BB39_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2IdLi1ELi2ELi6ELi3EEvPKT_PS0_S3_ii(
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2IdLi1ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2IdLi1ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<35>;
	.reg .s32 	%r<87>;
	.reg .s64 	%rd<66>;
	.reg .f64 	%fd<38>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2IdLi1ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2IdLi1ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2IdLi1ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2IdLi1ELi2ELi6ELi3EEvPKT_PS0_S3_ii_param_4];
	add.s32 	%r1, %r27, 2;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r32, %r28;
	@%p4 bra 	BB40_29;

	mov.u32 	%r33, %tid.x;
	setp.ge.s32	%p5, %r33, %r27;
	@%p5 bra 	BB40_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r27;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r77, %r33;

BB40_3:
	mov.u32 	%r6, %r77;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 8;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r27;
	@%p6 bra 	BB40_5;

	add.s32 	%r35, %r6, %r4;
	mul.wide.s32 	%rd15, %r35, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd5, [%rd16];
	st.shared.f64 	[%rd1], %fd5;

BB40_5:
	setp.ne.s32	%p7, %r2, %r27;
	@%p7 bra 	BB40_7;

	setp.eq.s32	%p8, %r6, %r32;
	selp.f64	%fd6, 0d3FF0000000000000, 0d0000000000000000, %p8;
	st.shared.f64 	[%rd1], %fd6;

BB40_7:
	mov.u32 	%r40, %ntid.x;
	add.s32 	%r7, %r40, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r77, %r7;
	@%p9 bra 	BB40_3;

BB40_8:
	add.s32 	%r42, %r27, 1;
	mul.lo.s32 	%r44, %r1, %r42;
	cvt.s64.s32	%rd17, %r44;
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	mul.wide.s32 	%rd18, %r44, 8;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd18;
	cvt.s64.s32	%rd21, %r2;
	mul.wide.s32 	%rd22, %r2, 4;
	add.s64 	%rd2, %rd20, %rd22;
	add.s64 	%rd23, %rd21, %rd17;
	shl.b64 	%rd24, %rd23, 3;
	add.s64 	%rd3, %rd19, %rd24;
	mov.u32 	%r84, 0;

BB40_9:
	mov.u32 	%r10, %r84;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r10, %r1, %r10;
	mul.wide.s32 	%rd25, %r46, 8;
	add.s64 	%rd4, %rd19, %rd25;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r2, 6;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB40_13;
	bra.uni 	BB40_10;

BB40_10:
	ld.shared.f64 	%fd7, [%rd4];
	abs.f64 	%fd37, %fd7;
	add.s32 	%r51, %r2, %r10;
	add.s32 	%r78, %r51, 1;
	mad.lo.s32 	%r52, %r10, %r1, %r78;
	mul.wide.s32 	%rd27, %r52, 8;
	add.s64 	%rd65, %rd19, %rd27;
	setp.ge.s32	%p13, %r78, %r27;
	mov.u32 	%r82, %r10;
	mov.u32 	%r83, %r10;
	@%p13 bra 	BB40_12;

BB40_11:
	mov.u32 	%r13, %r83;
	ld.shared.f64 	%fd8, [%rd65];
	abs.f64 	%fd9, %fd8;
	setp.lt.f64	%p14, %fd37, %fd9;
	selp.f64	%fd37, %fd9, %fd37, %p14;
	selp.b32	%r14, %r78, %r13, %p14;
	add.s64 	%rd65, %rd65, 48;
	add.s32 	%r78, %r78, 6;
	setp.lt.s32	%p15, %r78, %r27;
	mov.u32 	%r82, %r14;
	mov.u32 	%r83, %r14;
	@%p15 bra 	BB40_11;

BB40_12:
	st.shared.u32 	[%rd2+48], %r82;
	st.shared.f64 	[%rd3], %fd37;

BB40_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r54, %r10, %r8;
	mul.wide.s32 	%rd29, %r54, 8;
	add.s64 	%rd8, %rd19, %rd29;
	@!%p17 bra 	BB40_15;
	bra.uni 	BB40_14;

BB40_14:
	mul.wide.s32 	%rd31, %r44, 8;
	add.s64 	%rd33, %rd19, %rd31;
	add.s64 	%rd34, %rd33, 64;
	add.s64 	%rd35, %rd33, 60;
	add.s64 	%rd36, %rd33, 56;
	add.s64 	%rd37, %rd33, 52;
	ld.shared.f64 	%fd10, [%rd33+8];
	ld.shared.f64 	%fd11, [%rd33];
	setp.gt.f64	%p18, %fd10, %fd11;
	add.s64 	%rd38, %rd33, 48;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd12, %fd10, %fd11, %p18;
	ld.shared.f64 	%fd13, [%rd33+16];
	setp.gt.f64	%p19, %fd13, %fd12;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd14, %fd13, %fd12, %p19;
	ld.shared.f64 	%fd15, [%rd33+24];
	setp.gt.f64	%p20, %fd15, %fd14;
	selp.b64	%rd41, %rd35, %rd40, %p20;
	selp.f64	%fd16, %fd15, %fd14, %p20;
	ld.shared.f64 	%fd17, [%rd33+32];
	setp.gt.f64	%p21, %fd17, %fd16;
	selp.b64	%rd42, %rd34, %rd41, %p21;
	selp.f64	%fd18, %fd17, %fd16, %p21;
	ld.shared.f64 	%fd19, [%rd33+40];
	setp.gt.f64	%p22, %fd19, %fd18;
	add.s64 	%rd43, %rd33, 68;
	selp.b64	%rd44, %rd43, %rd42, %p22;
	ld.shared.u32 	%r58, [%rd44];
	add.s32 	%r59, %r58, %r8;
	mul.wide.s32 	%rd45, %r59, 8;
	add.s64 	%rd46, %rd19, %rd45;
	ld.shared.f64 	%fd20, [%rd46];
	ld.shared.f64 	%fd21, [%rd8];
	st.shared.f64 	[%rd46], %fd21;
	st.shared.f64 	[%rd8], %fd20;

BB40_15:
	bar.sync 	0;
	setp.gt.s32	%p23, %r2, %r10;
	and.pred  	%p24, %p10, %p23;
	@!%p24 bra 	BB40_17;
	bra.uni 	BB40_16;

BB40_16:
	ld.shared.f64 	%fd22, [%rd8];
	ld.shared.f64 	%fd23, [%rd4];
	rcp.rn.f64 	%fd24, %fd23;
	mul.f64 	%fd25, %fd22, %fd24;
	st.shared.f64 	[%rd8], %fd25;

BB40_17:
	bar.sync 	0;
	add.s32 	%r84, %r10, 1;
	add.s32 	%r85, %r84, %r33;
	setp.ge.s32	%p25, %r85, %r27;
	@%p25 bra 	BB40_22;

	mul.lo.s32 	%r19, %r10, %r1;

BB40_19:
	setp.le.s32	%p26, %r2, %r10;
	@%p26 bra 	BB40_21;

	add.s32 	%r63, %r85, %r19;
	mul.wide.s32 	%rd47, %r63, 8;
	add.s64 	%rd49, %rd19, %rd47;
	ld.shared.f64 	%fd26, [%rd8];
	ld.shared.f64 	%fd27, [%rd49];
	mul.f64 	%fd28, %fd27, %fd26;
	add.s32 	%r64, %r85, %r8;
	mul.wide.s32 	%rd50, %r64, 8;
	add.s64 	%rd51, %rd19, %rd50;
	ld.shared.f64 	%fd29, [%rd51];
	sub.f64 	%fd30, %fd29, %fd28;
	st.shared.f64 	[%rd51], %fd30;

BB40_21:
	add.s32 	%r85, %r9, %r85;
	setp.lt.s32	%p27, %r85, %r27;
	@%p27 bra 	BB40_19;

BB40_22:
	setp.lt.s32	%p28, %r84, %r27;
	@%p28 bra 	BB40_9;

	add.s32 	%r86, %r27, -1;
	mul.lo.s32 	%r23, %r1, %r27;
	add.s32 	%r66, %r2, %r23;
	mul.wide.s32 	%rd52, %r66, 8;
	add.s64 	%rd9, %rd19, %rd52;

BB40_24:
	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r86;
	and.pred  	%p31, %p10, %p29;
	@!%p31 bra 	BB40_26;
	bra.uni 	BB40_25;

BB40_25:
	mad.lo.s32 	%r68, %r86, %r1, %r2;
	mul.wide.s32 	%rd54, %r68, 8;
	add.s64 	%rd56, %rd19, %rd54;
	add.s32 	%r69, %r86, %r23;
	mul.wide.s32 	%rd57, %r69, 8;
	add.s64 	%rd58, %rd19, %rd57;
	ld.shared.f64 	%fd31, [%rd58];
	ld.shared.f64 	%fd32, [%rd56];
	mul.f64 	%fd33, %fd32, %fd31;
	ld.shared.f64 	%fd34, [%rd9];
	sub.f64 	%fd35, %fd34, %fd33;
	st.shared.f64 	[%rd9], %fd35;

BB40_26:
	add.s32 	%r86, %r86, -1;
	setp.ne.s32	%p32, %r86, 0;
	@%p32 bra 	BB40_24;

	bar.sync 	0;
	setp.lt.s32	%p33, %r2, %r27;
	and.pred  	%p34, %p10, %p33;
	@!%p34 bra 	BB40_29;
	bra.uni 	BB40_28;

BB40_28:
	cvta.to.global.u64 	%rd59, %rd11;
	mul.lo.s32 	%r75, %r32, %r27;
	cvt.s64.s32	%rd60, %r75;
	add.s64 	%rd62, %rd60, %rd21;
	shl.b64 	%rd63, %rd62, 3;
	add.s64 	%rd64, %rd59, %rd63;
	ld.shared.f64 	%fd36, [%rd9];
	st.global.f64 	[%rd64], %fd36;

BB40_29:
	ret;
}

.visible .entry _Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<22>;
	.reg .s32 	%r<55>;
	.reg .s64 	%rd<56>;
	.reg .f64 	%fd<79>;


	ld.param.u64 	%rd11, [_Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd12, [_Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd13, [_Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r15, [_Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r16, [_Z23gauss_jordan_solve_gpu1I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r17, %nctaid.x;
	mov.u32 	%r18, %ctaid.y;
	mov.u32 	%r19, %ctaid.x;
	mad.lo.s32 	%r3, %r17, %r18, %r19;
	setp.ge.s32	%p5, %r3, %r16;
	@%p5 bra 	BB41_19;

	mul.lo.s32 	%r4, %r3, %r15;
	mad.lo.s32 	%r20, %r2, %r15, %r1;
	mul.wide.s32 	%rd14, %r20, 16;
	mov.u64 	%rd15, shmem;
	add.s64 	%rd1, %rd15, %rd14;
	setp.ge.s32	%p6, %r2, %r15;
	@%p6 bra 	BB41_3;

	mul.lo.s32 	%r21, %r4, %r15;
	cvt.s64.s32	%rd16, %r21;
	cvta.to.global.u64 	%rd17, %rd11;
	cvt.s64.s32	%rd18, %r20;
	add.s64 	%rd19, %rd16, %rd18;
	shl.b64 	%rd20, %rd19, 4;
	add.s64 	%rd21, %rd17, %rd20;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd21];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB41_3:
	setp.ne.s32	%p7, %r2, %r15;
	@%p7 bra 	BB41_5;

	cvta.to.global.u64 	%rd22, %rd12;
	cvt.s64.s32	%rd23, %r4;
	cvt.s64.s32	%rd24, %r1;
	add.s64 	%rd25, %rd23, %rd24;
	shl.b64 	%rd26, %rd25, 4;
	add.s64 	%rd27, %rd22, %rd26;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd27];
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB41_5:
	add.s32 	%r24, %r15, 1;
	mul.lo.s32 	%r25, %r24, %r15;
	mul.wide.s32 	%rd28, %r25, 16;
	add.s64 	%rd5, %rd15, %rd28;
	add.s64 	%rd2, %rd5, 16;
	mul.lo.s32 	%r5, %r2, %r15;
	setp.lt.s32	%p8, %r1, 2;
	setp.eq.s32	%p9, %r2, 0;
	mov.u32 	%r54, 0;
	and.pred  	%p1, %p9, %p8;
	mul.wide.s32 	%rd30, %r1, 4;
	add.s64 	%rd3, %rd5, %rd30;
	mul.wide.s32 	%rd31, %r1, 8;
	add.s64 	%rd4, %rd5, %rd31;
	add.s64 	%rd6, %rd5, 20;

BB41_6:
	mov.u32 	%r49, %r54;
	mov.u32 	%r6, %r49;
	bar.sync 	0;
	@!%p1 bra 	BB41_10;
	bra.uni 	BB41_7;

BB41_7:
	mad.lo.s32 	%r28, %r24, %r6, %r1;
	mul.wide.s32 	%rd32, %r28, 16;
	add.s64 	%rd34, %rd15, %rd32;
	add.s64 	%rd55, %rd34, 16;
	mad.lo.s32 	%r29, %r6, %r15, %r6;
	mul.wide.s32 	%rd35, %r29, 16;
	add.s64 	%rd36, %rd15, %rd35;
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd36];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd78, %fd16, %fd18;
	add.s32 	%r30, %r1, %r6;
	add.s32 	%r48, %r30, 1;
	setp.ge.s32	%p10, %r48, %r15;
	mov.u32 	%r52, %r6;
	mov.u32 	%r53, %r6;
	@%p10 bra 	BB41_9;

BB41_8:
	.pragma "nounroll";
	mov.u32 	%r9, %r53;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd55];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p11, %fd78, %fd25;
	selp.f64	%fd78, %fd25, %fd78, %p11;
	selp.b32	%r10, %r48, %r9, %p11;
	add.s64 	%rd55, %rd55, 32;
	add.s32 	%r48, %r48, 2;
	setp.lt.s32	%p12, %r48, %r15;
	mov.u32 	%r52, %r10;
	mov.u32 	%r53, %r10;
	@%p12 bra 	BB41_8;

BB41_9:
	st.shared.u32 	[%rd3+16], %r52;
	st.shared.f64 	[%rd4], %fd78;

BB41_10:
	bar.sync 	0;
	setp.eq.s32	%p13, %r1, %r6;
	setp.ge.s32	%p14, %r2, %r6;
	and.pred  	%p15, %p13, %p14;
	@!%p15 bra 	BB41_12;
	bra.uni 	BB41_11;

BB41_11:
	ld.shared.f64 	%fd26, [%rd5];
	ld.shared.f64 	%fd27, [%rd5+8];
	setp.gt.f64	%p16, %fd27, %fd26;
	selp.b64	%rd37, %rd6, %rd2, %p16;
	ld.shared.u32 	%r33, [%rd37];
	add.s32 	%r34, %r33, %r5;
	mul.wide.s32 	%rd38, %r34, 16;
	add.s64 	%rd40, %rd15, %rd38;
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd40];
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd1];
	st.shared.v2.f64 	[%rd40], {%fd30, %fd31};
	st.shared.v2.f64 	[%rd1], {%fd28, %fd29};

BB41_12:
	bar.sync 	0;
	setp.gt.s32	%p17, %r2, %r6;
	and.pred  	%p18, %p13, %p17;
	mad.lo.s32 	%r36, %r6, %r15, %r1;
	mul.wide.s32 	%rd41, %r36, 16;
	add.s64 	%rd10, %rd15, %rd41;
	@!%p18 bra 	BB41_14;
	bra.uni 	BB41_13;

BB41_13:
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd10];
	mul.f64 	%fd39, %fd37, %fd37;
	fma.rn.f64 	%fd41, %fd36, %fd36, %fd39;
	rcp.rn.f64 	%fd42, %fd41;
	mul.f64 	%fd43, %fd36, %fd42;
	neg.f64 	%fd44, %fd37;
	mul.f64 	%fd45, %fd42, %fd44;
	ld.shared.v2.f64 	{%fd46, %fd47}, [%rd1];
	mul.f64 	%fd49, %fd46, %fd43;
	mul.f64 	%fd51, %fd47, %fd45;
	mul.f64 	%fd52, %fd47, %fd43;
	fma.rn.f64 	%fd53, %fd46, %fd45, %fd52;
	sub.f64 	%fd54, %fd49, %fd51;
	st.shared.v2.f64 	[%rd1], {%fd54, %fd53};

BB41_14:
	bar.sync 	0;
	setp.ne.s32	%p19, %r1, %r6;
	and.pred  	%p20, %p19, %p17;
	@!%p20 bra 	BB41_16;
	bra.uni 	BB41_15;

BB41_15:
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd10];
	add.s32 	%r39, %r6, %r5;
	mul.wide.s32 	%rd43, %r39, 16;
	add.s64 	%rd45, %rd15, %rd43;
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd45];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd1];
	mul.f64 	%fd63, %fd55, %fd57;
	sub.f64 	%fd65, %fd59, %fd63;
	mul.f64 	%fd67, %fd55, %fd58;
	sub.f64 	%fd69, %fd60, %fd67;
	fma.rn.f64 	%fd71, %fd56, %fd58, %fd65;
	mul.f64 	%fd72, %fd56, %fd57;
	sub.f64 	%fd73, %fd69, %fd72;
	st.shared.v2.f64 	[%rd1], {%fd71, %fd73};

BB41_16:
	add.s32 	%r54, %r6, 1;
	setp.lt.s32	%p21, %r54, %r15;
	@%p21 bra 	BB41_6;

	setp.eq.s32	%p4, %r2, %r15;
	bar.sync 	0;
	@!%p4 bra 	BB41_19;
	bra.uni 	BB41_18;

BB41_18:
	cvta.to.global.u64 	%rd46, %rd13;
	cvt.s64.s32	%rd47, %r4;
	cvt.s64.s32	%rd48, %r1;
	add.s64 	%rd49, %rd47, %rd48;
	shl.b64 	%rd50, %rd49, 4;
	add.s64 	%rd51, %rd46, %rd50;
	mad.lo.s32 	%r47, %r15, %r15, %r1;
	mul.wide.s32 	%rd52, %r47, 16;
	add.s64 	%rd54, %rd15, %rd52;
	ld.shared.v2.f64 	{%fd74, %fd75}, [%rd54];
	st.global.v2.f64 	[%rd51], {%fd74, %fd75};

BB41_19:
	ret;
}

.visible .entry _Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<28>;
	.reg .s32 	%r<69>;
	.reg .s64 	%rd<61>;
	.reg .f64 	%fd<79>;


	ld.param.u64 	%rd13, [_Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd14, [_Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd15, [_Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r23, [_Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r24, [_Z23gauss_jordan_solve_gpu2I7double2Li0ELi0ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r25, %nctaid.x;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %ctaid.x;
	mad.lo.s32 	%r2, %r25, %r26, %r27;
	setp.ge.s32	%p5, %r2, %r24;
	@%p5 bra 	BB42_25;

	mov.u32 	%r28, %tid.x;
	mul.lo.s32 	%r3, %r1, %r23;
	setp.ge.s32	%p6, %r28, %r23;
	@%p6 bra 	BB42_8;

	cvta.to.global.u64 	%rd1, %rd14;
	mul.lo.s32 	%r29, %r2, %r23;
	mul.lo.s32 	%r30, %r29, %r23;
	cvt.s64.s32	%rd2, %r30;
	cvt.s64.s32	%rd3, %r29;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r60, %tid.x;
	cvta.to.global.u64 	%rd18, %rd13;

BB42_3:
	add.s32 	%r31, %r60, %r3;
	mul.wide.s32 	%rd16, %r31, 16;
	mov.u64 	%rd17, shmem;
	add.s64 	%rd4, %rd17, %rd16;
	setp.ge.s32	%p7, %r1, %r23;
	@%p7 bra 	BB42_5;

	cvt.s64.s32	%rd19, %r31;
	add.s64 	%rd20, %rd19, %rd2;
	shl.b64 	%rd21, %rd20, 4;
	add.s64 	%rd22, %rd18, %rd21;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd22];
	st.shared.v2.f64 	[%rd4], {%fd5, %fd6};

BB42_5:
	setp.ne.s32	%p8, %r1, %r23;
	@%p8 bra 	BB42_7;

	cvt.s64.s32	%rd23, %r60;
	add.s64 	%rd24, %rd23, %rd3;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd4], {%fd9, %fd10};

BB42_7:
	add.s32 	%r60, %r4, %r60;
	setp.lt.s32	%p9, %r60, %r23;
	@%p9 bra 	BB42_3;

BB42_8:
	add.s32 	%r34, %r23, 1;
	mul.lo.s32 	%r35, %r34, %r23;
	mul.wide.s32 	%rd27, %r35, 16;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd29, %rd28, %rd27;
	mov.u32 	%r9, %ntid.x;
	mul.wide.s32 	%rd30, %r28, 4;
	add.s64 	%rd5, %rd29, %rd30;
	mul.wide.s32 	%rd31, %r28, 8;
	add.s64 	%rd6, %rd29, %rd31;
	add.s64 	%rd7, %rd29, 20;
	mov.u32 	%r67, 0;

BB42_9:
	mov.u32 	%r62, %r67;
	mov.u32 	%r10, %r62;
	bar.sync 	0;
	mad.lo.s32 	%r37, %r10, %r23, %r10;
	mul.wide.s32 	%rd32, %r37, 16;
	add.s64 	%rd8, %rd28, %rd32;
	setp.eq.s32	%p10, %r1, 0;
	setp.lt.s32	%p11, %r28, 2;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB42_13;
	bra.uni 	BB42_10;

BB42_10:
	mad.lo.s32 	%r40, %r34, %r10, %r28;
	mul.wide.s32 	%rd34, %r40, 16;
	add.s64 	%rd36, %rd28, %rd34;
	add.s64 	%rd60, %rd36, 16;
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd8];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd78, %fd16, %fd18;
	add.s32 	%r42, %r28, %r10;
	add.s32 	%r61, %r42, 1;
	setp.ge.s32	%p13, %r61, %r23;
	mov.u32 	%r65, %r10;
	mov.u32 	%r66, %r10;
	@%p13 bra 	BB42_12;

BB42_11:
	.pragma "nounroll";
	mov.u32 	%r14, %r66;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd60];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p14, %fd78, %fd25;
	selp.f64	%fd78, %fd25, %fd78, %p14;
	selp.b32	%r15, %r61, %r14, %p14;
	add.s64 	%rd60, %rd60, 32;
	add.s32 	%r61, %r61, 2;
	setp.lt.s32	%p15, %r61, %r23;
	mov.u32 	%r65, %r15;
	mov.u32 	%r66, %r15;
	@%p15 bra 	BB42_11;

BB42_12:
	st.shared.u32 	[%rd5+16], %r65;
	st.shared.f64 	[%rd6], %fd78;

BB42_13:
	setp.eq.s32	%p1, %r28, 0;
	bar.sync 	0;
	setp.ge.s32	%p16, %r1, %r10;
	and.pred  	%p17, %p1, %p16;
	add.s32 	%r44, %r10, %r3;
	mul.wide.s32 	%rd37, %r44, 16;
	add.s64 	%rd12, %rd28, %rd37;
	@!%p17 bra 	BB42_15;
	bra.uni 	BB42_14;

BB42_14:
	mul.wide.s32 	%rd39, %r35, 16;
	add.s64 	%rd41, %rd28, %rd39;
	add.s64 	%rd42, %rd41, 16;
	ld.shared.f64 	%fd26, [%rd41];
	ld.shared.f64 	%fd27, [%rd41+8];
	setp.gt.f64	%p18, %fd27, %fd26;
	selp.b64	%rd43, %rd7, %rd42, %p18;
	ld.shared.u32 	%r47, [%rd43];
	add.s32 	%r48, %r47, %r3;
	mul.wide.s32 	%rd44, %r48, 16;
	add.s64 	%rd45, %rd28, %rd44;
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd45];
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd12];
	st.shared.v2.f64 	[%rd45], {%fd30, %fd31};
	st.shared.v2.f64 	[%rd12], {%fd28, %fd29};

BB42_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r1, %r10;
	and.pred  	%p20, %p1, %p19;
	@!%p20 bra 	BB42_17;
	bra.uni 	BB42_16;

BB42_16:
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd12];
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd8];
	mul.f64 	%fd41, %fd39, %fd39;
	fma.rn.f64 	%fd43, %fd38, %fd38, %fd41;
	rcp.rn.f64 	%fd44, %fd43;
	mul.f64 	%fd45, %fd38, %fd44;
	neg.f64 	%fd46, %fd39;
	mul.f64 	%fd47, %fd44, %fd46;
	mul.f64 	%fd49, %fd36, %fd45;
	mul.f64 	%fd51, %fd37, %fd47;
	mul.f64 	%fd52, %fd37, %fd45;
	fma.rn.f64 	%fd53, %fd36, %fd47, %fd52;
	sub.f64 	%fd54, %fd49, %fd51;
	st.shared.v2.f64 	[%rd12], {%fd54, %fd53};

BB42_17:
	setp.lt.s32	%p3, %r28, %r23;
	bar.sync 	0;
	@!%p3 bra 	BB42_22;
	bra.uni 	BB42_18;

BB42_18:
	mul.lo.s32 	%r18, %r10, %r23;
	mov.u32 	%r68, %r28;

BB42_19:
	mov.u32 	%r20, %r68;
	setp.ne.s32	%p21, %r20, %r10;
	and.pred  	%p23, %p21, %p19;
	@!%p23 bra 	BB42_21;
	bra.uni 	BB42_20;

BB42_20:
	add.s32 	%r51, %r20, %r3;
	mul.wide.s32 	%rd46, %r51, 16;
	add.s64 	%rd48, %rd28, %rd46;
	add.s32 	%r52, %r20, %r18;
	mul.wide.s32 	%rd49, %r52, 16;
	add.s64 	%rd50, %rd28, %rd49;
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd12];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd50];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd48];
	mul.f64 	%fd63, %fd57, %fd55;
	sub.f64 	%fd65, %fd59, %fd63;
	mul.f64 	%fd67, %fd57, %fd56;
	sub.f64 	%fd69, %fd60, %fd67;
	fma.rn.f64 	%fd71, %fd58, %fd56, %fd65;
	mul.f64 	%fd72, %fd58, %fd55;
	sub.f64 	%fd73, %fd69, %fd72;
	st.shared.v2.f64 	[%rd48], {%fd71, %fd73};

BB42_21:
	add.s32 	%r21, %r9, %r20;
	setp.lt.s32	%p24, %r21, %r23;
	mov.u32 	%r68, %r21;
	@%p24 bra 	BB42_19;

BB42_22:
	add.s32 	%r67, %r10, 1;
	setp.lt.s32	%p25, %r67, %r23;
	@%p25 bra 	BB42_9;

	bar.sync 	0;
	setp.lt.s32	%p26, %r1, %r23;
	and.pred  	%p27, %p1, %p26;
	@!%p27 bra 	BB42_25;
	bra.uni 	BB42_24;

BB42_24:
	cvta.to.global.u64 	%rd51, %rd15;
	mul.lo.s32 	%r58, %r2, %r23;
	cvt.s64.s32	%rd52, %r58;
	cvt.s64.s32	%rd53, %r1;
	add.s64 	%rd54, %rd52, %rd53;
	shl.b64 	%rd55, %rd54, 4;
	add.s64 	%rd56, %rd51, %rd55;
	mad.lo.s32 	%r59, %r23, %r23, %r1;
	mul.wide.s32 	%rd57, %r59, 16;
	add.s64 	%rd59, %rd28, %rd57;
	ld.shared.v2.f64 	{%fd74, %fd75}, [%rd59];
	st.global.v2.f64 	[%rd56], {%fd74, %fd75};

BB42_25:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<94>;
	.reg .s64 	%rd<68>;
	.reg .f64 	%fd<100>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2I7double2Li0ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r29, 2;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r34, %r31, %r32, %r33;
	setp.ge.s32	%p4, %r34, %r30;
	@%p4 bra 	BB43_29;

	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r29;
	@%p5 bra 	BB43_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r29;
	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r84, %r35;

BB43_3:
	mov.u32 	%r7, %r84;
	add.s32 	%r36, %r7, %r3;
	mul.wide.s32 	%rd13, %r36, 16;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r29;
	@%p6 bra 	BB43_5;

	add.s32 	%r37, %r7, %r4;
	cvt.s64.s32	%rd16, %r37;
	mul.lo.s32 	%r42, %r34, %r29;
	mul.lo.s32 	%r43, %r42, %r29;
	cvt.s64.s32	%rd17, %r43;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd20];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB43_5:
	setp.ne.s32	%p7, %r2, %r29;
	@%p7 bra 	BB43_7;

	mul.lo.s32 	%r48, %r34, %r29;
	cvt.s64.s32	%rd22, %r48;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB43_7:
	add.s32 	%r8, %r6, %r7;
	setp.lt.s32	%p8, %r8, %r29;
	mov.u32 	%r84, %r8;
	@%p8 bra 	BB43_3;

BB43_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	add.s32 	%r51, %r29, 1;
	mul.lo.s32 	%r52, %r1, %r51;
	mul.wide.s32 	%rd27, %r52, 16;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd29, %rd28, %rd27;
	mul.wide.s32 	%rd30, %r2, 4;
	add.s64 	%rd2, %rd29, %rd30;
	mul.wide.s32 	%rd31, %r2, 8;
	add.s64 	%rd3, %rd29, %rd31;
	mov.u32 	%r91, 0;

BB43_9:
	mov.u32 	%r11, %r91;
	bar.sync 	0;
	mad.lo.s32 	%r54, %r11, %r1, %r11;
	mul.wide.s32 	%rd32, %r54, 16;
	add.s64 	%rd4, %rd28, %rd32;
	setp.eq.s32	%p9, %r35, 0;
	setp.lt.s32	%p10, %r2, 3;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB43_13;
	bra.uni 	BB43_10;

BB43_10:
	add.s32 	%r56, %r29, 3;
	mad.lo.s32 	%r57, %r56, %r11, %r2;
	mul.wide.s32 	%rd34, %r57, 16;
	add.s64 	%rd36, %rd28, %rd34;
	add.s64 	%rd67, %rd36, 16;
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd4];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd99, %fd16, %fd18;
	add.s32 	%r59, %r2, %r11;
	add.s32 	%r85, %r59, 1;
	setp.ge.s32	%p12, %r85, %r29;
	mov.u32 	%r89, %r11;
	mov.u32 	%r90, %r11;
	@%p12 bra 	BB43_12;

BB43_11:
	mov.u32 	%r15, %r90;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd67];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p13, %fd99, %fd25;
	selp.f64	%fd99, %fd25, %fd99, %p13;
	selp.b32	%r16, %r85, %r15, %p13;
	add.s64 	%rd67, %rd67, 48;
	add.s32 	%r85, %r85, 3;
	setp.lt.s32	%p14, %r85, %r29;
	mov.u32 	%r89, %r16;
	mov.u32 	%r90, %r16;
	@%p14 bra 	BB43_11;

BB43_12:
	st.shared.u32 	[%rd2+24], %r89;
	st.shared.f64 	[%rd3], %fd99;

BB43_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r61, %r11, %r9;
	mul.wide.s32 	%rd37, %r61, 16;
	add.s64 	%rd8, %rd28, %rd37;
	@!%p16 bra 	BB43_15;
	bra.uni 	BB43_14;

BB43_14:
	mul.wide.s32 	%rd39, %r52, 16;
	add.s64 	%rd41, %rd28, %rd39;
	add.s64 	%rd42, %rd41, 32;
	add.s64 	%rd43, %rd41, 28;
	add.s64 	%rd44, %rd41, 24;
	ld.shared.f64 	%fd26, [%rd41+8];
	ld.shared.f64 	%fd27, [%rd41];
	setp.gt.f64	%p17, %fd26, %fd27;
	selp.b64	%rd45, %rd43, %rd44, %p17;
	selp.f64	%fd28, %fd26, %fd27, %p17;
	ld.shared.f64 	%fd29, [%rd41+16];
	setp.gt.f64	%p18, %fd29, %fd28;
	selp.b64	%rd46, %rd42, %rd45, %p18;
	ld.shared.u32 	%r65, [%rd46];
	add.s32 	%r66, %r65, %r9;
	mul.wide.s32 	%rd47, %r66, 16;
	add.s64 	%rd48, %rd28, %rd47;
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd48];
	ld.shared.v2.f64 	{%fd32, %fd33}, [%rd8];
	st.shared.v2.f64 	[%rd48], {%fd32, %fd33};
	st.shared.v2.f64 	[%rd8], {%fd30, %fd31};

BB43_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r2, %r11;
	and.pred  	%p20, %p9, %p19;
	@!%p20 bra 	BB43_17;
	bra.uni 	BB43_16;

BB43_16:
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd8];
	ld.shared.v2.f64 	{%fd40, %fd41}, [%rd4];
	mul.f64 	%fd43, %fd41, %fd41;
	fma.rn.f64 	%fd45, %fd40, %fd40, %fd43;
	rcp.rn.f64 	%fd46, %fd45;
	mul.f64 	%fd47, %fd40, %fd46;
	neg.f64 	%fd48, %fd41;
	mul.f64 	%fd49, %fd46, %fd48;
	mul.f64 	%fd51, %fd38, %fd47;
	mul.f64 	%fd53, %fd39, %fd49;
	mul.f64 	%fd54, %fd39, %fd47;
	fma.rn.f64 	%fd55, %fd38, %fd49, %fd54;
	sub.f64 	%fd56, %fd51, %fd53;
	st.shared.v2.f64 	[%rd8], {%fd56, %fd55};

BB43_17:
	bar.sync 	0;
	add.s32 	%r91, %r11, 1;
	add.s32 	%r92, %r91, %r35;
	setp.ge.s32	%p21, %r92, %r29;
	@%p21 bra 	BB43_22;

	mul.lo.s32 	%r21, %r11, %r1;

BB43_19:
	setp.le.s32	%p22, %r2, %r11;
	@%p22 bra 	BB43_21;

	add.s32 	%r70, %r92, %r9;
	mul.wide.s32 	%rd49, %r70, 16;
	add.s64 	%rd51, %rd28, %rd49;
	add.s32 	%r71, %r92, %r21;
	mul.wide.s32 	%rd52, %r71, 16;
	add.s64 	%rd53, %rd28, %rd52;
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd8];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd53];
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd51];
	mul.f64 	%fd65, %fd59, %fd57;
	sub.f64 	%fd67, %fd61, %fd65;
	mul.f64 	%fd69, %fd59, %fd58;
	sub.f64 	%fd71, %fd62, %fd69;
	fma.rn.f64 	%fd73, %fd60, %fd58, %fd67;
	mul.f64 	%fd74, %fd60, %fd57;
	sub.f64 	%fd75, %fd71, %fd74;
	st.shared.v2.f64 	[%rd51], {%fd73, %fd75};

BB43_21:
	add.s32 	%r92, %r10, %r92;
	setp.lt.s32	%p23, %r92, %r29;
	@%p23 bra 	BB43_19;

BB43_22:
	setp.lt.s32	%p24, %r91, %r29;
	@%p24 bra 	BB43_9;

	add.s32 	%r93, %r29, -1;
	mul.lo.s32 	%r25, %r1, %r29;
	add.s32 	%r73, %r2, %r25;
	mul.wide.s32 	%rd54, %r73, 16;
	add.s64 	%rd9, %rd28, %rd54;

BB43_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r2, %r93;
	and.pred  	%p27, %p9, %p25;
	@!%p27 bra 	BB43_26;
	bra.uni 	BB43_25;

BB43_25:
	mad.lo.s32 	%r75, %r93, %r1, %r2;
	mul.wide.s32 	%rd56, %r75, 16;
	add.s64 	%rd58, %rd28, %rd56;
	add.s32 	%r76, %r93, %r25;
	mul.wide.s32 	%rd59, %r76, 16;
	add.s64 	%rd60, %rd28, %rd59;
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd60];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd58];
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd9];
	mul.f64 	%fd84, %fd78, %fd76;
	sub.f64 	%fd86, %fd80, %fd84;
	mul.f64 	%fd88, %fd78, %fd77;
	sub.f64 	%fd90, %fd81, %fd88;
	fma.rn.f64 	%fd92, %fd79, %fd77, %fd86;
	mul.f64 	%fd93, %fd79, %fd76;
	sub.f64 	%fd94, %fd90, %fd93;
	st.shared.v2.f64 	[%rd9], {%fd92, %fd94};

BB43_26:
	add.s32 	%r93, %r93, -1;
	setp.ne.s32	%p28, %r93, 0;
	@%p28 bra 	BB43_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r29;
	and.pred  	%p30, %p9, %p29;
	@!%p30 bra 	BB43_29;
	bra.uni 	BB43_28;

BB43_28:
	cvta.to.global.u64 	%rd61, %rd12;
	mul.lo.s32 	%r82, %r34, %r29;
	cvt.s64.s32	%rd62, %r82;
	cvt.s64.s32	%rd63, %r2;
	add.s64 	%rd64, %rd62, %rd63;
	shl.b64 	%rd65, %rd64, 4;
	add.s64 	%rd66, %rd61, %rd65;
	ld.shared.v2.f64 	{%fd95, %fd96}, [%rd9];
	st.global.v2.f64 	[%rd66], {%fd95, %fd96};

BB43_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<77>;
	.reg .s64 	%rd<68>;
	.reg .f64 	%fd<100>;


	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd14, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r2, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r2, %r29;
	@%p4 bra 	BB44_29;

	mov.u32 	%r33, %tid.x;
	mul.lo.s32 	%r3, %r1, %r28;
	setp.ge.s32	%p5, %r33, %r28;
	@%p5 bra 	BB44_8;

	mul.lo.s32 	%r34, %r2, %r28;
	mul.lo.s32 	%r35, %r34, %r28;
	cvt.s64.s32	%rd1, %r35;
	cvt.s64.s32	%rd2, %r34;
	mov.u32 	%r5, %ntid.x;
	cvta.to.global.u64 	%rd17, %rd12;
	cvta.to.global.u64 	%rd22, %rd13;
	mov.u32 	%r67, %r33;

BB44_3:
	mov.u32 	%r6, %r67;
	add.s32 	%r36, %r6, %r3;
	mul.wide.s32 	%rd15, %r36, 16;
	mov.u64 	%rd16, shmem;
	add.s64 	%rd3, %rd16, %rd15;
	setp.ge.s32	%p6, %r1, %r28;
	@%p6 bra 	BB44_5;

	cvt.s64.s32	%rd18, %r36;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd20, %rd19, 4;
	add.s64 	%rd21, %rd17, %rd20;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd21];
	st.shared.v2.f64 	[%rd3], {%fd5, %fd6};

BB44_5:
	setp.ne.s32	%p7, %r1, %r28;
	@%p7 bra 	BB44_7;

	cvt.s64.s32	%rd23, %r6;
	add.s64 	%rd24, %rd23, %rd2;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd22, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd3], {%fd9, %fd10};

BB44_7:
	add.s32 	%r7, %r5, %r6;
	setp.lt.s32	%p8, %r7, %r28;
	mov.u32 	%r67, %r7;
	@%p8 bra 	BB44_3;

BB44_8:
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r39, %r28, 1;
	mul.lo.s32 	%r40, %r39, %r28;
	mul.wide.s32 	%rd27, %r40, 16;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd29, %rd28, %rd27;
	mul.wide.s32 	%rd30, %r1, 4;
	add.s64 	%rd4, %rd29, %rd30;
	mul.wide.s32 	%rd31, %r1, 8;
	add.s64 	%rd5, %rd29, %rd31;
	mov.u32 	%r74, 0;

BB44_9:
	mov.u32 	%r10, %r74;
	bar.sync 	0;
	mad.lo.s32 	%r41, %r10, %r28, %r10;
	mul.wide.s32 	%rd32, %r41, 16;
	add.s64 	%rd6, %rd28, %rd32;
	setp.eq.s32	%p9, %r33, 0;
	setp.lt.s32	%p10, %r1, 3;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB44_13;
	bra.uni 	BB44_10;

BB44_10:
	mad.lo.s32 	%r44, %r39, %r10, %r1;
	mul.wide.s32 	%rd34, %r44, 16;
	add.s64 	%rd36, %rd28, %rd34;
	add.s64 	%rd67, %rd36, 16;
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd6];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd99, %fd16, %fd18;
	add.s32 	%r46, %r1, %r10;
	add.s32 	%r68, %r46, 1;
	setp.ge.s32	%p12, %r68, %r28;
	mov.u32 	%r72, %r10;
	mov.u32 	%r73, %r10;
	@%p12 bra 	BB44_12;

BB44_11:
	mov.u32 	%r14, %r73;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd67];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p13, %fd99, %fd25;
	selp.f64	%fd99, %fd25, %fd99, %p13;
	selp.b32	%r15, %r68, %r14, %p13;
	add.s64 	%rd67, %rd67, 48;
	add.s32 	%r68, %r68, 3;
	setp.lt.s32	%p14, %r68, %r28;
	mov.u32 	%r72, %r15;
	mov.u32 	%r73, %r15;
	@%p14 bra 	BB44_11;

BB44_12:
	st.shared.u32 	[%rd4+24], %r72;
	st.shared.f64 	[%rd5], %fd99;

BB44_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r10;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r48, %r10, %r3;
	mul.wide.s32 	%rd37, %r48, 16;
	add.s64 	%rd10, %rd28, %rd37;
	@!%p16 bra 	BB44_15;
	bra.uni 	BB44_14;

BB44_14:
	mul.wide.s32 	%rd39, %r40, 16;
	add.s64 	%rd41, %rd28, %rd39;
	add.s64 	%rd42, %rd41, 32;
	add.s64 	%rd43, %rd41, 28;
	add.s64 	%rd44, %rd41, 24;
	ld.shared.f64 	%fd26, [%rd41+8];
	ld.shared.f64 	%fd27, [%rd41];
	setp.gt.f64	%p17, %fd26, %fd27;
	selp.b64	%rd45, %rd43, %rd44, %p17;
	selp.f64	%fd28, %fd26, %fd27, %p17;
	ld.shared.f64 	%fd29, [%rd41+16];
	setp.gt.f64	%p18, %fd29, %fd28;
	selp.b64	%rd46, %rd42, %rd45, %p18;
	ld.shared.u32 	%r51, [%rd46];
	add.s32 	%r52, %r51, %r3;
	mul.wide.s32 	%rd47, %r52, 16;
	add.s64 	%rd48, %rd28, %rd47;
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd48];
	ld.shared.v2.f64 	{%fd32, %fd33}, [%rd10];
	st.shared.v2.f64 	[%rd48], {%fd32, %fd33};
	st.shared.v2.f64 	[%rd10], {%fd30, %fd31};

BB44_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r1, %r10;
	and.pred  	%p20, %p9, %p19;
	@!%p20 bra 	BB44_17;
	bra.uni 	BB44_16;

BB44_16:
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd10];
	ld.shared.v2.f64 	{%fd40, %fd41}, [%rd6];
	mul.f64 	%fd43, %fd41, %fd41;
	fma.rn.f64 	%fd45, %fd40, %fd40, %fd43;
	rcp.rn.f64 	%fd46, %fd45;
	mul.f64 	%fd47, %fd40, %fd46;
	neg.f64 	%fd48, %fd41;
	mul.f64 	%fd49, %fd46, %fd48;
	mul.f64 	%fd51, %fd38, %fd47;
	mul.f64 	%fd53, %fd39, %fd49;
	mul.f64 	%fd54, %fd39, %fd47;
	fma.rn.f64 	%fd55, %fd38, %fd49, %fd54;
	sub.f64 	%fd56, %fd51, %fd53;
	st.shared.v2.f64 	[%rd10], {%fd56, %fd55};

BB44_17:
	bar.sync 	0;
	add.s32 	%r74, %r10, 1;
	add.s32 	%r75, %r74, %r33;
	setp.ge.s32	%p21, %r75, %r28;
	@%p21 bra 	BB44_22;

	mul.lo.s32 	%r20, %r10, %r28;

BB44_19:
	setp.le.s32	%p22, %r1, %r10;
	@%p22 bra 	BB44_21;

	add.s32 	%r55, %r75, %r3;
	mul.wide.s32 	%rd49, %r55, 16;
	add.s64 	%rd51, %rd28, %rd49;
	add.s32 	%r56, %r75, %r20;
	mul.wide.s32 	%rd52, %r56, 16;
	add.s64 	%rd53, %rd28, %rd52;
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd10];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd53];
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd51];
	mul.f64 	%fd65, %fd59, %fd57;
	sub.f64 	%fd67, %fd61, %fd65;
	mul.f64 	%fd69, %fd59, %fd58;
	sub.f64 	%fd71, %fd62, %fd69;
	fma.rn.f64 	%fd73, %fd60, %fd58, %fd67;
	mul.f64 	%fd74, %fd60, %fd57;
	sub.f64 	%fd75, %fd71, %fd74;
	st.shared.v2.f64 	[%rd51], {%fd73, %fd75};

BB44_21:
	add.s32 	%r75, %r9, %r75;
	setp.lt.s32	%p23, %r75, %r28;
	@%p23 bra 	BB44_19;

BB44_22:
	setp.lt.s32	%p24, %r74, %r28;
	@%p24 bra 	BB44_9;

	add.s32 	%r76, %r28, -1;
	mul.lo.s32 	%r24, %r28, %r28;
	add.s32 	%r57, %r1, %r24;
	mul.wide.s32 	%rd54, %r57, 16;
	add.s64 	%rd11, %rd28, %rd54;

BB44_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r1, %r76;
	and.pred  	%p27, %p9, %p25;
	@!%p27 bra 	BB44_26;
	bra.uni 	BB44_25;

BB44_25:
	mad.lo.s32 	%r58, %r76, %r28, %r1;
	mul.wide.s32 	%rd56, %r58, 16;
	add.s64 	%rd58, %rd28, %rd56;
	add.s32 	%r59, %r76, %r24;
	mul.wide.s32 	%rd59, %r59, 16;
	add.s64 	%rd60, %rd28, %rd59;
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd60];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd58];
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd11];
	mul.f64 	%fd84, %fd78, %fd76;
	sub.f64 	%fd86, %fd80, %fd84;
	mul.f64 	%fd88, %fd78, %fd77;
	sub.f64 	%fd90, %fd81, %fd88;
	fma.rn.f64 	%fd92, %fd79, %fd77, %fd86;
	mul.f64 	%fd93, %fd79, %fd76;
	sub.f64 	%fd94, %fd90, %fd93;
	st.shared.v2.f64 	[%rd11], {%fd92, %fd94};

BB44_26:
	add.s32 	%r76, %r76, -1;
	setp.ne.s32	%p28, %r76, 0;
	@%p28 bra 	BB44_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r1, %r28;
	and.pred  	%p30, %p9, %p29;
	@!%p30 bra 	BB44_29;
	bra.uni 	BB44_28;

BB44_28:
	cvta.to.global.u64 	%rd61, %rd14;
	mul.lo.s32 	%r65, %r2, %r28;
	cvt.s64.s32	%rd62, %r65;
	cvt.s64.s32	%rd63, %r1;
	add.s64 	%rd64, %rd62, %rd63;
	shl.b64 	%rd65, %rd64, 4;
	add.s64 	%rd66, %rd61, %rd65;
	ld.shared.v2.f64 	{%fd95, %fd96}, [%rd11];
	st.global.v2.f64 	[%rd66], {%fd95, %fd96};

BB44_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<92>;
	.reg .s64 	%rd<68>;
	.reg .f64 	%fd<100>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2I7double2Li0ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r29, 1;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r34, %r31, %r32, %r33;
	setp.ge.s32	%p4, %r34, %r30;
	@%p4 bra 	BB45_29;

	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r29;
	@%p5 bra 	BB45_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r29;
	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r82, %r35;

BB45_3:
	mov.u32 	%r7, %r82;
	add.s32 	%r36, %r7, %r3;
	mul.wide.s32 	%rd13, %r36, 16;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r29;
	@%p6 bra 	BB45_5;

	add.s32 	%r37, %r7, %r4;
	cvt.s64.s32	%rd16, %r37;
	mul.lo.s32 	%r42, %r34, %r29;
	mul.lo.s32 	%r43, %r42, %r29;
	cvt.s64.s32	%rd17, %r43;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd20];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB45_5:
	setp.ne.s32	%p7, %r2, %r29;
	@%p7 bra 	BB45_7;

	mul.lo.s32 	%r48, %r34, %r29;
	cvt.s64.s32	%rd22, %r48;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB45_7:
	add.s32 	%r8, %r6, %r7;
	setp.lt.s32	%p8, %r8, %r29;
	mov.u32 	%r82, %r8;
	@%p8 bra 	BB45_3;

BB45_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	mul.lo.s32 	%r51, %r1, %r1;
	mul.wide.s32 	%rd27, %r51, 16;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd29, %rd28, %rd27;
	mul.wide.s32 	%rd30, %r2, 4;
	add.s64 	%rd2, %rd29, %rd30;
	mul.wide.s32 	%rd31, %r2, 8;
	add.s64 	%rd3, %rd29, %rd31;
	mov.u32 	%r89, 0;

BB45_9:
	mov.u32 	%r11, %r89;
	bar.sync 	0;
	mad.lo.s32 	%r53, %r11, %r1, %r11;
	mul.wide.s32 	%rd32, %r53, 16;
	add.s64 	%rd4, %rd28, %rd32;
	setp.eq.s32	%p9, %r35, 0;
	setp.lt.s32	%p10, %r2, 3;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB45_13;
	bra.uni 	BB45_10;

BB45_10:
	add.s32 	%r55, %r29, 2;
	mad.lo.s32 	%r56, %r55, %r11, %r2;
	mul.wide.s32 	%rd34, %r56, 16;
	add.s64 	%rd36, %rd28, %rd34;
	add.s64 	%rd67, %rd36, 16;
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd4];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd99, %fd16, %fd18;
	add.s32 	%r58, %r2, %r11;
	add.s32 	%r83, %r58, 1;
	setp.ge.s32	%p12, %r83, %r29;
	mov.u32 	%r87, %r11;
	mov.u32 	%r88, %r11;
	@%p12 bra 	BB45_12;

BB45_11:
	mov.u32 	%r15, %r88;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd67];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p13, %fd99, %fd25;
	selp.f64	%fd99, %fd25, %fd99, %p13;
	selp.b32	%r16, %r83, %r15, %p13;
	add.s64 	%rd67, %rd67, 48;
	add.s32 	%r83, %r83, 3;
	setp.lt.s32	%p14, %r83, %r29;
	mov.u32 	%r87, %r16;
	mov.u32 	%r88, %r16;
	@%p14 bra 	BB45_11;

BB45_12:
	st.shared.u32 	[%rd2+24], %r87;
	st.shared.f64 	[%rd3], %fd99;

BB45_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r60, %r11, %r9;
	mul.wide.s32 	%rd37, %r60, 16;
	add.s64 	%rd8, %rd28, %rd37;
	@!%p16 bra 	BB45_15;
	bra.uni 	BB45_14;

BB45_14:
	mul.wide.s32 	%rd39, %r51, 16;
	add.s64 	%rd41, %rd28, %rd39;
	add.s64 	%rd42, %rd41, 32;
	add.s64 	%rd43, %rd41, 28;
	add.s64 	%rd44, %rd41, 24;
	ld.shared.f64 	%fd26, [%rd41+8];
	ld.shared.f64 	%fd27, [%rd41];
	setp.gt.f64	%p17, %fd26, %fd27;
	selp.b64	%rd45, %rd43, %rd44, %p17;
	selp.f64	%fd28, %fd26, %fd27, %p17;
	ld.shared.f64 	%fd29, [%rd41+16];
	setp.gt.f64	%p18, %fd29, %fd28;
	selp.b64	%rd46, %rd42, %rd45, %p18;
	ld.shared.u32 	%r63, [%rd46];
	add.s32 	%r64, %r63, %r9;
	mul.wide.s32 	%rd47, %r64, 16;
	add.s64 	%rd48, %rd28, %rd47;
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd48];
	ld.shared.v2.f64 	{%fd32, %fd33}, [%rd8];
	st.shared.v2.f64 	[%rd48], {%fd32, %fd33};
	st.shared.v2.f64 	[%rd8], {%fd30, %fd31};

BB45_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r2, %r11;
	and.pred  	%p20, %p9, %p19;
	@!%p20 bra 	BB45_17;
	bra.uni 	BB45_16;

BB45_16:
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd8];
	ld.shared.v2.f64 	{%fd40, %fd41}, [%rd4];
	mul.f64 	%fd43, %fd41, %fd41;
	fma.rn.f64 	%fd45, %fd40, %fd40, %fd43;
	rcp.rn.f64 	%fd46, %fd45;
	mul.f64 	%fd47, %fd40, %fd46;
	neg.f64 	%fd48, %fd41;
	mul.f64 	%fd49, %fd46, %fd48;
	mul.f64 	%fd51, %fd38, %fd47;
	mul.f64 	%fd53, %fd39, %fd49;
	mul.f64 	%fd54, %fd39, %fd47;
	fma.rn.f64 	%fd55, %fd38, %fd49, %fd54;
	sub.f64 	%fd56, %fd51, %fd53;
	st.shared.v2.f64 	[%rd8], {%fd56, %fd55};

BB45_17:
	bar.sync 	0;
	add.s32 	%r89, %r11, 1;
	add.s32 	%r90, %r89, %r35;
	setp.ge.s32	%p21, %r90, %r29;
	@%p21 bra 	BB45_22;

	mul.lo.s32 	%r21, %r11, %r1;

BB45_19:
	setp.le.s32	%p22, %r2, %r11;
	@%p22 bra 	BB45_21;

	add.s32 	%r68, %r90, %r9;
	mul.wide.s32 	%rd49, %r68, 16;
	add.s64 	%rd51, %rd28, %rd49;
	add.s32 	%r69, %r90, %r21;
	mul.wide.s32 	%rd52, %r69, 16;
	add.s64 	%rd53, %rd28, %rd52;
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd8];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd53];
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd51];
	mul.f64 	%fd65, %fd59, %fd57;
	sub.f64 	%fd67, %fd61, %fd65;
	mul.f64 	%fd69, %fd59, %fd58;
	sub.f64 	%fd71, %fd62, %fd69;
	fma.rn.f64 	%fd73, %fd60, %fd58, %fd67;
	mul.f64 	%fd74, %fd60, %fd57;
	sub.f64 	%fd75, %fd71, %fd74;
	st.shared.v2.f64 	[%rd51], {%fd73, %fd75};

BB45_21:
	add.s32 	%r90, %r10, %r90;
	setp.lt.s32	%p23, %r90, %r29;
	@%p23 bra 	BB45_19;

BB45_22:
	setp.lt.s32	%p24, %r89, %r29;
	@%p24 bra 	BB45_9;

	add.s32 	%r91, %r29, -1;
	mul.lo.s32 	%r25, %r1, %r29;
	add.s32 	%r71, %r2, %r25;
	mul.wide.s32 	%rd54, %r71, 16;
	add.s64 	%rd9, %rd28, %rd54;

BB45_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r2, %r91;
	and.pred  	%p27, %p9, %p25;
	@!%p27 bra 	BB45_26;
	bra.uni 	BB45_25;

BB45_25:
	mad.lo.s32 	%r73, %r91, %r1, %r2;
	mul.wide.s32 	%rd56, %r73, 16;
	add.s64 	%rd58, %rd28, %rd56;
	add.s32 	%r74, %r91, %r25;
	mul.wide.s32 	%rd59, %r74, 16;
	add.s64 	%rd60, %rd28, %rd59;
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd60];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd58];
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd9];
	mul.f64 	%fd84, %fd78, %fd76;
	sub.f64 	%fd86, %fd80, %fd84;
	mul.f64 	%fd88, %fd78, %fd77;
	sub.f64 	%fd90, %fd81, %fd88;
	fma.rn.f64 	%fd92, %fd79, %fd77, %fd86;
	mul.f64 	%fd93, %fd79, %fd76;
	sub.f64 	%fd94, %fd90, %fd93;
	st.shared.v2.f64 	[%rd9], {%fd92, %fd94};

BB45_26:
	add.s32 	%r91, %r91, -1;
	setp.ne.s32	%p28, %r91, 0;
	@%p28 bra 	BB45_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r29;
	and.pred  	%p30, %p9, %p29;
	@!%p30 bra 	BB45_29;
	bra.uni 	BB45_28;

BB45_28:
	cvta.to.global.u64 	%rd61, %rd12;
	mul.lo.s32 	%r80, %r34, %r29;
	cvt.s64.s32	%rd62, %r80;
	cvt.s64.s32	%rd63, %r2;
	add.s64 	%rd64, %rd62, %rd63;
	shl.b64 	%rd65, %rd64, 4;
	add.s64 	%rd66, %rd61, %rd65;
	ld.shared.v2.f64 	{%fd95, %fd96}, [%rd9];
	st.global.v2.f64 	[%rd66], {%fd95, %fd96};

BB45_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<94>;
	.reg .s64 	%rd<68>;
	.reg .f64 	%fd<100>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2I7double2Li0ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r29, 4;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r34, %r31, %r32, %r33;
	setp.ge.s32	%p4, %r34, %r30;
	@%p4 bra 	BB46_29;

	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r29;
	@%p5 bra 	BB46_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r29;
	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r84, %r35;

BB46_3:
	mov.u32 	%r7, %r84;
	add.s32 	%r36, %r7, %r3;
	mul.wide.s32 	%rd13, %r36, 16;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r29;
	@%p6 bra 	BB46_5;

	add.s32 	%r37, %r7, %r4;
	cvt.s64.s32	%rd16, %r37;
	mul.lo.s32 	%r42, %r34, %r29;
	mul.lo.s32 	%r43, %r42, %r29;
	cvt.s64.s32	%rd17, %r43;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd20];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB46_5:
	setp.ne.s32	%p7, %r2, %r29;
	@%p7 bra 	BB46_7;

	mul.lo.s32 	%r48, %r34, %r29;
	cvt.s64.s32	%rd22, %r48;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB46_7:
	add.s32 	%r8, %r6, %r7;
	setp.lt.s32	%p8, %r8, %r29;
	mov.u32 	%r84, %r8;
	@%p8 bra 	BB46_3;

BB46_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	add.s32 	%r51, %r29, 1;
	mul.lo.s32 	%r52, %r1, %r51;
	mul.wide.s32 	%rd27, %r52, 16;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd29, %rd28, %rd27;
	mul.wide.s32 	%rd30, %r2, 4;
	add.s64 	%rd2, %rd29, %rd30;
	mul.wide.s32 	%rd31, %r2, 8;
	add.s64 	%rd3, %rd29, %rd31;
	mov.u32 	%r91, 0;

BB46_9:
	mov.u32 	%r11, %r91;
	bar.sync 	0;
	mad.lo.s32 	%r54, %r11, %r1, %r11;
	mul.wide.s32 	%rd32, %r54, 16;
	add.s64 	%rd4, %rd28, %rd32;
	setp.eq.s32	%p9, %r35, 0;
	setp.lt.s32	%p10, %r2, 3;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB46_13;
	bra.uni 	BB46_10;

BB46_10:
	add.s32 	%r56, %r29, 5;
	mad.lo.s32 	%r57, %r56, %r11, %r2;
	mul.wide.s32 	%rd34, %r57, 16;
	add.s64 	%rd36, %rd28, %rd34;
	add.s64 	%rd67, %rd36, 16;
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd4];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd99, %fd16, %fd18;
	add.s32 	%r59, %r2, %r11;
	add.s32 	%r85, %r59, 1;
	setp.ge.s32	%p12, %r85, %r29;
	mov.u32 	%r89, %r11;
	mov.u32 	%r90, %r11;
	@%p12 bra 	BB46_12;

BB46_11:
	mov.u32 	%r15, %r90;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd67];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p13, %fd99, %fd25;
	selp.f64	%fd99, %fd25, %fd99, %p13;
	selp.b32	%r16, %r85, %r15, %p13;
	add.s64 	%rd67, %rd67, 48;
	add.s32 	%r85, %r85, 3;
	setp.lt.s32	%p14, %r85, %r29;
	mov.u32 	%r89, %r16;
	mov.u32 	%r90, %r16;
	@%p14 bra 	BB46_11;

BB46_12:
	st.shared.u32 	[%rd2+24], %r89;
	st.shared.f64 	[%rd3], %fd99;

BB46_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r61, %r11, %r9;
	mul.wide.s32 	%rd37, %r61, 16;
	add.s64 	%rd8, %rd28, %rd37;
	@!%p16 bra 	BB46_15;
	bra.uni 	BB46_14;

BB46_14:
	mul.wide.s32 	%rd39, %r52, 16;
	add.s64 	%rd41, %rd28, %rd39;
	add.s64 	%rd42, %rd41, 32;
	add.s64 	%rd43, %rd41, 28;
	add.s64 	%rd44, %rd41, 24;
	ld.shared.f64 	%fd26, [%rd41+8];
	ld.shared.f64 	%fd27, [%rd41];
	setp.gt.f64	%p17, %fd26, %fd27;
	selp.b64	%rd45, %rd43, %rd44, %p17;
	selp.f64	%fd28, %fd26, %fd27, %p17;
	ld.shared.f64 	%fd29, [%rd41+16];
	setp.gt.f64	%p18, %fd29, %fd28;
	selp.b64	%rd46, %rd42, %rd45, %p18;
	ld.shared.u32 	%r65, [%rd46];
	add.s32 	%r66, %r65, %r9;
	mul.wide.s32 	%rd47, %r66, 16;
	add.s64 	%rd48, %rd28, %rd47;
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd48];
	ld.shared.v2.f64 	{%fd32, %fd33}, [%rd8];
	st.shared.v2.f64 	[%rd48], {%fd32, %fd33};
	st.shared.v2.f64 	[%rd8], {%fd30, %fd31};

BB46_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r2, %r11;
	and.pred  	%p20, %p9, %p19;
	@!%p20 bra 	BB46_17;
	bra.uni 	BB46_16;

BB46_16:
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd8];
	ld.shared.v2.f64 	{%fd40, %fd41}, [%rd4];
	mul.f64 	%fd43, %fd41, %fd41;
	fma.rn.f64 	%fd45, %fd40, %fd40, %fd43;
	rcp.rn.f64 	%fd46, %fd45;
	mul.f64 	%fd47, %fd40, %fd46;
	neg.f64 	%fd48, %fd41;
	mul.f64 	%fd49, %fd46, %fd48;
	mul.f64 	%fd51, %fd38, %fd47;
	mul.f64 	%fd53, %fd39, %fd49;
	mul.f64 	%fd54, %fd39, %fd47;
	fma.rn.f64 	%fd55, %fd38, %fd49, %fd54;
	sub.f64 	%fd56, %fd51, %fd53;
	st.shared.v2.f64 	[%rd8], {%fd56, %fd55};

BB46_17:
	bar.sync 	0;
	add.s32 	%r91, %r11, 1;
	add.s32 	%r92, %r91, %r35;
	setp.ge.s32	%p21, %r92, %r29;
	@%p21 bra 	BB46_22;

	mul.lo.s32 	%r21, %r11, %r1;

BB46_19:
	setp.le.s32	%p22, %r2, %r11;
	@%p22 bra 	BB46_21;

	add.s32 	%r70, %r92, %r9;
	mul.wide.s32 	%rd49, %r70, 16;
	add.s64 	%rd51, %rd28, %rd49;
	add.s32 	%r71, %r92, %r21;
	mul.wide.s32 	%rd52, %r71, 16;
	add.s64 	%rd53, %rd28, %rd52;
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd8];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd53];
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd51];
	mul.f64 	%fd65, %fd59, %fd57;
	sub.f64 	%fd67, %fd61, %fd65;
	mul.f64 	%fd69, %fd59, %fd58;
	sub.f64 	%fd71, %fd62, %fd69;
	fma.rn.f64 	%fd73, %fd60, %fd58, %fd67;
	mul.f64 	%fd74, %fd60, %fd57;
	sub.f64 	%fd75, %fd71, %fd74;
	st.shared.v2.f64 	[%rd51], {%fd73, %fd75};

BB46_21:
	add.s32 	%r92, %r10, %r92;
	setp.lt.s32	%p23, %r92, %r29;
	@%p23 bra 	BB46_19;

BB46_22:
	setp.lt.s32	%p24, %r91, %r29;
	@%p24 bra 	BB46_9;

	add.s32 	%r93, %r29, -1;
	mul.lo.s32 	%r25, %r1, %r29;
	add.s32 	%r73, %r2, %r25;
	mul.wide.s32 	%rd54, %r73, 16;
	add.s64 	%rd9, %rd28, %rd54;

BB46_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r2, %r93;
	and.pred  	%p27, %p9, %p25;
	@!%p27 bra 	BB46_26;
	bra.uni 	BB46_25;

BB46_25:
	mad.lo.s32 	%r75, %r93, %r1, %r2;
	mul.wide.s32 	%rd56, %r75, 16;
	add.s64 	%rd58, %rd28, %rd56;
	add.s32 	%r76, %r93, %r25;
	mul.wide.s32 	%rd59, %r76, 16;
	add.s64 	%rd60, %rd28, %rd59;
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd60];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd58];
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd9];
	mul.f64 	%fd84, %fd78, %fd76;
	sub.f64 	%fd86, %fd80, %fd84;
	mul.f64 	%fd88, %fd78, %fd77;
	sub.f64 	%fd90, %fd81, %fd88;
	fma.rn.f64 	%fd92, %fd79, %fd77, %fd86;
	mul.f64 	%fd93, %fd79, %fd76;
	sub.f64 	%fd94, %fd90, %fd93;
	st.shared.v2.f64 	[%rd9], {%fd92, %fd94};

BB46_26:
	add.s32 	%r93, %r93, -1;
	setp.ne.s32	%p28, %r93, 0;
	@%p28 bra 	BB46_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r29;
	and.pred  	%p30, %p9, %p29;
	@!%p30 bra 	BB46_29;
	bra.uni 	BB46_28;

BB46_28:
	cvta.to.global.u64 	%rd61, %rd12;
	mul.lo.s32 	%r82, %r34, %r29;
	cvt.s64.s32	%rd62, %r82;
	cvt.s64.s32	%rd63, %r2;
	add.s64 	%rd64, %rd62, %rd63;
	shl.b64 	%rd65, %rd64, 4;
	add.s64 	%rd66, %rd61, %rd65;
	ld.shared.v2.f64 	{%fd95, %fd96}, [%rd9];
	st.global.v2.f64 	[%rd66], {%fd95, %fd96};

BB46_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<94>;
	.reg .s64 	%rd<68>;
	.reg .f64 	%fd<100>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2I7double2Li0ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r29, 3;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r34, %r31, %r32, %r33;
	setp.ge.s32	%p4, %r34, %r30;
	@%p4 bra 	BB47_29;

	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r29;
	@%p5 bra 	BB47_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r29;
	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r84, %r35;

BB47_3:
	mov.u32 	%r7, %r84;
	add.s32 	%r36, %r7, %r3;
	mul.wide.s32 	%rd13, %r36, 16;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r29;
	@%p6 bra 	BB47_5;

	add.s32 	%r37, %r7, %r4;
	cvt.s64.s32	%rd16, %r37;
	mul.lo.s32 	%r42, %r34, %r29;
	mul.lo.s32 	%r43, %r42, %r29;
	cvt.s64.s32	%rd17, %r43;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd20];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB47_5:
	setp.ne.s32	%p7, %r2, %r29;
	@%p7 bra 	BB47_7;

	mul.lo.s32 	%r48, %r34, %r29;
	cvt.s64.s32	%rd22, %r48;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB47_7:
	add.s32 	%r8, %r6, %r7;
	setp.lt.s32	%p8, %r8, %r29;
	mov.u32 	%r84, %r8;
	@%p8 bra 	BB47_3;

BB47_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	add.s32 	%r51, %r29, 1;
	mul.lo.s32 	%r52, %r1, %r51;
	mul.wide.s32 	%rd27, %r52, 16;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd29, %rd28, %rd27;
	mul.wide.s32 	%rd30, %r2, 4;
	add.s64 	%rd2, %rd29, %rd30;
	mul.wide.s32 	%rd31, %r2, 8;
	add.s64 	%rd3, %rd29, %rd31;
	mov.u32 	%r91, 0;

BB47_9:
	mov.u32 	%r11, %r91;
	bar.sync 	0;
	mad.lo.s32 	%r54, %r11, %r1, %r11;
	mul.wide.s32 	%rd32, %r54, 16;
	add.s64 	%rd4, %rd28, %rd32;
	setp.eq.s32	%p9, %r35, 0;
	setp.lt.s32	%p10, %r2, 3;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB47_13;
	bra.uni 	BB47_10;

BB47_10:
	add.s32 	%r56, %r29, 4;
	mad.lo.s32 	%r57, %r56, %r11, %r2;
	mul.wide.s32 	%rd34, %r57, 16;
	add.s64 	%rd36, %rd28, %rd34;
	add.s64 	%rd67, %rd36, 16;
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd4];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd99, %fd16, %fd18;
	add.s32 	%r59, %r2, %r11;
	add.s32 	%r85, %r59, 1;
	setp.ge.s32	%p12, %r85, %r29;
	mov.u32 	%r89, %r11;
	mov.u32 	%r90, %r11;
	@%p12 bra 	BB47_12;

BB47_11:
	mov.u32 	%r15, %r90;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd67];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p13, %fd99, %fd25;
	selp.f64	%fd99, %fd25, %fd99, %p13;
	selp.b32	%r16, %r85, %r15, %p13;
	add.s64 	%rd67, %rd67, 48;
	add.s32 	%r85, %r85, 3;
	setp.lt.s32	%p14, %r85, %r29;
	mov.u32 	%r89, %r16;
	mov.u32 	%r90, %r16;
	@%p14 bra 	BB47_11;

BB47_12:
	st.shared.u32 	[%rd2+24], %r89;
	st.shared.f64 	[%rd3], %fd99;

BB47_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r61, %r11, %r9;
	mul.wide.s32 	%rd37, %r61, 16;
	add.s64 	%rd8, %rd28, %rd37;
	@!%p16 bra 	BB47_15;
	bra.uni 	BB47_14;

BB47_14:
	mul.wide.s32 	%rd39, %r52, 16;
	add.s64 	%rd41, %rd28, %rd39;
	add.s64 	%rd42, %rd41, 32;
	add.s64 	%rd43, %rd41, 28;
	add.s64 	%rd44, %rd41, 24;
	ld.shared.f64 	%fd26, [%rd41+8];
	ld.shared.f64 	%fd27, [%rd41];
	setp.gt.f64	%p17, %fd26, %fd27;
	selp.b64	%rd45, %rd43, %rd44, %p17;
	selp.f64	%fd28, %fd26, %fd27, %p17;
	ld.shared.f64 	%fd29, [%rd41+16];
	setp.gt.f64	%p18, %fd29, %fd28;
	selp.b64	%rd46, %rd42, %rd45, %p18;
	ld.shared.u32 	%r65, [%rd46];
	add.s32 	%r66, %r65, %r9;
	mul.wide.s32 	%rd47, %r66, 16;
	add.s64 	%rd48, %rd28, %rd47;
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd48];
	ld.shared.v2.f64 	{%fd32, %fd33}, [%rd8];
	st.shared.v2.f64 	[%rd48], {%fd32, %fd33};
	st.shared.v2.f64 	[%rd8], {%fd30, %fd31};

BB47_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r2, %r11;
	and.pred  	%p20, %p9, %p19;
	@!%p20 bra 	BB47_17;
	bra.uni 	BB47_16;

BB47_16:
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd8];
	ld.shared.v2.f64 	{%fd40, %fd41}, [%rd4];
	mul.f64 	%fd43, %fd41, %fd41;
	fma.rn.f64 	%fd45, %fd40, %fd40, %fd43;
	rcp.rn.f64 	%fd46, %fd45;
	mul.f64 	%fd47, %fd40, %fd46;
	neg.f64 	%fd48, %fd41;
	mul.f64 	%fd49, %fd46, %fd48;
	mul.f64 	%fd51, %fd38, %fd47;
	mul.f64 	%fd53, %fd39, %fd49;
	mul.f64 	%fd54, %fd39, %fd47;
	fma.rn.f64 	%fd55, %fd38, %fd49, %fd54;
	sub.f64 	%fd56, %fd51, %fd53;
	st.shared.v2.f64 	[%rd8], {%fd56, %fd55};

BB47_17:
	bar.sync 	0;
	add.s32 	%r91, %r11, 1;
	add.s32 	%r92, %r91, %r35;
	setp.ge.s32	%p21, %r92, %r29;
	@%p21 bra 	BB47_22;

	mul.lo.s32 	%r21, %r11, %r1;

BB47_19:
	setp.le.s32	%p22, %r2, %r11;
	@%p22 bra 	BB47_21;

	add.s32 	%r70, %r92, %r9;
	mul.wide.s32 	%rd49, %r70, 16;
	add.s64 	%rd51, %rd28, %rd49;
	add.s32 	%r71, %r92, %r21;
	mul.wide.s32 	%rd52, %r71, 16;
	add.s64 	%rd53, %rd28, %rd52;
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd8];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd53];
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd51];
	mul.f64 	%fd65, %fd59, %fd57;
	sub.f64 	%fd67, %fd61, %fd65;
	mul.f64 	%fd69, %fd59, %fd58;
	sub.f64 	%fd71, %fd62, %fd69;
	fma.rn.f64 	%fd73, %fd60, %fd58, %fd67;
	mul.f64 	%fd74, %fd60, %fd57;
	sub.f64 	%fd75, %fd71, %fd74;
	st.shared.v2.f64 	[%rd51], {%fd73, %fd75};

BB47_21:
	add.s32 	%r92, %r10, %r92;
	setp.lt.s32	%p23, %r92, %r29;
	@%p23 bra 	BB47_19;

BB47_22:
	setp.lt.s32	%p24, %r91, %r29;
	@%p24 bra 	BB47_9;

	add.s32 	%r93, %r29, -1;
	mul.lo.s32 	%r25, %r1, %r29;
	add.s32 	%r73, %r2, %r25;
	mul.wide.s32 	%rd54, %r73, 16;
	add.s64 	%rd9, %rd28, %rd54;

BB47_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r2, %r93;
	and.pred  	%p27, %p9, %p25;
	@!%p27 bra 	BB47_26;
	bra.uni 	BB47_25;

BB47_25:
	mad.lo.s32 	%r75, %r93, %r1, %r2;
	mul.wide.s32 	%rd56, %r75, 16;
	add.s64 	%rd58, %rd28, %rd56;
	add.s32 	%r76, %r93, %r25;
	mul.wide.s32 	%rd59, %r76, 16;
	add.s64 	%rd60, %rd28, %rd59;
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd60];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd58];
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd9];
	mul.f64 	%fd84, %fd78, %fd76;
	sub.f64 	%fd86, %fd80, %fd84;
	mul.f64 	%fd88, %fd78, %fd77;
	sub.f64 	%fd90, %fd81, %fd88;
	fma.rn.f64 	%fd92, %fd79, %fd77, %fd86;
	mul.f64 	%fd93, %fd79, %fd76;
	sub.f64 	%fd94, %fd90, %fd93;
	st.shared.v2.f64 	[%rd9], {%fd92, %fd94};

BB47_26:
	add.s32 	%r93, %r93, -1;
	setp.ne.s32	%p28, %r93, 0;
	@%p28 bra 	BB47_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r29;
	and.pred  	%p30, %p9, %p29;
	@!%p30 bra 	BB47_29;
	bra.uni 	BB47_28;

BB47_28:
	cvta.to.global.u64 	%rd61, %rd12;
	mul.lo.s32 	%r82, %r34, %r29;
	cvt.s64.s32	%rd62, %r82;
	cvt.s64.s32	%rd63, %r2;
	add.s64 	%rd64, %rd62, %rd63;
	shl.b64 	%rd65, %rd64, 4;
	add.s64 	%rd66, %rd61, %rd65;
	ld.shared.v2.f64 	{%fd95, %fd96}, [%rd9];
	st.global.v2.f64 	[%rd66], {%fd95, %fd96};

BB47_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<94>;
	.reg .s64 	%rd<68>;
	.reg .f64 	%fd<100>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2I7double2Li0ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r29, 5;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r34, %r31, %r32, %r33;
	setp.ge.s32	%p4, %r34, %r30;
	@%p4 bra 	BB48_29;

	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r29;
	@%p5 bra 	BB48_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r29;
	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r84, %r35;

BB48_3:
	mov.u32 	%r7, %r84;
	add.s32 	%r36, %r7, %r3;
	mul.wide.s32 	%rd13, %r36, 16;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r29;
	@%p6 bra 	BB48_5;

	add.s32 	%r37, %r7, %r4;
	cvt.s64.s32	%rd16, %r37;
	mul.lo.s32 	%r42, %r34, %r29;
	mul.lo.s32 	%r43, %r42, %r29;
	cvt.s64.s32	%rd17, %r43;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd20];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB48_5:
	setp.ne.s32	%p7, %r2, %r29;
	@%p7 bra 	BB48_7;

	mul.lo.s32 	%r48, %r34, %r29;
	cvt.s64.s32	%rd22, %r48;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB48_7:
	add.s32 	%r8, %r6, %r7;
	setp.lt.s32	%p8, %r8, %r29;
	mov.u32 	%r84, %r8;
	@%p8 bra 	BB48_3;

BB48_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	add.s32 	%r51, %r29, 1;
	mul.lo.s32 	%r52, %r1, %r51;
	mul.wide.s32 	%rd27, %r52, 16;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd29, %rd28, %rd27;
	mul.wide.s32 	%rd30, %r2, 4;
	add.s64 	%rd2, %rd29, %rd30;
	mul.wide.s32 	%rd31, %r2, 8;
	add.s64 	%rd3, %rd29, %rd31;
	mov.u32 	%r91, 0;

BB48_9:
	mov.u32 	%r11, %r91;
	bar.sync 	0;
	mad.lo.s32 	%r54, %r11, %r1, %r11;
	mul.wide.s32 	%rd32, %r54, 16;
	add.s64 	%rd4, %rd28, %rd32;
	setp.eq.s32	%p9, %r35, 0;
	setp.lt.s32	%p10, %r2, 3;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB48_13;
	bra.uni 	BB48_10;

BB48_10:
	add.s32 	%r56, %r29, 6;
	mad.lo.s32 	%r57, %r56, %r11, %r2;
	mul.wide.s32 	%rd34, %r57, 16;
	add.s64 	%rd36, %rd28, %rd34;
	add.s64 	%rd67, %rd36, 16;
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd4];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd99, %fd16, %fd18;
	add.s32 	%r59, %r2, %r11;
	add.s32 	%r85, %r59, 1;
	setp.ge.s32	%p12, %r85, %r29;
	mov.u32 	%r89, %r11;
	mov.u32 	%r90, %r11;
	@%p12 bra 	BB48_12;

BB48_11:
	mov.u32 	%r15, %r90;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd67];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p13, %fd99, %fd25;
	selp.f64	%fd99, %fd25, %fd99, %p13;
	selp.b32	%r16, %r85, %r15, %p13;
	add.s64 	%rd67, %rd67, 48;
	add.s32 	%r85, %r85, 3;
	setp.lt.s32	%p14, %r85, %r29;
	mov.u32 	%r89, %r16;
	mov.u32 	%r90, %r16;
	@%p14 bra 	BB48_11;

BB48_12:
	st.shared.u32 	[%rd2+24], %r89;
	st.shared.f64 	[%rd3], %fd99;

BB48_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r61, %r11, %r9;
	mul.wide.s32 	%rd37, %r61, 16;
	add.s64 	%rd8, %rd28, %rd37;
	@!%p16 bra 	BB48_15;
	bra.uni 	BB48_14;

BB48_14:
	mul.wide.s32 	%rd39, %r52, 16;
	add.s64 	%rd41, %rd28, %rd39;
	add.s64 	%rd42, %rd41, 32;
	add.s64 	%rd43, %rd41, 28;
	add.s64 	%rd44, %rd41, 24;
	ld.shared.f64 	%fd26, [%rd41+8];
	ld.shared.f64 	%fd27, [%rd41];
	setp.gt.f64	%p17, %fd26, %fd27;
	selp.b64	%rd45, %rd43, %rd44, %p17;
	selp.f64	%fd28, %fd26, %fd27, %p17;
	ld.shared.f64 	%fd29, [%rd41+16];
	setp.gt.f64	%p18, %fd29, %fd28;
	selp.b64	%rd46, %rd42, %rd45, %p18;
	ld.shared.u32 	%r65, [%rd46];
	add.s32 	%r66, %r65, %r9;
	mul.wide.s32 	%rd47, %r66, 16;
	add.s64 	%rd48, %rd28, %rd47;
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd48];
	ld.shared.v2.f64 	{%fd32, %fd33}, [%rd8];
	st.shared.v2.f64 	[%rd48], {%fd32, %fd33};
	st.shared.v2.f64 	[%rd8], {%fd30, %fd31};

BB48_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r2, %r11;
	and.pred  	%p20, %p9, %p19;
	@!%p20 bra 	BB48_17;
	bra.uni 	BB48_16;

BB48_16:
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd8];
	ld.shared.v2.f64 	{%fd40, %fd41}, [%rd4];
	mul.f64 	%fd43, %fd41, %fd41;
	fma.rn.f64 	%fd45, %fd40, %fd40, %fd43;
	rcp.rn.f64 	%fd46, %fd45;
	mul.f64 	%fd47, %fd40, %fd46;
	neg.f64 	%fd48, %fd41;
	mul.f64 	%fd49, %fd46, %fd48;
	mul.f64 	%fd51, %fd38, %fd47;
	mul.f64 	%fd53, %fd39, %fd49;
	mul.f64 	%fd54, %fd39, %fd47;
	fma.rn.f64 	%fd55, %fd38, %fd49, %fd54;
	sub.f64 	%fd56, %fd51, %fd53;
	st.shared.v2.f64 	[%rd8], {%fd56, %fd55};

BB48_17:
	bar.sync 	0;
	add.s32 	%r91, %r11, 1;
	add.s32 	%r92, %r91, %r35;
	setp.ge.s32	%p21, %r92, %r29;
	@%p21 bra 	BB48_22;

	mul.lo.s32 	%r21, %r11, %r1;

BB48_19:
	setp.le.s32	%p22, %r2, %r11;
	@%p22 bra 	BB48_21;

	add.s32 	%r70, %r92, %r9;
	mul.wide.s32 	%rd49, %r70, 16;
	add.s64 	%rd51, %rd28, %rd49;
	add.s32 	%r71, %r92, %r21;
	mul.wide.s32 	%rd52, %r71, 16;
	add.s64 	%rd53, %rd28, %rd52;
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd8];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd53];
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd51];
	mul.f64 	%fd65, %fd59, %fd57;
	sub.f64 	%fd67, %fd61, %fd65;
	mul.f64 	%fd69, %fd59, %fd58;
	sub.f64 	%fd71, %fd62, %fd69;
	fma.rn.f64 	%fd73, %fd60, %fd58, %fd67;
	mul.f64 	%fd74, %fd60, %fd57;
	sub.f64 	%fd75, %fd71, %fd74;
	st.shared.v2.f64 	[%rd51], {%fd73, %fd75};

BB48_21:
	add.s32 	%r92, %r10, %r92;
	setp.lt.s32	%p23, %r92, %r29;
	@%p23 bra 	BB48_19;

BB48_22:
	setp.lt.s32	%p24, %r91, %r29;
	@%p24 bra 	BB48_9;

	add.s32 	%r93, %r29, -1;
	mul.lo.s32 	%r25, %r1, %r29;
	add.s32 	%r73, %r2, %r25;
	mul.wide.s32 	%rd54, %r73, 16;
	add.s64 	%rd9, %rd28, %rd54;

BB48_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r2, %r93;
	and.pred  	%p27, %p9, %p25;
	@!%p27 bra 	BB48_26;
	bra.uni 	BB48_25;

BB48_25:
	mad.lo.s32 	%r75, %r93, %r1, %r2;
	mul.wide.s32 	%rd56, %r75, 16;
	add.s64 	%rd58, %rd28, %rd56;
	add.s32 	%r76, %r93, %r25;
	mul.wide.s32 	%rd59, %r76, 16;
	add.s64 	%rd60, %rd28, %rd59;
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd60];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd58];
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd9];
	mul.f64 	%fd84, %fd78, %fd76;
	sub.f64 	%fd86, %fd80, %fd84;
	mul.f64 	%fd88, %fd78, %fd77;
	sub.f64 	%fd90, %fd81, %fd88;
	fma.rn.f64 	%fd92, %fd79, %fd77, %fd86;
	mul.f64 	%fd93, %fd79, %fd76;
	sub.f64 	%fd94, %fd90, %fd93;
	st.shared.v2.f64 	[%rd9], {%fd92, %fd94};

BB48_26:
	add.s32 	%r93, %r93, -1;
	setp.ne.s32	%p28, %r93, 0;
	@%p28 bra 	BB48_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r2, %r29;
	and.pred  	%p30, %p9, %p29;
	@!%p30 bra 	BB48_29;
	bra.uni 	BB48_28;

BB48_28:
	cvta.to.global.u64 	%rd61, %rd12;
	mul.lo.s32 	%r82, %r34, %r29;
	cvt.s64.s32	%rd62, %r82;
	cvt.s64.s32	%rd63, %r2;
	add.s64 	%rd64, %rd62, %rd63;
	shl.b64 	%rd65, %rd64, 4;
	add.s64 	%rd66, %rd61, %rd65;
	ld.shared.v2.f64 	{%fd95, %fd96}, [%rd9];
	st.global.v2.f64 	[%rd66], {%fd95, %fd96};

BB48_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<33>;
	.reg .s32 	%r<98>;
	.reg .s64 	%rd<74>;
	.reg .f64 	%fd<104>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li0ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r28, 2;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r33, %r29;
	@%p4 bra 	BB49_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r28;
	@%p5 bra 	BB49_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r28;
	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r88, %r34;

BB49_3:
	mov.u32 	%r7, %r88;
	add.s32 	%r35, %r7, %r3;
	mul.wide.s32 	%rd13, %r35, 16;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r28;
	@%p6 bra 	BB49_5;

	add.s32 	%r36, %r7, %r4;
	cvt.s64.s32	%rd16, %r36;
	mul.lo.s32 	%r41, %r33, %r28;
	mul.lo.s32 	%r42, %r41, %r28;
	cvt.s64.s32	%rd17, %r42;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd20];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB49_5:
	setp.ne.s32	%p7, %r2, %r28;
	@%p7 bra 	BB49_7;

	mul.lo.s32 	%r47, %r33, %r28;
	cvt.s64.s32	%rd22, %r47;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB49_7:
	add.s32 	%r8, %r6, %r7;
	setp.lt.s32	%p8, %r8, %r28;
	mov.u32 	%r88, %r8;
	@%p8 bra 	BB49_3;

BB49_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	add.s32 	%r50, %r28, 1;
	mul.lo.s32 	%r51, %r1, %r50;
	mul.wide.s32 	%rd27, %r51, 16;
	mul.wide.s32 	%rd28, %r2, 4;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd27;
	add.s64 	%rd2, %rd30, %rd28;
	add.s64 	%rd3, %rd30, 44;
	mov.u32 	%r95, 0;

BB49_9:
	mov.u32 	%r11, %r95;
	bar.sync 	0;
	mad.lo.s32 	%r53, %r11, %r1, %r11;
	mul.wide.s32 	%rd31, %r53, 16;
	add.s64 	%rd4, %rd29, %rd31;
	setp.eq.s32	%p9, %r34, 0;
	setp.lt.s32	%p10, %r2, 5;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB49_13;
	bra.uni 	BB49_10;

BB49_10:
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd4];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd103, %fd16, %fd18;
	add.s32 	%r58, %r2, %r11;
	add.s32 	%r89, %r58, 1;
	mad.lo.s32 	%r59, %r11, %r1, %r89;
	mul.wide.s32 	%rd33, %r59, 16;
	add.s64 	%rd73, %rd29, %rd33;
	setp.ge.s32	%p12, %r89, %r28;
	mov.u32 	%r93, %r11;
	mov.u32 	%r94, %r11;
	@%p12 bra 	BB49_12;

BB49_11:
	mov.u32 	%r14, %r94;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd73];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p13, %fd103, %fd25;
	selp.f64	%fd103, %fd25, %fd103, %p13;
	selp.b32	%r15, %r89, %r14, %p13;
	add.s64 	%rd73, %rd73, 80;
	add.s32 	%r89, %r89, 5;
	setp.lt.s32	%p14, %r89, %r28;
	mov.u32 	%r93, %r15;
	mov.u32 	%r94, %r15;
	@%p14 bra 	BB49_11;

BB49_12:
	st.shared.u32 	[%rd2+40], %r93;
	mul.wide.s32 	%rd35, %r51, 16;
	add.s64 	%rd37, %rd29, %rd35;
	mul.wide.s32 	%rd38, %r2, 8;
	add.s64 	%rd39, %rd37, %rd38;
	st.shared.f64 	[%rd39], %fd103;

BB49_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r65, %r11, %r9;
	mul.wide.s32 	%rd40, %r65, 16;
	add.s64 	%rd8, %rd29, %rd40;
	@!%p16 bra 	BB49_15;
	bra.uni 	BB49_14;

BB49_14:
	mul.wide.s32 	%rd42, %r51, 16;
	add.s64 	%rd44, %rd29, %rd42;
	add.s64 	%rd45, %rd44, 56;
	add.s64 	%rd46, %rd44, 52;
	add.s64 	%rd47, %rd44, 48;
	add.s64 	%rd48, %rd44, 40;
	ld.shared.f64 	%fd26, [%rd44+8];
	ld.shared.f64 	%fd27, [%rd44];
	setp.gt.f64	%p17, %fd26, %fd27;
	selp.b64	%rd49, %rd3, %rd48, %p17;
	selp.f64	%fd28, %fd26, %fd27, %p17;
	ld.shared.f64 	%fd29, [%rd44+16];
	setp.gt.f64	%p18, %fd29, %fd28;
	selp.b64	%rd50, %rd47, %rd49, %p18;
	selp.f64	%fd30, %fd29, %fd28, %p18;
	ld.shared.f64 	%fd31, [%rd44+24];
	setp.gt.f64	%p19, %fd31, %fd30;
	selp.b64	%rd51, %rd46, %rd50, %p19;
	selp.f64	%fd32, %fd31, %fd30, %p19;
	ld.shared.f64 	%fd33, [%rd44+32];
	setp.gt.f64	%p20, %fd33, %fd32;
	selp.b64	%rd52, %rd45, %rd51, %p20;
	ld.shared.u32 	%r69, [%rd52];
	add.s32 	%r70, %r69, %r9;
	mul.wide.s32 	%rd53, %r70, 16;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.v2.f64 	{%fd34, %fd35}, [%rd54];
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd8];
	st.shared.v2.f64 	[%rd54], {%fd36, %fd37};
	st.shared.v2.f64 	[%rd8], {%fd34, %fd35};

BB49_15:
	bar.sync 	0;
	setp.gt.s32	%p21, %r2, %r11;
	and.pred  	%p22, %p9, %p21;
	@!%p22 bra 	BB49_17;
	bra.uni 	BB49_16;

BB49_16:
	ld.shared.v2.f64 	{%fd42, %fd43}, [%rd8];
	ld.shared.v2.f64 	{%fd44, %fd45}, [%rd4];
	mul.f64 	%fd47, %fd45, %fd45;
	fma.rn.f64 	%fd49, %fd44, %fd44, %fd47;
	rcp.rn.f64 	%fd50, %fd49;
	mul.f64 	%fd51, %fd44, %fd50;
	neg.f64 	%fd52, %fd45;
	mul.f64 	%fd53, %fd50, %fd52;
	mul.f64 	%fd55, %fd42, %fd51;
	mul.f64 	%fd57, %fd43, %fd53;
	mul.f64 	%fd58, %fd43, %fd51;
	fma.rn.f64 	%fd59, %fd42, %fd53, %fd58;
	sub.f64 	%fd60, %fd55, %fd57;
	st.shared.v2.f64 	[%rd8], {%fd60, %fd59};

BB49_17:
	bar.sync 	0;
	add.s32 	%r95, %r11, 1;
	add.s32 	%r96, %r95, %r34;
	setp.ge.s32	%p23, %r96, %r28;
	@%p23 bra 	BB49_22;

	mul.lo.s32 	%r20, %r11, %r1;

BB49_19:
	setp.le.s32	%p24, %r2, %r11;
	@%p24 bra 	BB49_21;

	add.s32 	%r74, %r96, %r9;
	mul.wide.s32 	%rd55, %r74, 16;
	add.s64 	%rd57, %rd29, %rd55;
	add.s32 	%r75, %r96, %r20;
	mul.wide.s32 	%rd58, %r75, 16;
	add.s64 	%rd59, %rd29, %rd58;
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd8];
	ld.shared.v2.f64 	{%fd63, %fd64}, [%rd59];
	ld.shared.v2.f64 	{%fd65, %fd66}, [%rd57];
	mul.f64 	%fd69, %fd63, %fd61;
	sub.f64 	%fd71, %fd65, %fd69;
	mul.f64 	%fd73, %fd63, %fd62;
	sub.f64 	%fd75, %fd66, %fd73;
	fma.rn.f64 	%fd77, %fd64, %fd62, %fd71;
	mul.f64 	%fd78, %fd64, %fd61;
	sub.f64 	%fd79, %fd75, %fd78;
	st.shared.v2.f64 	[%rd57], {%fd77, %fd79};

BB49_21:
	add.s32 	%r96, %r10, %r96;
	setp.lt.s32	%p25, %r96, %r28;
	@%p25 bra 	BB49_19;

BB49_22:
	setp.lt.s32	%p26, %r95, %r28;
	@%p26 bra 	BB49_9;

	add.s32 	%r97, %r28, -1;
	mul.lo.s32 	%r24, %r1, %r28;
	add.s32 	%r77, %r2, %r24;
	mul.wide.s32 	%rd60, %r77, 16;
	add.s64 	%rd9, %rd29, %rd60;

BB49_24:
	bar.sync 	0;
	setp.lt.s32	%p27, %r2, %r97;
	and.pred  	%p29, %p9, %p27;
	@!%p29 bra 	BB49_26;
	bra.uni 	BB49_25;

BB49_25:
	mad.lo.s32 	%r79, %r97, %r1, %r2;
	mul.wide.s32 	%rd62, %r79, 16;
	add.s64 	%rd64, %rd29, %rd62;
	add.s32 	%r80, %r97, %r24;
	mul.wide.s32 	%rd65, %r80, 16;
	add.s64 	%rd66, %rd29, %rd65;
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd66];
	ld.shared.v2.f64 	{%fd82, %fd83}, [%rd64];
	ld.shared.v2.f64 	{%fd84, %fd85}, [%rd9];
	mul.f64 	%fd88, %fd82, %fd80;
	sub.f64 	%fd90, %fd84, %fd88;
	mul.f64 	%fd92, %fd82, %fd81;
	sub.f64 	%fd94, %fd85, %fd92;
	fma.rn.f64 	%fd96, %fd83, %fd81, %fd90;
	mul.f64 	%fd97, %fd83, %fd80;
	sub.f64 	%fd98, %fd94, %fd97;
	st.shared.v2.f64 	[%rd9], {%fd96, %fd98};

BB49_26:
	add.s32 	%r97, %r97, -1;
	setp.ne.s32	%p30, %r97, 0;
	@%p30 bra 	BB49_24;

	bar.sync 	0;
	setp.lt.s32	%p31, %r2, %r28;
	and.pred  	%p32, %p9, %p31;
	@!%p32 bra 	BB49_29;
	bra.uni 	BB49_28;

BB49_28:
	cvta.to.global.u64 	%rd67, %rd12;
	mul.lo.s32 	%r86, %r33, %r28;
	cvt.s64.s32	%rd68, %r86;
	cvt.s64.s32	%rd69, %r2;
	add.s64 	%rd70, %rd68, %rd69;
	shl.b64 	%rd71, %rd70, 4;
	add.s64 	%rd72, %rd67, %rd71;
	ld.shared.v2.f64 	{%fd99, %fd100}, [%rd9];
	st.global.v2.f64 	[%rd72], {%fd99, %fd100};

BB49_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<33>;
	.reg .s32 	%r<79>;
	.reg .s64 	%rd<74>;
	.reg .f64 	%fd<104>;


	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd14, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r2, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r2, %r28;
	@%p4 bra 	BB50_29;

	mov.u32 	%r32, %tid.x;
	mul.lo.s32 	%r3, %r1, %r27;
	setp.ge.s32	%p5, %r32, %r27;
	@%p5 bra 	BB50_8;

	mul.lo.s32 	%r33, %r2, %r27;
	mul.lo.s32 	%r34, %r33, %r27;
	cvt.s64.s32	%rd1, %r34;
	cvt.s64.s32	%rd2, %r33;
	mov.u32 	%r5, %ntid.x;
	cvta.to.global.u64 	%rd17, %rd12;
	cvta.to.global.u64 	%rd22, %rd13;
	mov.u32 	%r69, %r32;

BB50_3:
	mov.u32 	%r6, %r69;
	add.s32 	%r35, %r6, %r3;
	mul.wide.s32 	%rd15, %r35, 16;
	mov.u64 	%rd16, shmem;
	add.s64 	%rd3, %rd16, %rd15;
	setp.ge.s32	%p6, %r1, %r27;
	@%p6 bra 	BB50_5;

	cvt.s64.s32	%rd18, %r35;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd20, %rd19, 4;
	add.s64 	%rd21, %rd17, %rd20;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd21];
	st.shared.v2.f64 	[%rd3], {%fd5, %fd6};

BB50_5:
	setp.ne.s32	%p7, %r1, %r27;
	@%p7 bra 	BB50_7;

	cvt.s64.s32	%rd23, %r6;
	add.s64 	%rd24, %rd23, %rd2;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd22, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd3], {%fd9, %fd10};

BB50_7:
	add.s32 	%r7, %r5, %r6;
	setp.lt.s32	%p8, %r7, %r27;
	mov.u32 	%r69, %r7;
	@%p8 bra 	BB50_3;

BB50_8:
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r38, %r27, 1;
	mul.lo.s32 	%r39, %r38, %r27;
	mul.wide.s32 	%rd27, %r39, 16;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd27;
	add.s64 	%rd4, %rd30, %rd28;
	add.s64 	%rd5, %rd30, 44;
	mov.u32 	%r76, 0;

BB50_9:
	mov.u32 	%r10, %r76;
	bar.sync 	0;
	mad.lo.s32 	%r40, %r10, %r27, %r10;
	mul.wide.s32 	%rd31, %r40, 16;
	add.s64 	%rd6, %rd29, %rd31;
	setp.eq.s32	%p9, %r32, 0;
	setp.lt.s32	%p10, %r1, 5;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB50_13;
	bra.uni 	BB50_10;

BB50_10:
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd6];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd103, %fd16, %fd18;
	add.s32 	%r44, %r1, %r10;
	add.s32 	%r70, %r44, 1;
	mad.lo.s32 	%r45, %r10, %r27, %r70;
	mul.wide.s32 	%rd33, %r45, 16;
	add.s64 	%rd73, %rd29, %rd33;
	setp.ge.s32	%p12, %r70, %r27;
	mov.u32 	%r74, %r10;
	mov.u32 	%r75, %r10;
	@%p12 bra 	BB50_12;

BB50_11:
	mov.u32 	%r13, %r75;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd73];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p13, %fd103, %fd25;
	selp.f64	%fd103, %fd25, %fd103, %p13;
	selp.b32	%r14, %r70, %r13, %p13;
	add.s64 	%rd73, %rd73, 80;
	add.s32 	%r70, %r70, 5;
	setp.lt.s32	%p14, %r70, %r27;
	mov.u32 	%r74, %r14;
	mov.u32 	%r75, %r14;
	@%p14 bra 	BB50_11;

BB50_12:
	st.shared.u32 	[%rd4+40], %r74;
	mul.wide.s32 	%rd35, %r39, 16;
	add.s64 	%rd37, %rd29, %rd35;
	mul.wide.s32 	%rd38, %r1, 8;
	add.s64 	%rd39, %rd37, %rd38;
	st.shared.f64 	[%rd39], %fd103;

BB50_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r10;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r50, %r10, %r3;
	mul.wide.s32 	%rd40, %r50, 16;
	add.s64 	%rd10, %rd29, %rd40;
	@!%p16 bra 	BB50_15;
	bra.uni 	BB50_14;

BB50_14:
	mul.wide.s32 	%rd42, %r39, 16;
	add.s64 	%rd44, %rd29, %rd42;
	add.s64 	%rd45, %rd44, 56;
	add.s64 	%rd46, %rd44, 52;
	add.s64 	%rd47, %rd44, 48;
	add.s64 	%rd48, %rd44, 40;
	ld.shared.f64 	%fd26, [%rd44+8];
	ld.shared.f64 	%fd27, [%rd44];
	setp.gt.f64	%p17, %fd26, %fd27;
	selp.b64	%rd49, %rd5, %rd48, %p17;
	selp.f64	%fd28, %fd26, %fd27, %p17;
	ld.shared.f64 	%fd29, [%rd44+16];
	setp.gt.f64	%p18, %fd29, %fd28;
	selp.b64	%rd50, %rd47, %rd49, %p18;
	selp.f64	%fd30, %fd29, %fd28, %p18;
	ld.shared.f64 	%fd31, [%rd44+24];
	setp.gt.f64	%p19, %fd31, %fd30;
	selp.b64	%rd51, %rd46, %rd50, %p19;
	selp.f64	%fd32, %fd31, %fd30, %p19;
	ld.shared.f64 	%fd33, [%rd44+32];
	setp.gt.f64	%p20, %fd33, %fd32;
	selp.b64	%rd52, %rd45, %rd51, %p20;
	ld.shared.u32 	%r53, [%rd52];
	add.s32 	%r54, %r53, %r3;
	mul.wide.s32 	%rd53, %r54, 16;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.v2.f64 	{%fd34, %fd35}, [%rd54];
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd10];
	st.shared.v2.f64 	[%rd54], {%fd36, %fd37};
	st.shared.v2.f64 	[%rd10], {%fd34, %fd35};

BB50_15:
	bar.sync 	0;
	setp.gt.s32	%p21, %r1, %r10;
	and.pred  	%p22, %p9, %p21;
	@!%p22 bra 	BB50_17;
	bra.uni 	BB50_16;

BB50_16:
	ld.shared.v2.f64 	{%fd42, %fd43}, [%rd10];
	ld.shared.v2.f64 	{%fd44, %fd45}, [%rd6];
	mul.f64 	%fd47, %fd45, %fd45;
	fma.rn.f64 	%fd49, %fd44, %fd44, %fd47;
	rcp.rn.f64 	%fd50, %fd49;
	mul.f64 	%fd51, %fd44, %fd50;
	neg.f64 	%fd52, %fd45;
	mul.f64 	%fd53, %fd50, %fd52;
	mul.f64 	%fd55, %fd42, %fd51;
	mul.f64 	%fd57, %fd43, %fd53;
	mul.f64 	%fd58, %fd43, %fd51;
	fma.rn.f64 	%fd59, %fd42, %fd53, %fd58;
	sub.f64 	%fd60, %fd55, %fd57;
	st.shared.v2.f64 	[%rd10], {%fd60, %fd59};

BB50_17:
	bar.sync 	0;
	add.s32 	%r76, %r10, 1;
	add.s32 	%r77, %r76, %r32;
	setp.ge.s32	%p23, %r77, %r27;
	@%p23 bra 	BB50_22;

	mul.lo.s32 	%r19, %r10, %r27;

BB50_19:
	setp.le.s32	%p24, %r1, %r10;
	@%p24 bra 	BB50_21;

	add.s32 	%r57, %r77, %r3;
	mul.wide.s32 	%rd55, %r57, 16;
	add.s64 	%rd57, %rd29, %rd55;
	add.s32 	%r58, %r77, %r19;
	mul.wide.s32 	%rd58, %r58, 16;
	add.s64 	%rd59, %rd29, %rd58;
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd10];
	ld.shared.v2.f64 	{%fd63, %fd64}, [%rd59];
	ld.shared.v2.f64 	{%fd65, %fd66}, [%rd57];
	mul.f64 	%fd69, %fd63, %fd61;
	sub.f64 	%fd71, %fd65, %fd69;
	mul.f64 	%fd73, %fd63, %fd62;
	sub.f64 	%fd75, %fd66, %fd73;
	fma.rn.f64 	%fd77, %fd64, %fd62, %fd71;
	mul.f64 	%fd78, %fd64, %fd61;
	sub.f64 	%fd79, %fd75, %fd78;
	st.shared.v2.f64 	[%rd57], {%fd77, %fd79};

BB50_21:
	add.s32 	%r77, %r9, %r77;
	setp.lt.s32	%p25, %r77, %r27;
	@%p25 bra 	BB50_19;

BB50_22:
	setp.lt.s32	%p26, %r76, %r27;
	@%p26 bra 	BB50_9;

	add.s32 	%r78, %r27, -1;
	mul.lo.s32 	%r23, %r27, %r27;
	add.s32 	%r59, %r1, %r23;
	mul.wide.s32 	%rd60, %r59, 16;
	add.s64 	%rd11, %rd29, %rd60;

BB50_24:
	bar.sync 	0;
	setp.lt.s32	%p27, %r1, %r78;
	and.pred  	%p29, %p9, %p27;
	@!%p29 bra 	BB50_26;
	bra.uni 	BB50_25;

BB50_25:
	mad.lo.s32 	%r60, %r78, %r27, %r1;
	mul.wide.s32 	%rd62, %r60, 16;
	add.s64 	%rd64, %rd29, %rd62;
	add.s32 	%r61, %r78, %r23;
	mul.wide.s32 	%rd65, %r61, 16;
	add.s64 	%rd66, %rd29, %rd65;
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd66];
	ld.shared.v2.f64 	{%fd82, %fd83}, [%rd64];
	ld.shared.v2.f64 	{%fd84, %fd85}, [%rd11];
	mul.f64 	%fd88, %fd82, %fd80;
	sub.f64 	%fd90, %fd84, %fd88;
	mul.f64 	%fd92, %fd82, %fd81;
	sub.f64 	%fd94, %fd85, %fd92;
	fma.rn.f64 	%fd96, %fd83, %fd81, %fd90;
	mul.f64 	%fd97, %fd83, %fd80;
	sub.f64 	%fd98, %fd94, %fd97;
	st.shared.v2.f64 	[%rd11], {%fd96, %fd98};

BB50_26:
	add.s32 	%r78, %r78, -1;
	setp.ne.s32	%p30, %r78, 0;
	@%p30 bra 	BB50_24;

	bar.sync 	0;
	setp.lt.s32	%p31, %r1, %r27;
	and.pred  	%p32, %p9, %p31;
	@!%p32 bra 	BB50_29;
	bra.uni 	BB50_28;

BB50_28:
	cvta.to.global.u64 	%rd67, %rd14;
	mul.lo.s32 	%r67, %r2, %r27;
	cvt.s64.s32	%rd68, %r67;
	cvt.s64.s32	%rd69, %r1;
	add.s64 	%rd70, %rd68, %rd69;
	shl.b64 	%rd71, %rd70, 4;
	add.s64 	%rd72, %rd67, %rd71;
	ld.shared.v2.f64 	{%fd99, %fd100}, [%rd11];
	st.global.v2.f64 	[%rd72], {%fd99, %fd100};

BB50_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<33>;
	.reg .s32 	%r<98>;
	.reg .s64 	%rd<74>;
	.reg .f64 	%fd<104>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li0ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r28, 4;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r33, %r29;
	@%p4 bra 	BB51_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r28;
	@%p5 bra 	BB51_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r28;
	mov.u32 	%r6, %ntid.x;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd21, %rd11;
	mov.u32 	%r88, %r34;

BB51_3:
	mov.u32 	%r7, %r88;
	add.s32 	%r35, %r7, %r3;
	mul.wide.s32 	%rd13, %r35, 16;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r28;
	@%p6 bra 	BB51_5;

	add.s32 	%r36, %r7, %r4;
	cvt.s64.s32	%rd16, %r36;
	mul.lo.s32 	%r41, %r33, %r28;
	mul.lo.s32 	%r42, %r41, %r28;
	cvt.s64.s32	%rd17, %r42;
	add.s64 	%rd18, %rd16, %rd17;
	shl.b64 	%rd19, %rd18, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd20];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB51_5:
	setp.ne.s32	%p7, %r2, %r28;
	@%p7 bra 	BB51_7;

	mul.lo.s32 	%r47, %r33, %r28;
	cvt.s64.s32	%rd22, %r47;
	cvt.s64.s32	%rd23, %r7;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd21, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB51_7:
	add.s32 	%r8, %r6, %r7;
	setp.lt.s32	%p8, %r8, %r28;
	mov.u32 	%r88, %r8;
	@%p8 bra 	BB51_3;

BB51_8:
	mul.lo.s32 	%r9, %r2, %r1;
	mov.u32 	%r10, %ntid.x;
	add.s32 	%r50, %r28, 1;
	mul.lo.s32 	%r51, %r1, %r50;
	mul.wide.s32 	%rd27, %r51, 16;
	mul.wide.s32 	%rd28, %r2, 4;
	mov.u64 	%rd29, shmem;
	add.s64 	%rd30, %rd29, %rd27;
	add.s64 	%rd2, %rd30, %rd28;
	add.s64 	%rd3, %rd30, 44;
	mov.u32 	%r95, 0;

BB51_9:
	mov.u32 	%r11, %r95;
	bar.sync 	0;
	mad.lo.s32 	%r53, %r11, %r1, %r11;
	mul.wide.s32 	%rd31, %r53, 16;
	add.s64 	%rd4, %rd29, %rd31;
	setp.eq.s32	%p9, %r34, 0;
	setp.lt.s32	%p10, %r2, 5;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB51_13;
	bra.uni 	BB51_10;

BB51_10:
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd4];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd103, %fd16, %fd18;
	add.s32 	%r58, %r2, %r11;
	add.s32 	%r89, %r58, 1;
	mad.lo.s32 	%r59, %r11, %r1, %r89;
	mul.wide.s32 	%rd33, %r59, 16;
	add.s64 	%rd73, %rd29, %rd33;
	setp.ge.s32	%p12, %r89, %r28;
	mov.u32 	%r93, %r11;
	mov.u32 	%r94, %r11;
	@%p12 bra 	BB51_12;

BB51_11:
	mov.u32 	%r14, %r94;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd73];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p13, %fd103, %fd25;
	selp.f64	%fd103, %fd25, %fd103, %p13;
	selp.b32	%r15, %r89, %r14, %p13;
	add.s64 	%rd73, %rd73, 80;
	add.s32 	%r89, %r89, 5;
	setp.lt.s32	%p14, %r89, %r28;
	mov.u32 	%r93, %r15;
	mov.u32 	%r94, %r15;
	@%p14 bra 	BB51_11;

BB51_12:
	st.shared.u32 	[%rd2+40], %r93;
	mul.wide.s32 	%rd35, %r51, 16;
	add.s64 	%rd37, %rd29, %rd35;
	mul.wide.s32 	%rd38, %r2, 8;
	add.s64 	%rd39, %rd37, %rd38;
	st.shared.f64 	[%rd39], %fd103;

BB51_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r2, %r11;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r65, %r11, %r9;
	mul.wide.s32 	%rd40, %r65, 16;
	add.s64 	%rd8, %rd29, %rd40;
	@!%p16 bra 	BB51_15;
	bra.uni 	BB51_14;

BB51_14:
	mul.wide.s32 	%rd42, %r51, 16;
	add.s64 	%rd44, %rd29, %rd42;
	add.s64 	%rd45, %rd44, 56;
	add.s64 	%rd46, %rd44, 52;
	add.s64 	%rd47, %rd44, 48;
	add.s64 	%rd48, %rd44, 40;
	ld.shared.f64 	%fd26, [%rd44+8];
	ld.shared.f64 	%fd27, [%rd44];
	setp.gt.f64	%p17, %fd26, %fd27;
	selp.b64	%rd49, %rd3, %rd48, %p17;
	selp.f64	%fd28, %fd26, %fd27, %p17;
	ld.shared.f64 	%fd29, [%rd44+16];
	setp.gt.f64	%p18, %fd29, %fd28;
	selp.b64	%rd50, %rd47, %rd49, %p18;
	selp.f64	%fd30, %fd29, %fd28, %p18;
	ld.shared.f64 	%fd31, [%rd44+24];
	setp.gt.f64	%p19, %fd31, %fd30;
	selp.b64	%rd51, %rd46, %rd50, %p19;
	selp.f64	%fd32, %fd31, %fd30, %p19;
	ld.shared.f64 	%fd33, [%rd44+32];
	setp.gt.f64	%p20, %fd33, %fd32;
	selp.b64	%rd52, %rd45, %rd51, %p20;
	ld.shared.u32 	%r69, [%rd52];
	add.s32 	%r70, %r69, %r9;
	mul.wide.s32 	%rd53, %r70, 16;
	add.s64 	%rd54, %rd29, %rd53;
	ld.shared.v2.f64 	{%fd34, %fd35}, [%rd54];
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd8];
	st.shared.v2.f64 	[%rd54], {%fd36, %fd37};
	st.shared.v2.f64 	[%rd8], {%fd34, %fd35};

BB51_15:
	bar.sync 	0;
	setp.gt.s32	%p21, %r2, %r11;
	and.pred  	%p22, %p9, %p21;
	@!%p22 bra 	BB51_17;
	bra.uni 	BB51_16;

BB51_16:
	ld.shared.v2.f64 	{%fd42, %fd43}, [%rd8];
	ld.shared.v2.f64 	{%fd44, %fd45}, [%rd4];
	mul.f64 	%fd47, %fd45, %fd45;
	fma.rn.f64 	%fd49, %fd44, %fd44, %fd47;
	rcp.rn.f64 	%fd50, %fd49;
	mul.f64 	%fd51, %fd44, %fd50;
	neg.f64 	%fd52, %fd45;
	mul.f64 	%fd53, %fd50, %fd52;
	mul.f64 	%fd55, %fd42, %fd51;
	mul.f64 	%fd57, %fd43, %fd53;
	mul.f64 	%fd58, %fd43, %fd51;
	fma.rn.f64 	%fd59, %fd42, %fd53, %fd58;
	sub.f64 	%fd60, %fd55, %fd57;
	st.shared.v2.f64 	[%rd8], {%fd60, %fd59};

BB51_17:
	bar.sync 	0;
	add.s32 	%r95, %r11, 1;
	add.s32 	%r96, %r95, %r34;
	setp.ge.s32	%p23, %r96, %r28;
	@%p23 bra 	BB51_22;

	mul.lo.s32 	%r20, %r11, %r1;

BB51_19:
	setp.le.s32	%p24, %r2, %r11;
	@%p24 bra 	BB51_21;

	add.s32 	%r74, %r96, %r9;
	mul.wide.s32 	%rd55, %r74, 16;
	add.s64 	%rd57, %rd29, %rd55;
	add.s32 	%r75, %r96, %r20;
	mul.wide.s32 	%rd58, %r75, 16;
	add.s64 	%rd59, %rd29, %rd58;
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd8];
	ld.shared.v2.f64 	{%fd63, %fd64}, [%rd59];
	ld.shared.v2.f64 	{%fd65, %fd66}, [%rd57];
	mul.f64 	%fd69, %fd63, %fd61;
	sub.f64 	%fd71, %fd65, %fd69;
	mul.f64 	%fd73, %fd63, %fd62;
	sub.f64 	%fd75, %fd66, %fd73;
	fma.rn.f64 	%fd77, %fd64, %fd62, %fd71;
	mul.f64 	%fd78, %fd64, %fd61;
	sub.f64 	%fd79, %fd75, %fd78;
	st.shared.v2.f64 	[%rd57], {%fd77, %fd79};

BB51_21:
	add.s32 	%r96, %r10, %r96;
	setp.lt.s32	%p25, %r96, %r28;
	@%p25 bra 	BB51_19;

BB51_22:
	setp.lt.s32	%p26, %r95, %r28;
	@%p26 bra 	BB51_9;

	add.s32 	%r97, %r28, -1;
	mul.lo.s32 	%r24, %r1, %r28;
	add.s32 	%r77, %r2, %r24;
	mul.wide.s32 	%rd60, %r77, 16;
	add.s64 	%rd9, %rd29, %rd60;

BB51_24:
	bar.sync 	0;
	setp.lt.s32	%p27, %r2, %r97;
	and.pred  	%p29, %p9, %p27;
	@!%p29 bra 	BB51_26;
	bra.uni 	BB51_25;

BB51_25:
	mad.lo.s32 	%r79, %r97, %r1, %r2;
	mul.wide.s32 	%rd62, %r79, 16;
	add.s64 	%rd64, %rd29, %rd62;
	add.s32 	%r80, %r97, %r24;
	mul.wide.s32 	%rd65, %r80, 16;
	add.s64 	%rd66, %rd29, %rd65;
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd66];
	ld.shared.v2.f64 	{%fd82, %fd83}, [%rd64];
	ld.shared.v2.f64 	{%fd84, %fd85}, [%rd9];
	mul.f64 	%fd88, %fd82, %fd80;
	sub.f64 	%fd90, %fd84, %fd88;
	mul.f64 	%fd92, %fd82, %fd81;
	sub.f64 	%fd94, %fd85, %fd92;
	fma.rn.f64 	%fd96, %fd83, %fd81, %fd90;
	mul.f64 	%fd97, %fd83, %fd80;
	sub.f64 	%fd98, %fd94, %fd97;
	st.shared.v2.f64 	[%rd9], {%fd96, %fd98};

BB51_26:
	add.s32 	%r97, %r97, -1;
	setp.ne.s32	%p30, %r97, 0;
	@%p30 bra 	BB51_24;

	bar.sync 	0;
	setp.lt.s32	%p31, %r2, %r28;
	and.pred  	%p32, %p9, %p31;
	@!%p32 bra 	BB51_29;
	bra.uni 	BB51_28;

BB51_28:
	cvta.to.global.u64 	%rd67, %rd12;
	mul.lo.s32 	%r86, %r33, %r28;
	cvt.s64.s32	%rd68, %r86;
	cvt.s64.s32	%rd69, %r2;
	add.s64 	%rd70, %rd68, %rd69;
	shl.b64 	%rd71, %rd70, 4;
	add.s64 	%rd72, %rd67, %rd71;
	ld.shared.v2.f64 	{%fd99, %fd100}, [%rd9];
	st.global.v2.f64 	[%rd72], {%fd99, %fd100};

BB51_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<29>;
	.reg .s32 	%r<80>;
	.reg .s64 	%rd<60>;
	.reg .f64 	%fd<95>;


	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd14, [_Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r31, [_Z16gauss_solve_gpu2I7double2Li0ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r32, %nctaid.x;
	mov.u32 	%r33, %ctaid.y;
	mov.u32 	%r34, %ctaid.x;
	mad.lo.s32 	%r2, %r32, %r33, %r34;
	setp.ge.s32	%p4, %r2, %r31;
	@%p4 bra 	BB52_29;

	add.s32 	%r79, %r30, -1;
	mov.u32 	%r35, %tid.x;
	setp.ge.s32	%p5, %r35, %r30;
	@%p5 bra 	BB52_8;

	mul.lo.s32 	%r36, %r2, %r30;
	mul.lo.s32 	%r37, %r36, %r30;
	cvt.s64.s32	%rd1, %r37;
	cvt.s64.s32	%rd2, %r36;
	mul.lo.s32 	%r4, %r1, %r79;
	mov.u32 	%r5, %ntid.x;
	mul.lo.s32 	%r6, %r1, %r30;
	cvta.to.global.u64 	%rd17, %rd12;
	cvta.to.global.u64 	%rd22, %rd13;
	mov.u32 	%r70, %r35;

BB52_3:
	mov.u32 	%r8, %r70;
	add.s32 	%r38, %r8, %r4;
	mul.wide.s32 	%rd15, %r38, 16;
	mov.u64 	%rd16, shmem;
	add.s64 	%rd3, %rd16, %rd15;
	setp.ge.s32	%p6, %r1, %r30;
	@%p6 bra 	BB52_5;

	add.s32 	%r39, %r8, %r6;
	cvt.s64.s32	%rd18, %r39;
	add.s64 	%rd19, %rd18, %rd1;
	shl.b64 	%rd20, %rd19, 4;
	add.s64 	%rd21, %rd17, %rd20;
	ld.global.v2.f64 	{%fd4, %fd5}, [%rd21];
	st.shared.v2.f64 	[%rd3], {%fd4, %fd5};

BB52_5:
	setp.ne.s32	%p7, %r1, %r30;
	@%p7 bra 	BB52_7;

	cvt.s64.s32	%rd23, %r8;
	add.s64 	%rd24, %rd23, %rd2;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd22, %rd25;
	ld.global.v2.f64 	{%fd8, %fd9}, [%rd26];
	st.shared.v2.f64 	[%rd3], {%fd8, %fd9};

BB52_7:
	add.s32 	%r9, %r5, %r8;
	setp.lt.s32	%p8, %r9, %r30;
	mov.u32 	%r70, %r9;
	@%p8 bra 	BB52_3;

BB52_8:
	add.s32 	%r41, %r30, 1;
	mul.lo.s32 	%r42, %r79, %r41;
	mul.wide.s32 	%rd27, %r42, 16;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd29, %rd28, %rd27;
	add.s64 	%rd4, %rd29, -8;
	mul.lo.s32 	%r10, %r1, %r79;
	mov.u32 	%r11, %ntid.x;
	mul.wide.s32 	%rd30, %r1, 4;
	add.s64 	%rd5, %rd4, %rd30;
	mov.u32 	%r77, 0;

BB52_9:
	mov.u32 	%r12, %r77;
	bar.sync 	0;
	mad.lo.s32 	%r45, %r12, %r79, %r12;
	mul.wide.s32 	%rd31, %r45, 16;
	add.s64 	%rd6, %rd28, %rd31;
	setp.eq.s32	%p9, %r35, 0;
	setp.lt.s32	%p10, %r1, -1;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB52_13;
	bra.uni 	BB52_10;

BB52_10:
	mad.lo.s32 	%r47, %r30, %r12, %r1;
	mul.wide.s32 	%rd33, %r47, 16;
	add.s64 	%rd35, %rd28, %rd33;
	add.s64 	%rd59, %rd35, 16;
	ld.shared.v2.f64 	{%fd12, %fd13}, [%rd6];
	abs.f64 	%fd15, %fd12;
	abs.f64 	%fd17, %fd13;
	add.f64 	%fd94, %fd15, %fd17;
	add.s32 	%r49, %r1, %r12;
	add.s32 	%r71, %r49, 1;
	setp.ge.s32	%p12, %r71, %r30;
	mov.u32 	%r75, %r12;
	mov.u32 	%r76, %r12;
	@%p12 bra 	BB52_12;

BB52_11:
	mov.u32 	%r16, %r76;
	ld.shared.v2.f64 	{%fd18, %fd19}, [%rd59];
	abs.f64 	%fd21, %fd18;
	abs.f64 	%fd23, %fd19;
	add.f64 	%fd24, %fd21, %fd23;
	setp.lt.f64	%p13, %fd94, %fd24;
	selp.f64	%fd94, %fd24, %fd94, %p13;
	selp.b32	%r17, %r71, %r16, %p13;
	add.s64 	%rd59, %rd59, -16;
	add.s32 	%r71, %r71, -1;
	setp.lt.s32	%p14, %r71, %r30;
	mov.u32 	%r75, %r17;
	mov.u32 	%r76, %r17;
	@%p14 bra 	BB52_11;

BB52_12:
	st.shared.u32 	[%rd5], %r75;

BB52_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r12;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r51, %r12, %r10;
	mul.wide.s32 	%rd36, %r51, 16;
	add.s64 	%rd10, %rd28, %rd36;
	@!%p16 bra 	BB52_15;
	bra.uni 	BB52_14;

BB52_14:
	ld.shared.u32 	%r52, [%rd4];
	add.s32 	%r53, %r52, %r10;
	mul.wide.s32 	%rd38, %r53, 16;
	add.s64 	%rd40, %rd28, %rd38;
	ld.shared.v2.f64 	{%fd25, %fd26}, [%rd40];
	ld.shared.v2.f64 	{%fd27, %fd28}, [%rd10];
	st.shared.v2.f64 	[%rd40], {%fd27, %fd28};
	st.shared.v2.f64 	[%rd10], {%fd25, %fd26};

BB52_15:
	bar.sync 	0;
	setp.gt.s32	%p17, %r1, %r12;
	and.pred  	%p18, %p9, %p17;
	@!%p18 bra 	BB52_17;
	bra.uni 	BB52_16;

BB52_16:
	ld.shared.v2.f64 	{%fd33, %fd34}, [%rd10];
	ld.shared.v2.f64 	{%fd35, %fd36}, [%rd6];
	mul.f64 	%fd38, %fd36, %fd36;
	fma.rn.f64 	%fd40, %fd35, %fd35, %fd38;
	rcp.rn.f64 	%fd41, %fd40;
	mul.f64 	%fd42, %fd35, %fd41;
	neg.f64 	%fd43, %fd36;
	mul.f64 	%fd44, %fd41, %fd43;
	mul.f64 	%fd46, %fd33, %fd42;
	mul.f64 	%fd48, %fd34, %fd44;
	mul.f64 	%fd49, %fd34, %fd42;
	fma.rn.f64 	%fd50, %fd33, %fd44, %fd49;
	sub.f64 	%fd51, %fd46, %fd48;
	st.shared.v2.f64 	[%rd10], {%fd51, %fd50};

BB52_17:
	bar.sync 	0;
	add.s32 	%r77, %r12, 1;
	add.s32 	%r78, %r77, %r35;
	setp.ge.s32	%p19, %r78, %r30;
	@%p19 bra 	BB52_22;

	add.s32 	%r56, %r30, -1;
	mul.lo.s32 	%r22, %r12, %r56;

BB52_19:
	setp.le.s32	%p20, %r1, %r12;
	@%p20 bra 	BB52_21;

	add.s32 	%r57, %r78, %r10;
	mul.wide.s32 	%rd41, %r57, 16;
	add.s64 	%rd43, %rd28, %rd41;
	add.s32 	%r58, %r78, %r22;
	mul.wide.s32 	%rd44, %r58, 16;
	add.s64 	%rd45, %rd28, %rd44;
	ld.shared.v2.f64 	{%fd52, %fd53}, [%rd10];
	ld.shared.v2.f64 	{%fd54, %fd55}, [%rd45];
	ld.shared.v2.f64 	{%fd56, %fd57}, [%rd43];
	mul.f64 	%fd60, %fd54, %fd52;
	sub.f64 	%fd62, %fd56, %fd60;
	mul.f64 	%fd64, %fd54, %fd53;
	sub.f64 	%fd66, %fd57, %fd64;
	fma.rn.f64 	%fd68, %fd55, %fd53, %fd62;
	mul.f64 	%fd69, %fd55, %fd52;
	sub.f64 	%fd70, %fd66, %fd69;
	st.shared.v2.f64 	[%rd43], {%fd68, %fd70};

BB52_21:
	add.s32 	%r78, %r11, %r78;
	setp.lt.s32	%p21, %r78, %r30;
	@%p21 bra 	BB52_19;

BB52_22:
	setp.lt.s32	%p22, %r77, %r30;
	@%p22 bra 	BB52_9;

	mul.lo.s32 	%r26, %r79, %r30;
	add.s32 	%r59, %r1, %r26;
	mul.wide.s32 	%rd46, %r59, 16;
	add.s64 	%rd11, %rd28, %rd46;

BB52_24:
	bar.sync 	0;
	setp.lt.s32	%p23, %r1, %r79;
	and.pred  	%p25, %p9, %p23;
	@!%p25 bra 	BB52_26;
	bra.uni 	BB52_25;

BB52_25:
	add.s32 	%r60, %r30, -1;
	mad.lo.s32 	%r61, %r79, %r60, %r1;
	mul.wide.s32 	%rd48, %r61, 16;
	add.s64 	%rd50, %rd28, %rd48;
	add.s32 	%r62, %r79, %r26;
	mul.wide.s32 	%rd51, %r62, 16;
	add.s64 	%rd52, %rd28, %rd51;
	ld.shared.v2.f64 	{%fd71, %fd72}, [%rd52];
	ld.shared.v2.f64 	{%fd73, %fd74}, [%rd50];
	ld.shared.v2.f64 	{%fd75, %fd76}, [%rd11];
	mul.f64 	%fd79, %fd73, %fd71;
	sub.f64 	%fd81, %fd75, %fd79;
	mul.f64 	%fd83, %fd73, %fd72;
	sub.f64 	%fd85, %fd76, %fd83;
	fma.rn.f64 	%fd87, %fd74, %fd72, %fd81;
	mul.f64 	%fd88, %fd74, %fd71;
	sub.f64 	%fd89, %fd85, %fd88;
	st.shared.v2.f64 	[%rd11], {%fd87, %fd89};

BB52_26:
	add.s32 	%r79, %r79, -1;
	setp.ne.s32	%p26, %r79, 0;
	@%p26 bra 	BB52_24;

	bar.sync 	0;
	setp.lt.s32	%p27, %r1, %r30;
	and.pred  	%p28, %p9, %p27;
	@!%p28 bra 	BB52_29;
	bra.uni 	BB52_28;

BB52_28:
	cvta.to.global.u64 	%rd53, %rd14;
	mul.lo.s32 	%r68, %r2, %r30;
	cvt.s64.s32	%rd54, %r68;
	cvt.s64.s32	%rd55, %r1;
	add.s64 	%rd56, %rd54, %rd55;
	shl.b64 	%rd57, %rd56, 4;
	add.s64 	%rd58, %rd53, %rd57;
	ld.shared.v2.f64 	{%fd90, %fd91}, [%rd11];
	st.global.v2.f64 	[%rd58], {%fd90, %fd91};

BB52_29:
	ret;
}

.visible .entry _Z23gauss_jordan_solve_gpu1I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z23gauss_jordan_solve_gpu1I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z23gauss_jordan_solve_gpu1I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z23gauss_jordan_solve_gpu1I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z23gauss_jordan_solve_gpu1I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z23gauss_jordan_solve_gpu1I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<23>;
	.reg .s32 	%r<53>;
	.reg .s64 	%rd<46>;
	.reg .f64 	%fd<77>;


	ld.param.u64 	%rd11, [_Z23gauss_jordan_solve_gpu1I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd12, [_Z23gauss_jordan_solve_gpu1I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r14, [_Z23gauss_jordan_solve_gpu1I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r15, [_Z23gauss_jordan_solve_gpu1I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r16, %nctaid.x;
	mov.u32 	%r17, %ctaid.y;
	mov.u32 	%r18, %ctaid.x;
	mad.lo.s32 	%r3, %r16, %r17, %r18;
	setp.ge.s32	%p5, %r3, %r15;
	@%p5 bra 	BB53_19;

	mad.lo.s32 	%r19, %r2, %r14, %r1;
	mul.wide.s32 	%rd13, %r19, 16;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd1, %rd14, %rd13;
	setp.ge.s32	%p6, %r2, %r14;
	@%p6 bra 	BB53_3;

	cvta.to.global.u64 	%rd15, %rd11;
	mul.wide.s32 	%rd16, %r19, 16;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd17];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB53_3:
	setp.ne.s32	%p7, %r2, %r14;
	@%p7 bra 	BB53_5;

	setp.eq.s32	%p8, %r1, %r3;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB53_5:
	add.s32 	%r22, %r14, 1;
	mul.lo.s32 	%r23, %r22, %r14;
	mul.wide.s32 	%rd18, %r23, 16;
	add.s64 	%rd5, %rd14, %rd18;
	add.s64 	%rd2, %rd5, 16;
	mul.lo.s32 	%r4, %r2, %r14;
	setp.lt.s32	%p9, %r1, 2;
	setp.eq.s32	%p10, %r2, 0;
	mov.u32 	%r52, 0;
	and.pred  	%p1, %p10, %p9;
	mul.wide.s32 	%rd20, %r1, 4;
	add.s64 	%rd3, %rd5, %rd20;
	mul.wide.s32 	%rd21, %r1, 8;
	add.s64 	%rd4, %rd5, %rd21;
	add.s64 	%rd6, %rd5, 20;

BB53_6:
	mov.u32 	%r47, %r52;
	mov.u32 	%r5, %r47;
	bar.sync 	0;
	@!%p1 bra 	BB53_10;
	bra.uni 	BB53_7;

BB53_7:
	mad.lo.s32 	%r26, %r22, %r5, %r1;
	mul.wide.s32 	%rd22, %r26, 16;
	add.s64 	%rd24, %rd14, %rd22;
	add.s64 	%rd45, %rd24, 16;
	mad.lo.s32 	%r27, %r5, %r14, %r5;
	mul.wide.s32 	%rd25, %r27, 16;
	add.s64 	%rd26, %rd14, %rd25;
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd26];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd76, %fd14, %fd16;
	add.s32 	%r28, %r1, %r5;
	add.s32 	%r46, %r28, 1;
	setp.ge.s32	%p11, %r46, %r14;
	mov.u32 	%r50, %r5;
	mov.u32 	%r51, %r5;
	@%p11 bra 	BB53_9;

BB53_8:
	.pragma "nounroll";
	mov.u32 	%r8, %r51;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd45];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p12, %fd76, %fd23;
	selp.f64	%fd76, %fd23, %fd76, %p12;
	selp.b32	%r9, %r46, %r8, %p12;
	add.s64 	%rd45, %rd45, 32;
	add.s32 	%r46, %r46, 2;
	setp.lt.s32	%p13, %r46, %r14;
	mov.u32 	%r50, %r9;
	mov.u32 	%r51, %r9;
	@%p13 bra 	BB53_8;

BB53_9:
	st.shared.u32 	[%rd3+16], %r50;
	st.shared.f64 	[%rd4], %fd76;

BB53_10:
	bar.sync 	0;
	setp.eq.s32	%p14, %r1, %r5;
	setp.ge.s32	%p15, %r2, %r5;
	and.pred  	%p16, %p14, %p15;
	@!%p16 bra 	BB53_12;
	bra.uni 	BB53_11;

BB53_11:
	ld.shared.f64 	%fd24, [%rd5];
	ld.shared.f64 	%fd25, [%rd5+8];
	setp.gt.f64	%p17, %fd25, %fd24;
	selp.b64	%rd27, %rd6, %rd2, %p17;
	ld.shared.u32 	%r31, [%rd27];
	add.s32 	%r32, %r31, %r4;
	mul.wide.s32 	%rd28, %r32, 16;
	add.s64 	%rd30, %rd14, %rd28;
	ld.shared.v2.f64 	{%fd26, %fd27}, [%rd30];
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd1];
	st.shared.v2.f64 	[%rd30], {%fd28, %fd29};
	st.shared.v2.f64 	[%rd1], {%fd26, %fd27};

BB53_12:
	bar.sync 	0;
	setp.gt.s32	%p18, %r2, %r5;
	and.pred  	%p19, %p14, %p18;
	mad.lo.s32 	%r34, %r5, %r14, %r1;
	mul.wide.s32 	%rd31, %r34, 16;
	add.s64 	%rd10, %rd14, %rd31;
	@!%p19 bra 	BB53_14;
	bra.uni 	BB53_13;

BB53_13:
	ld.shared.v2.f64 	{%fd34, %fd35}, [%rd10];
	mul.f64 	%fd37, %fd35, %fd35;
	fma.rn.f64 	%fd39, %fd34, %fd34, %fd37;
	rcp.rn.f64 	%fd40, %fd39;
	mul.f64 	%fd41, %fd34, %fd40;
	neg.f64 	%fd42, %fd35;
	mul.f64 	%fd43, %fd40, %fd42;
	ld.shared.v2.f64 	{%fd44, %fd45}, [%rd1];
	mul.f64 	%fd47, %fd44, %fd41;
	mul.f64 	%fd49, %fd45, %fd43;
	mul.f64 	%fd50, %fd45, %fd41;
	fma.rn.f64 	%fd51, %fd44, %fd43, %fd50;
	sub.f64 	%fd52, %fd47, %fd49;
	st.shared.v2.f64 	[%rd1], {%fd52, %fd51};

BB53_14:
	bar.sync 	0;
	setp.ne.s32	%p20, %r1, %r5;
	and.pred  	%p21, %p20, %p18;
	@!%p21 bra 	BB53_16;
	bra.uni 	BB53_15;

BB53_15:
	ld.shared.v2.f64 	{%fd53, %fd54}, [%rd10];
	add.s32 	%r37, %r5, %r4;
	mul.wide.s32 	%rd33, %r37, 16;
	add.s64 	%rd35, %rd14, %rd33;
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd35];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd1];
	mul.f64 	%fd61, %fd53, %fd55;
	sub.f64 	%fd63, %fd57, %fd61;
	mul.f64 	%fd65, %fd53, %fd56;
	sub.f64 	%fd67, %fd58, %fd65;
	fma.rn.f64 	%fd69, %fd54, %fd56, %fd63;
	mul.f64 	%fd70, %fd54, %fd55;
	sub.f64 	%fd71, %fd67, %fd70;
	st.shared.v2.f64 	[%rd1], {%fd69, %fd71};

BB53_16:
	add.s32 	%r52, %r5, 1;
	setp.lt.s32	%p22, %r52, %r14;
	@%p22 bra 	BB53_6;

	setp.eq.s32	%p4, %r2, %r14;
	bar.sync 	0;
	@!%p4 bra 	BB53_19;
	bra.uni 	BB53_18;

BB53_18:
	cvta.to.global.u64 	%rd36, %rd12;
	mul.lo.s32 	%r43, %r3, %r14;
	cvt.s64.s32	%rd37, %r43;
	cvt.s64.s32	%rd38, %r1;
	add.s64 	%rd39, %rd37, %rd38;
	shl.b64 	%rd40, %rd39, 4;
	add.s64 	%rd41, %rd36, %rd40;
	mad.lo.s32 	%r45, %r14, %r14, %r1;
	mul.wide.s32 	%rd42, %r45, 16;
	add.s64 	%rd44, %rd14, %rd42;
	ld.shared.v2.f64 	{%fd72, %fd73}, [%rd44];
	st.global.v2.f64 	[%rd41], {%fd72, %fd73};

BB53_19:
	ret;
}

.visible .entry _Z23gauss_jordan_solve_gpu2I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z23gauss_jordan_solve_gpu2I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z23gauss_jordan_solve_gpu2I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z23gauss_jordan_solve_gpu2I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z23gauss_jordan_solve_gpu2I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z23gauss_jordan_solve_gpu2I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<29>;
	.reg .s32 	%r<67>;
	.reg .s64 	%rd<51>;
	.reg .f64 	%fd<77>;


	ld.param.u64 	%rd11, [_Z23gauss_jordan_solve_gpu2I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd12, [_Z23gauss_jordan_solve_gpu2I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r23, [_Z23gauss_jordan_solve_gpu2I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r24, [_Z23gauss_jordan_solve_gpu2I7double2Li1ELi0ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r25, %nctaid.x;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %ctaid.x;
	mad.lo.s32 	%r2, %r25, %r26, %r27;
	setp.ge.s32	%p5, %r2, %r24;
	@%p5 bra 	BB54_25;

	mov.u32 	%r28, %tid.x;
	mul.lo.s32 	%r3, %r1, %r23;
	setp.ge.s32	%p6, %r28, %r23;
	@%p6 bra 	BB54_8;

	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r58, %tid.x;

BB54_3:
	add.s32 	%r29, %r58, %r3;
	mul.wide.s32 	%rd13, %r29, 16;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd2, %rd14, %rd13;
	setp.ge.s32	%p7, %r1, %r23;
	@%p7 bra 	BB54_5;

	mul.wide.s32 	%rd15, %r29, 16;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd2], {%fd5, %fd6};

BB54_5:
	setp.ne.s32	%p8, %r1, %r23;
	@%p8 bra 	BB54_7;

	setp.eq.s32	%p9, %r58, %r2;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p9;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd2], {%fd9, %fd10};

BB54_7:
	add.s32 	%r58, %r4, %r58;
	setp.lt.s32	%p10, %r58, %r23;
	@%p10 bra 	BB54_3;

BB54_8:
	add.s32 	%r32, %r23, 1;
	mul.lo.s32 	%r33, %r32, %r23;
	mul.wide.s32 	%rd17, %r33, 16;
	mov.u64 	%rd18, shmem;
	add.s64 	%rd19, %rd18, %rd17;
	mov.u32 	%r9, %ntid.x;
	mul.wide.s32 	%rd20, %r28, 4;
	add.s64 	%rd3, %rd19, %rd20;
	mul.wide.s32 	%rd21, %r28, 8;
	add.s64 	%rd4, %rd19, %rd21;
	add.s64 	%rd5, %rd19, 20;
	mov.u32 	%r65, 0;

BB54_9:
	mov.u32 	%r60, %r65;
	mov.u32 	%r10, %r60;
	bar.sync 	0;
	mad.lo.s32 	%r35, %r10, %r23, %r10;
	mul.wide.s32 	%rd22, %r35, 16;
	add.s64 	%rd6, %rd18, %rd22;
	setp.eq.s32	%p11, %r1, 0;
	setp.lt.s32	%p12, %r28, 2;
	and.pred  	%p13, %p11, %p12;
	@!%p13 bra 	BB54_13;
	bra.uni 	BB54_10;

BB54_10:
	mad.lo.s32 	%r38, %r32, %r10, %r28;
	mul.wide.s32 	%rd24, %r38, 16;
	add.s64 	%rd26, %rd18, %rd24;
	add.s64 	%rd50, %rd26, 16;
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd6];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd76, %fd14, %fd16;
	add.s32 	%r40, %r28, %r10;
	add.s32 	%r59, %r40, 1;
	setp.ge.s32	%p14, %r59, %r23;
	mov.u32 	%r63, %r10;
	mov.u32 	%r64, %r10;
	@%p14 bra 	BB54_12;

BB54_11:
	.pragma "nounroll";
	mov.u32 	%r14, %r64;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd50];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p15, %fd76, %fd23;
	selp.f64	%fd76, %fd23, %fd76, %p15;
	selp.b32	%r15, %r59, %r14, %p15;
	add.s64 	%rd50, %rd50, 32;
	add.s32 	%r59, %r59, 2;
	setp.lt.s32	%p16, %r59, %r23;
	mov.u32 	%r63, %r15;
	mov.u32 	%r64, %r15;
	@%p16 bra 	BB54_11;

BB54_12:
	st.shared.u32 	[%rd3+16], %r63;
	st.shared.f64 	[%rd4], %fd76;

BB54_13:
	setp.eq.s32	%p1, %r28, 0;
	bar.sync 	0;
	setp.ge.s32	%p17, %r1, %r10;
	and.pred  	%p18, %p1, %p17;
	add.s32 	%r42, %r10, %r3;
	mul.wide.s32 	%rd27, %r42, 16;
	add.s64 	%rd10, %rd18, %rd27;
	@!%p18 bra 	BB54_15;
	bra.uni 	BB54_14;

BB54_14:
	mul.wide.s32 	%rd29, %r33, 16;
	add.s64 	%rd31, %rd18, %rd29;
	add.s64 	%rd32, %rd31, 16;
	ld.shared.f64 	%fd24, [%rd31];
	ld.shared.f64 	%fd25, [%rd31+8];
	setp.gt.f64	%p19, %fd25, %fd24;
	selp.b64	%rd33, %rd5, %rd32, %p19;
	ld.shared.u32 	%r45, [%rd33];
	add.s32 	%r46, %r45, %r3;
	mul.wide.s32 	%rd34, %r46, 16;
	add.s64 	%rd35, %rd18, %rd34;
	ld.shared.v2.f64 	{%fd26, %fd27}, [%rd35];
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd10];
	st.shared.v2.f64 	[%rd35], {%fd28, %fd29};
	st.shared.v2.f64 	[%rd10], {%fd26, %fd27};

BB54_15:
	bar.sync 	0;
	setp.gt.s32	%p20, %r1, %r10;
	and.pred  	%p21, %p1, %p20;
	@!%p21 bra 	BB54_17;
	bra.uni 	BB54_16;

BB54_16:
	ld.shared.v2.f64 	{%fd34, %fd35}, [%rd10];
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd6];
	mul.f64 	%fd39, %fd37, %fd37;
	fma.rn.f64 	%fd41, %fd36, %fd36, %fd39;
	rcp.rn.f64 	%fd42, %fd41;
	mul.f64 	%fd43, %fd36, %fd42;
	neg.f64 	%fd44, %fd37;
	mul.f64 	%fd45, %fd42, %fd44;
	mul.f64 	%fd47, %fd34, %fd43;
	mul.f64 	%fd49, %fd35, %fd45;
	mul.f64 	%fd50, %fd35, %fd43;
	fma.rn.f64 	%fd51, %fd34, %fd45, %fd50;
	sub.f64 	%fd52, %fd47, %fd49;
	st.shared.v2.f64 	[%rd10], {%fd52, %fd51};

BB54_17:
	setp.lt.s32	%p3, %r28, %r23;
	bar.sync 	0;
	@!%p3 bra 	BB54_22;
	bra.uni 	BB54_18;

BB54_18:
	mul.lo.s32 	%r18, %r10, %r23;
	mov.u32 	%r66, %r28;

BB54_19:
	mov.u32 	%r20, %r66;
	setp.ne.s32	%p22, %r20, %r10;
	and.pred  	%p24, %p22, %p20;
	@!%p24 bra 	BB54_21;
	bra.uni 	BB54_20;

BB54_20:
	add.s32 	%r49, %r20, %r3;
	mul.wide.s32 	%rd36, %r49, 16;
	add.s64 	%rd38, %rd18, %rd36;
	add.s32 	%r50, %r20, %r18;
	mul.wide.s32 	%rd39, %r50, 16;
	add.s64 	%rd40, %rd18, %rd39;
	ld.shared.v2.f64 	{%fd53, %fd54}, [%rd10];
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd40];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd38];
	mul.f64 	%fd61, %fd55, %fd53;
	sub.f64 	%fd63, %fd57, %fd61;
	mul.f64 	%fd65, %fd55, %fd54;
	sub.f64 	%fd67, %fd58, %fd65;
	fma.rn.f64 	%fd69, %fd56, %fd54, %fd63;
	mul.f64 	%fd70, %fd56, %fd53;
	sub.f64 	%fd71, %fd67, %fd70;
	st.shared.v2.f64 	[%rd38], {%fd69, %fd71};

BB54_21:
	add.s32 	%r21, %r9, %r20;
	setp.lt.s32	%p25, %r21, %r23;
	mov.u32 	%r66, %r21;
	@%p25 bra 	BB54_19;

BB54_22:
	add.s32 	%r65, %r10, 1;
	setp.lt.s32	%p26, %r65, %r23;
	@%p26 bra 	BB54_9;

	bar.sync 	0;
	setp.lt.s32	%p27, %r1, %r23;
	and.pred  	%p28, %p1, %p27;
	@!%p28 bra 	BB54_25;
	bra.uni 	BB54_24;

BB54_24:
	cvta.to.global.u64 	%rd41, %rd12;
	mul.lo.s32 	%r56, %r2, %r23;
	cvt.s64.s32	%rd42, %r56;
	cvt.s64.s32	%rd43, %r1;
	add.s64 	%rd44, %rd42, %rd43;
	shl.b64 	%rd45, %rd44, 4;
	add.s64 	%rd46, %rd41, %rd45;
	mad.lo.s32 	%r57, %r23, %r23, %r1;
	mul.wide.s32 	%rd47, %r57, 16;
	add.s64 	%rd49, %rd18, %rd47;
	ld.shared.v2.f64 	{%fd72, %fd73}, [%rd49];
	st.global.v2.f64 	[%rd46], {%fd72, %fd73};

BB54_25:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELi2ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<32>;
	.reg .s32 	%r<91>;
	.reg .s64 	%rd<61>;
	.reg .f64 	%fd<98>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li1ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li1ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li1ELi2ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r28, 2;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r33, %r29;
	@%p4 bra 	BB55_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r28;
	@%p5 bra 	BB55_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r28;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r81, %r34;

BB55_3:
	mov.u32 	%r6, %r81;
	add.s32 	%r35, %r6, %r3;
	mul.wide.s32 	%rd12, %r35, 16;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r28;
	@%p6 bra 	BB55_5;

	add.s32 	%r36, %r6, %r4;
	mul.wide.s32 	%rd15, %r36, 16;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB55_5:
	setp.ne.s32	%p7, %r2, %r28;
	@%p7 bra 	BB55_7;

	setp.eq.s32	%p8, %r6, %r33;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB55_7:
	mov.u32 	%r41, %ntid.x;
	add.s32 	%r7, %r41, %r6;
	setp.lt.s32	%p9, %r7, %r28;
	mov.u32 	%r81, %r7;
	@%p9 bra 	BB55_3;

BB55_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r44, %r28, 1;
	mul.lo.s32 	%r45, %r1, %r44;
	mul.wide.s32 	%rd17, %r45, 16;
	mul.wide.s32 	%rd18, %r2, 4;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd17;
	add.s64 	%rd2, %rd20, %rd18;
	add.s64 	%rd3, %rd20, 28;
	mov.u32 	%r88, 0;

BB55_9:
	mov.u32 	%r10, %r88;
	bar.sync 	0;
	mad.lo.s32 	%r47, %r10, %r1, %r10;
	mul.wide.s32 	%rd21, %r47, 16;
	add.s64 	%rd4, %rd19, %rd21;
	setp.eq.s32	%p10, %r34, 0;
	setp.lt.s32	%p11, %r2, 3;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB55_13;
	bra.uni 	BB55_10;

BB55_10:
	add.s32 	%r49, %r28, 3;
	mad.lo.s32 	%r50, %r49, %r10, %r2;
	mul.wide.s32 	%rd23, %r50, 16;
	add.s64 	%rd25, %rd19, %rd23;
	add.s64 	%rd60, %rd25, 16;
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd4];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd97, %fd14, %fd16;
	add.s32 	%r52, %r2, %r10;
	add.s32 	%r82, %r52, 1;
	setp.ge.s32	%p13, %r82, %r28;
	mov.u32 	%r86, %r10;
	mov.u32 	%r87, %r10;
	@%p13 bra 	BB55_12;

BB55_11:
	mov.u32 	%r14, %r87;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd60];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p14, %fd97, %fd23;
	selp.f64	%fd97, %fd23, %fd97, %p14;
	selp.b32	%r15, %r82, %r14, %p14;
	add.s64 	%rd60, %rd60, 48;
	add.s32 	%r82, %r82, 3;
	setp.lt.s32	%p15, %r82, %r28;
	mov.u32 	%r86, %r15;
	mov.u32 	%r87, %r15;
	@%p15 bra 	BB55_11;

BB55_12:
	st.shared.u32 	[%rd2+24], %r86;
	mul.wide.s32 	%rd26, %r45, 16;
	add.s64 	%rd28, %rd19, %rd26;
	mul.wide.s32 	%rd29, %r2, 8;
	add.s64 	%rd30, %rd28, %rd29;
	st.shared.f64 	[%rd30], %fd97;

BB55_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r58, %r10, %r8;
	mul.wide.s32 	%rd31, %r58, 16;
	add.s64 	%rd8, %rd19, %rd31;
	@!%p17 bra 	BB55_15;
	bra.uni 	BB55_14;

BB55_14:
	mul.wide.s32 	%rd33, %r45, 16;
	add.s64 	%rd35, %rd19, %rd33;
	add.s64 	%rd36, %rd35, 32;
	add.s64 	%rd37, %rd35, 24;
	ld.shared.f64 	%fd24, [%rd35+8];
	ld.shared.f64 	%fd25, [%rd35];
	setp.gt.f64	%p18, %fd24, %fd25;
	selp.b64	%rd38, %rd3, %rd37, %p18;
	selp.f64	%fd26, %fd24, %fd25, %p18;
	ld.shared.f64 	%fd27, [%rd35+16];
	setp.gt.f64	%p19, %fd27, %fd26;
	selp.b64	%rd39, %rd36, %rd38, %p19;
	ld.shared.u32 	%r62, [%rd39];
	add.s32 	%r63, %r62, %r8;
	mul.wide.s32 	%rd40, %r63, 16;
	add.s64 	%rd41, %rd19, %rd40;
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd41];
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd8];
	st.shared.v2.f64 	[%rd41], {%fd30, %fd31};
	st.shared.v2.f64 	[%rd8], {%fd28, %fd29};

BB55_15:
	bar.sync 	0;
	setp.gt.s32	%p20, %r2, %r10;
	and.pred  	%p21, %p10, %p20;
	@!%p21 bra 	BB55_17;
	bra.uni 	BB55_16;

BB55_16:
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd8];
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd4];
	mul.f64 	%fd41, %fd39, %fd39;
	fma.rn.f64 	%fd43, %fd38, %fd38, %fd41;
	rcp.rn.f64 	%fd44, %fd43;
	mul.f64 	%fd45, %fd38, %fd44;
	neg.f64 	%fd46, %fd39;
	mul.f64 	%fd47, %fd44, %fd46;
	mul.f64 	%fd49, %fd36, %fd45;
	mul.f64 	%fd51, %fd37, %fd47;
	mul.f64 	%fd52, %fd37, %fd45;
	fma.rn.f64 	%fd53, %fd36, %fd47, %fd52;
	sub.f64 	%fd54, %fd49, %fd51;
	st.shared.v2.f64 	[%rd8], {%fd54, %fd53};

BB55_17:
	bar.sync 	0;
	add.s32 	%r88, %r10, 1;
	add.s32 	%r89, %r88, %r34;
	setp.ge.s32	%p22, %r89, %r28;
	@%p22 bra 	BB55_22;

	mul.lo.s32 	%r20, %r10, %r1;

BB55_19:
	setp.le.s32	%p23, %r2, %r10;
	@%p23 bra 	BB55_21;

	add.s32 	%r67, %r89, %r8;
	mul.wide.s32 	%rd42, %r67, 16;
	add.s64 	%rd44, %rd19, %rd42;
	add.s32 	%r68, %r89, %r20;
	mul.wide.s32 	%rd45, %r68, 16;
	add.s64 	%rd46, %rd19, %rd45;
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd8];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd46];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd44];
	mul.f64 	%fd63, %fd57, %fd55;
	sub.f64 	%fd65, %fd59, %fd63;
	mul.f64 	%fd67, %fd57, %fd56;
	sub.f64 	%fd69, %fd60, %fd67;
	fma.rn.f64 	%fd71, %fd58, %fd56, %fd65;
	mul.f64 	%fd72, %fd58, %fd55;
	sub.f64 	%fd73, %fd69, %fd72;
	st.shared.v2.f64 	[%rd44], {%fd71, %fd73};

BB55_21:
	add.s32 	%r89, %r9, %r89;
	setp.lt.s32	%p24, %r89, %r28;
	@%p24 bra 	BB55_19;

BB55_22:
	setp.lt.s32	%p25, %r88, %r28;
	@%p25 bra 	BB55_9;

	add.s32 	%r90, %r28, -1;
	mul.lo.s32 	%r24, %r1, %r28;
	add.s32 	%r70, %r2, %r24;
	mul.wide.s32 	%rd47, %r70, 16;
	add.s64 	%rd9, %rd19, %rd47;

BB55_24:
	bar.sync 	0;
	setp.lt.s32	%p26, %r2, %r90;
	and.pred  	%p28, %p10, %p26;
	@!%p28 bra 	BB55_26;
	bra.uni 	BB55_25;

BB55_25:
	mad.lo.s32 	%r72, %r90, %r1, %r2;
	mul.wide.s32 	%rd49, %r72, 16;
	add.s64 	%rd51, %rd19, %rd49;
	add.s32 	%r73, %r90, %r24;
	mul.wide.s32 	%rd52, %r73, 16;
	add.s64 	%rd53, %rd19, %rd52;
	ld.shared.v2.f64 	{%fd74, %fd75}, [%rd53];
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd51];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd9];
	mul.f64 	%fd82, %fd76, %fd74;
	sub.f64 	%fd84, %fd78, %fd82;
	mul.f64 	%fd86, %fd76, %fd75;
	sub.f64 	%fd88, %fd79, %fd86;
	fma.rn.f64 	%fd90, %fd77, %fd75, %fd84;
	mul.f64 	%fd91, %fd77, %fd74;
	sub.f64 	%fd92, %fd88, %fd91;
	st.shared.v2.f64 	[%rd9], {%fd90, %fd92};

BB55_26:
	add.s32 	%r90, %r90, -1;
	setp.ne.s32	%p29, %r90, 0;
	@%p29 bra 	BB55_24;

	bar.sync 	0;
	setp.lt.s32	%p30, %r2, %r28;
	and.pred  	%p31, %p10, %p30;
	@!%p31 bra 	BB55_29;
	bra.uni 	BB55_28;

BB55_28:
	cvta.to.global.u64 	%rd54, %rd11;
	mul.lo.s32 	%r79, %r33, %r28;
	cvt.s64.s32	%rd55, %r79;
	cvt.s64.s32	%rd56, %r2;
	add.s64 	%rd57, %rd55, %rd56;
	shl.b64 	%rd58, %rd57, 4;
	add.s64 	%rd59, %rd54, %rd58;
	ld.shared.v2.f64 	{%fd93, %fd94}, [%rd9];
	st.global.v2.f64 	[%rd59], {%fd93, %fd94};

BB55_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELi0ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<32>;
	.reg .s32 	%r<78>;
	.reg .s64 	%rd<61>;
	.reg .f64 	%fd<98>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r2, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r2, %r29;
	@%p4 bra 	BB56_29;

	mov.u32 	%r33, %tid.x;
	mul.lo.s32 	%r3, %r1, %r28;
	setp.ge.s32	%p5, %r33, %r28;
	@%p5 bra 	BB56_8;

	mov.u32 	%r4, %ntid.x;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r68, %r33;

BB56_3:
	mov.u32 	%r6, %r68;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 16;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r1, %r28;
	@%p6 bra 	BB56_5;

	mul.wide.s32 	%rd15, %r34, 16;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB56_5:
	setp.ne.s32	%p7, %r1, %r28;
	@%p7 bra 	BB56_7;

	setp.eq.s32	%p8, %r6, %r2;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB56_7:
	add.s32 	%r7, %r4, %r6;
	setp.lt.s32	%p9, %r7, %r28;
	mov.u32 	%r68, %r7;
	@%p9 bra 	BB56_3;

BB56_8:
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r37, %r28, 1;
	mul.lo.s32 	%r38, %r37, %r28;
	mul.wide.s32 	%rd17, %r38, 16;
	mul.wide.s32 	%rd18, %r1, 4;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd17;
	add.s64 	%rd2, %rd20, %rd18;
	add.s64 	%rd3, %rd20, 28;
	mov.u32 	%r75, 0;

BB56_9:
	mov.u32 	%r10, %r75;
	bar.sync 	0;
	mad.lo.s32 	%r39, %r10, %r28, %r10;
	mul.wide.s32 	%rd21, %r39, 16;
	add.s64 	%rd4, %rd19, %rd21;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r1, 3;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB56_13;
	bra.uni 	BB56_10;

BB56_10:
	mad.lo.s32 	%r42, %r37, %r10, %r1;
	mul.wide.s32 	%rd23, %r42, 16;
	add.s64 	%rd25, %rd19, %rd23;
	add.s64 	%rd60, %rd25, 16;
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd4];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd97, %fd14, %fd16;
	add.s32 	%r44, %r1, %r10;
	add.s32 	%r69, %r44, 1;
	setp.ge.s32	%p13, %r69, %r28;
	mov.u32 	%r73, %r10;
	mov.u32 	%r74, %r10;
	@%p13 bra 	BB56_12;

BB56_11:
	mov.u32 	%r14, %r74;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd60];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p14, %fd97, %fd23;
	selp.f64	%fd97, %fd23, %fd97, %p14;
	selp.b32	%r15, %r69, %r14, %p14;
	add.s64 	%rd60, %rd60, 48;
	add.s32 	%r69, %r69, 3;
	setp.lt.s32	%p15, %r69, %r28;
	mov.u32 	%r73, %r15;
	mov.u32 	%r74, %r15;
	@%p15 bra 	BB56_11;

BB56_12:
	st.shared.u32 	[%rd2+24], %r73;
	mul.wide.s32 	%rd26, %r38, 16;
	add.s64 	%rd28, %rd19, %rd26;
	mul.wide.s32 	%rd29, %r1, 8;
	add.s64 	%rd30, %rd28, %rd29;
	st.shared.f64 	[%rd30], %fd97;

BB56_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r1, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r49, %r10, %r3;
	mul.wide.s32 	%rd31, %r49, 16;
	add.s64 	%rd8, %rd19, %rd31;
	@!%p17 bra 	BB56_15;
	bra.uni 	BB56_14;

BB56_14:
	mul.wide.s32 	%rd33, %r38, 16;
	add.s64 	%rd35, %rd19, %rd33;
	add.s64 	%rd36, %rd35, 32;
	add.s64 	%rd37, %rd35, 24;
	ld.shared.f64 	%fd24, [%rd35+8];
	ld.shared.f64 	%fd25, [%rd35];
	setp.gt.f64	%p18, %fd24, %fd25;
	selp.b64	%rd38, %rd3, %rd37, %p18;
	selp.f64	%fd26, %fd24, %fd25, %p18;
	ld.shared.f64 	%fd27, [%rd35+16];
	setp.gt.f64	%p19, %fd27, %fd26;
	selp.b64	%rd39, %rd36, %rd38, %p19;
	ld.shared.u32 	%r52, [%rd39];
	add.s32 	%r53, %r52, %r3;
	mul.wide.s32 	%rd40, %r53, 16;
	add.s64 	%rd41, %rd19, %rd40;
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd41];
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd8];
	st.shared.v2.f64 	[%rd41], {%fd30, %fd31};
	st.shared.v2.f64 	[%rd8], {%fd28, %fd29};

BB56_15:
	bar.sync 	0;
	setp.gt.s32	%p20, %r1, %r10;
	and.pred  	%p21, %p10, %p20;
	@!%p21 bra 	BB56_17;
	bra.uni 	BB56_16;

BB56_16:
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd8];
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd4];
	mul.f64 	%fd41, %fd39, %fd39;
	fma.rn.f64 	%fd43, %fd38, %fd38, %fd41;
	rcp.rn.f64 	%fd44, %fd43;
	mul.f64 	%fd45, %fd38, %fd44;
	neg.f64 	%fd46, %fd39;
	mul.f64 	%fd47, %fd44, %fd46;
	mul.f64 	%fd49, %fd36, %fd45;
	mul.f64 	%fd51, %fd37, %fd47;
	mul.f64 	%fd52, %fd37, %fd45;
	fma.rn.f64 	%fd53, %fd36, %fd47, %fd52;
	sub.f64 	%fd54, %fd49, %fd51;
	st.shared.v2.f64 	[%rd8], {%fd54, %fd53};

BB56_17:
	bar.sync 	0;
	add.s32 	%r75, %r10, 1;
	add.s32 	%r76, %r75, %r33;
	setp.ge.s32	%p22, %r76, %r28;
	@%p22 bra 	BB56_22;

	mul.lo.s32 	%r20, %r10, %r28;

BB56_19:
	setp.le.s32	%p23, %r1, %r10;
	@%p23 bra 	BB56_21;

	add.s32 	%r56, %r76, %r3;
	mul.wide.s32 	%rd42, %r56, 16;
	add.s64 	%rd44, %rd19, %rd42;
	add.s32 	%r57, %r76, %r20;
	mul.wide.s32 	%rd45, %r57, 16;
	add.s64 	%rd46, %rd19, %rd45;
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd8];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd46];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd44];
	mul.f64 	%fd63, %fd57, %fd55;
	sub.f64 	%fd65, %fd59, %fd63;
	mul.f64 	%fd67, %fd57, %fd56;
	sub.f64 	%fd69, %fd60, %fd67;
	fma.rn.f64 	%fd71, %fd58, %fd56, %fd65;
	mul.f64 	%fd72, %fd58, %fd55;
	sub.f64 	%fd73, %fd69, %fd72;
	st.shared.v2.f64 	[%rd44], {%fd71, %fd73};

BB56_21:
	add.s32 	%r76, %r9, %r76;
	setp.lt.s32	%p24, %r76, %r28;
	@%p24 bra 	BB56_19;

BB56_22:
	setp.lt.s32	%p25, %r75, %r28;
	@%p25 bra 	BB56_9;

	add.s32 	%r77, %r28, -1;
	mul.lo.s32 	%r24, %r28, %r28;
	add.s32 	%r58, %r1, %r24;
	mul.wide.s32 	%rd47, %r58, 16;
	add.s64 	%rd9, %rd19, %rd47;

BB56_24:
	bar.sync 	0;
	setp.lt.s32	%p26, %r1, %r77;
	and.pred  	%p28, %p10, %p26;
	@!%p28 bra 	BB56_26;
	bra.uni 	BB56_25;

BB56_25:
	mad.lo.s32 	%r59, %r77, %r28, %r1;
	mul.wide.s32 	%rd49, %r59, 16;
	add.s64 	%rd51, %rd19, %rd49;
	add.s32 	%r60, %r77, %r24;
	mul.wide.s32 	%rd52, %r60, 16;
	add.s64 	%rd53, %rd19, %rd52;
	ld.shared.v2.f64 	{%fd74, %fd75}, [%rd53];
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd51];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd9];
	mul.f64 	%fd82, %fd76, %fd74;
	sub.f64 	%fd84, %fd78, %fd82;
	mul.f64 	%fd86, %fd76, %fd75;
	sub.f64 	%fd88, %fd79, %fd86;
	fma.rn.f64 	%fd90, %fd77, %fd75, %fd84;
	mul.f64 	%fd91, %fd77, %fd74;
	sub.f64 	%fd92, %fd88, %fd91;
	st.shared.v2.f64 	[%rd9], {%fd90, %fd92};

BB56_26:
	add.s32 	%r77, %r77, -1;
	setp.ne.s32	%p29, %r77, 0;
	@%p29 bra 	BB56_24;

	bar.sync 	0;
	setp.lt.s32	%p30, %r1, %r28;
	and.pred  	%p31, %p10, %p30;
	@!%p31 bra 	BB56_29;
	bra.uni 	BB56_28;

BB56_28:
	cvta.to.global.u64 	%rd54, %rd11;
	mul.lo.s32 	%r66, %r2, %r28;
	cvt.s64.s32	%rd55, %r66;
	cvt.s64.s32	%rd56, %r1;
	add.s64 	%rd57, %rd55, %rd56;
	shl.b64 	%rd58, %rd57, 4;
	add.s64 	%rd59, %rd54, %rd58;
	ld.shared.v2.f64 	{%fd93, %fd94}, [%rd9];
	st.global.v2.f64 	[%rd59], {%fd93, %fd94};

BB56_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELi1ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<32>;
	.reg .s32 	%r<88>;
	.reg .s64 	%rd<61>;
	.reg .f64 	%fd<98>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li1ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li1ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li1ELi1ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r28, 1;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r33, %r29;
	@%p4 bra 	BB57_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r28;
	@%p5 bra 	BB57_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r28;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r78, %r34;

BB57_3:
	mov.u32 	%r6, %r78;
	add.s32 	%r35, %r6, %r3;
	mul.wide.s32 	%rd12, %r35, 16;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r28;
	@%p6 bra 	BB57_5;

	add.s32 	%r36, %r6, %r4;
	mul.wide.s32 	%rd15, %r36, 16;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB57_5:
	setp.ne.s32	%p7, %r2, %r28;
	@%p7 bra 	BB57_7;

	setp.eq.s32	%p8, %r6, %r33;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB57_7:
	mov.u32 	%r41, %ntid.x;
	add.s32 	%r7, %r41, %r6;
	setp.lt.s32	%p9, %r7, %r28;
	mov.u32 	%r78, %r7;
	@%p9 bra 	BB57_3;

BB57_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	mul.lo.s32 	%r44, %r1, %r1;
	mul.wide.s32 	%rd17, %r44, 16;
	mul.wide.s32 	%rd18, %r2, 4;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd17;
	add.s64 	%rd2, %rd20, %rd18;
	add.s64 	%rd3, %rd20, 28;
	mov.u32 	%r85, 0;

BB57_9:
	mov.u32 	%r10, %r85;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r10, %r1, %r10;
	mul.wide.s32 	%rd21, %r46, 16;
	add.s64 	%rd4, %rd19, %rd21;
	setp.eq.s32	%p10, %r34, 0;
	setp.lt.s32	%p11, %r2, 3;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB57_13;
	bra.uni 	BB57_10;

BB57_10:
	add.s32 	%r48, %r28, 2;
	mad.lo.s32 	%r49, %r48, %r10, %r2;
	mul.wide.s32 	%rd23, %r49, 16;
	add.s64 	%rd25, %rd19, %rd23;
	add.s64 	%rd60, %rd25, 16;
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd4];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd97, %fd14, %fd16;
	add.s32 	%r51, %r2, %r10;
	add.s32 	%r79, %r51, 1;
	setp.ge.s32	%p13, %r79, %r28;
	mov.u32 	%r83, %r10;
	mov.u32 	%r84, %r10;
	@%p13 bra 	BB57_12;

BB57_11:
	mov.u32 	%r14, %r84;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd60];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p14, %fd97, %fd23;
	selp.f64	%fd97, %fd23, %fd97, %p14;
	selp.b32	%r15, %r79, %r14, %p14;
	add.s64 	%rd60, %rd60, 48;
	add.s32 	%r79, %r79, 3;
	setp.lt.s32	%p15, %r79, %r28;
	mov.u32 	%r83, %r15;
	mov.u32 	%r84, %r15;
	@%p15 bra 	BB57_11;

BB57_12:
	st.shared.u32 	[%rd2+24], %r83;
	mul.wide.s32 	%rd26, %r44, 16;
	add.s64 	%rd28, %rd19, %rd26;
	mul.wide.s32 	%rd29, %r2, 8;
	add.s64 	%rd30, %rd28, %rd29;
	st.shared.f64 	[%rd30], %fd97;

BB57_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r56, %r10, %r8;
	mul.wide.s32 	%rd31, %r56, 16;
	add.s64 	%rd8, %rd19, %rd31;
	@!%p17 bra 	BB57_15;
	bra.uni 	BB57_14;

BB57_14:
	mul.wide.s32 	%rd33, %r44, 16;
	add.s64 	%rd35, %rd19, %rd33;
	add.s64 	%rd36, %rd35, 32;
	add.s64 	%rd37, %rd35, 24;
	ld.shared.f64 	%fd24, [%rd35+8];
	ld.shared.f64 	%fd25, [%rd35];
	setp.gt.f64	%p18, %fd24, %fd25;
	selp.b64	%rd38, %rd3, %rd37, %p18;
	selp.f64	%fd26, %fd24, %fd25, %p18;
	ld.shared.f64 	%fd27, [%rd35+16];
	setp.gt.f64	%p19, %fd27, %fd26;
	selp.b64	%rd39, %rd36, %rd38, %p19;
	ld.shared.u32 	%r59, [%rd39];
	add.s32 	%r60, %r59, %r8;
	mul.wide.s32 	%rd40, %r60, 16;
	add.s64 	%rd41, %rd19, %rd40;
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd41];
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd8];
	st.shared.v2.f64 	[%rd41], {%fd30, %fd31};
	st.shared.v2.f64 	[%rd8], {%fd28, %fd29};

BB57_15:
	bar.sync 	0;
	setp.gt.s32	%p20, %r2, %r10;
	and.pred  	%p21, %p10, %p20;
	@!%p21 bra 	BB57_17;
	bra.uni 	BB57_16;

BB57_16:
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd8];
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd4];
	mul.f64 	%fd41, %fd39, %fd39;
	fma.rn.f64 	%fd43, %fd38, %fd38, %fd41;
	rcp.rn.f64 	%fd44, %fd43;
	mul.f64 	%fd45, %fd38, %fd44;
	neg.f64 	%fd46, %fd39;
	mul.f64 	%fd47, %fd44, %fd46;
	mul.f64 	%fd49, %fd36, %fd45;
	mul.f64 	%fd51, %fd37, %fd47;
	mul.f64 	%fd52, %fd37, %fd45;
	fma.rn.f64 	%fd53, %fd36, %fd47, %fd52;
	sub.f64 	%fd54, %fd49, %fd51;
	st.shared.v2.f64 	[%rd8], {%fd54, %fd53};

BB57_17:
	bar.sync 	0;
	add.s32 	%r85, %r10, 1;
	add.s32 	%r86, %r85, %r34;
	setp.ge.s32	%p22, %r86, %r28;
	@%p22 bra 	BB57_22;

	mul.lo.s32 	%r20, %r10, %r1;

BB57_19:
	setp.le.s32	%p23, %r2, %r10;
	@%p23 bra 	BB57_21;

	add.s32 	%r64, %r86, %r8;
	mul.wide.s32 	%rd42, %r64, 16;
	add.s64 	%rd44, %rd19, %rd42;
	add.s32 	%r65, %r86, %r20;
	mul.wide.s32 	%rd45, %r65, 16;
	add.s64 	%rd46, %rd19, %rd45;
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd8];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd46];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd44];
	mul.f64 	%fd63, %fd57, %fd55;
	sub.f64 	%fd65, %fd59, %fd63;
	mul.f64 	%fd67, %fd57, %fd56;
	sub.f64 	%fd69, %fd60, %fd67;
	fma.rn.f64 	%fd71, %fd58, %fd56, %fd65;
	mul.f64 	%fd72, %fd58, %fd55;
	sub.f64 	%fd73, %fd69, %fd72;
	st.shared.v2.f64 	[%rd44], {%fd71, %fd73};

BB57_21:
	add.s32 	%r86, %r9, %r86;
	setp.lt.s32	%p24, %r86, %r28;
	@%p24 bra 	BB57_19;

BB57_22:
	setp.lt.s32	%p25, %r85, %r28;
	@%p25 bra 	BB57_9;

	add.s32 	%r87, %r28, -1;
	mul.lo.s32 	%r24, %r1, %r28;
	add.s32 	%r67, %r2, %r24;
	mul.wide.s32 	%rd47, %r67, 16;
	add.s64 	%rd9, %rd19, %rd47;

BB57_24:
	bar.sync 	0;
	setp.lt.s32	%p26, %r2, %r87;
	and.pred  	%p28, %p10, %p26;
	@!%p28 bra 	BB57_26;
	bra.uni 	BB57_25;

BB57_25:
	mad.lo.s32 	%r69, %r87, %r1, %r2;
	mul.wide.s32 	%rd49, %r69, 16;
	add.s64 	%rd51, %rd19, %rd49;
	add.s32 	%r70, %r87, %r24;
	mul.wide.s32 	%rd52, %r70, 16;
	add.s64 	%rd53, %rd19, %rd52;
	ld.shared.v2.f64 	{%fd74, %fd75}, [%rd53];
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd51];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd9];
	mul.f64 	%fd82, %fd76, %fd74;
	sub.f64 	%fd84, %fd78, %fd82;
	mul.f64 	%fd86, %fd76, %fd75;
	sub.f64 	%fd88, %fd79, %fd86;
	fma.rn.f64 	%fd90, %fd77, %fd75, %fd84;
	mul.f64 	%fd91, %fd77, %fd74;
	sub.f64 	%fd92, %fd88, %fd91;
	st.shared.v2.f64 	[%rd9], {%fd90, %fd92};

BB57_26:
	add.s32 	%r87, %r87, -1;
	setp.ne.s32	%p29, %r87, 0;
	@%p29 bra 	BB57_24;

	bar.sync 	0;
	setp.lt.s32	%p30, %r2, %r28;
	and.pred  	%p31, %p10, %p30;
	@!%p31 bra 	BB57_29;
	bra.uni 	BB57_28;

BB57_28:
	cvta.to.global.u64 	%rd54, %rd11;
	mul.lo.s32 	%r76, %r33, %r28;
	cvt.s64.s32	%rd55, %r76;
	cvt.s64.s32	%rd56, %r2;
	add.s64 	%rd57, %rd55, %rd56;
	shl.b64 	%rd58, %rd57, 4;
	add.s64 	%rd59, %rd54, %rd58;
	ld.shared.v2.f64 	{%fd93, %fd94}, [%rd9];
	st.global.v2.f64 	[%rd59], {%fd93, %fd94};

BB57_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELi4ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<32>;
	.reg .s32 	%r<91>;
	.reg .s64 	%rd<61>;
	.reg .f64 	%fd<98>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li1ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li1ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li1ELi4ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r28, 4;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r33, %r29;
	@%p4 bra 	BB58_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r28;
	@%p5 bra 	BB58_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r28;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r81, %r34;

BB58_3:
	mov.u32 	%r6, %r81;
	add.s32 	%r35, %r6, %r3;
	mul.wide.s32 	%rd12, %r35, 16;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r28;
	@%p6 bra 	BB58_5;

	add.s32 	%r36, %r6, %r4;
	mul.wide.s32 	%rd15, %r36, 16;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB58_5:
	setp.ne.s32	%p7, %r2, %r28;
	@%p7 bra 	BB58_7;

	setp.eq.s32	%p8, %r6, %r33;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB58_7:
	mov.u32 	%r41, %ntid.x;
	add.s32 	%r7, %r41, %r6;
	setp.lt.s32	%p9, %r7, %r28;
	mov.u32 	%r81, %r7;
	@%p9 bra 	BB58_3;

BB58_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r44, %r28, 1;
	mul.lo.s32 	%r45, %r1, %r44;
	mul.wide.s32 	%rd17, %r45, 16;
	mul.wide.s32 	%rd18, %r2, 4;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd17;
	add.s64 	%rd2, %rd20, %rd18;
	add.s64 	%rd3, %rd20, 28;
	mov.u32 	%r88, 0;

BB58_9:
	mov.u32 	%r10, %r88;
	bar.sync 	0;
	mad.lo.s32 	%r47, %r10, %r1, %r10;
	mul.wide.s32 	%rd21, %r47, 16;
	add.s64 	%rd4, %rd19, %rd21;
	setp.eq.s32	%p10, %r34, 0;
	setp.lt.s32	%p11, %r2, 3;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB58_13;
	bra.uni 	BB58_10;

BB58_10:
	add.s32 	%r49, %r28, 5;
	mad.lo.s32 	%r50, %r49, %r10, %r2;
	mul.wide.s32 	%rd23, %r50, 16;
	add.s64 	%rd25, %rd19, %rd23;
	add.s64 	%rd60, %rd25, 16;
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd4];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd97, %fd14, %fd16;
	add.s32 	%r52, %r2, %r10;
	add.s32 	%r82, %r52, 1;
	setp.ge.s32	%p13, %r82, %r28;
	mov.u32 	%r86, %r10;
	mov.u32 	%r87, %r10;
	@%p13 bra 	BB58_12;

BB58_11:
	mov.u32 	%r14, %r87;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd60];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p14, %fd97, %fd23;
	selp.f64	%fd97, %fd23, %fd97, %p14;
	selp.b32	%r15, %r82, %r14, %p14;
	add.s64 	%rd60, %rd60, 48;
	add.s32 	%r82, %r82, 3;
	setp.lt.s32	%p15, %r82, %r28;
	mov.u32 	%r86, %r15;
	mov.u32 	%r87, %r15;
	@%p15 bra 	BB58_11;

BB58_12:
	st.shared.u32 	[%rd2+24], %r86;
	mul.wide.s32 	%rd26, %r45, 16;
	add.s64 	%rd28, %rd19, %rd26;
	mul.wide.s32 	%rd29, %r2, 8;
	add.s64 	%rd30, %rd28, %rd29;
	st.shared.f64 	[%rd30], %fd97;

BB58_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r58, %r10, %r8;
	mul.wide.s32 	%rd31, %r58, 16;
	add.s64 	%rd8, %rd19, %rd31;
	@!%p17 bra 	BB58_15;
	bra.uni 	BB58_14;

BB58_14:
	mul.wide.s32 	%rd33, %r45, 16;
	add.s64 	%rd35, %rd19, %rd33;
	add.s64 	%rd36, %rd35, 32;
	add.s64 	%rd37, %rd35, 24;
	ld.shared.f64 	%fd24, [%rd35+8];
	ld.shared.f64 	%fd25, [%rd35];
	setp.gt.f64	%p18, %fd24, %fd25;
	selp.b64	%rd38, %rd3, %rd37, %p18;
	selp.f64	%fd26, %fd24, %fd25, %p18;
	ld.shared.f64 	%fd27, [%rd35+16];
	setp.gt.f64	%p19, %fd27, %fd26;
	selp.b64	%rd39, %rd36, %rd38, %p19;
	ld.shared.u32 	%r62, [%rd39];
	add.s32 	%r63, %r62, %r8;
	mul.wide.s32 	%rd40, %r63, 16;
	add.s64 	%rd41, %rd19, %rd40;
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd41];
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd8];
	st.shared.v2.f64 	[%rd41], {%fd30, %fd31};
	st.shared.v2.f64 	[%rd8], {%fd28, %fd29};

BB58_15:
	bar.sync 	0;
	setp.gt.s32	%p20, %r2, %r10;
	and.pred  	%p21, %p10, %p20;
	@!%p21 bra 	BB58_17;
	bra.uni 	BB58_16;

BB58_16:
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd8];
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd4];
	mul.f64 	%fd41, %fd39, %fd39;
	fma.rn.f64 	%fd43, %fd38, %fd38, %fd41;
	rcp.rn.f64 	%fd44, %fd43;
	mul.f64 	%fd45, %fd38, %fd44;
	neg.f64 	%fd46, %fd39;
	mul.f64 	%fd47, %fd44, %fd46;
	mul.f64 	%fd49, %fd36, %fd45;
	mul.f64 	%fd51, %fd37, %fd47;
	mul.f64 	%fd52, %fd37, %fd45;
	fma.rn.f64 	%fd53, %fd36, %fd47, %fd52;
	sub.f64 	%fd54, %fd49, %fd51;
	st.shared.v2.f64 	[%rd8], {%fd54, %fd53};

BB58_17:
	bar.sync 	0;
	add.s32 	%r88, %r10, 1;
	add.s32 	%r89, %r88, %r34;
	setp.ge.s32	%p22, %r89, %r28;
	@%p22 bra 	BB58_22;

	mul.lo.s32 	%r20, %r10, %r1;

BB58_19:
	setp.le.s32	%p23, %r2, %r10;
	@%p23 bra 	BB58_21;

	add.s32 	%r67, %r89, %r8;
	mul.wide.s32 	%rd42, %r67, 16;
	add.s64 	%rd44, %rd19, %rd42;
	add.s32 	%r68, %r89, %r20;
	mul.wide.s32 	%rd45, %r68, 16;
	add.s64 	%rd46, %rd19, %rd45;
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd8];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd46];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd44];
	mul.f64 	%fd63, %fd57, %fd55;
	sub.f64 	%fd65, %fd59, %fd63;
	mul.f64 	%fd67, %fd57, %fd56;
	sub.f64 	%fd69, %fd60, %fd67;
	fma.rn.f64 	%fd71, %fd58, %fd56, %fd65;
	mul.f64 	%fd72, %fd58, %fd55;
	sub.f64 	%fd73, %fd69, %fd72;
	st.shared.v2.f64 	[%rd44], {%fd71, %fd73};

BB58_21:
	add.s32 	%r89, %r9, %r89;
	setp.lt.s32	%p24, %r89, %r28;
	@%p24 bra 	BB58_19;

BB58_22:
	setp.lt.s32	%p25, %r88, %r28;
	@%p25 bra 	BB58_9;

	add.s32 	%r90, %r28, -1;
	mul.lo.s32 	%r24, %r1, %r28;
	add.s32 	%r70, %r2, %r24;
	mul.wide.s32 	%rd47, %r70, 16;
	add.s64 	%rd9, %rd19, %rd47;

BB58_24:
	bar.sync 	0;
	setp.lt.s32	%p26, %r2, %r90;
	and.pred  	%p28, %p10, %p26;
	@!%p28 bra 	BB58_26;
	bra.uni 	BB58_25;

BB58_25:
	mad.lo.s32 	%r72, %r90, %r1, %r2;
	mul.wide.s32 	%rd49, %r72, 16;
	add.s64 	%rd51, %rd19, %rd49;
	add.s32 	%r73, %r90, %r24;
	mul.wide.s32 	%rd52, %r73, 16;
	add.s64 	%rd53, %rd19, %rd52;
	ld.shared.v2.f64 	{%fd74, %fd75}, [%rd53];
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd51];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd9];
	mul.f64 	%fd82, %fd76, %fd74;
	sub.f64 	%fd84, %fd78, %fd82;
	mul.f64 	%fd86, %fd76, %fd75;
	sub.f64 	%fd88, %fd79, %fd86;
	fma.rn.f64 	%fd90, %fd77, %fd75, %fd84;
	mul.f64 	%fd91, %fd77, %fd74;
	sub.f64 	%fd92, %fd88, %fd91;
	st.shared.v2.f64 	[%rd9], {%fd90, %fd92};

BB58_26:
	add.s32 	%r90, %r90, -1;
	setp.ne.s32	%p29, %r90, 0;
	@%p29 bra 	BB58_24;

	bar.sync 	0;
	setp.lt.s32	%p30, %r2, %r28;
	and.pred  	%p31, %p10, %p30;
	@!%p31 bra 	BB58_29;
	bra.uni 	BB58_28;

BB58_28:
	cvta.to.global.u64 	%rd54, %rd11;
	mul.lo.s32 	%r79, %r33, %r28;
	cvt.s64.s32	%rd55, %r79;
	cvt.s64.s32	%rd56, %r2;
	add.s64 	%rd57, %rd55, %rd56;
	shl.b64 	%rd58, %rd57, 4;
	add.s64 	%rd59, %rd54, %rd58;
	ld.shared.v2.f64 	{%fd93, %fd94}, [%rd9];
	st.global.v2.f64 	[%rd59], {%fd93, %fd94};

BB58_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELi3ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<32>;
	.reg .s32 	%r<91>;
	.reg .s64 	%rd<61>;
	.reg .f64 	%fd<98>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li1ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li1ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li1ELi3ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r28, 3;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r33, %r29;
	@%p4 bra 	BB59_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r28;
	@%p5 bra 	BB59_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r28;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r81, %r34;

BB59_3:
	mov.u32 	%r6, %r81;
	add.s32 	%r35, %r6, %r3;
	mul.wide.s32 	%rd12, %r35, 16;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r28;
	@%p6 bra 	BB59_5;

	add.s32 	%r36, %r6, %r4;
	mul.wide.s32 	%rd15, %r36, 16;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB59_5:
	setp.ne.s32	%p7, %r2, %r28;
	@%p7 bra 	BB59_7;

	setp.eq.s32	%p8, %r6, %r33;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB59_7:
	mov.u32 	%r41, %ntid.x;
	add.s32 	%r7, %r41, %r6;
	setp.lt.s32	%p9, %r7, %r28;
	mov.u32 	%r81, %r7;
	@%p9 bra 	BB59_3;

BB59_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r44, %r28, 1;
	mul.lo.s32 	%r45, %r1, %r44;
	mul.wide.s32 	%rd17, %r45, 16;
	mul.wide.s32 	%rd18, %r2, 4;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd17;
	add.s64 	%rd2, %rd20, %rd18;
	add.s64 	%rd3, %rd20, 28;
	mov.u32 	%r88, 0;

BB59_9:
	mov.u32 	%r10, %r88;
	bar.sync 	0;
	mad.lo.s32 	%r47, %r10, %r1, %r10;
	mul.wide.s32 	%rd21, %r47, 16;
	add.s64 	%rd4, %rd19, %rd21;
	setp.eq.s32	%p10, %r34, 0;
	setp.lt.s32	%p11, %r2, 3;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB59_13;
	bra.uni 	BB59_10;

BB59_10:
	add.s32 	%r49, %r28, 4;
	mad.lo.s32 	%r50, %r49, %r10, %r2;
	mul.wide.s32 	%rd23, %r50, 16;
	add.s64 	%rd25, %rd19, %rd23;
	add.s64 	%rd60, %rd25, 16;
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd4];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd97, %fd14, %fd16;
	add.s32 	%r52, %r2, %r10;
	add.s32 	%r82, %r52, 1;
	setp.ge.s32	%p13, %r82, %r28;
	mov.u32 	%r86, %r10;
	mov.u32 	%r87, %r10;
	@%p13 bra 	BB59_12;

BB59_11:
	mov.u32 	%r14, %r87;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd60];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p14, %fd97, %fd23;
	selp.f64	%fd97, %fd23, %fd97, %p14;
	selp.b32	%r15, %r82, %r14, %p14;
	add.s64 	%rd60, %rd60, 48;
	add.s32 	%r82, %r82, 3;
	setp.lt.s32	%p15, %r82, %r28;
	mov.u32 	%r86, %r15;
	mov.u32 	%r87, %r15;
	@%p15 bra 	BB59_11;

BB59_12:
	st.shared.u32 	[%rd2+24], %r86;
	mul.wide.s32 	%rd26, %r45, 16;
	add.s64 	%rd28, %rd19, %rd26;
	mul.wide.s32 	%rd29, %r2, 8;
	add.s64 	%rd30, %rd28, %rd29;
	st.shared.f64 	[%rd30], %fd97;

BB59_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r58, %r10, %r8;
	mul.wide.s32 	%rd31, %r58, 16;
	add.s64 	%rd8, %rd19, %rd31;
	@!%p17 bra 	BB59_15;
	bra.uni 	BB59_14;

BB59_14:
	mul.wide.s32 	%rd33, %r45, 16;
	add.s64 	%rd35, %rd19, %rd33;
	add.s64 	%rd36, %rd35, 32;
	add.s64 	%rd37, %rd35, 24;
	ld.shared.f64 	%fd24, [%rd35+8];
	ld.shared.f64 	%fd25, [%rd35];
	setp.gt.f64	%p18, %fd24, %fd25;
	selp.b64	%rd38, %rd3, %rd37, %p18;
	selp.f64	%fd26, %fd24, %fd25, %p18;
	ld.shared.f64 	%fd27, [%rd35+16];
	setp.gt.f64	%p19, %fd27, %fd26;
	selp.b64	%rd39, %rd36, %rd38, %p19;
	ld.shared.u32 	%r62, [%rd39];
	add.s32 	%r63, %r62, %r8;
	mul.wide.s32 	%rd40, %r63, 16;
	add.s64 	%rd41, %rd19, %rd40;
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd41];
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd8];
	st.shared.v2.f64 	[%rd41], {%fd30, %fd31};
	st.shared.v2.f64 	[%rd8], {%fd28, %fd29};

BB59_15:
	bar.sync 	0;
	setp.gt.s32	%p20, %r2, %r10;
	and.pred  	%p21, %p10, %p20;
	@!%p21 bra 	BB59_17;
	bra.uni 	BB59_16;

BB59_16:
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd8];
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd4];
	mul.f64 	%fd41, %fd39, %fd39;
	fma.rn.f64 	%fd43, %fd38, %fd38, %fd41;
	rcp.rn.f64 	%fd44, %fd43;
	mul.f64 	%fd45, %fd38, %fd44;
	neg.f64 	%fd46, %fd39;
	mul.f64 	%fd47, %fd44, %fd46;
	mul.f64 	%fd49, %fd36, %fd45;
	mul.f64 	%fd51, %fd37, %fd47;
	mul.f64 	%fd52, %fd37, %fd45;
	fma.rn.f64 	%fd53, %fd36, %fd47, %fd52;
	sub.f64 	%fd54, %fd49, %fd51;
	st.shared.v2.f64 	[%rd8], {%fd54, %fd53};

BB59_17:
	bar.sync 	0;
	add.s32 	%r88, %r10, 1;
	add.s32 	%r89, %r88, %r34;
	setp.ge.s32	%p22, %r89, %r28;
	@%p22 bra 	BB59_22;

	mul.lo.s32 	%r20, %r10, %r1;

BB59_19:
	setp.le.s32	%p23, %r2, %r10;
	@%p23 bra 	BB59_21;

	add.s32 	%r67, %r89, %r8;
	mul.wide.s32 	%rd42, %r67, 16;
	add.s64 	%rd44, %rd19, %rd42;
	add.s32 	%r68, %r89, %r20;
	mul.wide.s32 	%rd45, %r68, 16;
	add.s64 	%rd46, %rd19, %rd45;
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd8];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd46];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd44];
	mul.f64 	%fd63, %fd57, %fd55;
	sub.f64 	%fd65, %fd59, %fd63;
	mul.f64 	%fd67, %fd57, %fd56;
	sub.f64 	%fd69, %fd60, %fd67;
	fma.rn.f64 	%fd71, %fd58, %fd56, %fd65;
	mul.f64 	%fd72, %fd58, %fd55;
	sub.f64 	%fd73, %fd69, %fd72;
	st.shared.v2.f64 	[%rd44], {%fd71, %fd73};

BB59_21:
	add.s32 	%r89, %r9, %r89;
	setp.lt.s32	%p24, %r89, %r28;
	@%p24 bra 	BB59_19;

BB59_22:
	setp.lt.s32	%p25, %r88, %r28;
	@%p25 bra 	BB59_9;

	add.s32 	%r90, %r28, -1;
	mul.lo.s32 	%r24, %r1, %r28;
	add.s32 	%r70, %r2, %r24;
	mul.wide.s32 	%rd47, %r70, 16;
	add.s64 	%rd9, %rd19, %rd47;

BB59_24:
	bar.sync 	0;
	setp.lt.s32	%p26, %r2, %r90;
	and.pred  	%p28, %p10, %p26;
	@!%p28 bra 	BB59_26;
	bra.uni 	BB59_25;

BB59_25:
	mad.lo.s32 	%r72, %r90, %r1, %r2;
	mul.wide.s32 	%rd49, %r72, 16;
	add.s64 	%rd51, %rd19, %rd49;
	add.s32 	%r73, %r90, %r24;
	mul.wide.s32 	%rd52, %r73, 16;
	add.s64 	%rd53, %rd19, %rd52;
	ld.shared.v2.f64 	{%fd74, %fd75}, [%rd53];
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd51];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd9];
	mul.f64 	%fd82, %fd76, %fd74;
	sub.f64 	%fd84, %fd78, %fd82;
	mul.f64 	%fd86, %fd76, %fd75;
	sub.f64 	%fd88, %fd79, %fd86;
	fma.rn.f64 	%fd90, %fd77, %fd75, %fd84;
	mul.f64 	%fd91, %fd77, %fd74;
	sub.f64 	%fd92, %fd88, %fd91;
	st.shared.v2.f64 	[%rd9], {%fd90, %fd92};

BB59_26:
	add.s32 	%r90, %r90, -1;
	setp.ne.s32	%p29, %r90, 0;
	@%p29 bra 	BB59_24;

	bar.sync 	0;
	setp.lt.s32	%p30, %r2, %r28;
	and.pred  	%p31, %p10, %p30;
	@!%p31 bra 	BB59_29;
	bra.uni 	BB59_28;

BB59_28:
	cvta.to.global.u64 	%rd54, %rd11;
	mul.lo.s32 	%r79, %r33, %r28;
	cvt.s64.s32	%rd55, %r79;
	cvt.s64.s32	%rd56, %r2;
	add.s64 	%rd57, %rd55, %rd56;
	shl.b64 	%rd58, %rd57, 4;
	add.s64 	%rd59, %rd54, %rd58;
	ld.shared.v2.f64 	{%fd93, %fd94}, [%rd9];
	st.global.v2.f64 	[%rd59], {%fd93, %fd94};

BB59_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELi5ELi3ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<32>;
	.reg .s32 	%r<91>;
	.reg .s64 	%rd<61>;
	.reg .f64 	%fd<98>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li1ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li1ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li1ELi5ELi3ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r28, 5;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r33, %r29;
	@%p4 bra 	BB60_29;

	mov.u32 	%r34, %tid.x;
	setp.ge.s32	%p5, %r34, %r28;
	@%p5 bra 	BB60_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r28;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r81, %r34;

BB60_3:
	mov.u32 	%r6, %r81;
	add.s32 	%r35, %r6, %r3;
	mul.wide.s32 	%rd12, %r35, 16;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r28;
	@%p6 bra 	BB60_5;

	add.s32 	%r36, %r6, %r4;
	mul.wide.s32 	%rd15, %r36, 16;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB60_5:
	setp.ne.s32	%p7, %r2, %r28;
	@%p7 bra 	BB60_7;

	setp.eq.s32	%p8, %r6, %r33;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB60_7:
	mov.u32 	%r41, %ntid.x;
	add.s32 	%r7, %r41, %r6;
	setp.lt.s32	%p9, %r7, %r28;
	mov.u32 	%r81, %r7;
	@%p9 bra 	BB60_3;

BB60_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r44, %r28, 1;
	mul.lo.s32 	%r45, %r1, %r44;
	mul.wide.s32 	%rd17, %r45, 16;
	mul.wide.s32 	%rd18, %r2, 4;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd17;
	add.s64 	%rd2, %rd20, %rd18;
	add.s64 	%rd3, %rd20, 28;
	mov.u32 	%r88, 0;

BB60_9:
	mov.u32 	%r10, %r88;
	bar.sync 	0;
	mad.lo.s32 	%r47, %r10, %r1, %r10;
	mul.wide.s32 	%rd21, %r47, 16;
	add.s64 	%rd4, %rd19, %rd21;
	setp.eq.s32	%p10, %r34, 0;
	setp.lt.s32	%p11, %r2, 3;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB60_13;
	bra.uni 	BB60_10;

BB60_10:
	add.s32 	%r49, %r28, 6;
	mad.lo.s32 	%r50, %r49, %r10, %r2;
	mul.wide.s32 	%rd23, %r50, 16;
	add.s64 	%rd25, %rd19, %rd23;
	add.s64 	%rd60, %rd25, 16;
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd4];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd97, %fd14, %fd16;
	add.s32 	%r52, %r2, %r10;
	add.s32 	%r82, %r52, 1;
	setp.ge.s32	%p13, %r82, %r28;
	mov.u32 	%r86, %r10;
	mov.u32 	%r87, %r10;
	@%p13 bra 	BB60_12;

BB60_11:
	mov.u32 	%r14, %r87;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd60];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p14, %fd97, %fd23;
	selp.f64	%fd97, %fd23, %fd97, %p14;
	selp.b32	%r15, %r82, %r14, %p14;
	add.s64 	%rd60, %rd60, 48;
	add.s32 	%r82, %r82, 3;
	setp.lt.s32	%p15, %r82, %r28;
	mov.u32 	%r86, %r15;
	mov.u32 	%r87, %r15;
	@%p15 bra 	BB60_11;

BB60_12:
	st.shared.u32 	[%rd2+24], %r86;
	mul.wide.s32 	%rd26, %r45, 16;
	add.s64 	%rd28, %rd19, %rd26;
	mul.wide.s32 	%rd29, %r2, 8;
	add.s64 	%rd30, %rd28, %rd29;
	st.shared.f64 	[%rd30], %fd97;

BB60_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r58, %r10, %r8;
	mul.wide.s32 	%rd31, %r58, 16;
	add.s64 	%rd8, %rd19, %rd31;
	@!%p17 bra 	BB60_15;
	bra.uni 	BB60_14;

BB60_14:
	mul.wide.s32 	%rd33, %r45, 16;
	add.s64 	%rd35, %rd19, %rd33;
	add.s64 	%rd36, %rd35, 32;
	add.s64 	%rd37, %rd35, 24;
	ld.shared.f64 	%fd24, [%rd35+8];
	ld.shared.f64 	%fd25, [%rd35];
	setp.gt.f64	%p18, %fd24, %fd25;
	selp.b64	%rd38, %rd3, %rd37, %p18;
	selp.f64	%fd26, %fd24, %fd25, %p18;
	ld.shared.f64 	%fd27, [%rd35+16];
	setp.gt.f64	%p19, %fd27, %fd26;
	selp.b64	%rd39, %rd36, %rd38, %p19;
	ld.shared.u32 	%r62, [%rd39];
	add.s32 	%r63, %r62, %r8;
	mul.wide.s32 	%rd40, %r63, 16;
	add.s64 	%rd41, %rd19, %rd40;
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd41];
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd8];
	st.shared.v2.f64 	[%rd41], {%fd30, %fd31};
	st.shared.v2.f64 	[%rd8], {%fd28, %fd29};

BB60_15:
	bar.sync 	0;
	setp.gt.s32	%p20, %r2, %r10;
	and.pred  	%p21, %p10, %p20;
	@!%p21 bra 	BB60_17;
	bra.uni 	BB60_16;

BB60_16:
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd8];
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd4];
	mul.f64 	%fd41, %fd39, %fd39;
	fma.rn.f64 	%fd43, %fd38, %fd38, %fd41;
	rcp.rn.f64 	%fd44, %fd43;
	mul.f64 	%fd45, %fd38, %fd44;
	neg.f64 	%fd46, %fd39;
	mul.f64 	%fd47, %fd44, %fd46;
	mul.f64 	%fd49, %fd36, %fd45;
	mul.f64 	%fd51, %fd37, %fd47;
	mul.f64 	%fd52, %fd37, %fd45;
	fma.rn.f64 	%fd53, %fd36, %fd47, %fd52;
	sub.f64 	%fd54, %fd49, %fd51;
	st.shared.v2.f64 	[%rd8], {%fd54, %fd53};

BB60_17:
	bar.sync 	0;
	add.s32 	%r88, %r10, 1;
	add.s32 	%r89, %r88, %r34;
	setp.ge.s32	%p22, %r89, %r28;
	@%p22 bra 	BB60_22;

	mul.lo.s32 	%r20, %r10, %r1;

BB60_19:
	setp.le.s32	%p23, %r2, %r10;
	@%p23 bra 	BB60_21;

	add.s32 	%r67, %r89, %r8;
	mul.wide.s32 	%rd42, %r67, 16;
	add.s64 	%rd44, %rd19, %rd42;
	add.s32 	%r68, %r89, %r20;
	mul.wide.s32 	%rd45, %r68, 16;
	add.s64 	%rd46, %rd19, %rd45;
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd8];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd46];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd44];
	mul.f64 	%fd63, %fd57, %fd55;
	sub.f64 	%fd65, %fd59, %fd63;
	mul.f64 	%fd67, %fd57, %fd56;
	sub.f64 	%fd69, %fd60, %fd67;
	fma.rn.f64 	%fd71, %fd58, %fd56, %fd65;
	mul.f64 	%fd72, %fd58, %fd55;
	sub.f64 	%fd73, %fd69, %fd72;
	st.shared.v2.f64 	[%rd44], {%fd71, %fd73};

BB60_21:
	add.s32 	%r89, %r9, %r89;
	setp.lt.s32	%p24, %r89, %r28;
	@%p24 bra 	BB60_19;

BB60_22:
	setp.lt.s32	%p25, %r88, %r28;
	@%p25 bra 	BB60_9;

	add.s32 	%r90, %r28, -1;
	mul.lo.s32 	%r24, %r1, %r28;
	add.s32 	%r70, %r2, %r24;
	mul.wide.s32 	%rd47, %r70, 16;
	add.s64 	%rd9, %rd19, %rd47;

BB60_24:
	bar.sync 	0;
	setp.lt.s32	%p26, %r2, %r90;
	and.pred  	%p28, %p10, %p26;
	@!%p28 bra 	BB60_26;
	bra.uni 	BB60_25;

BB60_25:
	mad.lo.s32 	%r72, %r90, %r1, %r2;
	mul.wide.s32 	%rd49, %r72, 16;
	add.s64 	%rd51, %rd19, %rd49;
	add.s32 	%r73, %r90, %r24;
	mul.wide.s32 	%rd52, %r73, 16;
	add.s64 	%rd53, %rd19, %rd52;
	ld.shared.v2.f64 	{%fd74, %fd75}, [%rd53];
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd51];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd9];
	mul.f64 	%fd82, %fd76, %fd74;
	sub.f64 	%fd84, %fd78, %fd82;
	mul.f64 	%fd86, %fd76, %fd75;
	sub.f64 	%fd88, %fd79, %fd86;
	fma.rn.f64 	%fd90, %fd77, %fd75, %fd84;
	mul.f64 	%fd91, %fd77, %fd74;
	sub.f64 	%fd92, %fd88, %fd91;
	st.shared.v2.f64 	[%rd9], {%fd90, %fd92};

BB60_26:
	add.s32 	%r90, %r90, -1;
	setp.ne.s32	%p29, %r90, 0;
	@%p29 bra 	BB60_24;

	bar.sync 	0;
	setp.lt.s32	%p30, %r2, %r28;
	and.pred  	%p31, %p10, %p30;
	@!%p31 bra 	BB60_29;
	bra.uni 	BB60_28;

BB60_28:
	cvta.to.global.u64 	%rd54, %rd11;
	mul.lo.s32 	%r79, %r33, %r28;
	cvt.s64.s32	%rd55, %r79;
	cvt.s64.s32	%rd56, %r2;
	add.s64 	%rd57, %rd55, %rd56;
	shl.b64 	%rd58, %rd57, 4;
	add.s64 	%rd59, %rd54, %rd58;
	ld.shared.v2.f64 	{%fd93, %fd94}, [%rd9];
	st.global.v2.f64 	[%rd59], {%fd93, %fd94};

BB60_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELi2ELi5ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<91>;
	.reg .s64 	%rd<64>;
	.reg .f64 	%fd<102>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li1ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2I7double2Li1ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li1ELi2ELi5ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r27, 2;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r32, %r28;
	@%p4 bra 	BB61_29;

	mov.u32 	%r33, %tid.x;
	setp.ge.s32	%p5, %r33, %r27;
	@%p5 bra 	BB61_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r27;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r81, %r33;

BB61_3:
	mov.u32 	%r6, %r81;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 16;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r27;
	@%p6 bra 	BB61_5;

	add.s32 	%r35, %r6, %r4;
	mul.wide.s32 	%rd15, %r35, 16;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB61_5:
	setp.ne.s32	%p7, %r2, %r27;
	@%p7 bra 	BB61_7;

	setp.eq.s32	%p8, %r6, %r32;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB61_7:
	mov.u32 	%r40, %ntid.x;
	add.s32 	%r7, %r40, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r81, %r7;
	@%p9 bra 	BB61_3;

BB61_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r43, %r27, 1;
	mul.lo.s32 	%r44, %r1, %r43;
	mul.wide.s32 	%rd17, %r44, 16;
	mul.wide.s32 	%rd18, %r2, 4;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd17;
	add.s64 	%rd2, %rd20, %rd18;
	add.s64 	%rd3, %rd20, 52;
	mov.u32 	%r88, 0;

BB61_9:
	mov.u32 	%r10, %r88;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r10, %r1, %r10;
	mul.wide.s32 	%rd21, %r46, 16;
	add.s64 	%rd4, %rd19, %rd21;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r2, 5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB61_13;
	bra.uni 	BB61_10;

BB61_10:
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd4];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd101, %fd14, %fd16;
	add.s32 	%r51, %r2, %r10;
	add.s32 	%r82, %r51, 1;
	mad.lo.s32 	%r52, %r10, %r1, %r82;
	mul.wide.s32 	%rd23, %r52, 16;
	add.s64 	%rd63, %rd19, %rd23;
	setp.ge.s32	%p13, %r82, %r27;
	mov.u32 	%r86, %r10;
	mov.u32 	%r87, %r10;
	@%p13 bra 	BB61_12;

BB61_11:
	mov.u32 	%r13, %r87;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd63];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p14, %fd101, %fd23;
	selp.f64	%fd101, %fd23, %fd101, %p14;
	selp.b32	%r14, %r82, %r13, %p14;
	add.s64 	%rd63, %rd63, 80;
	add.s32 	%r82, %r82, 5;
	setp.lt.s32	%p15, %r82, %r27;
	mov.u32 	%r86, %r14;
	mov.u32 	%r87, %r14;
	@%p15 bra 	BB61_11;

BB61_12:
	st.shared.u32 	[%rd2+40], %r86;
	mul.wide.s32 	%rd25, %r44, 16;
	add.s64 	%rd27, %rd19, %rd25;
	mul.wide.s32 	%rd28, %r2, 8;
	add.s64 	%rd29, %rd27, %rd28;
	st.shared.f64 	[%rd29], %fd101;

BB61_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r58, %r10, %r8;
	mul.wide.s32 	%rd30, %r58, 16;
	add.s64 	%rd8, %rd19, %rd30;
	@!%p17 bra 	BB61_15;
	bra.uni 	BB61_14;

BB61_14:
	mul.wide.s32 	%rd32, %r44, 16;
	add.s64 	%rd34, %rd19, %rd32;
	add.s64 	%rd35, %rd34, 56;
	add.s64 	%rd36, %rd34, 48;
	add.s64 	%rd37, %rd34, 44;
	add.s64 	%rd38, %rd34, 40;
	ld.shared.f64 	%fd24, [%rd34+8];
	ld.shared.f64 	%fd25, [%rd34];
	setp.gt.f64	%p18, %fd24, %fd25;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd26, %fd24, %fd25, %p18;
	ld.shared.f64 	%fd27, [%rd34+16];
	setp.gt.f64	%p19, %fd27, %fd26;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd28, %fd27, %fd26, %p19;
	ld.shared.f64 	%fd29, [%rd34+24];
	setp.gt.f64	%p20, %fd29, %fd28;
	selp.b64	%rd41, %rd3, %rd40, %p20;
	selp.f64	%fd30, %fd29, %fd28, %p20;
	ld.shared.f64 	%fd31, [%rd34+32];
	setp.gt.f64	%p21, %fd31, %fd30;
	selp.b64	%rd42, %rd35, %rd41, %p21;
	ld.shared.u32 	%r62, [%rd42];
	add.s32 	%r63, %r62, %r8;
	mul.wide.s32 	%rd43, %r63, 16;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.v2.f64 	{%fd32, %fd33}, [%rd44];
	ld.shared.v2.f64 	{%fd34, %fd35}, [%rd8];
	st.shared.v2.f64 	[%rd44], {%fd34, %fd35};
	st.shared.v2.f64 	[%rd8], {%fd32, %fd33};

BB61_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r2, %r10;
	and.pred  	%p23, %p10, %p22;
	@!%p23 bra 	BB61_17;
	bra.uni 	BB61_16;

BB61_16:
	ld.shared.v2.f64 	{%fd40, %fd41}, [%rd8];
	ld.shared.v2.f64 	{%fd42, %fd43}, [%rd4];
	mul.f64 	%fd45, %fd43, %fd43;
	fma.rn.f64 	%fd47, %fd42, %fd42, %fd45;
	rcp.rn.f64 	%fd48, %fd47;
	mul.f64 	%fd49, %fd42, %fd48;
	neg.f64 	%fd50, %fd43;
	mul.f64 	%fd51, %fd48, %fd50;
	mul.f64 	%fd53, %fd40, %fd49;
	mul.f64 	%fd55, %fd41, %fd51;
	mul.f64 	%fd56, %fd41, %fd49;
	fma.rn.f64 	%fd57, %fd40, %fd51, %fd56;
	sub.f64 	%fd58, %fd53, %fd55;
	st.shared.v2.f64 	[%rd8], {%fd58, %fd57};

BB61_17:
	bar.sync 	0;
	add.s32 	%r88, %r10, 1;
	add.s32 	%r89, %r88, %r33;
	setp.ge.s32	%p24, %r89, %r27;
	@%p24 bra 	BB61_22;

	mul.lo.s32 	%r19, %r10, %r1;

BB61_19:
	setp.le.s32	%p25, %r2, %r10;
	@%p25 bra 	BB61_21;

	add.s32 	%r67, %r89, %r8;
	mul.wide.s32 	%rd45, %r67, 16;
	add.s64 	%rd47, %rd19, %rd45;
	add.s32 	%r68, %r89, %r19;
	mul.wide.s32 	%rd48, %r68, 16;
	add.s64 	%rd49, %rd19, %rd48;
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd8];
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd49];
	ld.shared.v2.f64 	{%fd63, %fd64}, [%rd47];
	mul.f64 	%fd67, %fd61, %fd59;
	sub.f64 	%fd69, %fd63, %fd67;
	mul.f64 	%fd71, %fd61, %fd60;
	sub.f64 	%fd73, %fd64, %fd71;
	fma.rn.f64 	%fd75, %fd62, %fd60, %fd69;
	mul.f64 	%fd76, %fd62, %fd59;
	sub.f64 	%fd77, %fd73, %fd76;
	st.shared.v2.f64 	[%rd47], {%fd75, %fd77};

BB61_21:
	add.s32 	%r89, %r9, %r89;
	setp.lt.s32	%p26, %r89, %r27;
	@%p26 bra 	BB61_19;

BB61_22:
	setp.lt.s32	%p27, %r88, %r27;
	@%p27 bra 	BB61_9;

	add.s32 	%r90, %r27, -1;
	mul.lo.s32 	%r23, %r1, %r27;
	add.s32 	%r70, %r2, %r23;
	mul.wide.s32 	%rd50, %r70, 16;
	add.s64 	%rd9, %rd19, %rd50;

BB61_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r90;
	and.pred  	%p30, %p10, %p28;
	@!%p30 bra 	BB61_26;
	bra.uni 	BB61_25;

BB61_25:
	mad.lo.s32 	%r72, %r90, %r1, %r2;
	mul.wide.s32 	%rd52, %r72, 16;
	add.s64 	%rd54, %rd19, %rd52;
	add.s32 	%r73, %r90, %r23;
	mul.wide.s32 	%rd55, %r73, 16;
	add.s64 	%rd56, %rd19, %rd55;
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd56];
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd54];
	ld.shared.v2.f64 	{%fd82, %fd83}, [%rd9];
	mul.f64 	%fd86, %fd80, %fd78;
	sub.f64 	%fd88, %fd82, %fd86;
	mul.f64 	%fd90, %fd80, %fd79;
	sub.f64 	%fd92, %fd83, %fd90;
	fma.rn.f64 	%fd94, %fd81, %fd79, %fd88;
	mul.f64 	%fd95, %fd81, %fd78;
	sub.f64 	%fd96, %fd92, %fd95;
	st.shared.v2.f64 	[%rd9], {%fd94, %fd96};

BB61_26:
	add.s32 	%r90, %r90, -1;
	setp.ne.s32	%p31, %r90, 0;
	@%p31 bra 	BB61_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r2, %r27;
	and.pred  	%p33, %p10, %p32;
	@!%p33 bra 	BB61_29;
	bra.uni 	BB61_28;

BB61_28:
	cvta.to.global.u64 	%rd57, %rd11;
	mul.lo.s32 	%r79, %r32, %r27;
	cvt.s64.s32	%rd58, %r79;
	cvt.s64.s32	%rd59, %r2;
	add.s64 	%rd60, %rd58, %rd59;
	shl.b64 	%rd61, %rd60, 4;
	add.s64 	%rd62, %rd57, %rd61;
	ld.shared.v2.f64 	{%fd97, %fd98}, [%rd9];
	st.global.v2.f64 	[%rd62], {%fd97, %fd98};

BB61_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELi0ELi5ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<77>;
	.reg .s64 	%rd<64>;
	.reg .f64 	%fd<102>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi5ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r2, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r2, %r28;
	@%p4 bra 	BB62_29;

	mov.u32 	%r32, %tid.x;
	mul.lo.s32 	%r3, %r1, %r27;
	setp.ge.s32	%p5, %r32, %r27;
	@%p5 bra 	BB62_8;

	mov.u32 	%r4, %ntid.x;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r67, %r32;

BB62_3:
	mov.u32 	%r6, %r67;
	add.s32 	%r33, %r6, %r3;
	mul.wide.s32 	%rd12, %r33, 16;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r1, %r27;
	@%p6 bra 	BB62_5;

	mul.wide.s32 	%rd15, %r33, 16;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB62_5:
	setp.ne.s32	%p7, %r1, %r27;
	@%p7 bra 	BB62_7;

	setp.eq.s32	%p8, %r6, %r2;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB62_7:
	add.s32 	%r7, %r4, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r67, %r7;
	@%p9 bra 	BB62_3;

BB62_8:
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r36, %r27, 1;
	mul.lo.s32 	%r37, %r36, %r27;
	mul.wide.s32 	%rd17, %r37, 16;
	mul.wide.s32 	%rd18, %r1, 4;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd17;
	add.s64 	%rd2, %rd20, %rd18;
	add.s64 	%rd3, %rd20, 52;
	mov.u32 	%r74, 0;

BB62_9:
	mov.u32 	%r10, %r74;
	bar.sync 	0;
	mad.lo.s32 	%r38, %r10, %r27, %r10;
	mul.wide.s32 	%rd21, %r38, 16;
	add.s64 	%rd4, %rd19, %rd21;
	setp.eq.s32	%p10, %r32, 0;
	setp.lt.s32	%p11, %r1, 5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB62_13;
	bra.uni 	BB62_10;

BB62_10:
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd4];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd101, %fd14, %fd16;
	add.s32 	%r42, %r1, %r10;
	add.s32 	%r68, %r42, 1;
	mad.lo.s32 	%r43, %r10, %r27, %r68;
	mul.wide.s32 	%rd23, %r43, 16;
	add.s64 	%rd63, %rd19, %rd23;
	setp.ge.s32	%p13, %r68, %r27;
	mov.u32 	%r72, %r10;
	mov.u32 	%r73, %r10;
	@%p13 bra 	BB62_12;

BB62_11:
	mov.u32 	%r13, %r73;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd63];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p14, %fd101, %fd23;
	selp.f64	%fd101, %fd23, %fd101, %p14;
	selp.b32	%r14, %r68, %r13, %p14;
	add.s64 	%rd63, %rd63, 80;
	add.s32 	%r68, %r68, 5;
	setp.lt.s32	%p15, %r68, %r27;
	mov.u32 	%r72, %r14;
	mov.u32 	%r73, %r14;
	@%p15 bra 	BB62_11;

BB62_12:
	st.shared.u32 	[%rd2+40], %r72;
	mul.wide.s32 	%rd25, %r37, 16;
	add.s64 	%rd27, %rd19, %rd25;
	mul.wide.s32 	%rd28, %r1, 8;
	add.s64 	%rd29, %rd27, %rd28;
	st.shared.f64 	[%rd29], %fd101;

BB62_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r1, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r48, %r10, %r3;
	mul.wide.s32 	%rd30, %r48, 16;
	add.s64 	%rd8, %rd19, %rd30;
	@!%p17 bra 	BB62_15;
	bra.uni 	BB62_14;

BB62_14:
	mul.wide.s32 	%rd32, %r37, 16;
	add.s64 	%rd34, %rd19, %rd32;
	add.s64 	%rd35, %rd34, 56;
	add.s64 	%rd36, %rd34, 48;
	add.s64 	%rd37, %rd34, 44;
	add.s64 	%rd38, %rd34, 40;
	ld.shared.f64 	%fd24, [%rd34+8];
	ld.shared.f64 	%fd25, [%rd34];
	setp.gt.f64	%p18, %fd24, %fd25;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd26, %fd24, %fd25, %p18;
	ld.shared.f64 	%fd27, [%rd34+16];
	setp.gt.f64	%p19, %fd27, %fd26;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd28, %fd27, %fd26, %p19;
	ld.shared.f64 	%fd29, [%rd34+24];
	setp.gt.f64	%p20, %fd29, %fd28;
	selp.b64	%rd41, %rd3, %rd40, %p20;
	selp.f64	%fd30, %fd29, %fd28, %p20;
	ld.shared.f64 	%fd31, [%rd34+32];
	setp.gt.f64	%p21, %fd31, %fd30;
	selp.b64	%rd42, %rd35, %rd41, %p21;
	ld.shared.u32 	%r51, [%rd42];
	add.s32 	%r52, %r51, %r3;
	mul.wide.s32 	%rd43, %r52, 16;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.v2.f64 	{%fd32, %fd33}, [%rd44];
	ld.shared.v2.f64 	{%fd34, %fd35}, [%rd8];
	st.shared.v2.f64 	[%rd44], {%fd34, %fd35};
	st.shared.v2.f64 	[%rd8], {%fd32, %fd33};

BB62_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r1, %r10;
	and.pred  	%p23, %p10, %p22;
	@!%p23 bra 	BB62_17;
	bra.uni 	BB62_16;

BB62_16:
	ld.shared.v2.f64 	{%fd40, %fd41}, [%rd8];
	ld.shared.v2.f64 	{%fd42, %fd43}, [%rd4];
	mul.f64 	%fd45, %fd43, %fd43;
	fma.rn.f64 	%fd47, %fd42, %fd42, %fd45;
	rcp.rn.f64 	%fd48, %fd47;
	mul.f64 	%fd49, %fd42, %fd48;
	neg.f64 	%fd50, %fd43;
	mul.f64 	%fd51, %fd48, %fd50;
	mul.f64 	%fd53, %fd40, %fd49;
	mul.f64 	%fd55, %fd41, %fd51;
	mul.f64 	%fd56, %fd41, %fd49;
	fma.rn.f64 	%fd57, %fd40, %fd51, %fd56;
	sub.f64 	%fd58, %fd53, %fd55;
	st.shared.v2.f64 	[%rd8], {%fd58, %fd57};

BB62_17:
	bar.sync 	0;
	add.s32 	%r74, %r10, 1;
	add.s32 	%r75, %r74, %r32;
	setp.ge.s32	%p24, %r75, %r27;
	@%p24 bra 	BB62_22;

	mul.lo.s32 	%r19, %r10, %r27;

BB62_19:
	setp.le.s32	%p25, %r1, %r10;
	@%p25 bra 	BB62_21;

	add.s32 	%r55, %r75, %r3;
	mul.wide.s32 	%rd45, %r55, 16;
	add.s64 	%rd47, %rd19, %rd45;
	add.s32 	%r56, %r75, %r19;
	mul.wide.s32 	%rd48, %r56, 16;
	add.s64 	%rd49, %rd19, %rd48;
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd8];
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd49];
	ld.shared.v2.f64 	{%fd63, %fd64}, [%rd47];
	mul.f64 	%fd67, %fd61, %fd59;
	sub.f64 	%fd69, %fd63, %fd67;
	mul.f64 	%fd71, %fd61, %fd60;
	sub.f64 	%fd73, %fd64, %fd71;
	fma.rn.f64 	%fd75, %fd62, %fd60, %fd69;
	mul.f64 	%fd76, %fd62, %fd59;
	sub.f64 	%fd77, %fd73, %fd76;
	st.shared.v2.f64 	[%rd47], {%fd75, %fd77};

BB62_21:
	add.s32 	%r75, %r9, %r75;
	setp.lt.s32	%p26, %r75, %r27;
	@%p26 bra 	BB62_19;

BB62_22:
	setp.lt.s32	%p27, %r74, %r27;
	@%p27 bra 	BB62_9;

	add.s32 	%r76, %r27, -1;
	mul.lo.s32 	%r23, %r27, %r27;
	add.s32 	%r57, %r1, %r23;
	mul.wide.s32 	%rd50, %r57, 16;
	add.s64 	%rd9, %rd19, %rd50;

BB62_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r1, %r76;
	and.pred  	%p30, %p10, %p28;
	@!%p30 bra 	BB62_26;
	bra.uni 	BB62_25;

BB62_25:
	mad.lo.s32 	%r58, %r76, %r27, %r1;
	mul.wide.s32 	%rd52, %r58, 16;
	add.s64 	%rd54, %rd19, %rd52;
	add.s32 	%r59, %r76, %r23;
	mul.wide.s32 	%rd55, %r59, 16;
	add.s64 	%rd56, %rd19, %rd55;
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd56];
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd54];
	ld.shared.v2.f64 	{%fd82, %fd83}, [%rd9];
	mul.f64 	%fd86, %fd80, %fd78;
	sub.f64 	%fd88, %fd82, %fd86;
	mul.f64 	%fd90, %fd80, %fd79;
	sub.f64 	%fd92, %fd83, %fd90;
	fma.rn.f64 	%fd94, %fd81, %fd79, %fd88;
	mul.f64 	%fd95, %fd81, %fd78;
	sub.f64 	%fd96, %fd92, %fd95;
	st.shared.v2.f64 	[%rd9], {%fd94, %fd96};

BB62_26:
	add.s32 	%r76, %r76, -1;
	setp.ne.s32	%p31, %r76, 0;
	@%p31 bra 	BB62_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r1, %r27;
	and.pred  	%p33, %p10, %p32;
	@!%p33 bra 	BB62_29;
	bra.uni 	BB62_28;

BB62_28:
	cvta.to.global.u64 	%rd57, %rd11;
	mul.lo.s32 	%r65, %r2, %r27;
	cvt.s64.s32	%rd58, %r65;
	cvt.s64.s32	%rd59, %r1;
	add.s64 	%rd60, %rd58, %rd59;
	shl.b64 	%rd61, %rd60, 4;
	add.s64 	%rd62, %rd57, %rd61;
	ld.shared.v2.f64 	{%fd97, %fd98}, [%rd9];
	st.global.v2.f64 	[%rd62], {%fd97, %fd98};

BB62_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELi4ELi5ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<34>;
	.reg .s32 	%r<91>;
	.reg .s64 	%rd<64>;
	.reg .f64 	%fd<102>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li1ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2I7double2Li1ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li1ELi4ELi5ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r1, %r27, 4;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r32, %r28;
	@%p4 bra 	BB63_29;

	mov.u32 	%r33, %tid.x;
	setp.ge.s32	%p5, %r33, %r27;
	@%p5 bra 	BB63_8;

	mul.lo.s32 	%r3, %r2, %r1;
	mul.lo.s32 	%r4, %r2, %r27;
	cvta.to.global.u64 	%rd14, %rd10;
	mov.u32 	%r81, %r33;

BB63_3:
	mov.u32 	%r6, %r81;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd12, %r34, 16;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd1, %rd13, %rd12;
	setp.ge.s32	%p6, %r2, %r27;
	@%p6 bra 	BB63_5;

	add.s32 	%r35, %r6, %r4;
	mul.wide.s32 	%rd15, %r35, 16;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd1], {%fd5, %fd6};

BB63_5:
	setp.ne.s32	%p7, %r2, %r27;
	@%p7 bra 	BB63_7;

	setp.eq.s32	%p8, %r6, %r32;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd1], {%fd9, %fd10};

BB63_7:
	mov.u32 	%r40, %ntid.x;
	add.s32 	%r7, %r40, %r6;
	setp.lt.s32	%p9, %r7, %r27;
	mov.u32 	%r81, %r7;
	@%p9 bra 	BB63_3;

BB63_8:
	mul.lo.s32 	%r8, %r2, %r1;
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r43, %r27, 1;
	mul.lo.s32 	%r44, %r1, %r43;
	mul.wide.s32 	%rd17, %r44, 16;
	mul.wide.s32 	%rd18, %r2, 4;
	mov.u64 	%rd19, shmem;
	add.s64 	%rd20, %rd19, %rd17;
	add.s64 	%rd2, %rd20, %rd18;
	add.s64 	%rd3, %rd20, 52;
	mov.u32 	%r88, 0;

BB63_9:
	mov.u32 	%r10, %r88;
	bar.sync 	0;
	mad.lo.s32 	%r46, %r10, %r1, %r10;
	mul.wide.s32 	%rd21, %r46, 16;
	add.s64 	%rd4, %rd19, %rd21;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r2, 5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB63_13;
	bra.uni 	BB63_10;

BB63_10:
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd4];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd101, %fd14, %fd16;
	add.s32 	%r51, %r2, %r10;
	add.s32 	%r82, %r51, 1;
	mad.lo.s32 	%r52, %r10, %r1, %r82;
	mul.wide.s32 	%rd23, %r52, 16;
	add.s64 	%rd63, %rd19, %rd23;
	setp.ge.s32	%p13, %r82, %r27;
	mov.u32 	%r86, %r10;
	mov.u32 	%r87, %r10;
	@%p13 bra 	BB63_12;

BB63_11:
	mov.u32 	%r13, %r87;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd63];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p14, %fd101, %fd23;
	selp.f64	%fd101, %fd23, %fd101, %p14;
	selp.b32	%r14, %r82, %r13, %p14;
	add.s64 	%rd63, %rd63, 80;
	add.s32 	%r82, %r82, 5;
	setp.lt.s32	%p15, %r82, %r27;
	mov.u32 	%r86, %r14;
	mov.u32 	%r87, %r14;
	@%p15 bra 	BB63_11;

BB63_12:
	st.shared.u32 	[%rd2+40], %r86;
	mul.wide.s32 	%rd25, %r44, 16;
	add.s64 	%rd27, %rd19, %rd25;
	mul.wide.s32 	%rd28, %r2, 8;
	add.s64 	%rd29, %rd27, %rd28;
	st.shared.f64 	[%rd29], %fd101;

BB63_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r2, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r58, %r10, %r8;
	mul.wide.s32 	%rd30, %r58, 16;
	add.s64 	%rd8, %rd19, %rd30;
	@!%p17 bra 	BB63_15;
	bra.uni 	BB63_14;

BB63_14:
	mul.wide.s32 	%rd32, %r44, 16;
	add.s64 	%rd34, %rd19, %rd32;
	add.s64 	%rd35, %rd34, 56;
	add.s64 	%rd36, %rd34, 48;
	add.s64 	%rd37, %rd34, 44;
	add.s64 	%rd38, %rd34, 40;
	ld.shared.f64 	%fd24, [%rd34+8];
	ld.shared.f64 	%fd25, [%rd34];
	setp.gt.f64	%p18, %fd24, %fd25;
	selp.b64	%rd39, %rd37, %rd38, %p18;
	selp.f64	%fd26, %fd24, %fd25, %p18;
	ld.shared.f64 	%fd27, [%rd34+16];
	setp.gt.f64	%p19, %fd27, %fd26;
	selp.b64	%rd40, %rd36, %rd39, %p19;
	selp.f64	%fd28, %fd27, %fd26, %p19;
	ld.shared.f64 	%fd29, [%rd34+24];
	setp.gt.f64	%p20, %fd29, %fd28;
	selp.b64	%rd41, %rd3, %rd40, %p20;
	selp.f64	%fd30, %fd29, %fd28, %p20;
	ld.shared.f64 	%fd31, [%rd34+32];
	setp.gt.f64	%p21, %fd31, %fd30;
	selp.b64	%rd42, %rd35, %rd41, %p21;
	ld.shared.u32 	%r62, [%rd42];
	add.s32 	%r63, %r62, %r8;
	mul.wide.s32 	%rd43, %r63, 16;
	add.s64 	%rd44, %rd19, %rd43;
	ld.shared.v2.f64 	{%fd32, %fd33}, [%rd44];
	ld.shared.v2.f64 	{%fd34, %fd35}, [%rd8];
	st.shared.v2.f64 	[%rd44], {%fd34, %fd35};
	st.shared.v2.f64 	[%rd8], {%fd32, %fd33};

BB63_15:
	bar.sync 	0;
	setp.gt.s32	%p22, %r2, %r10;
	and.pred  	%p23, %p10, %p22;
	@!%p23 bra 	BB63_17;
	bra.uni 	BB63_16;

BB63_16:
	ld.shared.v2.f64 	{%fd40, %fd41}, [%rd8];
	ld.shared.v2.f64 	{%fd42, %fd43}, [%rd4];
	mul.f64 	%fd45, %fd43, %fd43;
	fma.rn.f64 	%fd47, %fd42, %fd42, %fd45;
	rcp.rn.f64 	%fd48, %fd47;
	mul.f64 	%fd49, %fd42, %fd48;
	neg.f64 	%fd50, %fd43;
	mul.f64 	%fd51, %fd48, %fd50;
	mul.f64 	%fd53, %fd40, %fd49;
	mul.f64 	%fd55, %fd41, %fd51;
	mul.f64 	%fd56, %fd41, %fd49;
	fma.rn.f64 	%fd57, %fd40, %fd51, %fd56;
	sub.f64 	%fd58, %fd53, %fd55;
	st.shared.v2.f64 	[%rd8], {%fd58, %fd57};

BB63_17:
	bar.sync 	0;
	add.s32 	%r88, %r10, 1;
	add.s32 	%r89, %r88, %r33;
	setp.ge.s32	%p24, %r89, %r27;
	@%p24 bra 	BB63_22;

	mul.lo.s32 	%r19, %r10, %r1;

BB63_19:
	setp.le.s32	%p25, %r2, %r10;
	@%p25 bra 	BB63_21;

	add.s32 	%r67, %r89, %r8;
	mul.wide.s32 	%rd45, %r67, 16;
	add.s64 	%rd47, %rd19, %rd45;
	add.s32 	%r68, %r89, %r19;
	mul.wide.s32 	%rd48, %r68, 16;
	add.s64 	%rd49, %rd19, %rd48;
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd8];
	ld.shared.v2.f64 	{%fd61, %fd62}, [%rd49];
	ld.shared.v2.f64 	{%fd63, %fd64}, [%rd47];
	mul.f64 	%fd67, %fd61, %fd59;
	sub.f64 	%fd69, %fd63, %fd67;
	mul.f64 	%fd71, %fd61, %fd60;
	sub.f64 	%fd73, %fd64, %fd71;
	fma.rn.f64 	%fd75, %fd62, %fd60, %fd69;
	mul.f64 	%fd76, %fd62, %fd59;
	sub.f64 	%fd77, %fd73, %fd76;
	st.shared.v2.f64 	[%rd47], {%fd75, %fd77};

BB63_21:
	add.s32 	%r89, %r9, %r89;
	setp.lt.s32	%p26, %r89, %r27;
	@%p26 bra 	BB63_19;

BB63_22:
	setp.lt.s32	%p27, %r88, %r27;
	@%p27 bra 	BB63_9;

	add.s32 	%r90, %r27, -1;
	mul.lo.s32 	%r23, %r1, %r27;
	add.s32 	%r70, %r2, %r23;
	mul.wide.s32 	%rd50, %r70, 16;
	add.s64 	%rd9, %rd19, %rd50;

BB63_24:
	bar.sync 	0;
	setp.lt.s32	%p28, %r2, %r90;
	and.pred  	%p30, %p10, %p28;
	@!%p30 bra 	BB63_26;
	bra.uni 	BB63_25;

BB63_25:
	mad.lo.s32 	%r72, %r90, %r1, %r2;
	mul.wide.s32 	%rd52, %r72, 16;
	add.s64 	%rd54, %rd19, %rd52;
	add.s32 	%r73, %r90, %r23;
	mul.wide.s32 	%rd55, %r73, 16;
	add.s64 	%rd56, %rd19, %rd55;
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd56];
	ld.shared.v2.f64 	{%fd80, %fd81}, [%rd54];
	ld.shared.v2.f64 	{%fd82, %fd83}, [%rd9];
	mul.f64 	%fd86, %fd80, %fd78;
	sub.f64 	%fd88, %fd82, %fd86;
	mul.f64 	%fd90, %fd80, %fd79;
	sub.f64 	%fd92, %fd83, %fd90;
	fma.rn.f64 	%fd94, %fd81, %fd79, %fd88;
	mul.f64 	%fd95, %fd81, %fd78;
	sub.f64 	%fd96, %fd92, %fd95;
	st.shared.v2.f64 	[%rd9], {%fd94, %fd96};

BB63_26:
	add.s32 	%r90, %r90, -1;
	setp.ne.s32	%p31, %r90, 0;
	@%p31 bra 	BB63_24;

	bar.sync 	0;
	setp.lt.s32	%p32, %r2, %r27;
	and.pred  	%p33, %p10, %p32;
	@!%p33 bra 	BB63_29;
	bra.uni 	BB63_28;

BB63_28:
	cvta.to.global.u64 	%rd57, %rd11;
	mul.lo.s32 	%r79, %r32, %r27;
	cvt.s64.s32	%rd58, %r79;
	cvt.s64.s32	%rd59, %r2;
	add.s64 	%rd60, %rd58, %rd59;
	shl.b64 	%rd61, %rd60, 4;
	add.s64 	%rd62, %rd57, %rd61;
	ld.shared.v2.f64 	{%fd97, %fd98}, [%rd9];
	st.global.v2.f64 	[%rd62], {%fd97, %fd98};

BB63_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELin1ELin1ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<30>;
	.reg .s32 	%r<79>;
	.reg .s64 	%rd<52>;
	.reg .f64 	%fd<93>;


	ld.param.u64 	%rd10, [_Z16gauss_solve_gpu2I7double2Li1ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li1ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r30, [_Z16gauss_solve_gpu2I7double2Li1ELin1ELin1ELi3EEvPKT_PS1_S4_ii_param_4];
	add.s32 	%r78, %r29, -1;
	mov.u32 	%r69, %tid.x;
	mov.u32 	%r3, %tid.y;
	mov.u32 	%r31, %nctaid.x;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r33, %ctaid.x;
	mad.lo.s32 	%r4, %r31, %r32, %r33;
	setp.ge.s32	%p5, %r4, %r30;
	@%p5 bra 	BB64_29;

	setp.ge.s32	%p6, %r69, %r29;
	@%p6 bra 	BB64_8;

	cvta.to.global.u64 	%rd1, %rd10;
	mul.lo.s32 	%r5, %r3, %r78;
	mov.u32 	%r6, %ntid.x;
	mul.lo.s32 	%r7, %r3, %r29;

BB64_3:
	add.s32 	%r34, %r69, %r5;
	mul.wide.s32 	%rd12, %r34, 16;
	mov.u64 	%rd13, shmem;
	add.s64 	%rd2, %rd13, %rd12;
	setp.ge.s32	%p7, %r3, %r29;
	@%p7 bra 	BB64_5;

	add.s32 	%r35, %r69, %r7;
	mul.wide.s32 	%rd14, %r35, 16;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.v2.f64 	{%fd4, %fd5}, [%rd15];
	st.shared.v2.f64 	[%rd2], {%fd4, %fd5};

BB64_5:
	setp.ne.s32	%p8, %r3, %r29;
	@%p8 bra 	BB64_7;

	setp.eq.s32	%p9, %r69, %r4;
	selp.f64	%fd8, 0d3FF0000000000000, 0d0000000000000000, %p9;
	mov.f64 	%fd9, 0d0000000000000000;
	st.shared.v2.f64 	[%rd2], {%fd8, %fd9};

BB64_7:
	add.s32 	%r69, %r6, %r69;
	setp.lt.s32	%p10, %r69, %r29;
	@%p10 bra 	BB64_3;

BB64_8:
	add.s32 	%r37, %r29, 1;
	mul.lo.s32 	%r39, %r78, %r37;
	mul.wide.s32 	%rd16, %r39, 16;
	mov.u64 	%rd17, shmem;
	add.s64 	%rd18, %rd17, %rd16;
	mul.lo.s32 	%r10, %r3, %r78;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r40, %tid.x;
	setp.eq.s32	%p11, %r40, 0;
	mov.u32 	%r76, 0;
	setp.lt.s32	%p12, %r3, -1;
	and.pred  	%p1, %p11, %p12;
	mul.wide.s32 	%rd19, %r3, 4;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd3, %rd20, -8;

BB64_9:
	mov.u32 	%r12, %r76;
	bar.sync 	0;
	mad.lo.s32 	%r42, %r12, %r78, %r12;
	mul.wide.s32 	%rd21, %r42, 16;
	add.s64 	%rd4, %rd17, %rd21;
	@!%p1 bra 	BB64_13;
	bra.uni 	BB64_10;

BB64_10:
	mad.lo.s32 	%r43, %r29, %r12, %r3;
	mul.wide.s32 	%rd23, %r43, 16;
	add.s64 	%rd25, %rd17, %rd23;
	add.s64 	%rd51, %rd25, 16;
	ld.shared.v2.f64 	{%fd10, %fd11}, [%rd4];
	abs.f64 	%fd13, %fd10;
	abs.f64 	%fd15, %fd11;
	add.f64 	%fd92, %fd13, %fd15;
	add.s32 	%r45, %r3, %r12;
	add.s32 	%r70, %r45, 1;
	setp.ge.s32	%p13, %r70, %r29;
	mov.u32 	%r74, %r12;
	mov.u32 	%r75, %r12;
	@%p13 bra 	BB64_12;

BB64_11:
	mov.u32 	%r15, %r75;
	ld.shared.v2.f64 	{%fd16, %fd17}, [%rd51];
	abs.f64 	%fd19, %fd16;
	abs.f64 	%fd21, %fd17;
	add.f64 	%fd22, %fd19, %fd21;
	setp.lt.f64	%p14, %fd92, %fd22;
	selp.f64	%fd92, %fd22, %fd92, %p14;
	selp.b32	%r16, %r70, %r15, %p14;
	add.s64 	%rd51, %rd51, -16;
	add.s32 	%r70, %r70, -1;
	setp.lt.s32	%p15, %r70, %r29;
	mov.u32 	%r74, %r16;
	mov.u32 	%r75, %r16;
	@%p15 bra 	BB64_11;

BB64_12:
	st.shared.u32 	[%rd3], %r74;

BB64_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r3, %r12;
	and.pred  	%p17, %p11, %p16;
	add.s32 	%r47, %r12, %r10;
	mul.wide.s32 	%rd26, %r47, 16;
	add.s64 	%rd8, %rd17, %rd26;
	@!%p17 bra 	BB64_15;
	bra.uni 	BB64_14;

BB64_14:
	add.s32 	%r48, %r29, -1;
	mul.lo.s32 	%r50, %r48, %r37;
	mul.wide.s32 	%rd28, %r50, 16;
	add.s64 	%rd30, %rd17, %rd28;
	ld.shared.u32 	%r51, [%rd30+-8];
	add.s32 	%r52, %r51, %r10;
	mul.wide.s32 	%rd31, %r52, 16;
	add.s64 	%rd32, %rd17, %rd31;
	ld.shared.v2.f64 	{%fd23, %fd24}, [%rd32];
	ld.shared.v2.f64 	{%fd25, %fd26}, [%rd8];
	st.shared.v2.f64 	[%rd32], {%fd25, %fd26};
	st.shared.v2.f64 	[%rd8], {%fd23, %fd24};

BB64_15:
	bar.sync 	0;
	setp.gt.s32	%p18, %r3, %r12;
	and.pred  	%p19, %p11, %p18;
	@!%p19 bra 	BB64_17;
	bra.uni 	BB64_16;

BB64_16:
	ld.shared.v2.f64 	{%fd31, %fd32}, [%rd8];
	ld.shared.v2.f64 	{%fd33, %fd34}, [%rd4];
	mul.f64 	%fd36, %fd34, %fd34;
	fma.rn.f64 	%fd38, %fd33, %fd33, %fd36;
	rcp.rn.f64 	%fd39, %fd38;
	mul.f64 	%fd40, %fd33, %fd39;
	neg.f64 	%fd41, %fd34;
	mul.f64 	%fd42, %fd39, %fd41;
	mul.f64 	%fd44, %fd31, %fd40;
	mul.f64 	%fd46, %fd32, %fd42;
	mul.f64 	%fd47, %fd32, %fd40;
	fma.rn.f64 	%fd48, %fd31, %fd42, %fd47;
	sub.f64 	%fd49, %fd44, %fd46;
	st.shared.v2.f64 	[%rd8], {%fd49, %fd48};

BB64_17:
	bar.sync 	0;
	add.s32 	%r76, %r12, 1;
	add.s32 	%r77, %r76, %r40;
	setp.ge.s32	%p20, %r77, %r29;
	@%p20 bra 	BB64_22;

	add.s32 	%r55, %r29, -1;
	mul.lo.s32 	%r21, %r12, %r55;

BB64_19:
	setp.le.s32	%p21, %r3, %r12;
	@%p21 bra 	BB64_21;

	add.s32 	%r56, %r77, %r10;
	mul.wide.s32 	%rd33, %r56, 16;
	add.s64 	%rd35, %rd17, %rd33;
	add.s32 	%r57, %r77, %r21;
	mul.wide.s32 	%rd36, %r57, 16;
	add.s64 	%rd37, %rd17, %rd36;
	ld.shared.v2.f64 	{%fd50, %fd51}, [%rd8];
	ld.shared.v2.f64 	{%fd52, %fd53}, [%rd37];
	ld.shared.v2.f64 	{%fd54, %fd55}, [%rd35];
	mul.f64 	%fd58, %fd52, %fd50;
	sub.f64 	%fd60, %fd54, %fd58;
	mul.f64 	%fd62, %fd52, %fd51;
	sub.f64 	%fd64, %fd55, %fd62;
	fma.rn.f64 	%fd66, %fd53, %fd51, %fd60;
	mul.f64 	%fd67, %fd53, %fd50;
	sub.f64 	%fd68, %fd64, %fd67;
	st.shared.v2.f64 	[%rd35], {%fd66, %fd68};

BB64_21:
	add.s32 	%r77, %r11, %r77;
	setp.lt.s32	%p22, %r77, %r29;
	@%p22 bra 	BB64_19;

BB64_22:
	setp.lt.s32	%p23, %r76, %r29;
	@%p23 bra 	BB64_9;

	mul.lo.s32 	%r25, %r78, %r29;
	add.s32 	%r58, %r3, %r25;
	mul.wide.s32 	%rd38, %r58, 16;
	add.s64 	%rd9, %rd17, %rd38;

BB64_24:
	bar.sync 	0;
	setp.lt.s32	%p24, %r3, %r78;
	and.pred  	%p26, %p11, %p24;
	@!%p26 bra 	BB64_26;
	bra.uni 	BB64_25;

BB64_25:
	add.s32 	%r59, %r29, -1;
	mad.lo.s32 	%r60, %r78, %r59, %r3;
	mul.wide.s32 	%rd40, %r60, 16;
	add.s64 	%rd42, %rd17, %rd40;
	add.s32 	%r61, %r78, %r25;
	mul.wide.s32 	%rd43, %r61, 16;
	add.s64 	%rd44, %rd17, %rd43;
	ld.shared.v2.f64 	{%fd69, %fd70}, [%rd44];
	ld.shared.v2.f64 	{%fd71, %fd72}, [%rd42];
	ld.shared.v2.f64 	{%fd73, %fd74}, [%rd9];
	mul.f64 	%fd77, %fd71, %fd69;
	sub.f64 	%fd79, %fd73, %fd77;
	mul.f64 	%fd81, %fd71, %fd70;
	sub.f64 	%fd83, %fd74, %fd81;
	fma.rn.f64 	%fd85, %fd72, %fd70, %fd79;
	mul.f64 	%fd86, %fd72, %fd69;
	sub.f64 	%fd87, %fd83, %fd86;
	st.shared.v2.f64 	[%rd9], {%fd85, %fd87};

BB64_26:
	add.s32 	%r78, %r78, -1;
	setp.ne.s32	%p27, %r78, 0;
	@%p27 bra 	BB64_24;

	bar.sync 	0;
	setp.lt.s32	%p28, %r3, %r29;
	and.pred  	%p29, %p11, %p28;
	@!%p29 bra 	BB64_29;
	bra.uni 	BB64_28;

BB64_28:
	cvta.to.global.u64 	%rd45, %rd11;
	mul.lo.s32 	%r67, %r4, %r29;
	cvt.s64.s32	%rd46, %r67;
	cvt.s64.s32	%rd47, %r3;
	add.s64 	%rd48, %rd46, %rd47;
	shl.b64 	%rd49, %rd48, 4;
	add.s64 	%rd50, %rd45, %rd49;
	ld.shared.v2.f64 	{%fd88, %fd89}, [%rd9];
	st.global.v2.f64 	[%rd50], {%fd88, %fd89};

BB64_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<30>;
	.reg .s32 	%r<77>;
	.reg .s64 	%rd<66>;
	.reg .f64 	%fd<98>;


	ld.param.u64 	%rd13, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd14, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_1];
	ld.param.u64 	%rd15, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r27, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li0ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r29, %nctaid.x;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ctaid.x;
	mad.lo.s32 	%r2, %r29, %r30, %r31;
	setp.ge.s32	%p4, %r2, %r28;
	@%p4 bra 	BB65_29;

	mov.u32 	%r32, %tid.x;
	mul.lo.s32 	%r3, %r1, %r27;
	setp.ge.s32	%p5, %r32, %r27;
	@%p5 bra 	BB65_8;

	cvta.to.global.u64 	%rd1, %rd14;
	mul.lo.s32 	%r33, %r2, %r27;
	mul.lo.s32 	%r34, %r33, %r27;
	cvt.s64.s32	%rd2, %r34;
	cvt.s64.s32	%rd3, %r33;
	cvta.to.global.u64 	%rd18, %rd13;
	mov.u32 	%r67, %r32;

BB65_3:
	mov.u32 	%r5, %r67;
	add.s32 	%r35, %r5, %r3;
	mul.wide.s32 	%rd16, %r35, 16;
	mov.u64 	%rd17, shmem;
	add.s64 	%rd4, %rd17, %rd16;
	setp.ge.s32	%p6, %r1, %r27;
	@%p6 bra 	BB65_5;

	cvt.s64.s32	%rd19, %r35;
	add.s64 	%rd20, %rd19, %rd2;
	shl.b64 	%rd21, %rd20, 4;
	add.s64 	%rd22, %rd18, %rd21;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd22];
	st.shared.v2.f64 	[%rd4], {%fd5, %fd6};

BB65_5:
	setp.ne.s32	%p7, %r1, %r27;
	@%p7 bra 	BB65_7;

	cvt.s64.s32	%rd23, %r5;
	add.s64 	%rd24, %rd23, %rd3;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.v2.f64 	{%fd9, %fd10}, [%rd26];
	st.shared.v2.f64 	[%rd4], {%fd9, %fd10};

BB65_7:
	mov.u32 	%r37, %ntid.x;
	add.s32 	%r6, %r37, %r5;
	setp.lt.s32	%p8, %r6, %r27;
	mov.u32 	%r67, %r6;
	@%p8 bra 	BB65_3;

BB65_8:
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r39, %r27, 1;
	mul.lo.s32 	%r40, %r39, %r27;
	mul.wide.s32 	%rd27, %r40, 16;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd29, %rd28, %rd27;
	mul.wide.s32 	%rd30, %r1, 4;
	add.s64 	%rd5, %rd29, %rd30;
	mul.wide.s32 	%rd31, %r1, 8;
	add.s64 	%rd6, %rd29, %rd31;
	mov.u32 	%r74, 0;

BB65_9:
	mov.u32 	%r9, %r74;
	bar.sync 	0;
	mad.lo.s32 	%r41, %r9, %r27, %r9;
	mul.wide.s32 	%rd32, %r41, 16;
	add.s64 	%rd7, %rd28, %rd32;
	setp.eq.s32	%p9, %r32, 0;
	setp.lt.s32	%p10, %r1, 2;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB65_13;
	bra.uni 	BB65_10;

BB65_10:
	mad.lo.s32 	%r44, %r39, %r9, %r1;
	mul.wide.s32 	%rd34, %r44, 16;
	add.s64 	%rd36, %rd28, %rd34;
	add.s64 	%rd65, %rd36, 16;
	ld.shared.v2.f64 	{%fd13, %fd14}, [%rd7];
	abs.f64 	%fd16, %fd13;
	abs.f64 	%fd18, %fd14;
	add.f64 	%fd97, %fd16, %fd18;
	add.s32 	%r46, %r1, %r9;
	add.s32 	%r68, %r46, 1;
	setp.ge.s32	%p12, %r68, %r27;
	mov.u32 	%r72, %r9;
	mov.u32 	%r73, %r9;
	@%p12 bra 	BB65_12;

BB65_11:
	mov.u32 	%r13, %r73;
	ld.shared.v2.f64 	{%fd19, %fd20}, [%rd65];
	abs.f64 	%fd22, %fd19;
	abs.f64 	%fd24, %fd20;
	add.f64 	%fd25, %fd22, %fd24;
	setp.lt.f64	%p13, %fd97, %fd25;
	selp.f64	%fd97, %fd25, %fd97, %p13;
	selp.b32	%r14, %r68, %r13, %p13;
	add.s64 	%rd65, %rd65, 32;
	add.s32 	%r68, %r68, 2;
	setp.lt.s32	%p14, %r68, %r27;
	mov.u32 	%r72, %r14;
	mov.u32 	%r73, %r14;
	@%p14 bra 	BB65_11;

BB65_12:
	st.shared.u32 	[%rd5+16], %r72;
	st.shared.f64 	[%rd6], %fd97;

BB65_13:
	bar.sync 	0;
	setp.ge.s32	%p15, %r1, %r9;
	and.pred  	%p16, %p9, %p15;
	add.s32 	%r48, %r9, %r3;
	mul.wide.s32 	%rd37, %r48, 16;
	add.s64 	%rd11, %rd28, %rd37;
	@!%p16 bra 	BB65_15;
	bra.uni 	BB65_14;

BB65_14:
	mul.wide.s32 	%rd39, %r40, 16;
	add.s64 	%rd41, %rd28, %rd39;
	ld.shared.f64 	%fd26, [%rd41+8];
	ld.shared.f64 	%fd27, [%rd41];
	setp.gt.f64	%p17, %fd26, %fd27;
	ld.shared.u64 	%rd42, [%rd41+16];
	shr.u64 	%rd43, %rd42, 32;
	selp.b64	%rd44, %rd43, %rd42, %p17;
	cvt.u32.u64	%r51, %rd44;
	add.s32 	%r52, %r51, %r3;
	mul.wide.s32 	%rd45, %r52, 16;
	add.s64 	%rd46, %rd28, %rd45;
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd46];
	ld.shared.v2.f64 	{%fd30, %fd31}, [%rd11];
	st.shared.v2.f64 	[%rd46], {%fd30, %fd31};
	st.shared.v2.f64 	[%rd11], {%fd28, %fd29};

BB65_15:
	bar.sync 	0;
	setp.gt.s32	%p18, %r1, %r9;
	and.pred  	%p19, %p9, %p18;
	@!%p19 bra 	BB65_17;
	bra.uni 	BB65_16;

BB65_16:
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd11];
	ld.shared.v2.f64 	{%fd38, %fd39}, [%rd7];
	mul.f64 	%fd41, %fd39, %fd39;
	fma.rn.f64 	%fd43, %fd38, %fd38, %fd41;
	rcp.rn.f64 	%fd44, %fd43;
	mul.f64 	%fd45, %fd38, %fd44;
	neg.f64 	%fd46, %fd39;
	mul.f64 	%fd47, %fd44, %fd46;
	mul.f64 	%fd49, %fd36, %fd45;
	mul.f64 	%fd51, %fd37, %fd47;
	mul.f64 	%fd52, %fd37, %fd45;
	fma.rn.f64 	%fd53, %fd36, %fd47, %fd52;
	sub.f64 	%fd54, %fd49, %fd51;
	st.shared.v2.f64 	[%rd11], {%fd54, %fd53};

BB65_17:
	bar.sync 	0;
	add.s32 	%r74, %r9, 1;
	add.s32 	%r75, %r74, %r32;
	setp.ge.s32	%p20, %r75, %r27;
	@%p20 bra 	BB65_22;

	mul.lo.s32 	%r19, %r9, %r27;

BB65_19:
	setp.le.s32	%p21, %r1, %r9;
	@%p21 bra 	BB65_21;

	add.s32 	%r55, %r75, %r3;
	mul.wide.s32 	%rd47, %r55, 16;
	add.s64 	%rd49, %rd28, %rd47;
	add.s32 	%r56, %r75, %r19;
	mul.wide.s32 	%rd50, %r56, 16;
	add.s64 	%rd51, %rd28, %rd50;
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd11];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd51];
	ld.shared.v2.f64 	{%fd59, %fd60}, [%rd49];
	mul.f64 	%fd63, %fd57, %fd55;
	sub.f64 	%fd65, %fd59, %fd63;
	mul.f64 	%fd67, %fd57, %fd56;
	sub.f64 	%fd69, %fd60, %fd67;
	fma.rn.f64 	%fd71, %fd58, %fd56, %fd65;
	mul.f64 	%fd72, %fd58, %fd55;
	sub.f64 	%fd73, %fd69, %fd72;
	st.shared.v2.f64 	[%rd49], {%fd71, %fd73};

BB65_21:
	add.s32 	%r75, %r8, %r75;
	setp.lt.s32	%p22, %r75, %r27;
	@%p22 bra 	BB65_19;

BB65_22:
	setp.lt.s32	%p23, %r74, %r27;
	@%p23 bra 	BB65_9;

	add.s32 	%r76, %r27, -1;
	mul.lo.s32 	%r23, %r27, %r27;
	add.s32 	%r57, %r1, %r23;
	mul.wide.s32 	%rd52, %r57, 16;
	add.s64 	%rd12, %rd28, %rd52;

BB65_24:
	bar.sync 	0;
	setp.lt.s32	%p24, %r1, %r76;
	and.pred  	%p26, %p9, %p24;
	@!%p26 bra 	BB65_26;
	bra.uni 	BB65_25;

BB65_25:
	mad.lo.s32 	%r58, %r76, %r27, %r1;
	mul.wide.s32 	%rd54, %r58, 16;
	add.s64 	%rd56, %rd28, %rd54;
	add.s32 	%r59, %r76, %r23;
	mul.wide.s32 	%rd57, %r59, 16;
	add.s64 	%rd58, %rd28, %rd57;
	ld.shared.v2.f64 	{%fd74, %fd75}, [%rd58];
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd56];
	ld.shared.v2.f64 	{%fd78, %fd79}, [%rd12];
	mul.f64 	%fd82, %fd76, %fd74;
	sub.f64 	%fd84, %fd78, %fd82;
	mul.f64 	%fd86, %fd76, %fd75;
	sub.f64 	%fd88, %fd79, %fd86;
	fma.rn.f64 	%fd90, %fd77, %fd75, %fd84;
	mul.f64 	%fd91, %fd77, %fd74;
	sub.f64 	%fd92, %fd88, %fd91;
	st.shared.v2.f64 	[%rd12], {%fd90, %fd92};

BB65_26:
	add.s32 	%r76, %r76, -1;
	setp.ne.s32	%p27, %r76, 0;
	@%p27 bra 	BB65_24;

	bar.sync 	0;
	setp.lt.s32	%p28, %r1, %r27;
	and.pred  	%p29, %p9, %p28;
	@!%p29 bra 	BB65_29;
	bra.uni 	BB65_28;

BB65_28:
	cvta.to.global.u64 	%rd59, %rd15;
	mul.lo.s32 	%r65, %r2, %r27;
	cvt.s64.s32	%rd60, %r65;
	cvt.s64.s32	%rd61, %r1;
	add.s64 	%rd62, %rd60, %rd61;
	shl.b64 	%rd63, %rd62, 4;
	add.s64 	%rd64, %rd59, %rd63;
	ld.shared.v2.f64 	{%fd93, %fd94}, [%rd12];
	st.global.v2.f64 	[%rd64], {%fd93, %fd94};

BB65_29:
	ret;
}

.visible .entry _Z16gauss_solve_gpu2I7double2Li1ELi0ELi2ELi3EEvPKT_PS1_S4_ii(
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_0,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_1,
	.param .u64 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_2,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_3,
	.param .u32 _Z16gauss_solve_gpu2I7double2Li1ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_4
)
.maxntid 2048, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<31>;
	.reg .s32 	%r<75>;
	.reg .s64 	%rd<56>;
	.reg .f64 	%fd<96>;


	ld.param.u64 	%rd11, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_0];
	ld.param.u64 	%rd12, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_2];
	ld.param.u32 	%r28, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_3];
	ld.param.u32 	%r29, [_Z16gauss_solve_gpu2I7double2Li1ELi0ELi2ELi3EEvPKT_PS1_S4_ii_param_4];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r30, %nctaid.x;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %ctaid.x;
	mad.lo.s32 	%r2, %r30, %r31, %r32;
	setp.ge.s32	%p4, %r2, %r29;
	@%p4 bra 	BB66_29;

	mov.u32 	%r33, %tid.x;
	mul.lo.s32 	%r3, %r1, %r28;
	setp.ge.s32	%p5, %r33, %r28;
	@%p5 bra 	BB66_8;

	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r65, %r33;

BB66_3:
	mov.u32 	%r6, %r65;
	add.s32 	%r34, %r6, %r3;
	mul.wide.s32 	%rd13, %r34, 16;
	mov.u64 	%rd14, shmem;
	add.s64 	%rd2, %rd14, %rd13;
	setp.ge.s32	%p6, %r1, %r28;
	@%p6 bra 	BB66_5;

	mul.wide.s32 	%rd15, %r34, 16;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.v2.f64 	{%fd5, %fd6}, [%rd16];
	st.shared.v2.f64 	[%rd2], {%fd5, %fd6};

BB66_5:
	setp.ne.s32	%p7, %r1, %r28;
	@%p7 bra 	BB66_7;

	setp.eq.s32	%p8, %r6, %r2;
	selp.f64	%fd9, 0d3FF0000000000000, 0d0000000000000000, %p8;
	mov.f64 	%fd10, 0d0000000000000000;
	st.shared.v2.f64 	[%rd2], {%fd9, %fd10};

BB66_7:
	add.s32 	%r7, %r4, %r6;
	setp.lt.s32	%p9, %r7, %r28;
	mov.u32 	%r65, %r7;
	@%p9 bra 	BB66_3;

BB66_8:
	mov.u32 	%r9, %ntid.x;
	add.s32 	%r37, %r28, 1;
	mul.lo.s32 	%r38, %r37, %r28;
	mul.wide.s32 	%rd17, %r38, 16;
	mov.u64 	%rd18, shmem;
	add.s64 	%rd19, %rd18, %rd17;
	mul.wide.s32 	%rd20, %r1, 4;
	add.s64 	%rd3, %rd19, %rd20;
	mul.wide.s32 	%rd21, %r1, 8;
	add.s64 	%rd4, %rd19, %rd21;
	mov.u32 	%r72, 0;

BB66_9:
	mov.u32 	%r10, %r72;
	bar.sync 	0;
	mad.lo.s32 	%r39, %r10, %r28, %r10;
	mul.wide.s32 	%rd22, %r39, 16;
	add.s64 	%rd5, %rd18, %rd22;
	setp.eq.s32	%p10, %r33, 0;
	setp.lt.s32	%p11, %r1, 2;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB66_13;
	bra.uni 	BB66_10;

BB66_10:
	mad.lo.s32 	%r42, %r37, %r10, %r1;
	mul.wide.s32 	%rd24, %r42, 16;
	add.s64 	%rd26, %rd18, %rd24;
	add.s64 	%rd55, %rd26, 16;
	ld.shared.v2.f64 	{%fd11, %fd12}, [%rd5];
	abs.f64 	%fd14, %fd11;
	abs.f64 	%fd16, %fd12;
	add.f64 	%fd95, %fd14, %fd16;
	add.s32 	%r44, %r1, %r10;
	add.s32 	%r66, %r44, 1;
	setp.ge.s32	%p13, %r66, %r28;
	mov.u32 	%r70, %r10;
	mov.u32 	%r71, %r10;
	@%p13 bra 	BB66_12;

BB66_11:
	mov.u32 	%r14, %r71;
	ld.shared.v2.f64 	{%fd17, %fd18}, [%rd55];
	abs.f64 	%fd20, %fd17;
	abs.f64 	%fd22, %fd18;
	add.f64 	%fd23, %fd20, %fd22;
	setp.lt.f64	%p14, %fd95, %fd23;
	selp.f64	%fd95, %fd23, %fd95, %p14;
	selp.b32	%r15, %r66, %r14, %p14;
	add.s64 	%rd55, %rd55, 32;
	add.s32 	%r66, %r66, 2;
	setp.lt.s32	%p15, %r66, %r28;
	mov.u32 	%r70, %r15;
	mov.u32 	%r71, %r15;
	@%p15 bra 	BB66_11;

BB66_12:
	st.shared.u32 	[%rd3+16], %r70;
	st.shared.f64 	[%rd4], %fd95;

BB66_13:
	bar.sync 	0;
	setp.ge.s32	%p16, %r1, %r10;
	and.pred  	%p17, %p10, %p16;
	add.s32 	%r46, %r10, %r3;
	mul.wide.s32 	%rd27, %r46, 16;
	add.s64 	%rd9, %rd18, %rd27;
	@!%p17 bra 	BB66_15;
	bra.uni 	BB66_14;

BB66_14:
	mul.wide.s32 	%rd29, %r38, 16;
	add.s64 	%rd31, %rd18, %rd29;
	ld.shared.f64 	%fd24, [%rd31+8];
	ld.shared.f64 	%fd25, [%rd31];
	setp.gt.f64	%p18, %fd24, %fd25;
	ld.shared.u64 	%rd32, [%rd31+16];
	shr.u64 	%rd33, %rd32, 32;
	selp.b64	%rd34, %rd33, %rd32, %p18;
	cvt.u32.u64	%r49, %rd34;
	add.s32 	%r50, %r49, %r3;
	mul.wide.s32 	%rd35, %r50, 16;
	add.s64 	%rd36, %rd18, %rd35;
	ld.shared.v2.f64 	{%fd26, %fd27}, [%rd36];
	ld.shared.v2.f64 	{%fd28, %fd29}, [%rd9];
	st.shared.v2.f64 	[%rd36], {%fd28, %fd29};
	st.shared.v2.f64 	[%rd9], {%fd26, %fd27};

BB66_15:
	bar.sync 	0;
	setp.gt.s32	%p19, %r1, %r10;
	and.pred  	%p20, %p10, %p19;
	@!%p20 bra 	BB66_17;
	bra.uni 	BB66_16;

BB66_16:
	ld.shared.v2.f64 	{%fd34, %fd35}, [%rd9];
	ld.shared.v2.f64 	{%fd36, %fd37}, [%rd5];
	mul.f64 	%fd39, %fd37, %fd37;
	fma.rn.f64 	%fd41, %fd36, %fd36, %fd39;
	rcp.rn.f64 	%fd42, %fd41;
	mul.f64 	%fd43, %fd36, %fd42;
	neg.f64 	%fd44, %fd37;
	mul.f64 	%fd45, %fd42, %fd44;
	mul.f64 	%fd47, %fd34, %fd43;
	mul.f64 	%fd49, %fd35, %fd45;
	mul.f64 	%fd50, %fd35, %fd43;
	fma.rn.f64 	%fd51, %fd34, %fd45, %fd50;
	sub.f64 	%fd52, %fd47, %fd49;
	st.shared.v2.f64 	[%rd9], {%fd52, %fd51};

BB66_17:
	bar.sync 	0;
	add.s32 	%r72, %r10, 1;
	add.s32 	%r73, %r72, %r33;
	setp.ge.s32	%p21, %r73, %r28;
	@%p21 bra 	BB66_22;

	mul.lo.s32 	%r20, %r10, %r28;

BB66_19:
	setp.le.s32	%p22, %r1, %r10;
	@%p22 bra 	BB66_21;

	add.s32 	%r53, %r73, %r3;
	mul.wide.s32 	%rd37, %r53, 16;
	add.s64 	%rd39, %rd18, %rd37;
	add.s32 	%r54, %r73, %r20;
	mul.wide.s32 	%rd40, %r54, 16;
	add.s64 	%rd41, %rd18, %rd40;
	ld.shared.v2.f64 	{%fd53, %fd54}, [%rd9];
	ld.shared.v2.f64 	{%fd55, %fd56}, [%rd41];
	ld.shared.v2.f64 	{%fd57, %fd58}, [%rd39];
	mul.f64 	%fd61, %fd55, %fd53;
	sub.f64 	%fd63, %fd57, %fd61;
	mul.f64 	%fd65, %fd55, %fd54;
	sub.f64 	%fd67, %fd58, %fd65;
	fma.rn.f64 	%fd69, %fd56, %fd54, %fd63;
	mul.f64 	%fd70, %fd56, %fd53;
	sub.f64 	%fd71, %fd67, %fd70;
	st.shared.v2.f64 	[%rd39], {%fd69, %fd71};

BB66_21:
	add.s32 	%r73, %r9, %r73;
	setp.lt.s32	%p23, %r73, %r28;
	@%p23 bra 	BB66_19;

BB66_22:
	setp.lt.s32	%p24, %r72, %r28;
	@%p24 bra 	BB66_9;

	add.s32 	%r74, %r28, -1;
	mul.lo.s32 	%r24, %r28, %r28;
	add.s32 	%r55, %r1, %r24;
	mul.wide.s32 	%rd42, %r55, 16;
	add.s64 	%rd10, %rd18, %rd42;

BB66_24:
	bar.sync 	0;
	setp.lt.s32	%p25, %r1, %r74;
	and.pred  	%p27, %p10, %p25;
	@!%p27 bra 	BB66_26;
	bra.uni 	BB66_25;

BB66_25:
	mad.lo.s32 	%r56, %r74, %r28, %r1;
	mul.wide.s32 	%rd44, %r56, 16;
	add.s64 	%rd46, %rd18, %rd44;
	add.s32 	%r57, %r74, %r24;
	mul.wide.s32 	%rd47, %r57, 16;
	add.s64 	%rd48, %rd18, %rd47;
	ld.shared.v2.f64 	{%fd72, %fd73}, [%rd48];
	ld.shared.v2.f64 	{%fd74, %fd75}, [%rd46];
	ld.shared.v2.f64 	{%fd76, %fd77}, [%rd10];
	mul.f64 	%fd80, %fd74, %fd72;
	sub.f64 	%fd82, %fd76, %fd80;
	mul.f64 	%fd84, %fd74, %fd73;
	sub.f64 	%fd86, %fd77, %fd84;
	fma.rn.f64 	%fd88, %fd75, %fd73, %fd82;
	mul.f64 	%fd89, %fd75, %fd72;
	sub.f64 	%fd90, %fd86, %fd89;
	st.shared.v2.f64 	[%rd10], {%fd88, %fd90};

BB66_26:
	add.s32 	%r74, %r74, -1;
	setp.ne.s32	%p28, %r74, 0;
	@%p28 bra 	BB66_24;

	bar.sync 	0;
	setp.lt.s32	%p29, %r1, %r28;
	and.pred  	%p30, %p10, %p29;
	@!%p30 bra 	BB66_29;
	bra.uni 	BB66_28;

BB66_28:
	cvta.to.global.u64 	%rd49, %rd12;
	mul.lo.s32 	%r63, %r2, %r28;
	cvt.s64.s32	%rd50, %r63;
	cvt.s64.s32	%rd51, %r1;
	add.s64 	%rd52, %rd50, %rd51;
	shl.b64 	%rd53, %rd52, 4;
	add.s64 	%rd54, %rd49, %rd53;
	ld.shared.v2.f64 	{%fd91, %fd92}, [%rd10];
	st.global.v2.f64 	[%rd54], {%fd91, %fd92};

BB66_29:
	ret;
}


