// Seed: 2606512570
module module_0 (
    input wor   id_0
    , id_6,
    input tri0  id_1,
    input wor   id_2,
    input uwire id_3,
    input uwire id_4
);
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    output wire id_10,
    input tri1 id_11,
    input uwire id_12,
    input supply0 id_13,
    input uwire id_14,
    output wand id_15,
    output supply1 id_16,
    input tri1 id_17,
    input wire id_18,
    output supply0 id_19,
    input uwire id_20,
    output uwire id_21,
    input tri0 id_22,
    input wire id_23,
    output tri1 id_24,
    input uwire id_25
);
  wand id_27 = (id_13(1) == 1'b0), id_28;
  module_0(
      id_8, id_25, id_25, id_1, id_6
  );
  wire id_29;
  wire id_30;
  wire id_31;
endmodule
