[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21124       tick       3742630       1694855       1639652       3742630 
      2  21124       tick       4948464       2340331       2324747       4948464 
      3  21124       tick       4942881       2338003       2314283       4942881 
      4  21124       tick       4951747       2341497       2317241       4951747 
      5  21124       tick       4933564       2335225       2312294       4933564 
      6  21124       tick       4944049       2338936       2318043       4944049 
      7  21124       tick       4929494       2332887       2315336       4929494 
      8  21124       tick       4932784       2334835       2310784       4932784 
      9  21124       tick       4929714       2333476       2311041       4929714 
     10  21124       tick       4931098       2334946       2318274       4931098 
     11  21124       tick       4939376       2338295       2314487       4939376 
     12  21124       tick       4935430       2336667       2317913       4935430 
     13  21124       tick       4936393       2336997       2313193       4936393 
     14  21124       tick       4939344       2338584       2319792       4939344 
     15  21124       tick       4936104       2335915       2320369       4936104 
     16  21124       tick       4935117       2337345       2313111       4935117 
     17  21124       tick       4938923       2337353       2319360       4938923 
     18  21124       tick       4932542       2335722       2317615       4932542 
     19  21124       tick       4934516       2334843       2310445       4934516 
     20  21124       exit       2789619       1320787       1309597       2789619 
