use crate::system::System;
use super::Peripheral;

const DCMI_IRQ: i32 = 78;

// Pixels consumed from the JS-fed frame per model tick. The real DCMI
// consumes one pixel per PCLK; PCLK is the camera's clock, not the CPU's,
// so a ratio > 1 just speeds up frame delivery without changing semantics.
const PIXELS_PER_TICK: usize = 16;
const FIFO_DEPTH: usize = 4;

// DCMI's register block on the F407. Used to spot a DMA transfer aimed at
// our DR — the peripheral is registered by the SVD so it does not otherwise
// know its own base address.
const DCMI_REGS_START: u32 = 0x5005_0000;
const DCMI_REGS_END: u32 = 0x5005_0400;

/// DCMI (Digital Camera Interface) controller. On-chip only: the pixel
/// source is an external camera sensor fed by the JS hardware layer via
/// `dcmi_feed_frame` — the model consumes that frame with VSYNC/LINE/FRAME
/// semantics and a small pixel FIFO, exactly like the real peripheral.
pub struct Dcmi {
    cr: u32, sr: u32, ris: u32, ier: u32,
    escr: u32, esur: u32, cwstrt: u32, cwsiz: u32, dr: u32,
    fifo: Vec<u8>,
    // Consumed-frame cursor + geometry
    frame: Option<(u32, u32, Vec<u8>)>,
    frame_w: u32, frame_h: u32,
    frame_x: u32, frame_y: u32,
    vsync: bool,
}

impl Default for Dcmi {
    fn default() -> Self {
        Self {
            cr: 0, sr: 0, ris: 0, ier: 0,
            escr: 0, esur: 0, cwstrt: 0, cwsiz: 0, dr: 0,
            fifo: Vec::new(),
            frame: None, frame_w: 0, frame_h: 0,
            frame_x: 0, frame_y: 0, vsync: false,
        }
    }
}

impl Dcmi {
    pub fn new(name: &str) -> Option<Box<dyn Peripheral>> {
        if name == "DCMI" { Some(Box::new(Self::default())) } else { None }
    }

    fn fire_interrupts(&mut self, sys: &System) {
        if self.ris & self.ier != 0 {
            sys.p.nvic.borrow_mut().set_intr_pending(DCMI_IRQ);
        }
    }

    /// Pull the next pixel off the sensor and advance the frame cursor,
    /// raising LINE/FRAME as their boundaries are crossed. Returns None once
    /// the frame is exhausted. Shared by both consumers: the FIFO path (CPU
    /// polling) and the DMA path.
    fn advance_pixel(&mut self) -> Option<u8> {
        let Some((w, h, data)) = &self.frame else { return None };
        let (w, h) = (*w, *h);
        if self.frame_y >= h { return None; }
        let idx = (self.frame_y * w + self.frame_x) as usize;
        let px = data.get(idx).copied();
        self.frame_x += 1;
        if self.frame_x >= w {
            self.frame_x = 0;
            self.frame_y += 1;
            // LINE complete.
            self.ris |= 1 << 1;
            self.sr |= 1 << 1;
            if self.frame_y >= h {
                // FRAME complete: FRS flag, VSYNC deassert, capture done.
                self.ris |= 1 << 2;
                self.sr |= 1 << 2;
                self.vsync = false;
                self.cr &= !1; // CAPTURE auto-clears, like the real part
            }
        }
        px
    }

    /// Capture running with sensor data still to stream (frame loaded and
    /// not fully consumed). Used for live FNE reporting and polled pulls.
    fn streaming(&self) -> bool {
        (self.cr & 1) != 0 && self.frame.is_some() && self.frame_y < self.frame_h
    }

    fn feed_next_pixel(&mut self) {        if let Some(px) = self.advance_pixel() {
            if self.fifo.len() >= FIFO_DEPTH {
                // FIFO overflow: drop the oldest, flag OVR.
                self.fifo.remove(0);
                self.ris |= 1 << 3;
            }
            self.fifo.push(px);
        }
    }

    /// DR read issued by the DMA engine. Drains anything already in the FIFO
    /// first (ordering), then pulls straight off the sensor.
    ///
    /// It bypasses the FIFO depth rather than overrunning it because that is
    /// what the hardware does: the DMA answers each request at bus rate, so
    /// the FIFO never fills. The 4-deep FIFO and its OVR flag model the CPU
    /// being too slow — which is the whole reason capture drivers use DMA.
    fn dma_pop(&mut self) -> u32 {
        if !self.fifo.is_empty() {
            return self.fifo.remove(0) as u32;
        }
        self.advance_pixel().map(|p| p as u32).unwrap_or(0)
    }
}

impl Peripheral for Dcmi {
    fn as_any_mut(&mut self) -> &mut dyn std::any::Any { self }
    fn read(&mut self, sys: &System, offset: u32) -> u32 {
        match offset {
            0x00 => self.cr,
            // SR bit 2 is FNE (FIFO not empty) on real hardware: report it
            // live ORed with the latched event bits (LINE/FRAME), so polled
            // capture drivers see data available without an interrupt.
            // "Streaming" (capture on with frame data remaining) also reads
            // as FNE: the live-pull DR path below guarantees a read always
            // produces fresh data while the sensor runs, like continuous PCLK.
            0x04 => self.sr | (if !self.fifo.is_empty() || self.streaming() { 0x04 } else { 0 }),
            0x08 => self.ris,
            0x0C => self.ier,
            0x10 => { let v = self.ris; self.ris = 0; v }
            0x14 => self.escr,
            0x18 => self.esur,
            0x1C => self.cwstrt,
            0x20 => self.cwsiz,
            0x28 => {
                let v = if crate::system::dma_read_active() {
                    self.dma_pop()
                } else {
                    if self.fifo.is_empty() && self.streaming() {
                        // Live PCLK: pull one pixel so a polled read during
                        // capture observes streaming data even if no model
                        // tick ran since CAPTURE was set. Only fires on an
                        // empty FIFO, so no spurious overruns.
                        self.feed_next_pixel();
                    }
                    if let Some(px) = self.fifo.first().copied() {
                        self.fifo.remove(0);
                        px as u32
                    } else {
                        0
                    }
                };
                self.dr = v;
                self.fire_interrupts(sys);
                v
            }
            _ => 0,
        }
    }

    fn write(&mut self, sys: &System, offset: u32, value: u32) {
        match offset {
            0x00 => {
                let was_capture = self.cr & 1 != 0;
                self.cr = value & 0x7FFF_3FFF;
                let now_capture = self.cr & 1 != 0;
                if now_capture && !was_capture {
                    // CAPTURE rising: start consuming the JS-fed frame.
                    if let Some((w, h, data)) = crate::system::dcmi_frame() {
                        self.frame = Some((w, h, data));
                        self.frame_w = w;
                        self.frame_h = h;
                        self.frame_x = 0;
                        self.frame_y = 0;
                        self.fifo.clear();
                        self.vsync = true;
                        self.sr |= 1;      // VSYNC
                        self.ris |= 1 << 2; // FRS pending at frame start too
                    } else {
                        self.frame = None;
                    }
                }
            }
            0x0C => {
                self.ier = value & 0x1F;
                self.fire_interrupts(sys);
            }
            0x10 => {
                self.ris &= !(value & 0x1F);
                self.sr &= !(value & 0x1F) & 0x1F;
            }
            0x14 => self.escr = value & 0x3FF,
            0x18 => self.esur = value & 0xFF_FFFF,
            0x1C => self.cwstrt = value & 0x3FFF,
            0x20 => self.cwsiz = value & 0x3FFF,
            _ => {}
        }
    }

    fn tick(&mut self, sys: &System) {
        if self.cr & 1 == 0 { return; }
        // If a DMA transfer is queued against our registers, the DMA is the
        // consumer — let it pull the pixels. Streaming them into the 4-deep
        // FIFO here first would drop all but the last four before the DMA
        // ever ran, so a DMA capture would receive a frame that starts
        // partway in. The DMA services the queue later in this same host
        // step, so nothing is lost by not ticking.
        if sys.dma_pending_for_range(DCMI_REGS_START, DCMI_REGS_END) { return; }
        if self.frame.is_none() {
            if let Some((w, h, data)) = crate::system::dcmi_frame() {
                self.frame = Some((w, h, data));
                self.frame_w = w;
                self.frame_h = h;
                self.frame_x = 0;
                self.frame_y = 0;
                self.fifo.clear();
                self.vsync = true;
            } else {
                return;
            }
        }
        for _ in 0..PIXELS_PER_TICK {
            if self.frame_y >= self.frame_h { break; }
            self.feed_next_pixel();
        }
        if self.frame_y >= self.frame_h {
            // Frame fully consumed: drop it so the next CAPTURE start
            // reloads whatever the JS camera has fed since.
            self.frame = None;
        }
        self.fire_interrupts(sys);
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    // DCMI_FRAME is process-global; serialize with other dcmi tests.
    static DCMI_TEST_LOCK: std::sync::Mutex<()> = std::sync::Mutex::new(());

    #[test]
    fn consumes_js_fed_frame_with_line_and_frame_flags() {
        let _lock = DCMI_TEST_LOCK.lock().unwrap();
        crate::system::dcmi_feed_frame(8, 4, &(0u8..32).collect::<Vec<u8>>());
        let sys = crate::system::test_dummy_system();
        let slot = sys.p.peripherals.iter().find(|s| {
            s.peripheral.borrow_mut().as_any_mut().downcast_ref::<Dcmi>().is_some()
        }).expect("dcmi slot");
        let mut d = slot.peripheral.borrow_mut();
        let dcmi = d.as_any_mut().downcast_mut::<Dcmi>().unwrap();

        dcmi.cr = 1; // CAPTURE
        let sys = sys.clone();
        for _ in 0..40 { Dcmi::tick(dcmi, &sys); }

        // Whole 8x4 frame consumed (40 ticks x 16 px = 640 >= 32 pixels).
        assert_eq!(dcmi.frame_y, 4, "frame consumed");
        assert!(dcmi.ris & (1 << 2) != 0, "FRAME flag set");
        assert!(dcmi.ris & (1 << 1) != 0, "LINE flag set");
        assert_eq!(dcmi.cr & 1, 0, "CAPTURE auto-clears at frame end");

        // The FIFO (depth 4) holds the frame's last pixels.
        crate::system::dcmi_feed_frame(8, 4, &(0xAAu8..0xAA + 32).collect::<Vec<u8>>());
        dcmi.cr = 1;
        for _ in 0..40 { Dcmi::tick(dcmi, &sys); }
        assert_eq!(dcmi.fifo.first().copied().unwrap_or(0), 0xAA + 28, "fifo tail pixel");
        dcmi.fifo.clear();
        crate::system::dcmi_clear();
    }

    #[test]
    fn dma_reads_take_the_whole_frame_in_order() {
        let _lock = DCMI_TEST_LOCK.lock().unwrap();
        // 8x4 = 32 pixels: eight times the FIFO, so a CPU-paced drain would
        // lose all but the last four per tick. The DMA must get all 32, in
        // order, because it is served straight off the sensor.
        crate::system::dcmi_feed_frame(8, 4, &(1u8..=32).collect::<Vec<u8>>());
        let sys = crate::system::test_dummy_system();
        let slot = sys.p.peripherals.iter().find(|s| {
            s.peripheral.borrow_mut().as_any_mut().downcast_ref::<Dcmi>().is_some()
        }).expect("dcmi slot");
        let mut d = slot.peripheral.borrow_mut();
        let dcmi = d.as_any_mut().downcast_mut::<Dcmi>().unwrap();
        let sys2 = sys.clone();

        Dcmi::write(dcmi, &sys2, 0x00, 1);   // CAPTURE rising: load the frame

        crate::system::set_dma_read_active(true);
        let got: Vec<u8> = (0..32).map(|_| Dcmi::read(dcmi, &sys2, 0x28) as u8).collect();
        crate::system::set_dma_read_active(false);

        assert_eq!(got, (1u8..=32).collect::<Vec<u8>>(), "whole frame, in order");
        assert!(dcmi.ris & (1 << 2) != 0, "FRAME flag set");
        assert_eq!(dcmi.ris & (1 << 3), 0, "no OVR: the DMA never overruns");
        assert_eq!(dcmi.cr & 1, 0, "CAPTURE auto-clears at frame end");

        // The CPU path is unchanged: still FIFO-limited, still overruns.
        crate::system::dcmi_feed_frame(8, 4, &(1u8..=32).collect::<Vec<u8>>());
        Dcmi::write(dcmi, &sys2, 0x10, 0x1F);  // clear flags
        Dcmi::write(dcmi, &sys2, 0x00, 0);
        Dcmi::write(dcmi, &sys2, 0x00, 1);
        for _ in 0..4 { Dcmi::tick(dcmi, &sys2); }
        assert!(dcmi.ris & (1 << 3) != 0, "polling still overruns the FIFO");

        dcmi.fifo.clear();
        crate::system::dcmi_clear();
    }
}
