{
  "name": "core_simd::masks::mask_impl::Mask::<T, N>::to_bitmask_impl",
  "safe": false,
  "callees": {
    "core_simd::masks::mask_impl::Mask::<T, N>::to_int": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_simd::vector::Simd": "Constructor"
      }
    },
    "core_simd::swizzle::<impl core_simd::vector::Simd<T, N>>::resize": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Resize a vector.\n\n If `M` > `N`, extends the length of a vector, setting the new elements to `value`.\n If `M` < `N`, truncates the vector to the first `M` elements.\n\n ```\n # #![feature(portable_simd)]\n # #[cfg(feature = \"as_crate\")] use core_simd::simd;\n # #[cfg(not(feature = \"as_crate\"))] use core::simd;\n # use simd::u32x4;\n let x = u32x4::from_array([0, 1, 2, 3]);\n assert_eq!(x.resize::<8>(9).to_array(), [0, 1, 2, 3, 9, 9, 9, 9]);\n assert_eq!(x.resize::<2>(9).to_array(), [0, 1]);\n ```\n",
      "adt": {
        "core_simd::vector::Simd": "Constructor"
      }
    },
    "intrinsics::simd::simd_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Truncates an integer vector to a bitmask.\n\n `T` must be an integer vector.\n\n `U` must be either the smallest unsigned integer with at least as many bits as the length\n of `T`, or the smallest array of `u8` with at least as many bits as the length of `T`.\n\n Each element is truncated to a single bit and packed into the result.\n\n No matter whether the output is an array or an unsigned integer, it is treated as a single\n contiguous list of bits. The bitmask is always packed on the least-significant side of the\n output, and padded with 0s in the most-significant bits. The order of the bits depends on\n endianness:\n\n * On little endian, the least significant bit corresponds to the first vector element.\n * On big endian, the least significant bit corresponds to the last vector element.\n\n For example, `[!0, 0, !0, !0]` packs to\n - `0b1101u8` or `[0b1101]` on little endian, and\n - `0b1011u8` or `[0b1011]` on big endian.\n\n To consider a larger example,\n `[!0, 0, 0, 0, 0, 0, 0, 0, !0, !0, 0, 0, 0, 0, !0, 0]` packs to\n - `0b0100001100000001u16` or `[0b00000001, 0b01000011]` on little endian, and\n - `0b1000000011000010u16` or `[0b10000000, 0b11000010]` on big endian.\n\n And finally, a non-power-of-2 example with multiple bytes:\n `[!0, !0, 0, !0, 0, 0, !0, 0, !0, 0]` packs to\n - `0b0101001011u16` or `[0b01001011, 0b01]` on little endian, and\n - `0b1101001010u16` or `[0b11, 0b01001010]` on big endian.\n\n # Safety\n `x` must contain only `0` and `!0`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_simd::masks::mask_impl::Mask": [
      "Plain"
    ],
    "core_simd::vector::Simd": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_simd::masks::mask_impl::Mask::<T, N>::to_bitmask_impl"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../portable-simd/crates/core_simd/src/masks/full_masks.rs:143:5: 158:6",
  "src": "unsafe fn to_bitmask_impl<U: ReverseBits, const M: usize>(self) -> U\n    where\n        LaneCount<M>: SupportedLaneCount,\n    {\n        let resized = self.to_int().resize::<M>(T::FALSE);\n\n        // Safety: `resized` is an integer vector with length M, which must match T\n        let bitmask: U = unsafe { core::intrinsics::simd::simd_bitmask(resized) };\n\n        // LLVM assumes bit order should match endianness\n        if cfg!(target_endian = \"big\") {\n            bitmask.reverse_bits(M)\n        } else {\n            bitmask\n        }\n    }",
  "mir": "fn core_simd::masks::mask_impl::Mask::<T, N>::to_bitmask_impl(_1: core_simd::masks::mask_impl::Mask<T, N>) -> U {\n    let mut _0: U;\n    let  _2: core_simd::vector::Simd<T, M>;\n    let mut _3: core_simd::vector::Simd<T, N>;\n    debug self => _1;\n    debug resized => _2;\n    debug bitmask => _0;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_simd::masks::mask_impl::Mask::<T, N>::to_int(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _2 = core_simd::swizzle::<impl core_simd::vector::Simd<T, N>>::resize::<M>(move _3, <T as core_simd::masks::sealed::Sealed>::FALSE) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        _0 = intrinsics::simd::simd_bitmask::<core_simd::vector::Simd<T, M>, U>(_2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}