{
  "module_name": "tegra20_i2s.h",
  "hash_id": "6f2cf1b81454ce85734a785168aaaa5b80a2c7e067b51efd082bc2231cafb503",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra20_i2s.h",
  "human_readable_source": " \n \n\n#ifndef __TEGRA20_I2S_H__\n#define __TEGRA20_I2S_H__\n\n#include \"tegra_pcm.h\"\n\n \n\n#define TEGRA20_I2S_CTRL\t\t\t\t0x00\n#define TEGRA20_I2S_STATUS\t\t\t\t0x04\n#define TEGRA20_I2S_TIMING\t\t\t\t0x08\n#define TEGRA20_I2S_FIFO_SCR\t\t\t\t0x0c\n#define TEGRA20_I2S_PCM_CTRL\t\t\t\t0x10\n#define TEGRA20_I2S_NW_CTRL\t\t\t\t0x14\n#define TEGRA20_I2S_TDM_CTRL\t\t\t\t0x20\n#define TEGRA20_I2S_TDM_TX_RX_CTRL\t\t\t0x24\n#define TEGRA20_I2S_FIFO1\t\t\t\t0x40\n#define TEGRA20_I2S_FIFO2\t\t\t\t0x80\n\n \n\n#define TEGRA20_I2S_CTRL_FIFO2_TX_ENABLE\t\t(1 << 30)\n#define TEGRA20_I2S_CTRL_FIFO1_ENABLE\t\t\t(1 << 29)\n#define TEGRA20_I2S_CTRL_FIFO2_ENABLE\t\t\t(1 << 28)\n#define TEGRA20_I2S_CTRL_FIFO1_RX_ENABLE\t\t(1 << 27)\n#define TEGRA20_I2S_CTRL_FIFO_LPBK_ENABLE\t\t(1 << 26)\n#define TEGRA20_I2S_CTRL_MASTER_ENABLE\t\t\t(1 << 25)\n\n#define TEGRA20_I2S_LRCK_LEFT_LOW\t\t\t\t0\n#define TEGRA20_I2S_LRCK_RIGHT_LOW\t\t\t1\n\n#define TEGRA20_I2S_CTRL_LRCK_SHIFT\t\t\t24\n#define TEGRA20_I2S_CTRL_LRCK_MASK\t\t\t(1                          << TEGRA20_I2S_CTRL_LRCK_SHIFT)\n#define TEGRA20_I2S_CTRL_LRCK_L_LOW\t\t\t(TEGRA20_I2S_LRCK_LEFT_LOW  << TEGRA20_I2S_CTRL_LRCK_SHIFT)\n#define TEGRA20_I2S_CTRL_LRCK_R_LOW\t\t\t(TEGRA20_I2S_LRCK_RIGHT_LOW << TEGRA20_I2S_CTRL_LRCK_SHIFT)\n\n#define TEGRA20_I2S_BIT_FORMAT_I2S\t\t\t0\n#define TEGRA20_I2S_BIT_FORMAT_RJM\t\t\t1\n#define TEGRA20_I2S_BIT_FORMAT_LJM\t\t\t2\n#define TEGRA20_I2S_BIT_FORMAT_DSP\t\t\t3\n\n#define TEGRA20_I2S_CTRL_BIT_FORMAT_SHIFT\t\t10\n#define TEGRA20_I2S_CTRL_BIT_FORMAT_MASK\t\t(3                          << TEGRA20_I2S_CTRL_BIT_FORMAT_SHIFT)\n#define TEGRA20_I2S_CTRL_BIT_FORMAT_I2S\t\t\t(TEGRA20_I2S_BIT_FORMAT_I2S << TEGRA20_I2S_CTRL_BIT_FORMAT_SHIFT)\n#define TEGRA20_I2S_CTRL_BIT_FORMAT_RJM\t\t\t(TEGRA20_I2S_BIT_FORMAT_RJM << TEGRA20_I2S_CTRL_BIT_FORMAT_SHIFT)\n#define TEGRA20_I2S_CTRL_BIT_FORMAT_LJM\t\t\t(TEGRA20_I2S_BIT_FORMAT_LJM << TEGRA20_I2S_CTRL_BIT_FORMAT_SHIFT)\n#define TEGRA20_I2S_CTRL_BIT_FORMAT_DSP\t\t\t(TEGRA20_I2S_BIT_FORMAT_DSP << TEGRA20_I2S_CTRL_BIT_FORMAT_SHIFT)\n\n#define TEGRA20_I2S_BIT_SIZE_16\t\t\t\t0\n#define TEGRA20_I2S_BIT_SIZE_20\t\t\t\t1\n#define TEGRA20_I2S_BIT_SIZE_24\t\t\t\t2\n#define TEGRA20_I2S_BIT_SIZE_32\t\t\t\t3\n\n#define TEGRA20_I2S_CTRL_BIT_SIZE_SHIFT\t\t\t8\n#define TEGRA20_I2S_CTRL_BIT_SIZE_MASK\t\t\t(3                       << TEGRA20_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA20_I2S_CTRL_BIT_SIZE_16\t\t\t(TEGRA20_I2S_BIT_SIZE_16 << TEGRA20_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA20_I2S_CTRL_BIT_SIZE_20\t\t\t(TEGRA20_I2S_BIT_SIZE_20 << TEGRA20_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA20_I2S_CTRL_BIT_SIZE_24\t\t\t(TEGRA20_I2S_BIT_SIZE_24 << TEGRA20_I2S_CTRL_BIT_SIZE_SHIFT)\n#define TEGRA20_I2S_CTRL_BIT_SIZE_32\t\t\t(TEGRA20_I2S_BIT_SIZE_32 << TEGRA20_I2S_CTRL_BIT_SIZE_SHIFT)\n\n#define TEGRA20_I2S_FIFO_16_LSB\t\t\t\t0\n#define TEGRA20_I2S_FIFO_20_LSB\t\t\t\t1\n#define TEGRA20_I2S_FIFO_24_LSB\t\t\t\t2\n#define TEGRA20_I2S_FIFO_32\t\t\t\t3\n#define TEGRA20_I2S_FIFO_PACKED\t\t\t\t7\n\n#define TEGRA20_I2S_CTRL_FIFO_FORMAT_SHIFT\t\t4\n#define TEGRA20_I2S_CTRL_FIFO_FORMAT_MASK\t\t(7                       << TEGRA20_I2S_CTRL_FIFO_FORMAT_SHIFT)\n#define TEGRA20_I2S_CTRL_FIFO_FORMAT_16_LSB\t\t(TEGRA20_I2S_FIFO_16_LSB << TEGRA20_I2S_CTRL_FIFO_FORMAT_SHIFT)\n#define TEGRA20_I2S_CTRL_FIFO_FORMAT_20_LSB\t\t(TEGRA20_I2S_FIFO_20_LSB << TEGRA20_I2S_CTRL_FIFO_FORMAT_SHIFT)\n#define TEGRA20_I2S_CTRL_FIFO_FORMAT_24_LSB\t\t(TEGRA20_I2S_FIFO_24_LSB << TEGRA20_I2S_CTRL_FIFO_FORMAT_SHIFT)\n#define TEGRA20_I2S_CTRL_FIFO_FORMAT_32\t\t\t(TEGRA20_I2S_FIFO_32     << TEGRA20_I2S_CTRL_FIFO_FORMAT_SHIFT)\n#define TEGRA20_I2S_CTRL_FIFO_FORMAT_PACKED\t\t(TEGRA20_I2S_FIFO_PACKED << TEGRA20_I2S_CTRL_FIFO_FORMAT_SHIFT)\n\n#define TEGRA20_I2S_CTRL_IE_FIFO1_ERR\t\t\t(1 << 3)\n#define TEGRA20_I2S_CTRL_IE_FIFO2_ERR\t\t\t(1 << 2)\n#define TEGRA20_I2S_CTRL_QE_FIFO1\t\t\t(1 << 1)\n#define TEGRA20_I2S_CTRL_QE_FIFO2\t\t\t(1 << 0)\n\n \n\n#define TEGRA20_I2S_STATUS_FIFO1_RDY\t\t\t(1 << 31)\n#define TEGRA20_I2S_STATUS_FIFO2_RDY\t\t\t(1 << 30)\n#define TEGRA20_I2S_STATUS_FIFO1_BSY\t\t\t(1 << 29)\n#define TEGRA20_I2S_STATUS_FIFO2_BSY\t\t\t(1 << 28)\n#define TEGRA20_I2S_STATUS_FIFO1_ERR\t\t\t(1 << 3)\n#define TEGRA20_I2S_STATUS_FIFO2_ERR\t\t\t(1 << 2)\n#define TEGRA20_I2S_STATUS_QS_FIFO1\t\t\t(1 << 1)\n#define TEGRA20_I2S_STATUS_QS_FIFO2\t\t\t(1 << 0)\n\n \n\n#define TEGRA20_I2S_TIMING_NON_SYM_ENABLE\t\t(1 << 12)\n#define TEGRA20_I2S_TIMING_CHANNEL_BIT_COUNT_SHIFT\t0\n#define TEGRA20_I2S_TIMING_CHANNEL_BIT_COUNT_MASK_US\t0x7ff\n#define TEGRA20_I2S_TIMING_CHANNEL_BIT_COUNT_MASK\t(TEGRA20_I2S_TIMING_CHANNEL_BIT_COUNT_MASK_US << TEGRA20_I2S_TIMING_CHANNEL_BIT_COUNT_SHIFT)\n\n \n\n#define TEGRA20_I2S_FIFO_SCR_FIFO2_FULL_EMPTY_COUNT_SHIFT\t24\n#define TEGRA20_I2S_FIFO_SCR_FIFO1_FULL_EMPTY_COUNT_SHIFT\t16\n#define TEGRA20_I2S_FIFO_SCR_FIFO_FULL_EMPTY_COUNT_MASK\t\t0x3f\n\n#define TEGRA20_I2S_FIFO_SCR_FIFO2_CLR\t\t\t(1 << 12)\n#define TEGRA20_I2S_FIFO_SCR_FIFO1_CLR\t\t\t(1 << 8)\n\n#define TEGRA20_I2S_FIFO_ATN_LVL_ONE_SLOT\t\t0\n#define TEGRA20_I2S_FIFO_ATN_LVL_FOUR_SLOTS\t\t1\n#define TEGRA20_I2S_FIFO_ATN_LVL_EIGHT_SLOTS\t\t2\n#define TEGRA20_I2S_FIFO_ATN_LVL_TWELVE_SLOTS\t\t3\n\n#define TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_SHIFT\t4\n#define TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_MASK\t\t(3 << TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_SHIFT)\n#define TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_ONE_SLOT\t(TEGRA20_I2S_FIFO_ATN_LVL_ONE_SLOT     << TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_SHIFT)\n#define TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_FOUR_SLOTS\t(TEGRA20_I2S_FIFO_ATN_LVL_FOUR_SLOTS   << TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_SHIFT)\n#define TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_EIGHT_SLOTS\t(TEGRA20_I2S_FIFO_ATN_LVL_EIGHT_SLOTS  << TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_SHIFT)\n#define TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_TWELVE_SLOTS\t(TEGRA20_I2S_FIFO_ATN_LVL_TWELVE_SLOTS << TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_SHIFT)\n\n#define TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_SHIFT\t0\n#define TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_MASK\t\t(3 << TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_SHIFT)\n#define TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_ONE_SLOT\t(TEGRA20_I2S_FIFO_ATN_LVL_ONE_SLOT     << TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_SHIFT)\n#define TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_FOUR_SLOTS\t(TEGRA20_I2S_FIFO_ATN_LVL_FOUR_SLOTS   << TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_SHIFT)\n#define TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_EIGHT_SLOTS\t(TEGRA20_I2S_FIFO_ATN_LVL_EIGHT_SLOTS  << TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_SHIFT)\n#define TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_TWELVE_SLOTS\t(TEGRA20_I2S_FIFO_ATN_LVL_TWELVE_SLOTS << TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_SHIFT)\n\nstruct tegra20_i2s {\n\tstruct snd_soc_dai_driver dai;\n\tstruct clk *clk_i2s;\n\tstruct snd_dmaengine_dai_dma_data capture_dma_data;\n\tstruct snd_dmaengine_dai_dma_data playback_dma_data;\n\tstruct regmap *regmap;\n\tstruct reset_control *reset;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}