
---------- Begin Simulation Statistics ----------
final_tick                                13968103500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 254099                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436624                       # Number of bytes of host memory used
host_op_rate                                   426980                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    57.31                       # Real time elapsed on the host
host_tick_rate                              243729329                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14562370                       # Number of instructions simulated
sim_ops                                      24470151                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013968                       # Number of seconds simulated
sim_ticks                                 13968103500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.793621                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871957                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2412                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003172                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1712                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5008517                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357958                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443261                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          206                       # TLB misses on write requests
system.cpu0.numCycles                        27936207                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927690                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     79                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4562370                       # Number of instructions committed
system.cpu1.committedOps                      7542220                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.123179                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2235230                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     785826                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2434                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     356730                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           90                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       13519206                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.163314                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2040854                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu1.numCycles                        27936207                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               6408      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                6248425     82.85%     82.93% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.08%     83.01% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1571      0.02%     83.03% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      1.85%     84.89% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     84.89% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     84.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     84.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     84.89% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     84.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     84.89% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     84.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.02%     84.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     84.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.02%     84.92% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     84.92% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.02%     84.94% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.23%     85.18% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     85.18% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     85.18% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.01%     85.18% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     85.18% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     85.18% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     85.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.38%     85.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     85.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     85.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.46%     86.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     86.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     86.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.65%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     86.68% # Class of committed instruction
system.cpu1.op_class_0::MemRead                581666      7.71%     94.39% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               296932      3.94%     98.33% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      1.07%     99.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 7542220                       # Class of committed instruction
system.cpu1.tickCycles                       14417001                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        98639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        198302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       424170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2100                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       848404                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2100                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              83751                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41170                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57469                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15912                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15912                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         83751                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       297965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       297965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 297965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9013312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9013312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9013312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99663                       # Request fanout histogram
system.membus.reqLayer4.occupancy           395096500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          527433750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429361                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429361                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429361                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429361                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13853                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13853                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13853                       # number of overall misses
system.cpu0.icache.overall_misses::total        13853                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    315293000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    315293000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    315293000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    315293000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443214                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443214                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443214                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443214                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005670                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005670                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005670                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005670                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22759.907601                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22759.907601                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22759.907601                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22759.907601                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13837                       # number of writebacks
system.cpu0.icache.writebacks::total            13837                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13853                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13853                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13853                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13853                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    301440000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    301440000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    301440000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    301440000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005670                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005670                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005670                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005670                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21759.907601                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21759.907601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21759.907601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21759.907601                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13837                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13853                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13853                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    315293000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    315293000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443214                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443214                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005670                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005670                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22759.907601                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22759.907601                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13853                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13853                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    301440000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    301440000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005670                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005670                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21759.907601                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21759.907601                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.998977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443214                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13853                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.367141                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.998977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559565                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559565                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861424                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861424                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861760                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861760                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226523                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226523                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233578                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233578                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4049707493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4049707493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4049707493                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4049707493                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087947                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087947                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095338                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095338                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037208                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037208                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038321                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038321                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17877.687886                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17877.687886                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17337.709429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17337.709429                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4231                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.220588                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61171                       # number of writebacks
system.cpu0.dcache.writebacks::total            61171                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8888                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8888                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221378                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221378                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3599552500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3599552500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3900818000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3900818000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16539.400832                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16539.400832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17620.621742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17620.621742                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221362                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983162                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983162                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163096                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163096                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2415132000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2415132000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039336                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039336                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14808.039437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14808.039437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2228364500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2228364500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13701.797913                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13701.797913                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878262                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878262                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63427                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63427                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1634575493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1634575493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25770.972819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25770.972819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8425                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8425                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1371188000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1371188000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24929.784371                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24929.784371                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          336                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          336                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7055                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7055                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.954539                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.954539                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    301265500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    301265500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 80487.710393                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 80487.710393                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998889                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083138                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221378                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.478512                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998889                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984082                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984082                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1974079                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1974079                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1974079                       # number of overall hits
system.cpu1.icache.overall_hits::total        1974079                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        66711                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         66711                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        66711                       # number of overall misses
system.cpu1.icache.overall_misses::total        66711                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1346461000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1346461000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1346461000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1346461000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2040790                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2040790                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2040790                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2040790                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.032689                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.032689                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.032689                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.032689                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20183.492977                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20183.492977                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20183.492977                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20183.492977                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66695                       # number of writebacks
system.cpu1.icache.writebacks::total            66695                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66711                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66711                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66711                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66711                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1279750000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1279750000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1279750000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1279750000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.032689                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.032689                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.032689                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.032689                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19183.492977                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19183.492977                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19183.492977                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19183.492977                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66695                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1974079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1974079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        66711                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        66711                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1346461000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1346461000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2040790                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2040790                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.032689                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.032689                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20183.492977                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20183.492977                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66711                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66711                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1279750000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1279750000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.032689                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.032689                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19183.492977                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19183.492977                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998953                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2040790                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66711                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            30.591507                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998953                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16393031                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16393031                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       990193                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          990193                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       990250                       # number of overall hits
system.cpu1.dcache.overall_hits::total         990250                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       131881                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        131881                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       131938                       # number of overall misses
system.cpu1.dcache.overall_misses::total       131938                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   7303289500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7303289500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   7303289500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7303289500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1122074                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1122074                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1122188                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1122188                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.117533                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.117533                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.117572                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.117572                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 55377.874751                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55377.874751                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 55353.950340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55353.950340                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        75457                       # number of writebacks
system.cpu1.dcache.writebacks::total            75457                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9646                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9646                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9646                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9646                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       122235                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       122235                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       122292                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       122292                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6570007000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6570007000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6572156000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6572156000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108937                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108937                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108976                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108976                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 53748.983515                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53748.983515                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 53741.503941                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53741.503941                       # average overall mshr miss latency
system.cpu1.dcache.replacements                122276                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       666709                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         666709                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       112976                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       112976                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6056896000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6056896000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       779685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       779685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 53612.236227                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53612.236227                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       111512                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       111512                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5876896500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5876896500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.143022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.143022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 52701.919973                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 52701.919973                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       323484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        323484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        18905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        18905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1246393500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1246393500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       342389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       342389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.055215                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.055215                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65929.304417                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65929.304417                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8182                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8182                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        10723                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10723                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    693110500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    693110500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.031318                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031318                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64637.741304                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64637.741304                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      2149000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2149000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 37701.754386                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 37701.754386                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999010                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1112542                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           122292                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.097423                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           199500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999010                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999938                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9099796                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9099796                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12014                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               60844                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               45176                       # number of demand (read+write) hits
system.l2.demand_hits::total                   324571                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12014                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206537                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              60844                       # number of overall hits
system.l2.overall_hits::.cpu1.data              45176                       # number of overall hits
system.l2.overall_hits::total                  324571                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1839                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5867                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             77116                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99663                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1839                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14841                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5867                       # number of overall misses
system.l2.overall_misses::.cpu1.data            77116                       # number of overall misses
system.l2.overall_misses::total                 99663                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    149973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1250711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    473746500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   5910561000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7784991500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    149973000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1250711000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    473746500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   5910561000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7784991500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          122292                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               424234                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         122292                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              424234                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.132751                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.087947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.630589                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.234925                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.132751                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.087947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.630589                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.234925                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81551.386623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84274.038138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80747.656383                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76645.067172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78113.156337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81551.386623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84274.038138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80747.656383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76645.067172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78113.156337                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41170                       # number of writebacks
system.l2.writebacks::total                     41170                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        77116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             99663                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        77116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            99663                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    131583000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1102301000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    415076500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5139401000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6788361500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    131583000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1102301000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    415076500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5139401000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6788361500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.132751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.087947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.630589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.234925                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.132751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.087947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.630589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.234925                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71551.386623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74274.038138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70747.656383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66645.067172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68113.156337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71551.386623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74274.038138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70747.656383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66645.067172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68113.156337                       # average overall mshr miss latency
system.l2.replacements                          99835                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       136628                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           136628                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       136628                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       136628                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        80532                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            80532                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        80532                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        80532                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          904                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           904                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49813                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15912                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    642665000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    651544500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1294209500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        10723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.789798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.242100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86344.887814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 76932.872830                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81335.438663                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    568235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    566854500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1135089500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.789798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.242100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76344.887814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 66932.872830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71335.438663                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         60844                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1839                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7706                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    149973000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    473746500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    623719500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.132751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.087947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.095651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81551.386623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80747.656383                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80939.462756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1839                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5867                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7706                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    131583000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    415076500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    546659500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.132751                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.087947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.095651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71551.386623                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70747.656383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70939.462756                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        42922                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            201900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7398                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        68647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           76045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    608046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   5259016500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5867062500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       111569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.615287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.273597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82190.592052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 76609.560505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77152.508383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        68647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        76045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    534066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4572546500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5106612500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044466                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.615287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.273597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72190.592052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66609.560505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67152.508383                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.720898                       # Cycle average of tags in use
system.l2.tags.total_refs                      847499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100859                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.402810                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     211.024688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       89.464652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      591.419006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        6.632773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      123.179779                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.206079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.087368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.577558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.120293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997774                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6888083                       # Number of tag accesses
system.l2.tags.data_accesses                  6888083                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        117696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        949824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        375488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4935424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6378432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       117696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       375488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        493184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2634880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2634880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          77116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41170                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41170                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8426054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         67999496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         26881817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        353335297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             456642664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8426054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     26881817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35307871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188635487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188635487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188635487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8426054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        67999496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        26881817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       353335297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            645278151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     40899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     75368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000532664500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2446                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2446                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237211                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38481                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41170                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41170                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1785                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   271                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4986                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    870564500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  489390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2705777000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8894.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27644.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    81976                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36326                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41170                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   88660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    434.136201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   258.923922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.217872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5172     25.28%     25.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4858     23.75%     49.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1747      8.54%     57.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1053      5.15%     62.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1114      5.45%     68.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          587      2.87%     71.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          496      2.42%     73.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          463      2.26%     75.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4965     24.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.989370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.973998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.901875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2165     88.51%     88.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          148      6.05%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           58      2.37%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           20      0.82%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           10      0.41%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           11      0.45%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            7      0.29%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            8      0.33%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            6      0.25%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            3      0.12%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.12%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.12%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.713410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.686049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.969494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1555     63.57%     63.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      3.07%     66.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              783     32.01%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               30      1.23%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2446                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6264192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2616384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6378432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2634880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       448.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    456.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13968015500                       # Total gap between requests
system.mem_ctrls.avgGap                      99181.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       117696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       947456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       375488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4823552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2616384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8426054.403162175789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 67829967.038832440972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 26881816.847935009748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 345326192.635958075523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187311326.838321328163                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        77116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41170                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     56113500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    491917000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    174526500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1983220000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 334522695750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30513.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33145.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29747.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25717.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8125399.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             57584100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             30602880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           219897720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           58056840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1102049520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4771182150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1345914240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7585287450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.043474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3451120750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10050802750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             88478880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             47023845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           478951200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          155341980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1102049520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5683902630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        577307520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8133055575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.259114                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1441283250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12060640250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            358509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       177798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80532                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          265675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65725                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80564                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277945                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       200117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       366860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1272638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1772160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18083136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8537984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     12655936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41049216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           99835                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2634880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           524069                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063190                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 521968     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2101      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             524069                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          641362000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         183726921                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100143345                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332124882                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20785986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13968103500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
