# Project 1: D Flip-Flop with Scan Chain (DFT_Verilog_Project1)

This project demonstrates the RTL design, simulation, and waveform validation of a **D Flip-Flop with Scan Chain** using Verilog. The design is simulated using **Icarus Verilog + GTKWave**, showcasing basic DFT logic.

---

## ðŸ”§ Tools Used

- **Icarus Verilog** â€“ RTL Simulation
- **GTKWave** â€“ Waveform Visualization
- **GitHub** â€“ Code Repository

---

## ðŸ“‚ Project Structure
DFT_Verilog_Project1/
â”œâ”€â”€ RTL/
â”‚   â””â”€â”€ DFF.v
â”œâ”€â”€ Testbench/
â”‚   â””â”€â”€ tb.v
â”œâ”€â”€ Waveform/
â”‚   â””â”€â”€ Waveform_DFF_scan.png
â”œâ”€â”€ README.md

---

## ðŸ“„ Description

- `DFF.v`: Verilog module with `clk`, `rst`, `scan_en`, and `scan_in`.
- `tb.v`: Testbench for driving inputs and generating `.vcd` file.
- `Waveform_DFF_scan.png`: Captured GTKWave image showing functional behavior.

---

## âœ… Simulation Output

![Waveform](Waveform/Waveform_DFF_scan.png)

---

## ðŸ“ˆ Learning Outcomes

- Scan chain integration in DFF
- RTL coding and simulation flow
- Visual waveform analysis in GTKWave

---

## ðŸ“Œ Author

**Vishal Singh**  
GitHub: [VishalSingh-ML](https://github.com/VishalSingh-ML)
