---
title: Arm MVE Intrinsics
version: 2021Q4
date-of-issue: 11 January 2022
# LaTeX specific variables
landscape: true
copyright-text: Copyright 2019-2022 Arm Limited and/or its affiliates <open-source-office@arm.com>.
draftversion: true
# Jekyll specific variables
header_counter: true
toc: true
---

<!--
SPDX-FileCopyrightText: Copyright 2019-2022 Arm Limited and/or its affiliates <open-source-office@arm.com>
CC-BY-SA-4.0 AND Apache-Patent-License
See LICENSE.md file for details
-->

<!---
**** Do not remove! ****
The two lines following this comment are necessary
to generate the Table of Contents via Jekyll.
They are automatically removed by the scripts that generate the pdfs.
-->
* TOC
{:toc}
# Preface                                                                  

## Abstract

This document is complementary to the main Arm C Language Extensions
(ACLE) specification, which can be found on the [ACLE project on
GitHub](https://github.com/ARM-software/acle).

## Latest release and defects report

For the latest release of this document, see the [ACLE project on
GitHub](https://github.com/ARM-software/acle).

Please report defects in this specification to the [issue tracker page
on GitHub](https://github.com/ARM-software/acle/issues).

## License

This work is licensed under the Creative Commons Attribution-ShareAlike
4.0 International License. To view a copy of this license, visit
<http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to
Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.

Grant of Patent License. Subject to the terms and conditions of this
license (both the Public License and this Patent License), each Licensor
hereby grants to You a perpetual, worldwide, non-exclusive, no-charge,
royalty-free, irrevocable (except as stated in this section) patent
license to make, have made, use, offer to sell, sell, import, and
otherwise transfer the Licensed Material, where such license applies
only to those patent claims licensable by such Licensor that are
necessarily infringed by their contribution(s) alone or by combination
of their contribution(s) with the Licensed Material to which such
contribution(s) was submitted. If You institute patent litigation
against any entity (including a cross-claim or counterclaim in a
lawsuit) alleging that the Licensed Material or a contribution
incorporated within the Licensed Material constitutes direct or
contributory patent infringement, then any licenses granted to You under
this license for that Licensed Material shall terminate as of the date
such litigation is filed.

### About the license

As identified more fully in the [License](#license) section, this
project is licensed under CC-BY-SA-4.0 along with an additional patent
license. The language in the additional patent license is largely
identical to that in Apache-2.0 (specifically, Section 3 of Apache-2.0
as reflected at <https://www.apache.org/licenses/LICENSE-2.0>) with two
exceptions.

First, several changes were made related to the defined terms so as to
reflect the fact that such defined terms need to align with the
terminology in CC-BY-SA-4.0 rather than Apache-2.0 (for example, changing
"Work" to "Licensed Material").

Second, the defensive termination clause was changed such that the scope
of defensive termination applies to "any licenses granted to You"
(rather than "any patent licenses granted to You"). This change is
intended to help maintain a healthy ecosystem by providing additional
protection to the community against patent litigation claims.

## Contributions

Contributions to this project are licensed under an inbound=outbound
model such that any such contributions are licensed by the contributor
under the same terms as those in the LICENSE file.

We do not require copyright assignment. The original contributor will
retain the copyright.

## Trademark notice

The text of and illustrations in this document are licensed by Arm under
a Creative Commons Attribution--Share Alike 4.0 International license
(\"CC-BY-SA-4.0"), with an additional clause on patents. The Arm
trademarks featured here are registered trademarks or trademarks of Arm
Limited (or its subsidiaries) in the US and/or elsewhere. All rights
reserved. Please visit <https://www.arm.com/company/policies/trademarks>
for more information about Arm's trademarks.

## Copyright

Copyright 2019-2022 Arm Limited and/or its affiliates <open-source-office@arm.com>.

## Document history

| Issue     | Date              | Change                                        |
| :---      | :---              | :---                                          |
| Q219-00   | 30 June 2019      | Version ACLE Q2 2019                          |
| Q319-00   | 30 September 2019 | Version ACLE Q3 2019                          |
| Q419-00   | 31 December 2019  | Version ACLE Q4 2019                          |
| Q220-00   | 30 May 2020       | Version ACLE Q2 2020                          |
| 2021Q2    | 02 July 2021      | Open source release                           |
| 2021Q4    | 11 January 2022   | See [Changes for 2021Q4](#changes-for-2021q4) |

### Changes for 2021Q4

* Updated copyright statement in section [Copyright](#copyright).
* Converted document sources from reStructuredText (`.rst`) to
  Markdown (`.md`). The tool [`pandoc`](https://pandoc.org/) is now
  used to render the PDF of the specs. The PDF is rendered using the
  standard layout used in Arm specifications.

### Changes for next release

* Textual improvements (non-functional changes).

<!---
**** Do not remove! ****
The line following this comment is necessary to generate custom geometry settings
for the intrinsics tables.
It is automatically removed by the scripts that generate the pdfs.
-->
<!--latex_geometry_conf-->

# List of Intrinsics



## Vector manipulation

### Create vector

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                                                         | Argument preparation                                                           | Instruction                                                                      | Result                       | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|----------------------------------------------------------------------------------|------------------------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcreateq_f16" target="_blank">[__arm_]vcreateq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>                                                                                                                                                         | `a -> [Rt0, Rt1]`<br>`b -> [Rt2, Rt3]`                                         | `VMOV Qd[0], Rt0`<br>`VMOV Qd[1], Rt1`<br>`VMOV Qd[2], Rt2`<br>`VMOV Qd[3], Rt3` | `Qd -> result`               | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcreateq_f32" target="_blank">[__arm_]vcreateq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>                                                                                                                                                         | `a -> [Rt0, Rt1]`<br>`b -> [Rt2, Rt3]`                                         | `VMOV Qd[0], Rt0`<br>`VMOV Qd[1], Rt1`<br>`VMOV Qd[2], Rt2`<br>`VMOV Qd[3], Rt3` | `Qd -> result`               | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcreateq_s8" target="_blank">[__arm_]vcreateq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>                                                                                                                                                             | `a -> [Rt0, Rt1]`<br>`b -> [Rt2, Rt3]`                                         | `VMOV Qd[0], Rt0`<br>`VMOV Qd[1], Rt1`<br>`VMOV Qd[2], Rt2`<br>`VMOV Qd[3], Rt3` | `Qd -> result`               | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcreateq_s16" target="_blank">[__arm_]vcreateq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>                                                                                                                                                           | `a -> [Rt0, Rt1]`<br>`b -> [Rt2, Rt3]`                                         | `VMOV Qd[0], Rt0`<br>`VMOV Qd[1], Rt1`<br>`VMOV Qd[2], Rt2`<br>`VMOV Qd[3], Rt3` | `Qd -> result`               | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcreateq_s32" target="_blank">[__arm_]vcreateq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>                                                                                                                                                           | `a -> [Rt0, Rt1]`<br>`b -> [Rt2, Rt3]`                                         | `VMOV Qd[0], Rt0`<br>`VMOV Qd[1], Rt1`<br>`VMOV Qd[2], Rt2`<br>`VMOV Qd[3], Rt3` | `Qd -> result`               | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcreateq_s64" target="_blank">[__arm_]vcreateq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>                                                                                                                                                           | `a -> [Rt0, Rt1]`<br>`b -> [Rt2, Rt3]`                                         | `VMOV Qd[0], Rt0`<br>`VMOV Qd[1], Rt1`<br>`VMOV Qd[2], Rt2`<br>`VMOV Qd[3], Rt3` | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcreateq_u8" target="_blank">[__arm_]vcreateq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>                                                                                                                                                            | `a -> [Rt0, Rt1]`<br>`b -> [Rt2, Rt3]`                                         | `VMOV Qd[0], Rt0`<br>`VMOV Qd[1], Rt1`<br>`VMOV Qd[2], Rt2`<br>`VMOV Qd[3], Rt3` | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcreateq_u16" target="_blank">[__arm_]vcreateq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>                                                                                                                                                          | `a -> [Rt0, Rt1]`<br>`b -> [Rt2, Rt3]`                                         | `VMOV Qd[0], Rt0`<br>`VMOV Qd[1], Rt1`<br>`VMOV Qd[2], Rt2`<br>`VMOV Qd[3], Rt3` | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcreateq_u32" target="_blank">[__arm_]vcreateq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>                                                                                                                                                          | `a -> [Rt0, Rt1]`<br>`b -> [Rt2, Rt3]`                                         | `VMOV Qd[0], Rt0`<br>`VMOV Qd[1], Rt1`<br>`VMOV Qd[2], Rt2`<br>`VMOV Qd[3], Rt3` | `Qd -> result`               | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcreateq_u64" target="_blank">[__arm_]vcreateq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>                                                                                                                                                          | `a -> [Rt0, Rt1]`<br>`b -> [Rt2, Rt3]`                                         | `VMOV Qd[0], Rt0`<br>`VMOV Qd[1], Rt1`<br>`VMOV Qd[2], Rt2`<br>`VMOV Qd[3], Rt3` | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq%5B_n%5D_u8" target="_blank">[__arm_]vddupq[_n]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                                 | `a -> Rn`<br>`imm in [1,2,4,8]`                                                | `VDDUP.U8 Qd, Rn, imm`                                                           | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq%5B_n%5D_u16" target="_blank">[__arm_]vddupq[_n]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                               | `a -> Rn`<br>`imm in [1,2,4,8]`                                                | `VDDUP.U16 Qd, Rn, imm`                                                          | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq%5B_n%5D_u32" target="_blank">[__arm_]vddupq[_n]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                               | `a -> Rn`<br>`imm in [1,2,4,8]`                                                | `VDDUP.U32 Qd, Rn, imm`                                                          | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq%5B_wb%5D_u8" target="_blank">[__arm_]vddupq[_wb]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                              | `*a -> Rn`<br>`imm in [1,2,4,8]`                                               | `VDDUP.U8 Qd, Rn, imm`                                                           | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq%5B_wb%5D_u16" target="_blank">[__arm_]vddupq[_wb]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                            | `*a -> Rn`<br>`imm in [1,2,4,8]`                                               | `VDDUP.U16 Qd, Rn, imm`                                                          | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq%5B_wb%5D_u32" target="_blank">[__arm_]vddupq[_wb]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                            | `*a -> Rn`<br>`imm in [1,2,4,8]`                                               | `VDDUP.U32 Qd, Rn, imm`                                                          | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_m%5B_n_u8%5D" target="_blank">[__arm_]vddupq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U8 Qd, Rn, imm`                               | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_m%5B_n_u16%5D" target="_blank">[__arm_]vddupq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `inactive -> Qd`<br>`a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U16 Qd, Rn, imm`                              | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_m%5B_n_u32%5D" target="_blank">[__arm_]vddupq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `inactive -> Qd`<br>`a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U32 Qd, Rn, imm`                              | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_m%5B_wb_u8%5D" target="_blank">[__arm_]vddupq_m[_wb_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                             | `inactive -> Qd`<br>`*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`              | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U8 Qd, Rn, imm`                               | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_m%5B_wb_u16%5D" target="_blank">[__arm_]vddupq_m[_wb_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                           | `inactive -> Qd`<br>`*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`              | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U16 Qd, Rn, imm`                              | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_m%5B_wb_u32%5D" target="_blank">[__arm_]vddupq_m[_wb_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                           | `inactive -> Qd`<br>`*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`              | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U32 Qd, Rn, imm`                              | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_x%5B_n%5D_u8" target="_blank">[__arm_]vddupq_x[_n]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                 | `a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                   | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U8 Qd, Rn, imm`                               | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_x%5B_n%5D_u16" target="_blank">[__arm_]vddupq_x[_n]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                               | `a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                   | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U16 Qd, Rn, imm`                              | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_x%5B_n%5D_u32" target="_blank">[__arm_]vddupq_x[_n]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                               | `a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                   | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U32 Qd, Rn, imm`                              | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_x%5B_wb%5D_u8" target="_blank">[__arm_]vddupq_x[_wb]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                              | `*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                  | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U8 Qd, Rn, imm`                               | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_x%5B_wb%5D_u16" target="_blank">[__arm_]vddupq_x[_wb]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                            | `*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                  | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U16 Qd, Rn, imm`                              | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvddupq_x%5B_wb%5D_u32" target="_blank">[__arm_]vddupq_x[_wb]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                            | `*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                  | `VMSR P0, Rp`<br>`VPST`<br>`VDDUPT.U32 Qd, Rn, imm`                              | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq%5B_n%5D_u8" target="_blank">[__arm_]vdwdupq[_n]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                       | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                   | `VDWDUP.U8 Qd, Rn, Rm, imm`                                                      | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq%5B_n%5D_u16" target="_blank">[__arm_]vdwdupq[_n]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                     | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                   | `VDWDUP.U16 Qd, Rn, Rm, imm`                                                     | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq%5B_n%5D_u32" target="_blank">[__arm_]vdwdupq[_n]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                     | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                   | `VDWDUP.U32 Qd, Rn, Rm, imm`                                                     | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq%5B_wb%5D_u8" target="_blank">[__arm_]vdwdupq[_wb]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                  | `VDWDUP.U8 Qd, Rn, Rm, imm`                                                      | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq%5B_wb%5D_u16" target="_blank">[__arm_]vdwdupq[_wb]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                  | `VDWDUP.U16 Qd, Rn, Rm, imm`                                                     | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq%5B_wb%5D_u32" target="_blank">[__arm_]vdwdupq[_wb]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                  | `VDWDUP.U32 Qd, Rn, Rm, imm`                                                     | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_m%5B_n_u8%5D" target="_blank">[__arm_]vdwdupq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U8 Qd, Rn, Rm, imm`                          | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_m%5B_n_u16%5D" target="_blank">[__arm_]vdwdupq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U16 Qd, Rn, Rm, imm`                         | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_m%5B_n_u32%5D" target="_blank">[__arm_]vdwdupq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U32 Qd, Rn, Rm, imm`                         | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_m%5B_wb_u8%5D" target="_blank">[__arm_]vdwdupq_m[_wb_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U8 Qd, Rn, Rm, imm`                          | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_m%5B_wb_u16%5D" target="_blank">[__arm_]vdwdupq_m[_wb_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U16 Qd, Rn, Rm, imm`                         | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_m%5B_wb_u32%5D" target="_blank">[__arm_]vdwdupq_m[_wb_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U32 Qd, Rn, Rm, imm`                         | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_x%5B_n%5D_u8" target="_blank">[__arm_]vdwdupq_x[_n]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U8 Qd, Rn, Rm, imm`                          | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_x%5B_n%5D_u16" target="_blank">[__arm_]vdwdupq_x[_n]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U16 Qd, Rn, Rm, imm`                         | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_x%5B_n%5D_u32" target="_blank">[__arm_]vdwdupq_x[_n]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U32 Qd, Rn, Rm, imm`                         | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_x%5B_wb%5D_u8" target="_blank">[__arm_]vdwdupq_x[_wb]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U8 Qd, Rn, Rm, imm`                          | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_x%5B_wb%5D_u16" target="_blank">[__arm_]vdwdupq_x[_wb]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U16 Qd, Rn, Rm, imm`                         | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdwdupq_x%5B_wb%5D_u32" target="_blank">[__arm_]vdwdupq_x[_wb]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VDWDUPT.U32 Qd, Rn, Rm, imm`                         | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq%5B_n%5D_u8" target="_blank">[__arm_]vidupq[_n]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                                 | `a -> Rn`<br>`imm in [1,2,4,8]`                                                | `VIDUP.U8 Qd, Rn, imm`                                                           | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq%5B_n%5D_u16" target="_blank">[__arm_]vidupq[_n]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                               | `a -> Rn`<br>`imm in [1,2,4,8]`                                                | `VIDUP.U16 Qd, Rn, imm`                                                          | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq%5B_n%5D_u32" target="_blank">[__arm_]vidupq[_n]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                               | `a -> Rn`<br>`imm in [1,2,4,8]`                                                | `VIDUP.U32 Qd, Rn, imm`                                                          | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq%5B_wb%5D_u8" target="_blank">[__arm_]vidupq[_wb]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                              | `*a -> Rn`<br>`imm in [1,2,4,8]`                                               | `VIDUP.U8 Qd, Rn, imm`                                                           | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq%5B_wb%5D_u16" target="_blank">[__arm_]vidupq[_wb]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                            | `*a -> Rn`<br>`imm in [1,2,4,8]`                                               | `VIDUP.U16 Qd, Rn, imm`                                                          | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq%5B_wb%5D_u32" target="_blank">[__arm_]vidupq[_wb]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                                                            | `*a -> Rn`<br>`imm in [1,2,4,8]`                                               | `VIDUP.U32 Qd, Rn, imm`                                                          | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_m%5B_n_u8%5D" target="_blank">[__arm_]vidupq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U8 Qd, Rn, imm`                               | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_m%5B_n_u16%5D" target="_blank">[__arm_]vidupq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `inactive -> Qd`<br>`a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U16 Qd, Rn, imm`                              | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_m%5B_n_u32%5D" target="_blank">[__arm_]vidupq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `inactive -> Qd`<br>`a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U32 Qd, Rn, imm`                              | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_m%5B_wb_u8%5D" target="_blank">[__arm_]vidupq_m[_wb_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                             | `inactive -> Qd`<br>`*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`              | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U8 Qd, Rn, imm`                               | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_m%5B_wb_u16%5D" target="_blank">[__arm_]vidupq_m[_wb_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                           | `inactive -> Qd`<br>`*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`              | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U16 Qd, Rn, imm`                              | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_m%5B_wb_u32%5D" target="_blank">[__arm_]vidupq_m[_wb_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                           | `inactive -> Qd`<br>`*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`              | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U32 Qd, Rn, imm`                              | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_x%5B_n%5D_u8" target="_blank">[__arm_]vidupq_x[_n]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                 | `a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                   | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U8 Qd, Rn, imm`                               | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_x%5B_n%5D_u16" target="_blank">[__arm_]vidupq_x[_n]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                               | `a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                   | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U16 Qd, Rn, imm`                              | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_x%5B_n%5D_u32" target="_blank">[__arm_]vidupq_x[_n]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                               | `a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                   | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U32 Qd, Rn, imm`                              | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_x%5B_wb%5D_u8" target="_blank">[__arm_]vidupq_x[_wb]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                              | `*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                  | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U8 Qd, Rn, imm`                               | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_x%5B_wb%5D_u16" target="_blank">[__arm_]vidupq_x[_wb]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                            | `*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                  | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U16 Qd, Rn, imm`                              | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvidupq_x%5B_wb%5D_u32" target="_blank">[__arm_]vidupq_x[_wb]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                            | `*a -> Rn`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                                  | `VMSR P0, Rp`<br>`VPST`<br>`VIDUPT.U32 Qd, Rn, imm`                              | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq%5B_n%5D_u8" target="_blank">[__arm_]viwdupq[_n]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                       | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                   | `VIWDUP.U8 Qd, Rn, Rm, imm`                                                      | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq%5B_n%5D_u16" target="_blank">[__arm_]viwdupq[_n]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                     | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                   | `VIWDUP.U16 Qd, Rn, Rm, imm`                                                     | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq%5B_n%5D_u32" target="_blank">[__arm_]viwdupq[_n]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                     | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                   | `VIWDUP.U32 Qd, Rn, Rm, imm`                                                     | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq%5B_wb%5D_u8" target="_blank">[__arm_]viwdupq[_wb]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                  | `VIWDUP.U8 Qd, Rn, Rm, imm`                                                      | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq%5B_wb%5D_u16" target="_blank">[__arm_]viwdupq[_wb]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                  | `VIWDUP.U16 Qd, Rn, Rm, imm`                                                     | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq%5B_wb%5D_u32" target="_blank">[__arm_]viwdupq[_wb]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`                                  | `VIWDUP.U32 Qd, Rn, Rm, imm`                                                     | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_m%5B_n_u8%5D" target="_blank">[__arm_]viwdupq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U8 Qd, Rn, Rm, imm`                          | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_m%5B_n_u16%5D" target="_blank">[__arm_]viwdupq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U16 Qd, Rn, Rm, imm`                         | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_m%5B_n_u32%5D" target="_blank">[__arm_]viwdupq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U32 Qd, Rn, Rm, imm`                         | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_m%5B_wb_u8%5D" target="_blank">[__arm_]viwdupq_m[_wb_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U8 Qd, Rn, Rm, imm`                          | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_m%5B_wb_u16%5D" target="_blank">[__arm_]viwdupq_m[_wb_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U16 Qd, Rn, Rm, imm`                         | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_m%5B_wb_u32%5D" target="_blank">[__arm_]viwdupq_m[_wb_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U32 Qd, Rn, Rm, imm`                         | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_x%5B_n%5D_u8" target="_blank">[__arm_]viwdupq_x[_n]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U8 Qd, Rn, Rm, imm`                          | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_x%5B_n%5D_u16" target="_blank">[__arm_]viwdupq_x[_n]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U16 Qd, Rn, Rm, imm`                         | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_x%5B_n%5D_u32" target="_blank">[__arm_]viwdupq_x[_n]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U32 Qd, Rn, Rm, imm`                         | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_x%5B_wb%5D_u8" target="_blank">[__arm_]viwdupq_x[_wb]_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U8 Qd, Rn, Rm, imm`                          | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_x%5B_wb%5D_u16" target="_blank">[__arm_]viwdupq_x[_wb]_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U16 Qd, Rn, Rm, imm`                         | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dviwdupq_x%5B_wb%5D_u32" target="_blank">[__arm_]viwdupq_x[_wb]_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `*a -> Rn`<br>`b -> Rm`<br>`imm in [1,2,4,8]`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VIWDUPT.U32 Qd, Rn, Rm, imm`                         | `Qd -> result`<br>`Rn -> *a` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_n_s8" target="_blank">[__arm_]vdupq_n_s8</a>(int8_t a)</code>                                                                                                                                                                                                                                      | `a -> Rt`                                                                      | `VDUP.8 Qd, Rt`                                                                  | `Qd -> result`               | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_n_s16" target="_blank">[__arm_]vdupq_n_s16</a>(int16_t a)</code>                                                                                                                                                                                                                                   | `a -> Rt`                                                                      | `VDUP.16 Qd, Rt`                                                                 | `Qd -> result`               | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_n_s32" target="_blank">[__arm_]vdupq_n_s32</a>(int32_t a)</code>                                                                                                                                                                                                                                   | `a -> Rt`                                                                      | `VDUP.32 Qd, Rt`                                                                 | `Qd -> result`               | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_n_u8" target="_blank">[__arm_]vdupq_n_u8</a>(uint8_t a)</code>                                                                                                                                                                                                                                    | `a -> Rt`                                                                      | `VDUP.8 Qd, Rt`                                                                  | `Qd -> result`               | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_n_u16" target="_blank">[__arm_]vdupq_n_u16</a>(uint16_t a)</code>                                                                                                                                                                                                                                 | `a -> Rt`                                                                      | `VDUP.16 Qd, Rt`                                                                 | `Qd -> result`               | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_n_u32" target="_blank">[__arm_]vdupq_n_u32</a>(uint32_t a)</code>                                                                                                                                                                                                                                 | `a -> Rt`                                                                      | `VDUP.32 Qd, Rt`                                                                 | `Qd -> result`               | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_n_f16" target="_blank">[__arm_]vdupq_n_f16</a>(float16_t a)</code>                                                                                                                                                                                                                               | `a -> Rt`                                                                      | `VDUP.16 Qd, Rt`                                                                 | `Qd -> result`               | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_n_f32" target="_blank">[__arm_]vdupq_n_f32</a>(float32_t a)</code>                                                                                                                                                                                                                               | `a -> Rt`                                                                      | `VDUP.32 Qd, Rt`                                                                 | `Qd -> result`               | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_m%5B_n_s8%5D" target="_blank">[__arm_]vdupq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                 | `inactive -> Qd`<br>`a -> Rt`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.8 Qd, Rt`                                      | `Qd -> result`               | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_m%5B_n_s16%5D" target="_blank">[__arm_]vdupq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                              | `inactive -> Qd`<br>`a -> Rt`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.16 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_m%5B_n_s32%5D" target="_blank">[__arm_]vdupq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                              | `inactive -> Qd`<br>`a -> Rt`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.32 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_m%5B_n_u8%5D" target="_blank">[__arm_]vdupq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                              | `inactive -> Qd`<br>`a -> Rt`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.8 Qd, Rt`                                      | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_m%5B_n_u16%5D" target="_blank">[__arm_]vdupq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                           | `inactive -> Qd`<br>`a -> Rt`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.16 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_m%5B_n_u32%5D" target="_blank">[__arm_]vdupq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                           | `inactive -> Qd`<br>`a -> Rt`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.32 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_m%5B_n_f16%5D" target="_blank">[__arm_]vdupq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                        | `inactive -> Qd`<br>`a -> Rt`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.16 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_m%5B_n_f32%5D" target="_blank">[__arm_]vdupq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                        | `inactive -> Qd`<br>`a -> Rt`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.32 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_x_n_s8" target="_blank">[__arm_]vdupq_x_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                         | `a -> Rt`<br>`p -> Rp`                                                         | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.8 Qd, Rt`                                      | `Qd -> result`               | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_x_n_s16" target="_blank">[__arm_]vdupq_x_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                      | `a -> Rt`<br>`p -> Rp`                                                         | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.16 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_x_n_s32" target="_blank">[__arm_]vdupq_x_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                      | `a -> Rt`<br>`p -> Rp`                                                         | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.32 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_x_n_u8" target="_blank">[__arm_]vdupq_x_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                       | `a -> Rt`<br>`p -> Rp`                                                         | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.8 Qd, Rt`                                      | `Qd -> result`               | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_x_n_u16" target="_blank">[__arm_]vdupq_x_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                    | `a -> Rt`<br>`p -> Rp`                                                         | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.16 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_x_n_u32" target="_blank">[__arm_]vdupq_x_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                    | `a -> Rt`<br>`p -> Rp`                                                         | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.32 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_x_n_f16" target="_blank">[__arm_]vdupq_x_n_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                  | `a -> Rt`<br>`p -> Rp`                                                         | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.16 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvdupq_x_n_f32" target="_blank">[__arm_]vdupq_x_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                  | `a -> Rt`<br>`p -> Rp`                                                         | `VMSR P0, Rp`<br>`VPST`<br>`VDUPT.32 Qd, Rt`                                     | `Qd -> result`               | `MVE`                     |

### Reverse elements

| Intrinsic                                                                                                                                                                                                                                                                                                                    | Argument preparation                       | Instruction                                    | Result         | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev16q%5B_s8%5D" target="_blank">[__arm_]vrev16q[_s8]</a>(int8x16_t a)</code>                                                                                                                                      | `a -> Qm`                                  | `VREV16.8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev16q%5B_u8%5D" target="_blank">[__arm_]vrev16q[_u8]</a>(uint8x16_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VREV16.8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev16q_m%5B_s8%5D" target="_blank">[__arm_]vrev16q_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV16T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev16q_m%5B_u8%5D" target="_blank">[__arm_]vrev16q_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV16T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev16q_x%5B_s8%5D" target="_blank">[__arm_]vrev16q_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV16T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev16q_x%5B_u8%5D" target="_blank">[__arm_]vrev16q_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV16T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q%5B_s8%5D" target="_blank">[__arm_]vrev32q[_s8]</a>(int8x16_t a)</code>                                                                                                                                      | `a -> Qm`                                  | `VREV32.8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q%5B_s16%5D" target="_blank">[__arm_]vrev32q[_s16]</a>(int16x8_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VREV32.16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q%5B_u8%5D" target="_blank">[__arm_]vrev32q[_u8]</a>(uint8x16_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VREV32.8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q%5B_u16%5D" target="_blank">[__arm_]vrev32q[_u16]</a>(uint16x8_t a)</code>                                                                                                                                  | `a -> Qm`                                  | `VREV32.16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q%5B_f16%5D" target="_blank">[__arm_]vrev32q[_f16]</a>(float16x8_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VREV32.16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q_m%5B_s8%5D" target="_blank">[__arm_]vrev32q_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV32T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q_m%5B_s16%5D" target="_blank">[__arm_]vrev32q_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV32T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q_m%5B_u8%5D" target="_blank">[__arm_]vrev32q_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV32T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q_m%5B_u16%5D" target="_blank">[__arm_]vrev32q_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV32T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q_m%5B_f16%5D" target="_blank">[__arm_]vrev32q_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV32T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q_x%5B_s8%5D" target="_blank">[__arm_]vrev32q_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV32T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q_x%5B_s16%5D" target="_blank">[__arm_]vrev32q_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV32T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q_x%5B_u8%5D" target="_blank">[__arm_]vrev32q_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV32T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q_x%5B_u16%5D" target="_blank">[__arm_]vrev32q_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV32T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev32q_x%5B_f16%5D" target="_blank">[__arm_]vrev32q_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV32T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q%5B_s8%5D" target="_blank">[__arm_]vrev64q[_s8]</a>(int8x16_t a)</code>                                                                                                                                      | `a -> Qm`                                  | `VREV64.8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q%5B_s16%5D" target="_blank">[__arm_]vrev64q[_s16]</a>(int16x8_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VREV64.16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q%5B_s32%5D" target="_blank">[__arm_]vrev64q[_s32]</a>(int32x4_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VREV64.32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q%5B_u8%5D" target="_blank">[__arm_]vrev64q[_u8]</a>(uint8x16_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VREV64.8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q%5B_u16%5D" target="_blank">[__arm_]vrev64q[_u16]</a>(uint16x8_t a)</code>                                                                                                                                  | `a -> Qm`                                  | `VREV64.16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q%5B_u32%5D" target="_blank">[__arm_]vrev64q[_u32]</a>(uint32x4_t a)</code>                                                                                                                                  | `a -> Qm`                                  | `VREV64.32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q%5B_f16%5D" target="_blank">[__arm_]vrev64q[_f16]</a>(float16x8_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VREV64.16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q%5B_f32%5D" target="_blank">[__arm_]vrev64q[_f32]</a>(float32x4_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VREV64.32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_m%5B_s8%5D" target="_blank">[__arm_]vrev64q_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_m%5B_s16%5D" target="_blank">[__arm_]vrev64q_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_m%5B_s32%5D" target="_blank">[__arm_]vrev64q_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_m%5B_u8%5D" target="_blank">[__arm_]vrev64q_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_m%5B_u16%5D" target="_blank">[__arm_]vrev64q_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_m%5B_u32%5D" target="_blank">[__arm_]vrev64q_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_m%5B_f16%5D" target="_blank">[__arm_]vrev64q_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_m%5B_f32%5D" target="_blank">[__arm_]vrev64q_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_x%5B_s8%5D" target="_blank">[__arm_]vrev64q_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_x%5B_s16%5D" target="_blank">[__arm_]vrev64q_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_x%5B_s32%5D" target="_blank">[__arm_]vrev64q_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_x%5B_u8%5D" target="_blank">[__arm_]vrev64q_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_x%5B_u16%5D" target="_blank">[__arm_]vrev64q_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_x%5B_u32%5D" target="_blank">[__arm_]vrev64q_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_x%5B_f16%5D" target="_blank">[__arm_]vrev64q_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrev64q_x%5B_f32%5D" target="_blank">[__arm_]vrev64q_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VREV64T.32 Qd, Qm` | `Qd -> result` | `MVE`                     |

### Extract one element from vector

| Intrinsic                                                                                                                                                                                                                                                                 | Argument preparation          | Instruction                 | Result                | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|-----------------------------|-----------------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvgetq_lane%5B_f16%5D" target="_blank">[__arm_]vgetq_lane[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code> | `a -> Qn`<br>`0 <= idx <= 7`  | `VMOV.U16 Rt, Qn[idx]`      | `Rt -> result`        | `MVE/NEON`                |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvgetq_lane%5B_f32%5D" target="_blank">[__arm_]vgetq_lane[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code> | `a -> Qn`<br>`0 <= idx <= 3`  | `VMOV.32 Rt, Qn[idx]`       | `Rt -> result`        | `MVE/NEON`                |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvgetq_lane%5B_s8%5D" target="_blank">[__arm_]vgetq_lane[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>        | `a -> Qn`<br>`0 <= idx <= 15` | `VMOV.S8 Rt, Qn[idx]`       | `Rt -> result`        | `MVE/NEON`                |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvgetq_lane%5B_s16%5D" target="_blank">[__arm_]vgetq_lane[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>     | `a -> Qn`<br>`0 <= idx <= 7`  | `VMOV.S16 Rt, Qn[idx]`      | `Rt -> result`        | `MVE/NEON`                |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvgetq_lane%5B_s32%5D" target="_blank">[__arm_]vgetq_lane[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>     | `a -> Qn`<br>`0 <= idx <= 3`  | `VMOV.32 Rt, Qn[idx]`       | `Rt -> result`        | `MVE/NEON`                |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvgetq_lane%5B_s64%5D" target="_blank">[__arm_]vgetq_lane[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>     | `a -> Qn`<br>`0 <= idx <= 1`  | `VMOV Rt1, Rt2, D(2*n+idx)` | `[Rt1,Rt2] -> result` | `MVE/NEON`                |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvgetq_lane%5B_u8%5D" target="_blank">[__arm_]vgetq_lane[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>      | `a -> Qn`<br>`0 <= idx <= 15` | `VMOV.U8 Rt, Qn[idx]`       | `Rt -> result`        | `MVE/NEON`                |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvgetq_lane%5B_u16%5D" target="_blank">[__arm_]vgetq_lane[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>   | `a -> Qn`<br>`0 <= idx <= 7`  | `VMOV.U16 Rt, Qn[idx]`      | `Rt -> result`        | `MVE/NEON`                |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvgetq_lane%5B_u32%5D" target="_blank">[__arm_]vgetq_lane[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>   | `a -> Qn`<br>`0 <= idx <= 3`  | `VMOV.32 Rt, Qn[idx]`       | `Rt -> result`        | `MVE/NEON`                |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvgetq_lane%5B_u64%5D" target="_blank">[__arm_]vgetq_lane[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>   | `a -> Qn`<br>`0 <= idx <= 1`  | `VMOV Rt1, Rt2, D(2*n+idx)` | `[Rt1,Rt2] -> result` | `MVE/NEON`                |

### Set vector lane

| Intrinsic                                                                                                                                                                                                                                                                                                            | Argument preparation                             | Instruction                 | Result         | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|-----------------------------|----------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsetq_lane%5B_f16%5D" target="_blank">[__arm_]vsetq_lane[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code> | `a -> Rt`<br>`b -> Qd`<br>`0 <= idx <= 7`        | `VMOV.16 Qd[idx], Rt`       | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsetq_lane%5B_f32%5D" target="_blank">[__arm_]vsetq_lane[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code> | `a -> Rt`<br>`b -> Qd`<br>`0 <= idx <= 3`        | `VMOV.32 Qd[idx], Rt`       | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsetq_lane%5B_s8%5D" target="_blank">[__arm_]vsetq_lane[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>          | `a -> Rt`<br>`b -> Qd`<br>`0 <= idx <= 15`       | `VMOV.8 Qd[idx], Rt`        | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsetq_lane%5B_s16%5D" target="_blank">[__arm_]vsetq_lane[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>       | `a -> Rt`<br>`b -> Qd`<br>`0 <= idx <= 7`        | `VMOV.16 Qd[idx], Rt`       | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsetq_lane%5B_s32%5D" target="_blank">[__arm_]vsetq_lane[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>       | `a -> Rt`<br>`b -> Qd`<br>`0 <= idx <= 3`        | `VMOV.32 Qd[idx], Rt`       | `Qd -> result` | `MVE/NEON`                |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsetq_lane%5B_s64%5D" target="_blank">[__arm_]vsetq_lane[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>       | `a -> [Rt1,Rt2]`<br>`b -> Qd`<br>`0 <= idx <= 1` | `VMOV D(2*d+idx), Rt1, Rt2` | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsetq_lane%5B_u8%5D" target="_blank">[__arm_]vsetq_lane[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>       | `a -> Rt`<br>`b -> Qd`<br>`0 <= idx <= 15`       | `VMOV.8 Qd[idx], Rt`        | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsetq_lane%5B_u16%5D" target="_blank">[__arm_]vsetq_lane[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>    | `a -> Rt`<br>`b -> Qd`<br>`0 <= idx <= 7`        | `VMOV.16 Qd[idx], Rt`       | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsetq_lane%5B_u32%5D" target="_blank">[__arm_]vsetq_lane[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>    | `a -> Rt`<br>`b -> Qd`<br>`0 <= idx <= 3`        | `VMOV.32 Qd[idx], Rt`       | `Qd -> result` | `MVE/NEON`                |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsetq_lane%5B_u64%5D" target="_blank">[__arm_]vsetq_lane[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int idx)</code>    | `a -> [Rt1,Rt2]`<br>`b -> Qd`<br>`0 <= idx <= 1` | `VMOV D(2*d+idx), Rt1, Rt2` | `Qd -> result` | `MVE/NEON`                |

### Create uninitialized vector

| Intrinsic                                                                                                                                                                                     | Argument preparation   | Instruction   | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|---------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq_s8" target="_blank">[__arm_]vuninitializedq_s8</a>(void)</code>      |                        |               | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq_s16" target="_blank">[__arm_]vuninitializedq_s16</a>(void)</code>    |                        |               | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq_s32" target="_blank">[__arm_]vuninitializedq_s32</a>(void)</code>    |                        |               | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq_s64" target="_blank">[__arm_]vuninitializedq_s64</a>(void)</code>    |                        |               | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq_u8" target="_blank">[__arm_]vuninitializedq_u8</a>(void)</code>     |                        |               | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq_u16" target="_blank">[__arm_]vuninitializedq_u16</a>(void)</code>   |                        |               | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq_u32" target="_blank">[__arm_]vuninitializedq_u32</a>(void)</code>   |                        |               | `Qd -> result` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq_u64" target="_blank">[__arm_]vuninitializedq_u64</a>(void)</code>   |                        |               | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq_f16" target="_blank">[__arm_]vuninitializedq_f16</a>(void)</code>  |                        |               | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq_f32" target="_blank">[__arm_]vuninitializedq_f32</a>(void)</code>  |                        |               | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq" target="_blank">[__arm_]vuninitializedq</a>(int8x16_t t)</code>     | `t -> Do Not Evaluate` |               | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq" target="_blank">[__arm_]vuninitializedq</a>(int16x8_t t)</code>     | `t -> Do Not Evaluate` |               | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq" target="_blank">[__arm_]vuninitializedq</a>(int32x4_t t)</code>     | `t -> Do Not Evaluate` |               | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq" target="_blank">[__arm_]vuninitializedq</a>(int64x2_t t)</code>     | `t -> Do Not Evaluate` |               | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq" target="_blank">[__arm_]vuninitializedq</a>(uint8x16_t t)</code>   | `t -> Do Not Evaluate` |               | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq" target="_blank">[__arm_]vuninitializedq</a>(uint16x8_t t)</code>   | `t -> Do Not Evaluate` |               | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq" target="_blank">[__arm_]vuninitializedq</a>(uint32x4_t t)</code>   | `t -> Do Not Evaluate` |               | `Qd -> result` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq" target="_blank">[__arm_]vuninitializedq</a>(uint64x2_t t)</code>   | `t -> Do Not Evaluate` |               | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq" target="_blank">[__arm_]vuninitializedq</a>(float16x8_t t)</code> | `t -> Do Not Evaluate` |               | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvuninitializedq" target="_blank">[__arm_]vuninitializedq</a>(float32x4_t t)</code> | `t -> Do Not Evaluate` |               | `Qd -> result` | `MVE`                     |

## Compare

### Equal to

| Intrinsic                                                                                                                                                                                                                                                                                                                | Argument preparation                | Instruction                                                        | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------|----------------|---------------------------|
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_f16%5D" target="_blank">[__arm_]vcmpeqq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F16 eq, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_f32%5D" target="_blank">[__arm_]vcmpeqq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F32 eq, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_s8%5D" target="_blank">[__arm_]vcmpeqq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                         | `a -> Qn`<br>`b -> Qm`              | `VCMP.I8 eq, Qn, Qm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_s16%5D" target="_blank">[__arm_]vcmpeqq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.I16 eq, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_s32%5D" target="_blank">[__arm_]vcmpeqq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.I32 eq, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_u8%5D" target="_blank">[__arm_]vcmpeqq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.I8 eq, Qn, Qm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_u16%5D" target="_blank">[__arm_]vcmpeqq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                     | `a -> Qn`<br>`b -> Qm`              | `VCMP.I16 eq, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_u32%5D" target="_blank">[__arm_]vcmpeqq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                     | `a -> Qn`<br>`b -> Qm`              | `VCMP.I32 eq, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_n_f16%5D" target="_blank">[__arm_]vcmpeqq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F16 eq, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_n_f32%5D" target="_blank">[__arm_]vcmpeqq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F32 eq, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_n_s8%5D" target="_blank">[__arm_]vcmpeqq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                        | `a -> Qn`<br>`b -> Rm`              | `VCMP.I8 eq, Qn, Rm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_n_s16%5D" target="_blank">[__arm_]vcmpeqq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.I16 eq, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_n_s32%5D" target="_blank">[__arm_]vcmpeqq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.I32 eq, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_n_u8%5D" target="_blank">[__arm_]vcmpeqq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                      | `a -> Qn`<br>`b -> Rm`              | `VCMP.I8 eq, Qn, Rm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_n_u16%5D" target="_blank">[__arm_]vcmpeqq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                   | `a -> Qn`<br>`b -> Rm`              | `VCMP.I16 eq, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq%5B_n_u32%5D" target="_blank">[__arm_]vcmpeqq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                   | `a -> Qn`<br>`b -> Rm`              | `VCMP.I32 eq, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_f16%5D" target="_blank">[__arm_]vcmpeqq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 eq, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_f32%5D" target="_blank">[__arm_]vcmpeqq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 eq, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_s8%5D" target="_blank">[__arm_]vcmpeqq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I8 eq, Qn, Qm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_s16%5D" target="_blank">[__arm_]vcmpeqq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I16 eq, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_s32%5D" target="_blank">[__arm_]vcmpeqq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I32 eq, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_u8%5D" target="_blank">[__arm_]vcmpeqq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I8 eq, Qn, Qm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_u16%5D" target="_blank">[__arm_]vcmpeqq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I16 eq, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_u32%5D" target="_blank">[__arm_]vcmpeqq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I32 eq, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_n_f16%5D" target="_blank">[__arm_]vcmpeqq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 eq, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_n_f32%5D" target="_blank">[__arm_]vcmpeqq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 eq, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_n_s8%5D" target="_blank">[__arm_]vcmpeqq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I8 eq, Qn, Rm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_n_s16%5D" target="_blank">[__arm_]vcmpeqq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I16 eq, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_n_s32%5D" target="_blank">[__arm_]vcmpeqq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I32 eq, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_n_u8%5D" target="_blank">[__arm_]vcmpeqq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I8 eq, Qn, Rm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_n_u16%5D" target="_blank">[__arm_]vcmpeqq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I16 eq, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpeqq_m%5B_n_u32%5D" target="_blank">[__arm_]vcmpeqq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I32 eq, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |

### Not equal to

| Intrinsic                                                                                                                                                                                                                                                                                                                | Argument preparation                | Instruction                                                        | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------|----------------|---------------------------|
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_f16%5D" target="_blank">[__arm_]vcmpneq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F16 ne, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_f32%5D" target="_blank">[__arm_]vcmpneq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F32 ne, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_s8%5D" target="_blank">[__arm_]vcmpneq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                         | `a -> Qn`<br>`b -> Qm`              | `VCMP.I8 ne, Qn, Qm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_s16%5D" target="_blank">[__arm_]vcmpneq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.I16 ne, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_s32%5D" target="_blank">[__arm_]vcmpneq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.I32 ne, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_u8%5D" target="_blank">[__arm_]vcmpneq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.I8 ne, Qn, Qm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_u16%5D" target="_blank">[__arm_]vcmpneq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                     | `a -> Qn`<br>`b -> Qm`              | `VCMP.I16 ne, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_u32%5D" target="_blank">[__arm_]vcmpneq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                     | `a -> Qn`<br>`b -> Qm`              | `VCMP.I32 ne, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_f16%5D" target="_blank">[__arm_]vcmpneq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 ne, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_f32%5D" target="_blank">[__arm_]vcmpneq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 ne, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_s8%5D" target="_blank">[__arm_]vcmpneq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I8 ne, Qn, Qm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_s16%5D" target="_blank">[__arm_]vcmpneq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I16 ne, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_s32%5D" target="_blank">[__arm_]vcmpneq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I32 ne, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_u8%5D" target="_blank">[__arm_]vcmpneq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I8 ne, Qn, Qm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_u16%5D" target="_blank">[__arm_]vcmpneq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I16 ne, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_u32%5D" target="_blank">[__arm_]vcmpneq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I32 ne, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_n_f16%5D" target="_blank">[__arm_]vcmpneq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F16 ne, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_n_f32%5D" target="_blank">[__arm_]vcmpneq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F32 ne, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_n_s8%5D" target="_blank">[__arm_]vcmpneq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                        | `a -> Qn`<br>`b -> Rm`              | `VCMP.I8 ne, Qn, Rm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_n_s16%5D" target="_blank">[__arm_]vcmpneq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.I16 ne, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_n_s32%5D" target="_blank">[__arm_]vcmpneq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.I32 ne, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_n_u8%5D" target="_blank">[__arm_]vcmpneq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                      | `a -> Qn`<br>`b -> Rm`              | `VCMP.I8 ne, Qn, Rm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_n_u16%5D" target="_blank">[__arm_]vcmpneq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                   | `a -> Qn`<br>`b -> Rm`              | `VCMP.I16 ne, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq%5B_n_u32%5D" target="_blank">[__arm_]vcmpneq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                   | `a -> Qn`<br>`b -> Rm`              | `VCMP.I32 ne, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_n_f16%5D" target="_blank">[__arm_]vcmpneq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 ne, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_n_f32%5D" target="_blank">[__arm_]vcmpneq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 ne, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_n_s8%5D" target="_blank">[__arm_]vcmpneq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I8 ne, Qn, Rm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_n_s16%5D" target="_blank">[__arm_]vcmpneq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I16 ne, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_n_s32%5D" target="_blank">[__arm_]vcmpneq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I32 ne, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_n_u8%5D" target="_blank">[__arm_]vcmpneq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I8 ne, Qn, Rm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_n_u16%5D" target="_blank">[__arm_]vcmpneq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I16 ne, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpneq_m%5B_n_u32%5D" target="_blank">[__arm_]vcmpneq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.I32 ne, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |

### Greater than or equal to

| Intrinsic                                                                                                                                                                                                                                                                                                                | Argument preparation                | Instruction                                                        | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------|----------------|---------------------------|
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq%5B_f16%5D" target="_blank">[__arm_]vcmpgeq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F16 ge, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq%5B_f32%5D" target="_blank">[__arm_]vcmpgeq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F32 ge, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq%5B_s8%5D" target="_blank">[__arm_]vcmpgeq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                         | `a -> Qn`<br>`b -> Qm`              | `VCMP.S8 ge, Qn, Qm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq%5B_s16%5D" target="_blank">[__arm_]vcmpgeq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.S16 ge, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq%5B_s32%5D" target="_blank">[__arm_]vcmpgeq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.S32 ge, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq_m%5B_f16%5D" target="_blank">[__arm_]vcmpgeq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 ge, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq_m%5B_f32%5D" target="_blank">[__arm_]vcmpgeq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 ge, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq_m%5B_s8%5D" target="_blank">[__arm_]vcmpgeq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S8 ge, Qn, Qm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq_m%5B_s16%5D" target="_blank">[__arm_]vcmpgeq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S16 ge, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq_m%5B_s32%5D" target="_blank">[__arm_]vcmpgeq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S32 ge, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq%5B_n_f16%5D" target="_blank">[__arm_]vcmpgeq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F16 ge, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq%5B_n_f32%5D" target="_blank">[__arm_]vcmpgeq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F32 ge, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq%5B_n_s8%5D" target="_blank">[__arm_]vcmpgeq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                        | `a -> Qn`<br>`b -> Rm`              | `VCMP.S8 ge, Qn, Rm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq%5B_n_s16%5D" target="_blank">[__arm_]vcmpgeq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.S16 ge, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq%5B_n_s32%5D" target="_blank">[__arm_]vcmpgeq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.S32 ge, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq_m%5B_n_f16%5D" target="_blank">[__arm_]vcmpgeq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 ge, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq_m%5B_n_f32%5D" target="_blank">[__arm_]vcmpgeq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 ge, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq_m%5B_n_s8%5D" target="_blank">[__arm_]vcmpgeq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S8 ge, Qn, Rm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq_m%5B_n_s16%5D" target="_blank">[__arm_]vcmpgeq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S16 ge, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgeq_m%5B_n_s32%5D" target="_blank">[__arm_]vcmpgeq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S32 ge, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq%5B_u8%5D" target="_blank">[__arm_]vcmpcsq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.U8 cs, Qn, Qm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq%5B_u16%5D" target="_blank">[__arm_]vcmpcsq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                     | `a -> Qn`<br>`b -> Qm`              | `VCMP.U16 cs, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq%5B_u32%5D" target="_blank">[__arm_]vcmpcsq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                     | `a -> Qn`<br>`b -> Qm`              | `VCMP.U32 cs, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq_m%5B_u8%5D" target="_blank">[__arm_]vcmpcsq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U8 cs, Qn, Qm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq_m%5B_u16%5D" target="_blank">[__arm_]vcmpcsq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U16 cs, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq_m%5B_u32%5D" target="_blank">[__arm_]vcmpcsq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U32 cs, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq%5B_n_u8%5D" target="_blank">[__arm_]vcmpcsq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                      | `a -> Qn`<br>`b -> Rm`              | `VCMP.U8 cs, Qn, Rm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq%5B_n_u16%5D" target="_blank">[__arm_]vcmpcsq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                   | `a -> Qn`<br>`b -> Rm`              | `VCMP.U16 cs, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq%5B_n_u32%5D" target="_blank">[__arm_]vcmpcsq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                   | `a -> Qn`<br>`b -> Rm`              | `VCMP.U32 cs, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq_m%5B_n_u8%5D" target="_blank">[__arm_]vcmpcsq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U8 cs, Qn, Rm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq_m%5B_n_u16%5D" target="_blank">[__arm_]vcmpcsq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U16 cs, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpcsq_m%5B_n_u32%5D" target="_blank">[__arm_]vcmpcsq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U32 cs, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |

### Greater than

| Intrinsic                                                                                                                                                                                                                                                                                                                | Argument preparation                | Instruction                                                        | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------|----------------|---------------------------|
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq%5B_f16%5D" target="_blank">[__arm_]vcmpgtq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F16 gt, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq%5B_f32%5D" target="_blank">[__arm_]vcmpgtq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F32 gt, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq%5B_s8%5D" target="_blank">[__arm_]vcmpgtq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                         | `a -> Qn`<br>`b -> Qm`              | `VCMP.S8 gt, Qn, Qm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq%5B_s16%5D" target="_blank">[__arm_]vcmpgtq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.S16 gt, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq%5B_s32%5D" target="_blank">[__arm_]vcmpgtq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.S32 gt, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq_m%5B_f16%5D" target="_blank">[__arm_]vcmpgtq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 gt, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq_m%5B_f32%5D" target="_blank">[__arm_]vcmpgtq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 gt, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq_m%5B_s8%5D" target="_blank">[__arm_]vcmpgtq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S8 gt, Qn, Qm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq_m%5B_s16%5D" target="_blank">[__arm_]vcmpgtq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S16 gt, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq_m%5B_s32%5D" target="_blank">[__arm_]vcmpgtq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S32 gt, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq%5B_n_f16%5D" target="_blank">[__arm_]vcmpgtq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F16 gt, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq%5B_n_f32%5D" target="_blank">[__arm_]vcmpgtq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F32 gt, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq%5B_n_s8%5D" target="_blank">[__arm_]vcmpgtq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                        | `a -> Qn`<br>`b -> Rm`              | `VCMP.S8 gt, Qn, Rm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq%5B_n_s16%5D" target="_blank">[__arm_]vcmpgtq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.S16 gt, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq%5B_n_s32%5D" target="_blank">[__arm_]vcmpgtq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.S32 gt, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq_m%5B_n_f16%5D" target="_blank">[__arm_]vcmpgtq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 gt, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq_m%5B_n_f32%5D" target="_blank">[__arm_]vcmpgtq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 gt, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq_m%5B_n_s8%5D" target="_blank">[__arm_]vcmpgtq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S8 gt, Qn, Rm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq_m%5B_n_s16%5D" target="_blank">[__arm_]vcmpgtq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S16 gt, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpgtq_m%5B_n_s32%5D" target="_blank">[__arm_]vcmpgtq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S32 gt, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq%5B_u8%5D" target="_blank">[__arm_]vcmphiq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.U8 hi, Qn, Qm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq%5B_u16%5D" target="_blank">[__arm_]vcmphiq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                     | `a -> Qn`<br>`b -> Qm`              | `VCMP.U16 hi, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq%5B_u32%5D" target="_blank">[__arm_]vcmphiq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                     | `a -> Qn`<br>`b -> Qm`              | `VCMP.U32 hi, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq_m%5B_u8%5D" target="_blank">[__arm_]vcmphiq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U8 hi, Qn, Qm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq_m%5B_u16%5D" target="_blank">[__arm_]vcmphiq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U16 hi, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq_m%5B_u32%5D" target="_blank">[__arm_]vcmphiq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U32 hi, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq%5B_n_u8%5D" target="_blank">[__arm_]vcmphiq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                      | `a -> Qn`<br>`b -> Rm`              | `VCMP.U8 hi, Qn, Rm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq%5B_n_u16%5D" target="_blank">[__arm_]vcmphiq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                   | `a -> Qn`<br>`b -> Rm`              | `VCMP.U16 hi, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq%5B_n_u32%5D" target="_blank">[__arm_]vcmphiq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                   | `a -> Qn`<br>`b -> Rm`              | `VCMP.U32 hi, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq_m%5B_n_u8%5D" target="_blank">[__arm_]vcmphiq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U8 hi, Qn, Rm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq_m%5B_n_u16%5D" target="_blank">[__arm_]vcmphiq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U16 hi, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmphiq_m%5B_n_u32%5D" target="_blank">[__arm_]vcmphiq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.U32 hi, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |

### Less than or equal to

| Intrinsic                                                                                                                                                                                                                                                                                                                | Argument preparation                | Instruction                                                        | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------|----------------|---------------------------|
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq%5B_f16%5D" target="_blank">[__arm_]vcmpleq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F16 le, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq%5B_f32%5D" target="_blank">[__arm_]vcmpleq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F32 le, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq%5B_s8%5D" target="_blank">[__arm_]vcmpleq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                         | `a -> Qn`<br>`b -> Qm`              | `VCMP.S8 le, Qn, Qm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq%5B_s16%5D" target="_blank">[__arm_]vcmpleq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.S16 le, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq%5B_s32%5D" target="_blank">[__arm_]vcmpleq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.S32 le, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq_m%5B_f16%5D" target="_blank">[__arm_]vcmpleq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 le, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq_m%5B_f32%5D" target="_blank">[__arm_]vcmpleq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 le, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq_m%5B_s8%5D" target="_blank">[__arm_]vcmpleq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S8 le, Qn, Qm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq_m%5B_s16%5D" target="_blank">[__arm_]vcmpleq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S16 le, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq_m%5B_s32%5D" target="_blank">[__arm_]vcmpleq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S32 le, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq%5B_n_f16%5D" target="_blank">[__arm_]vcmpleq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F16 le, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq%5B_n_f32%5D" target="_blank">[__arm_]vcmpleq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F32 le, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq%5B_n_s8%5D" target="_blank">[__arm_]vcmpleq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                        | `a -> Qn`<br>`b -> Rm`              | `VCMP.S8 le, Qn, Rm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq%5B_n_s16%5D" target="_blank">[__arm_]vcmpleq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.S16 le, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq%5B_n_s32%5D" target="_blank">[__arm_]vcmpleq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.S32 le, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq_m%5B_n_f16%5D" target="_blank">[__arm_]vcmpleq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 le, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq_m%5B_n_f32%5D" target="_blank">[__arm_]vcmpleq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 le, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq_m%5B_n_s8%5D" target="_blank">[__arm_]vcmpleq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S8 le, Qn, Rm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq_m%5B_n_s16%5D" target="_blank">[__arm_]vcmpleq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S16 le, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpleq_m%5B_n_s32%5D" target="_blank">[__arm_]vcmpleq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S32 le, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |

### Less than

| Intrinsic                                                                                                                                                                                                                                                                                                                | Argument preparation                | Instruction                                                        | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|--------------------------------------------------------------------|----------------|---------------------------|
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq%5B_f16%5D" target="_blank">[__arm_]vcmpltq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F16 lt, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq%5B_f32%5D" target="_blank">[__arm_]vcmpltq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                   | `a -> Qn`<br>`b -> Qm`              | `VCMP.F32 lt, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq%5B_s8%5D" target="_blank">[__arm_]vcmpltq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                         | `a -> Qn`<br>`b -> Qm`              | `VCMP.S8 lt, Qn, Qm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq%5B_s16%5D" target="_blank">[__arm_]vcmpltq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.S16 lt, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq%5B_s32%5D" target="_blank">[__arm_]vcmpltq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                       | `a -> Qn`<br>`b -> Qm`              | `VCMP.S32 lt, Qn, Qm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq_m%5B_f16%5D" target="_blank">[__arm_]vcmpltq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 lt, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq_m%5B_f32%5D" target="_blank">[__arm_]vcmpltq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 lt, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq_m%5B_s8%5D" target="_blank">[__arm_]vcmpltq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S8 lt, Qn, Qm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq_m%5B_s16%5D" target="_blank">[__arm_]vcmpltq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S16 lt, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq_m%5B_s32%5D" target="_blank">[__arm_]vcmpltq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S32 lt, Qn, Qm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq%5B_n_f16%5D" target="_blank">[__arm_]vcmpltq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F16 lt, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq%5B_n_f32%5D" target="_blank">[__arm_]vcmpltq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                 | `a -> Qn`<br>`b -> Rm`              | `VCMP.F32 lt, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq%5B_n_s8%5D" target="_blank">[__arm_]vcmpltq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                        | `a -> Qn`<br>`b -> Rm`              | `VCMP.S8 lt, Qn, Rm`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq%5B_n_s16%5D" target="_blank">[__arm_]vcmpltq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.S16 lt, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq%5B_n_s32%5D" target="_blank">[__arm_]vcmpltq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                     | `a -> Qn`<br>`b -> Rm`              | `VCMP.S32 lt, Qn, Rm`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq_m%5B_n_f16%5D" target="_blank">[__arm_]vcmpltq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F16 lt, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq_m%5B_n_f32%5D" target="_blank">[__arm_]vcmpltq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.F32 lt, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq_m%5B_n_s8%5D" target="_blank">[__arm_]vcmpltq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S8 lt, Qn, Rm`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq_m%5B_n_s16%5D" target="_blank">[__arm_]vcmpltq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S16 lt, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmpltq_m%5B_n_s32%5D" target="_blank">[__arm_]vcmpltq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMPT.S32 lt, Qn, Rm`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |

## Vector arithmetic

### Minimum

| Intrinsic                                                                                                                                                                                                                                                                                                                                                               | Argument preparation                                    | Instruction                                         | Result          | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-----------------------------------------------------|-----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq%5B_s8%5D" target="_blank">[__arm_]vminq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                               | `a -> Qn`<br>`b -> Qm`                                  | `VMIN.S8 Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq%5B_s16%5D" target="_blank">[__arm_]vminq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                             | `a -> Qn`<br>`b -> Qm`                                  | `VMIN.S16 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq%5B_s32%5D" target="_blank">[__arm_]vminq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                             | `a -> Qn`<br>`b -> Qm`                                  | `VMIN.S32 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq%5B_u8%5D" target="_blank">[__arm_]vminq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                            | `a -> Qn`<br>`b -> Qm`                                  | `VMIN.U8 Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq%5B_u16%5D" target="_blank">[__arm_]vminq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                          | `a -> Qn`<br>`b -> Qm`                                  | `VMIN.U16 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq%5B_u32%5D" target="_blank">[__arm_]vminq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                          | `a -> Qn`<br>`b -> Qm`                                  | `VMIN.U32 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_m%5B_s8%5D" target="_blank">[__arm_]vminq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.S8 Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_m%5B_s16%5D" target="_blank">[__arm_]vminq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.S16 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_m%5B_s32%5D" target="_blank">[__arm_]vminq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.S32 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_m%5B_u8%5D" target="_blank">[__arm_]vminq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.U8 Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_m%5B_u16%5D" target="_blank">[__arm_]vminq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.U16 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_m%5B_u32%5D" target="_blank">[__arm_]vminq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.U32 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_x%5B_s8%5D" target="_blank">[__arm_]vminq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                               | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.S8 Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_x%5B_s16%5D" target="_blank">[__arm_]vminq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                             | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.S16 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_x%5B_s32%5D" target="_blank">[__arm_]vminq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                             | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.S32 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_x%5B_u8%5D" target="_blank">[__arm_]vminq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.U8 Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_x%5B_u16%5D" target="_blank">[__arm_]vminq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.U16 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminq_x%5B_u32%5D" target="_blank">[__arm_]vminq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMINT.U32 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminaq%5B_s8%5D" target="_blank">[__arm_]vminaq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qda`<br>`b -> Qm`                                 | `VMINA.S8 Qda, Qm`                                  | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminaq%5B_s16%5D" target="_blank">[__arm_]vminaq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qda`<br>`b -> Qm`                                 | `VMINA.S16 Qda, Qm`                                 | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminaq%5B_s32%5D" target="_blank">[__arm_]vminaq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qda`<br>`b -> Qm`                                 | `VMINA.S32 Qda, Qm`                                 | `Qda -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminaq_m%5B_s8%5D" target="_blank">[__arm_]vminaq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINAT.S8 Qda, Qm`      | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminaq_m%5B_s16%5D" target="_blank">[__arm_]vminaq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINAT.S16 Qda, Qm`     | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminaq_m%5B_s32%5D" target="_blank">[__arm_]vminaq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINAT.S32 Qda, Qm`     | `Qda -> result` | `MVE`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq%5B_s8%5D" target="_blank">[__arm_]vminvq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                   | `a -> Rda`<br>`b -> Qm`                                 | `VMINV.S8 Rda, Qm`                                  | `Rda -> result` | `MVE`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq%5B_s16%5D" target="_blank">[__arm_]vminvq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                               | `a -> Rda`<br>`b -> Qm`                                 | `VMINV.S16 Rda, Qm`                                 | `Rda -> result` | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq%5B_s32%5D" target="_blank">[__arm_]vminvq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                               | `a -> Rda`<br>`b -> Qm`                                 | `VMINV.S32 Rda, Qm`                                 | `Rda -> result` | `MVE`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq%5B_u8%5D" target="_blank">[__arm_]vminvq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                                | `a -> Rda`<br>`b -> Qm`                                 | `VMINV.U8 Rda, Qm`                                  | `Rda -> result` | `MVE`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq%5B_u16%5D" target="_blank">[__arm_]vminvq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                            | `a -> Rda`<br>`b -> Qm`                                 | `VMINV.U16 Rda, Qm`                                 | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq%5B_u32%5D" target="_blank">[__arm_]vminvq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                            | `a -> Rda`<br>`b -> Qm`                                 | `VMINV.U32 Rda, Qm`                                 | `Rda -> result` | `MVE`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq_p%5B_s8%5D" target="_blank">[__arm_]vminvq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                   | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINVT.S8 Rda, Qm`      | `Rda -> result` | `MVE`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq_p%5B_s16%5D" target="_blank">[__arm_]vminvq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                               | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINVT.S16 Rda, Qm`     | `Rda -> result` | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq_p%5B_s32%5D" target="_blank">[__arm_]vminvq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                               | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINVT.S32 Rda, Qm`     | `Rda -> result` | `MVE`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq_p%5B_u8%5D" target="_blank">[__arm_]vminvq_p[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINVT.U8 Rda, Qm`      | `Rda -> result` | `MVE`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq_p%5B_u16%5D" target="_blank">[__arm_]vminvq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINVT.U16 Rda, Qm`     | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminvq_p%5B_u32%5D" target="_blank">[__arm_]vminvq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINVT.U32 Rda, Qm`     | `Rda -> result` | `MVE`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminavq%5B_s8%5D" target="_blank">[__arm_]vminavq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                               | `a -> Rda`<br>`b -> Qm`                                 | `VMINAV.S8 Rda, Qm`                                 | `Rda -> result` | `MVE`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminavq%5B_s16%5D" target="_blank">[__arm_]vminavq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                           | `a -> Rda`<br>`b -> Qm`                                 | `VMINAV.S16 Rda, Qm`                                | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminavq%5B_s32%5D" target="_blank">[__arm_]vminavq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                           | `a -> Rda`<br>`b -> Qm`                                 | `VMINAV.S32 Rda, Qm`                                | `Rda -> result` | `MVE`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminavq_p%5B_s8%5D" target="_blank">[__arm_]vminavq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                               | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINAVT.S8 Rda, Qm`     | `Rda -> result` | `MVE`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminavq_p%5B_s16%5D" target="_blank">[__arm_]vminavq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINAVT.S16 Rda, Qm`    | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminavq_p%5B_s32%5D" target="_blank">[__arm_]vminavq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINAVT.S32 Rda, Qm`    | `Rda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmq%5B_f16%5D" target="_blank">[__arm_]vminnmq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VMINNM.F16 Qd, Qn, Qm`                             | `Qd -> result`  | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmq%5B_f32%5D" target="_blank">[__arm_]vminnmq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VMINNM.F32 Qd, Qn, Qm`                             | `Qd -> result`  | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmq_m%5B_f16%5D" target="_blank">[__arm_]vminnmq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMINNMT.F16 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmq_m%5B_f32%5D" target="_blank">[__arm_]vminnmq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMINNMT.F32 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmq_x%5B_f16%5D" target="_blank">[__arm_]vminnmq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMINNMT.F16 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmq_x%5B_f32%5D" target="_blank">[__arm_]vminnmq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMINNMT.F32 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmaq%5B_f16%5D" target="_blank">[__arm_]vminnmaq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                 | `a -> Qda`<br>`b -> Qm`                                 | `VMINNMA.F16 Qda, Qm`                               | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmaq%5B_f32%5D" target="_blank">[__arm_]vminnmaq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                 | `a -> Qda`<br>`b -> Qm`                                 | `VMINNMA.F32 Qda, Qm`                               | `Qda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmaq_m%5B_f16%5D" target="_blank">[__arm_]vminnmaq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                 | `a -> Qda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINNMAT.F16 Qda, Qm`   | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmaq_m%5B_f32%5D" target="_blank">[__arm_]vminnmaq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                 | `a -> Qda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINNMAT.F32 Qda, Qm`   | `Qda -> result` | `MVE`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmvq%5B_f16%5D" target="_blank">[__arm_]vminnmvq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                     | `a -> Rda`<br>`b -> Qm`                                 | `VMINNMV.F16 Rda, Qm`                               | `Rda -> result` | `MVE`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmvq%5B_f32%5D" target="_blank">[__arm_]vminnmvq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                     | `a -> Rda`<br>`b -> Qm`                                 | `VMINNMV.F32 Rda, Qm`                               | `Rda -> result` | `MVE`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmvq_p%5B_f16%5D" target="_blank">[__arm_]vminnmvq_p[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINNMVT.F16 Rda, Qm`   | `Rda -> result` | `MVE`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmvq_p%5B_f32%5D" target="_blank">[__arm_]vminnmvq_p[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINNMVT.F32 Rda, Qm`   | `Rda -> result` | `MVE`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmavq%5B_f16%5D" target="_blank">[__arm_]vminnmavq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Rda`<br>`b -> Qm`                                 | `VMINNMAV.F16 Rda, Qm`                              | `Rda -> result` | `MVE`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmavq%5B_f32%5D" target="_blank">[__arm_]vminnmavq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Rda`<br>`b -> Qm`                                 | `VMINNMAV.F32 Rda, Qm`                              | `Rda -> result` | `MVE`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmavq_p%5B_f16%5D" target="_blank">[__arm_]vminnmavq_p[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINNMAVT.F16 Rda, Qm`  | `Rda -> result` | `MVE`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvminnmavq_p%5B_f32%5D" target="_blank">[__arm_]vminnmavq_p[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMINNMAVT.F32 Rda, Qm`  | `Rda -> result` | `MVE`                     |

### Maximum

| Intrinsic                                                                                                                                                                                                                                                                                                                                                               | Argument preparation                                    | Instruction                                         | Result          | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-----------------------------------------------------|-----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq%5B_s8%5D" target="_blank">[__arm_]vmaxq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                               | `a -> Qn`<br>`b -> Qm`                                  | `VMAX.S8 Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq%5B_s16%5D" target="_blank">[__arm_]vmaxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                             | `a -> Qn`<br>`b -> Qm`                                  | `VMAX.S16 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq%5B_s32%5D" target="_blank">[__arm_]vmaxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                             | `a -> Qn`<br>`b -> Qm`                                  | `VMAX.S32 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq%5B_u8%5D" target="_blank">[__arm_]vmaxq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                            | `a -> Qn`<br>`b -> Qm`                                  | `VMAX.U8 Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq%5B_u16%5D" target="_blank">[__arm_]vmaxq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                          | `a -> Qn`<br>`b -> Qm`                                  | `VMAX.U16 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq%5B_u32%5D" target="_blank">[__arm_]vmaxq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                          | `a -> Qn`<br>`b -> Qm`                                  | `VMAX.U32 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_m%5B_s8%5D" target="_blank">[__arm_]vmaxq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.S8 Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_m%5B_s16%5D" target="_blank">[__arm_]vmaxq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.S16 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_m%5B_s32%5D" target="_blank">[__arm_]vmaxq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.S32 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_m%5B_u8%5D" target="_blank">[__arm_]vmaxq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.U8 Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_m%5B_u16%5D" target="_blank">[__arm_]vmaxq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.U16 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_m%5B_u32%5D" target="_blank">[__arm_]vmaxq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.U32 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_x%5B_s8%5D" target="_blank">[__arm_]vmaxq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                               | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.S8 Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_x%5B_s16%5D" target="_blank">[__arm_]vmaxq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                             | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.S16 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_x%5B_s32%5D" target="_blank">[__arm_]vmaxq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                             | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.S32 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_x%5B_u8%5D" target="_blank">[__arm_]vmaxq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.U8 Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_x%5B_u16%5D" target="_blank">[__arm_]vmaxq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.U16 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxq_x%5B_u32%5D" target="_blank">[__arm_]vmaxq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMAXT.U32 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxaq%5B_s8%5D" target="_blank">[__arm_]vmaxaq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qda`<br>`b -> Qm`                                 | `VMAXA.S8 Qda, Qm`                                  | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxaq%5B_s16%5D" target="_blank">[__arm_]vmaxaq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qda`<br>`b -> Qm`                                 | `VMAXA.S16 Qda, Qm`                                 | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxaq%5B_s32%5D" target="_blank">[__arm_]vmaxaq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qda`<br>`b -> Qm`                                 | `VMAXA.S32 Qda, Qm`                                 | `Qda -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxaq_m%5B_s8%5D" target="_blank">[__arm_]vmaxaq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXAT.S8 Qda, Qm`      | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxaq_m%5B_s16%5D" target="_blank">[__arm_]vmaxaq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXAT.S16 Qda, Qm`     | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxaq_m%5B_s32%5D" target="_blank">[__arm_]vmaxaq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXAT.S32 Qda, Qm`     | `Qda -> result` | `MVE`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq%5B_s8%5D" target="_blank">[__arm_]vmaxvq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                   | `a -> Rda`<br>`b -> Qm`                                 | `VMAXV.S8 Rda, Qm`                                  | `Rda -> result` | `MVE`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq%5B_s16%5D" target="_blank">[__arm_]vmaxvq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                               | `a -> Rda`<br>`b -> Qm`                                 | `VMAXV.S16 Rda, Qm`                                 | `Rda -> result` | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq%5B_s32%5D" target="_blank">[__arm_]vmaxvq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                               | `a -> Rda`<br>`b -> Qm`                                 | `VMAXV.S32 Rda, Qm`                                 | `Rda -> result` | `MVE`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq%5B_u8%5D" target="_blank">[__arm_]vmaxvq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                                | `a -> Rda`<br>`b -> Qm`                                 | `VMAXV.U8 Rda, Qm`                                  | `Rda -> result` | `MVE`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq%5B_u16%5D" target="_blank">[__arm_]vmaxvq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                            | `a -> Rda`<br>`b -> Qm`                                 | `VMAXV.U16 Rda, Qm`                                 | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq%5B_u32%5D" target="_blank">[__arm_]vmaxvq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                            | `a -> Rda`<br>`b -> Qm`                                 | `VMAXV.U32 Rda, Qm`                                 | `Rda -> result` | `MVE`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq_p%5B_s8%5D" target="_blank">[__arm_]vmaxvq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                   | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXVT.S8 Rda, Qm`      | `Rda -> result` | `MVE`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq_p%5B_s16%5D" target="_blank">[__arm_]vmaxvq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                               | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXVT.S16 Rda, Qm`     | `Rda -> result` | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq_p%5B_s32%5D" target="_blank">[__arm_]vmaxvq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                               | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXVT.S32 Rda, Qm`     | `Rda -> result` | `MVE`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq_p%5B_u8%5D" target="_blank">[__arm_]vmaxvq_p[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXVT.U8 Rda, Qm`      | `Rda -> result` | `MVE`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq_p%5B_u16%5D" target="_blank">[__arm_]vmaxvq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXVT.U16 Rda, Qm`     | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxvq_p%5B_u32%5D" target="_blank">[__arm_]vmaxvq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXVT.U32 Rda, Qm`     | `Rda -> result` | `MVE`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxavq%5B_s8%5D" target="_blank">[__arm_]vmaxavq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                               | `a -> Rda`<br>`b -> Qm`                                 | `VMAXAV.S8 Rda, Qm`                                 | `Rda -> result` | `MVE`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxavq%5B_s16%5D" target="_blank">[__arm_]vmaxavq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                           | `a -> Rda`<br>`b -> Qm`                                 | `VMAXAV.S16 Rda, Qm`                                | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxavq%5B_s32%5D" target="_blank">[__arm_]vmaxavq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                           | `a -> Rda`<br>`b -> Qm`                                 | `VMAXAV.S32 Rda, Qm`                                | `Rda -> result` | `MVE`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxavq_p%5B_s8%5D" target="_blank">[__arm_]vmaxavq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                               | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXAVT.S8 Rda, Qm`     | `Rda -> result` | `MVE`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxavq_p%5B_s16%5D" target="_blank">[__arm_]vmaxavq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXAVT.S16 Rda, Qm`    | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxavq_p%5B_s32%5D" target="_blank">[__arm_]vmaxavq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXAVT.S32 Rda, Qm`    | `Rda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmq%5B_f16%5D" target="_blank">[__arm_]vmaxnmq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VMAXNM.F16 Qd, Qn, Qm`                             | `Qd -> result`  | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmq%5B_f32%5D" target="_blank">[__arm_]vmaxnmq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VMAXNM.F32 Qd, Qn, Qm`                             | `Qd -> result`  | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmq_m%5B_f16%5D" target="_blank">[__arm_]vmaxnmq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMAXNMT.F16 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmq_m%5B_f32%5D" target="_blank">[__arm_]vmaxnmq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMAXNMT.F32 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmq_x%5B_f16%5D" target="_blank">[__arm_]vmaxnmq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMAXNMT.F16 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmq_x%5B_f32%5D" target="_blank">[__arm_]vmaxnmq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMAXNMT.F32 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmaq%5B_f16%5D" target="_blank">[__arm_]vmaxnmaq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                 | `a -> Qda`<br>`b -> Qm`                                 | `VMAXNMA.F16 Qda, Qm`                               | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmaq%5B_f32%5D" target="_blank">[__arm_]vmaxnmaq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                 | `a -> Qda`<br>`b -> Qm`                                 | `VMAXNMA.F32 Qda, Qm`                               | `Qda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmaq_m%5B_f16%5D" target="_blank">[__arm_]vmaxnmaq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                 | `a -> Qda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXNMAT.F16 Qda, Qm`   | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmaq_m%5B_f32%5D" target="_blank">[__arm_]vmaxnmaq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                 | `a -> Qda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXNMAT.F32 Qda, Qm`   | `Qda -> result` | `MVE`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmvq%5B_f16%5D" target="_blank">[__arm_]vmaxnmvq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                     | `a -> Rda`<br>`b -> Qm`                                 | `VMAXNMV.F16 Rda, Qm`                               | `Rda -> result` | `MVE`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmvq%5B_f32%5D" target="_blank">[__arm_]vmaxnmvq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                     | `a -> Rda`<br>`b -> Qm`                                 | `VMAXNMV.F32 Rda, Qm`                               | `Rda -> result` | `MVE`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmvq_p%5B_f16%5D" target="_blank">[__arm_]vmaxnmvq_p[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXNMVT.F16 Rda, Qm`   | `Rda -> result` | `MVE`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmvq_p%5B_f32%5D" target="_blank">[__arm_]vmaxnmvq_p[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXNMVT.F32 Rda, Qm`   | `Rda -> result` | `MVE`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmavq%5B_f16%5D" target="_blank">[__arm_]vmaxnmavq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Rda`<br>`b -> Qm`                                 | `VMAXNMAV.F16 Rda, Qm`                              | `Rda -> result` | `MVE`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmavq%5B_f32%5D" target="_blank">[__arm_]vmaxnmavq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Rda`<br>`b -> Qm`                                 | `VMAXNMAV.F32 Rda, Qm`                              | `Rda -> result` | `MVE`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmavq_p%5B_f16%5D" target="_blank">[__arm_]vmaxnmavq_p[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXNMAVT.F16 Rda, Qm`  | `Rda -> result` | `MVE`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmaxnmavq_p%5B_f32%5D" target="_blank">[__arm_]vmaxnmavq_p[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VMAXNMAVT.F32 Rda, Qm`  | `Rda -> result` | `MVE`                     |

### Absolute

#### Absolute difference and accumulate

| Intrinsic                                                                                                                                                                                                                                                                                                                                              | Argument preparation                              | Instruction                                         | Result          | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------|-----------------------------------------------------|-----------------|---------------------------|
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq%5B_s8%5D" target="_blank">[__arm_]vabavq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>                                                     | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`              | `VABAV.S8 Rda, Qn, Qm`                              | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq%5B_s16%5D" target="_blank">[__arm_]vabavq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>                                                   | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`              | `VABAV.S16 Rda, Qn, Qm`                             | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq%5B_s32%5D" target="_blank">[__arm_]vabavq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                   | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`              | `VABAV.S32 Rda, Qn, Qm`                             | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq%5B_u8%5D" target="_blank">[__arm_]vabavq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c)</code>                                                   | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`              | `VABAV.U8 Rda, Qn, Qm`                              | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq%5B_u16%5D" target="_blank">[__arm_]vabavq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c)</code>                                                 | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`              | `VABAV.U16 Rda, Qn, Qm`                             | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq%5B_u32%5D" target="_blank">[__arm_]vabavq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code>                                                 | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`              | `VABAV.U32 Rda, Qn, Qm`                             | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq_p%5B_s8%5D" target="_blank">[__arm_]vabavq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABAVT.S8 Rda, Qn, Qm`  | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq_p%5B_s16%5D" target="_blank">[__arm_]vabavq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABAVT.S16 Rda, Qn, Qm` | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq_p%5B_s32%5D" target="_blank">[__arm_]vabavq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABAVT.S32 Rda, Qn, Qm` | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq_p%5B_u8%5D" target="_blank">[__arm_]vabavq_p[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABAVT.U8 Rda, Qn, Qm`  | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq_p%5B_u16%5D" target="_blank">[__arm_]vabavq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABAVT.U16 Rda, Qn, Qm` | `Rda -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabavq_p%5B_u32%5D" target="_blank">[__arm_]vabavq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABAVT.U32 Rda, Qn, Qm` | `Rda -> result` | `MVE`                     |

#### Absolute difference

| Intrinsic                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                       | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|---------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq%5B_s8%5D" target="_blank">[__arm_]vabdq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`                                  | `VABD.S8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq%5B_s16%5D" target="_blank">[__arm_]vabdq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VABD.S16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq%5B_s32%5D" target="_blank">[__arm_]vabdq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VABD.S32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq%5B_u8%5D" target="_blank">[__arm_]vabdq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`                                  | `VABD.U8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq%5B_u16%5D" target="_blank">[__arm_]vabdq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VABD.U16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq%5B_u32%5D" target="_blank">[__arm_]vabdq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VABD.U32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq%5B_f16%5D" target="_blank">[__arm_]vabdq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VABD.F16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq%5B_f32%5D" target="_blank">[__arm_]vabdq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VABD.F32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_m%5B_s8%5D" target="_blank">[__arm_]vabdq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_m%5B_s16%5D" target="_blank">[__arm_]vabdq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_m%5B_s32%5D" target="_blank">[__arm_]vabdq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_m%5B_u8%5D" target="_blank">[__arm_]vabdq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.U8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_m%5B_u16%5D" target="_blank">[__arm_]vabdq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.U16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_m%5B_u32%5D" target="_blank">[__arm_]vabdq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.U32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_m%5B_f16%5D" target="_blank">[__arm_]vabdq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.F16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_m%5B_f32%5D" target="_blank">[__arm_]vabdq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.F32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_x%5B_s8%5D" target="_blank">[__arm_]vabdq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_x%5B_s16%5D" target="_blank">[__arm_]vabdq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_x%5B_s32%5D" target="_blank">[__arm_]vabdq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_x%5B_u8%5D" target="_blank">[__arm_]vabdq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.U8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_x%5B_u16%5D" target="_blank">[__arm_]vabdq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.U16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_x%5B_u32%5D" target="_blank">[__arm_]vabdq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.U32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_x%5B_f16%5D" target="_blank">[__arm_]vabdq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.F16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabdq_x%5B_f32%5D" target="_blank">[__arm_]vabdq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABDT.F32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |

#### Absolute value

| Intrinsic                                                                                                                                                                                                                                                                                                                | Argument preparation                       | Instruction                                    | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|------------------------------------------------|----------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq%5B_f16%5D" target="_blank">[__arm_]vabsq[_f16]</a>(float16x8_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VABS.F16 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq%5B_f32%5D" target="_blank">[__arm_]vabsq[_f32]</a>(float32x4_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VABS.F32 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq%5B_s8%5D" target="_blank">[__arm_]vabsq[_s8]</a>(int8x16_t a)</code>                                                                                                                                      | `a -> Qm`                                  | `VABS.S8 Qd, Qm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq%5B_s16%5D" target="_blank">[__arm_]vabsq[_s16]</a>(int16x8_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VABS.S16 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq%5B_s32%5D" target="_blank">[__arm_]vabsq[_s32]</a>(int32x4_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VABS.S32 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq_m%5B_f16%5D" target="_blank">[__arm_]vabsq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABST.F16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq_m%5B_f32%5D" target="_blank">[__arm_]vabsq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABST.F32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq_m%5B_s8%5D" target="_blank">[__arm_]vabsq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABST.S8 Qd, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq_m%5B_s16%5D" target="_blank">[__arm_]vabsq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABST.S16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq_m%5B_s32%5D" target="_blank">[__arm_]vabsq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VABST.S32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq_x%5B_f16%5D" target="_blank">[__arm_]vabsq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABST.F16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq_x%5B_f32%5D" target="_blank">[__arm_]vabsq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABST.F32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq_x%5B_s8%5D" target="_blank">[__arm_]vabsq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABST.S8 Qd, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq_x%5B_s16%5D" target="_blank">[__arm_]vabsq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABST.S16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvabsq_x%5B_s32%5D" target="_blank">[__arm_]vabsq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VABST.S32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqabsq%5B_s8%5D" target="_blank">[__arm_]vqabsq[_s8]</a>(int8x16_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VQABS.S8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqabsq%5B_s16%5D" target="_blank">[__arm_]vqabsq[_s16]</a>(int16x8_t a)</code>                                                                                                                                  | `a -> Qm`                                  | `VQABS.S16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqabsq%5B_s32%5D" target="_blank">[__arm_]vqabsq[_s32]</a>(int32x4_t a)</code>                                                                                                                                  | `a -> Qm`                                  | `VQABS.S32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqabsq_m%5B_s8%5D" target="_blank">[__arm_]vqabsq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQABST.S8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqabsq_m%5B_s16%5D" target="_blank">[__arm_]vqabsq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQABST.S16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqabsq_m%5B_s32%5D" target="_blank">[__arm_]vqabsq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQABST.S32 Qd, Qm` | `Qd -> result` | `MVE`                     |

### Add

#### Addition

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                                                          | Argument preparation                                                      | Instruction                                                                                                                                                                                  | Result                               | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|---------------------------|
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvadciq%5B_s32%5D" target="_blank">[__arm_]vadciq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry_out)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`                                                    | `VADCI.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                                                                                                           | `Qd -> result`<br>`Rt -> *carry_out` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvadciq%5B_u32%5D" target="_blank">[__arm_]vadciq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry_out)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`                                                    | `VADCI.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                                                                                                           | `Qd -> result`<br>`Rt -> *carry_out` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvadciq_m%5B_s32%5D" target="_blank">[__arm_]vadciq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry_out,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADCIT.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                                                                               | `Qd -> result`<br>`Rt -> *carry_out` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvadciq_m%5B_u32%5D" target="_blank">[__arm_]vadciq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry_out,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADCIT.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                                                                               | `Qd -> result`<br>`Rt -> *carry_out` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvadcq%5B_s32%5D" target="_blank">[__arm_]vadcq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`<br>`*carry -> Rt`                                  | `VMRS Rs, FPSCR_nzcvqc`<br>`BFI Rs, Rt, #29, #1`<br>`VMSR FPSCR_nzcvqc, Rs`<br>`VADC.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                             | `Qd -> result`<br>`Rt -> *carry`     | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvadcq%5B_u32%5D" target="_blank">[__arm_]vadcq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`<br>`*carry -> Rt`                                  | `VMRS Rs, FPSCR_nzcvqc`<br>`BFI Rs, Rt, #29, #1`<br>`VMSR FPSCR_nzcvqc, Rs`<br>`VADC.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                             | `Qd -> result`<br>`Rt -> *carry`     | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvadcq_m%5B_s32%5D" target="_blank">[__arm_]vadcq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`*carry -> Rt`<br>`p -> Rp` | `VMRS Rs, FPSCR_nzcvqc`<br>`BFI Rs, Rt, #29, #1`<br>`VMSR FPSCR_nzcvqc, Rs`<br>`VMSR P0, Rp`<br>`VPST`<br>`VADCT.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1` | `Qd -> result`<br>`Rt -> *carry`     | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvadcq_m%5B_u32%5D" target="_blank">[__arm_]vadcq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`*carry -> Rt`<br>`p -> Rp` | `VMRS Rs, FPSCR_nzcvqc`<br>`BFI Rs, Rt, #29, #1`<br>`VMSR FPSCR_nzcvqc, Rs`<br>`VMSR P0, Rp`<br>`VPST`<br>`VADCT.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1` | `Qd -> result`<br>`Rt -> *carry`     | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_f16%5D" target="_blank">[__arm_]vaddq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                                                                  | `a -> Qn`<br>`b -> Qm`                                                    | `VADD.F16 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_f32%5D" target="_blank">[__arm_]vaddq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                                                                  | `a -> Qn`<br>`b -> Qm`                                                    | `VADD.F32 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_n_f16%5D" target="_blank">[__arm_]vaddq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>                                                                                                                                                | `a -> Qn`<br>`b -> Rm`                                                    | `VADD.F16 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_n_f32%5D" target="_blank">[__arm_]vaddq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                                                                                                                | `a -> Qn`<br>`b -> Rm`                                                    | `VADD.F32 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_s8%5D" target="_blank">[__arm_]vaddq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                                                          | `a -> Qn`<br>`b -> Qm`                                                    | `VADD.I8 Qd, Qn, Qm`                                                                                                                                                                         | `Qd -> result`                       | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_s16%5D" target="_blank">[__arm_]vaddq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                                                                        | `a -> Qn`<br>`b -> Qm`                                                    | `VADD.I16 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_s32%5D" target="_blank">[__arm_]vaddq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                                                                        | `a -> Qn`<br>`b -> Qm`                                                    | `VADD.I32 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_n_s8%5D" target="_blank">[__arm_]vaddq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                                                                                                                         | `a -> Qn`<br>`b -> Rm`                                                    | `VADD.I8 Qd, Qn, Rm`                                                                                                                                                                         | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_n_s16%5D" target="_blank">[__arm_]vaddq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Rm`                                                    | `VADD.I16 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_n_s32%5D" target="_blank">[__arm_]vaddq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Rm`                                                    | `VADD.I32 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_u8%5D" target="_blank">[__arm_]vaddq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                                                                       | `a -> Qn`<br>`b -> Qm`                                                    | `VADD.I8 Qd, Qn, Qm`                                                                                                                                                                         | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_u16%5D" target="_blank">[__arm_]vaddq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                                                                     | `a -> Qn`<br>`b -> Qm`                                                    | `VADD.I16 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_u32%5D" target="_blank">[__arm_]vaddq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                                                                     | `a -> Qn`<br>`b -> Qm`                                                    | `VADD.I32 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_n_u8%5D" target="_blank">[__arm_]vaddq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Rm`                                                    | `VADD.I8 Qd, Qn, Rm`                                                                                                                                                                         | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_n_u16%5D" target="_blank">[__arm_]vaddq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                                                                                                                   | `a -> Qn`<br>`b -> Rm`                                                    | `VADD.I16 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq%5B_n_u32%5D" target="_blank">[__arm_]vaddq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                                                                                                                   | `a -> Qn`<br>`b -> Rm`                                                    | `VADD.I32 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_f16%5D" target="_blank">[__arm_]vaddq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.F16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_f32%5D" target="_blank">[__arm_]vaddq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.F32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_n_f16%5D" target="_blank">[__arm_]vaddq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.F16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_n_f32%5D" target="_blank">[__arm_]vaddq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.F32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_s8%5D" target="_blank">[__arm_]vaddq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I8 Qd, Qn, Qm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_s16%5D" target="_blank">[__arm_]vaddq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_s32%5D" target="_blank">[__arm_]vaddq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_n_s8%5D" target="_blank">[__arm_]vaddq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I8 Qd, Qn, Rm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_n_s16%5D" target="_blank">[__arm_]vaddq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_n_s32%5D" target="_blank">[__arm_]vaddq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_u8%5D" target="_blank">[__arm_]vaddq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I8 Qd, Qn, Qm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_u16%5D" target="_blank">[__arm_]vaddq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_u32%5D" target="_blank">[__arm_]vaddq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_n_u8%5D" target="_blank">[__arm_]vaddq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I8 Qd, Qn, Rm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_n_u16%5D" target="_blank">[__arm_]vaddq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_m%5B_n_u32%5D" target="_blank">[__arm_]vaddq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_f16%5D" target="_blank">[__arm_]vaddq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.F16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_f32%5D" target="_blank">[__arm_]vaddq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.F32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_n_f16%5D" target="_blank">[__arm_]vaddq_x[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.F16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_n_f32%5D" target="_blank">[__arm_]vaddq_x[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.F32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_s8%5D" target="_blank">[__arm_]vaddq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I8 Qd, Qn, Qm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_s16%5D" target="_blank">[__arm_]vaddq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_s32%5D" target="_blank">[__arm_]vaddq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_n_s8%5D" target="_blank">[__arm_]vaddq_x[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                         | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I8 Qd, Qn, Rm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_n_s16%5D" target="_blank">[__arm_]vaddq_x[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_n_s32%5D" target="_blank">[__arm_]vaddq_x[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_u8%5D" target="_blank">[__arm_]vaddq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I8 Qd, Qn, Qm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_u16%5D" target="_blank">[__arm_]vaddq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_u32%5D" target="_blank">[__arm_]vaddq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_n_u8%5D" target="_blank">[__arm_]vaddq_x[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I8 Qd, Qn, Rm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_n_u16%5D" target="_blank">[__arm_]vaddq_x[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddq_x%5B_n_u32%5D" target="_blank">[__arm_]vaddq_x[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VADDT.I32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddlvaq%5B_s32%5D" target="_blank">[__arm_]vaddlvaq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                                                                      | `a -> [RdaHi,RdaLo]`<br>`b -> Qm`                                         | `VADDLVA.S32 RdaLo, RdaHi, Qm`                                                                                                                                                               | `[RdaHi,RdaLo] -> result`            | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddlvaq%5B_u32%5D" target="_blank">[__arm_]vaddlvaq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                                                                   | `a -> [RdaHi,RdaLo]`<br>`b -> Qm`                                         | `VADDLVA.U32 RdaLo, RdaHi, Qm`                                                                                                                                                               | `[RdaHi,RdaLo] -> result`            | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddlvaq_p%5B_s32%5D" target="_blank">[__arm_]vaddlvaq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> [RdaHi,RdaLo]`<br>`b -> Qm`<br>`p -> Rp`                            | `VMSR P0, Rp`<br>`VPST`<br>`VADDLVAT.S32 RdaLo, RdaHi, Qm`                                                                                                                                   | `[RdaHi,RdaLo] -> result`            | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddlvaq_p%5B_u32%5D" target="_blank">[__arm_]vaddlvaq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> [RdaHi,RdaLo]`<br>`b -> Qm`<br>`p -> Rp`                            | `VMSR P0, Rp`<br>`VPST`<br>`VADDLVAT.U32 RdaLo, RdaHi, Qm`                                                                                                                                   | `[RdaHi,RdaLo] -> result`            | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddlvq%5B_s32%5D" target="_blank">[__arm_]vaddlvq[_s32]</a>(int32x4_t a)</code>                                                                                                                                                                                                                            | `a -> Qm`                                                                 | `VADDLV.S32 RdaLo, RdaHi, Qm`                                                                                                                                                                | `[RdaHi,RdaLo] -> result`            | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddlvq%5B_u32%5D" target="_blank">[__arm_]vaddlvq[_u32]</a>(uint32x4_t a)</code>                                                                                                                                                                                                                          | `a -> Qm`                                                                 | `VADDLV.U32 RdaLo, RdaHi, Qm`                                                                                                                                                                | `[RdaHi,RdaLo] -> result`            | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddlvq_p%5B_s32%5D" target="_blank">[__arm_]vaddlvq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                               | `a -> Qm`<br>`p -> Rp`                                                    | `VMSR P0, Rp`<br>`VPST`<br>`VADDLVT.S32 RdaLo, RdaHi, Qm`                                                                                                                                    | `[RdaHi,RdaLo] -> result`            | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddlvq_p%5B_u32%5D" target="_blank">[__arm_]vaddlvq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                             | `a -> Qm`<br>`p -> Rp`                                                    | `VMSR P0, Rp`<br>`VPST`<br>`VADDLVT.U32 RdaLo, RdaHi, Qm`                                                                                                                                    | `[RdaHi,RdaLo] -> result`            | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq%5B_s8%5D" target="_blank">[__arm_]vaddvaq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                                                          | `a -> Rda`<br>`b -> Qm`                                                   | `VADDVA.S8 Rda, Qm`                                                                                                                                                                          | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq%5B_s16%5D" target="_blank">[__arm_]vaddvaq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                                                                        | `a -> Rda`<br>`b -> Qm`                                                   | `VADDVA.S16 Rda, Qm`                                                                                                                                                                         | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq%5B_s32%5D" target="_blank">[__arm_]vaddvaq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                                                                        | `a -> Rda`<br>`b -> Qm`                                                   | `VADDVA.S32 Rda, Qm`                                                                                                                                                                         | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq%5B_u8%5D" target="_blank">[__arm_]vaddvaq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                                                                       | `a -> Rda`<br>`b -> Qm`                                                   | `VADDVA.U8 Rda, Qm`                                                                                                                                                                          | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq%5B_u16%5D" target="_blank">[__arm_]vaddvaq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                                                                     | `a -> Rda`<br>`b -> Qm`                                                   | `VADDVA.U16 Rda, Qm`                                                                                                                                                                         | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq%5B_u32%5D" target="_blank">[__arm_]vaddvaq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                                                                     | `a -> Rda`<br>`b -> Qm`                                                   | `VADDVA.U32 Rda, Qm`                                                                                                                                                                         | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq_p%5B_s8%5D" target="_blank">[__arm_]vaddvaq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                                      | `VMSR P0, Rp`<br>`VPST`<br>`VADDVAT.S8 Rda, Qm`                                                                                                                                              | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq_p%5B_s16%5D" target="_blank">[__arm_]vaddvaq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                        | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                                      | `VMSR P0, Rp`<br>`VPST`<br>`VADDVAT.S16 Rda, Qm`                                                                                                                                             | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq_p%5B_s32%5D" target="_blank">[__arm_]vaddvaq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                        | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                                      | `VMSR P0, Rp`<br>`VPST`<br>`VADDVAT.S32 Rda, Qm`                                                                                                                                             | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq_p%5B_u8%5D" target="_blank">[__arm_]vaddvaq_p[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                       | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                                      | `VMSR P0, Rp`<br>`VPST`<br>`VADDVAT.U8 Rda, Qm`                                                                                                                                              | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq_p%5B_u16%5D" target="_blank">[__arm_]vaddvaq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                     | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                                      | `VMSR P0, Rp`<br>`VPST`<br>`VADDVAT.U16 Rda, Qm`                                                                                                                                             | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvaq_p%5B_u32%5D" target="_blank">[__arm_]vaddvaq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                     | `a -> Rda`<br>`b -> Qm`<br>`p -> Rp`                                      | `VMSR P0, Rp`<br>`VPST`<br>`VADDVAT.U32 Rda, Qm`                                                                                                                                             | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq%5B_s8%5D" target="_blank">[__arm_]vaddvq[_s8]</a>(int8x16_t a)</code>                                                                                                                                                                                                                                | `a -> Qm`                                                                 | `VADDV.S8 Rda, Qm`                                                                                                                                                                           | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq%5B_s16%5D" target="_blank">[__arm_]vaddvq[_s16]</a>(int16x8_t a)</code>                                                                                                                                                                                                                              | `a -> Qm`                                                                 | `VADDV.S16 Rda, Qm`                                                                                                                                                                          | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq%5B_s32%5D" target="_blank">[__arm_]vaddvq[_s32]</a>(int32x4_t a)</code>                                                                                                                                                                                                                              | `a -> Qm`                                                                 | `VADDV.S32 Rda, Qm`                                                                                                                                                                          | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq%5B_u8%5D" target="_blank">[__arm_]vaddvq[_u8]</a>(uint8x16_t a)</code>                                                                                                                                                                                                                              | `a -> Qm`                                                                 | `VADDV.U8 Rda, Qm`                                                                                                                                                                           | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq%5B_u16%5D" target="_blank">[__arm_]vaddvq[_u16]</a>(uint16x8_t a)</code>                                                                                                                                                                                                                            | `a -> Qm`                                                                 | `VADDV.U16 Rda, Qm`                                                                                                                                                                          | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq%5B_u32%5D" target="_blank">[__arm_]vaddvq[_u32]</a>(uint32x4_t a)</code>                                                                                                                                                                                                                            | `a -> Qm`                                                                 | `VADDV.U32 Rda, Qm`                                                                                                                                                                          | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq_p%5B_s8%5D" target="_blank">[__arm_]vaddvq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                   | `a -> Qm`<br>`p -> Rp`                                                    | `VMSR P0, Rp`<br>`VPST`<br>`VADDVT.S8 Rda, Qm`                                                                                                                                               | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq_p%5B_s16%5D" target="_blank">[__arm_]vaddvq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                 | `a -> Qm`<br>`p -> Rp`                                                    | `VMSR P0, Rp`<br>`VPST`<br>`VADDVT.S16 Rda, Qm`                                                                                                                                              | `Rda -> result`                      | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq_p%5B_s32%5D" target="_blank">[__arm_]vaddvq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                 | `a -> Qm`<br>`p -> Rp`                                                    | `VMSR P0, Rp`<br>`VPST`<br>`VADDVT.S32 Rda, Qm`                                                                                                                                              | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq_p%5B_u8%5D" target="_blank">[__arm_]vaddvq_p[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                                 | `a -> Qm`<br>`p -> Rp`                                                    | `VMSR P0, Rp`<br>`VPST`<br>`VADDVT.U8 Rda, Qm`                                                                                                                                               | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq_p%5B_u16%5D" target="_blank">[__arm_]vaddvq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                               | `a -> Qm`<br>`p -> Rp`                                                    | `VMSR P0, Rp`<br>`VPST`<br>`VADDVT.U16 Rda, Qm`                                                                                                                                              | `Rda -> result`                      | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvaddvq_p%5B_u32%5D" target="_blank">[__arm_]vaddvq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                                                               | `a -> Qm`<br>`p -> Rp`                                                    | `VMSR P0, Rp`<br>`VPST`<br>`VADDVT.U32 Rda, Qm`                                                                                                                                              | `Rda -> result`                      | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_n_s8%5D" target="_blank">[__arm_]vhaddq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                                                                                                                       | `a -> Qn`<br>`b -> Rm`                                                    | `VHADD.S8 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_n_s16%5D" target="_blank">[__arm_]vhaddq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                                                                    | `a -> Qn`<br>`b -> Rm`                                                    | `VHADD.S16 Qd, Qn, Rm`                                                                                                                                                                       | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_n_s32%5D" target="_blank">[__arm_]vhaddq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                                                                    | `a -> Qn`<br>`b -> Rm`                                                    | `VHADD.S32 Qd, Qn, Rm`                                                                                                                                                                       | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_n_u8%5D" target="_blank">[__arm_]vhaddq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                                                                                                                    | `a -> Qn`<br>`b -> Rm`                                                    | `VHADD.U8 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_n_u16%5D" target="_blank">[__arm_]vhaddq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                                                                                                                 | `a -> Qn`<br>`b -> Rm`                                                    | `VHADD.U16 Qd, Qn, Rm`                                                                                                                                                                       | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_n_u32%5D" target="_blank">[__arm_]vhaddq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                                                                                                                 | `a -> Qn`<br>`b -> Rm`                                                    | `VHADD.U32 Qd, Qn, Rm`                                                                                                                                                                       | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_s8%5D" target="_blank">[__arm_]vhaddq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                                                        | `a -> Qn`<br>`b -> Qm`                                                    | `VHADD.S8 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_s16%5D" target="_blank">[__arm_]vhaddq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Qm`                                                    | `VHADD.S16 Qd, Qn, Qm`                                                                                                                                                                       | `Qd -> result`                       | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_s32%5D" target="_blank">[__arm_]vhaddq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Qm`                                                    | `VHADD.S32 Qd, Qn, Qm`                                                                                                                                                                       | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_u8%5D" target="_blank">[__arm_]vhaddq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                                                                     | `a -> Qn`<br>`b -> Qm`                                                    | `VHADD.U8 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_u16%5D" target="_blank">[__arm_]vhaddq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                                                                   | `a -> Qn`<br>`b -> Qm`                                                    | `VHADD.U16 Qd, Qn, Qm`                                                                                                                                                                       | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq%5B_u32%5D" target="_blank">[__arm_]vhaddq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                                                                   | `a -> Qn`<br>`b -> Qm`                                                    | `VHADD.U32 Qd, Qn, Qm`                                                                                                                                                                       | `Qd -> result`                       | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_n_s8%5D" target="_blank">[__arm_]vhaddq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S8 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_n_s16%5D" target="_blank">[__arm_]vhaddq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S16 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_n_s32%5D" target="_blank">[__arm_]vhaddq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S32 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_n_u8%5D" target="_blank">[__arm_]vhaddq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U8 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_n_u16%5D" target="_blank">[__arm_]vhaddq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U16 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_n_u32%5D" target="_blank">[__arm_]vhaddq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U32 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_s8%5D" target="_blank">[__arm_]vhaddq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S8 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_s16%5D" target="_blank">[__arm_]vhaddq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S16 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_s32%5D" target="_blank">[__arm_]vhaddq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S32 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_u8%5D" target="_blank">[__arm_]vhaddq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U8 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_u16%5D" target="_blank">[__arm_]vhaddq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U16 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_m%5B_u32%5D" target="_blank">[__arm_]vhaddq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U32 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_n_s8%5D" target="_blank">[__arm_]vhaddq_x[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                       | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S8 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_n_s16%5D" target="_blank">[__arm_]vhaddq_x[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                    | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S16 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_n_s32%5D" target="_blank">[__arm_]vhaddq_x[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                    | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S32 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_n_u8%5D" target="_blank">[__arm_]vhaddq_x[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                    | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U8 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_n_u16%5D" target="_blank">[__arm_]vhaddq_x[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                 | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U16 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_n_u32%5D" target="_blank">[__arm_]vhaddq_x[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                 | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U32 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_s8%5D" target="_blank">[__arm_]vhaddq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S8 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_s16%5D" target="_blank">[__arm_]vhaddq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S16 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_s32%5D" target="_blank">[__arm_]vhaddq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.S32 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_u8%5D" target="_blank">[__arm_]vhaddq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U8 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_u16%5D" target="_blank">[__arm_]vhaddq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U16 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhaddq_x%5B_u32%5D" target="_blank">[__arm_]vhaddq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHADDT.U32 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq%5B_s8%5D" target="_blank">[__arm_]vrhaddq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Qm`                                                    | `VRHADD.S8 Qd, Qn, Qm`                                                                                                                                                                       | `Qd -> result`                       | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq%5B_s16%5D" target="_blank">[__arm_]vrhaddq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                                                                    | `a -> Qn`<br>`b -> Qm`                                                    | `VRHADD.S16 Qd, Qn, Qm`                                                                                                                                                                      | `Qd -> result`                       | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq%5B_s32%5D" target="_blank">[__arm_]vrhaddq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                                                                    | `a -> Qn`<br>`b -> Qm`                                                    | `VRHADD.S32 Qd, Qn, Qm`                                                                                                                                                                      | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq%5B_u8%5D" target="_blank">[__arm_]vrhaddq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                                                                   | `a -> Qn`<br>`b -> Qm`                                                    | `VRHADD.U8 Qd, Qn, Qm`                                                                                                                                                                       | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq%5B_u16%5D" target="_blank">[__arm_]vrhaddq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                                                                 | `a -> Qn`<br>`b -> Qm`                                                    | `VRHADD.U16 Qd, Qn, Qm`                                                                                                                                                                      | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq%5B_u32%5D" target="_blank">[__arm_]vrhaddq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                                                                 | `a -> Qn`<br>`b -> Qm`                                                    | `VRHADD.U32 Qd, Qn, Qm`                                                                                                                                                                      | `Qd -> result`                       | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_m%5B_s8%5D" target="_blank">[__arm_]vrhaddq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.S8 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_m%5B_s16%5D" target="_blank">[__arm_]vrhaddq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.S16 Qd, Qn, Qm`                                                                                                                                          | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_m%5B_s32%5D" target="_blank">[__arm_]vrhaddq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.S32 Qd, Qn, Qm`                                                                                                                                          | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_m%5B_u8%5D" target="_blank">[__arm_]vrhaddq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.U8 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_m%5B_u16%5D" target="_blank">[__arm_]vrhaddq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.U16 Qd, Qn, Qm`                                                                                                                                          | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_m%5B_u32%5D" target="_blank">[__arm_]vrhaddq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.U32 Qd, Qn, Qm`                                                                                                                                          | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_x%5B_s8%5D" target="_blank">[__arm_]vrhaddq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.S8 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_x%5B_s16%5D" target="_blank">[__arm_]vrhaddq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.S16 Qd, Qn, Qm`                                                                                                                                          | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_x%5B_s32%5D" target="_blank">[__arm_]vrhaddq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.S32 Qd, Qn, Qm`                                                                                                                                          | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_x%5B_u8%5D" target="_blank">[__arm_]vrhaddq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.U8 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_x%5B_u16%5D" target="_blank">[__arm_]vrhaddq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                 | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.U16 Qd, Qn, Qm`                                                                                                                                          | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrhaddq_x%5B_u32%5D" target="_blank">[__arm_]vrhaddq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                 | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VRHADDT.U32 Qd, Qn, Qm`                                                                                                                                          | `Qd -> result`                       | `MVE`                     |

#### Saturating addition

| Intrinsic                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                        | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|----------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_n_s8%5D" target="_blank">[__arm_]vqaddq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Rm`                                  | `VQADD.S8 Qd, Qn, Rm`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_n_s16%5D" target="_blank">[__arm_]vqaddq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Rm`                                  | `VQADD.S16 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_n_s32%5D" target="_blank">[__arm_]vqaddq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Rm`                                  | `VQADD.S32 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_n_u8%5D" target="_blank">[__arm_]vqaddq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Rm`                                  | `VQADD.U8 Qd, Qn, Rm`                              | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_n_u16%5D" target="_blank">[__arm_]vqaddq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                                                                  | `a -> Qn`<br>`b -> Rm`                                  | `VQADD.U16 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_n_u32%5D" target="_blank">[__arm_]vqaddq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                                                                  | `a -> Qn`<br>`b -> Rm`                                  | `VQADD.U32 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_s8%5D" target="_blank">[__arm_]vqaddq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VQADD.S8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_s16%5D" target="_blank">[__arm_]vqaddq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VQADD.S16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_s32%5D" target="_blank">[__arm_]vqaddq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VQADD.S32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_u8%5D" target="_blank">[__arm_]vqaddq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VQADD.U8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_u16%5D" target="_blank">[__arm_]vqaddq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                  | `VQADD.U16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq%5B_u32%5D" target="_blank">[__arm_]vqaddq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                  | `VQADD.U32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_n_s8%5D" target="_blank">[__arm_]vqaddq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.S8 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_n_s16%5D" target="_blank">[__arm_]vqaddq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.S16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_n_s32%5D" target="_blank">[__arm_]vqaddq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.S32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_n_u8%5D" target="_blank">[__arm_]vqaddq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.U8 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_n_u16%5D" target="_blank">[__arm_]vqaddq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.U16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_n_u32%5D" target="_blank">[__arm_]vqaddq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.U32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_s8%5D" target="_blank">[__arm_]vqaddq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_s16%5D" target="_blank">[__arm_]vqaddq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_s32%5D" target="_blank">[__arm_]vqaddq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_u8%5D" target="_blank">[__arm_]vqaddq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.U8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_u16%5D" target="_blank">[__arm_]vqaddq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.U16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqaddq_m%5B_u32%5D" target="_blank">[__arm_]vqaddq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQADDT.U32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |

### Multiply

#### Multiplication

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                     | Argument preparation                                    | Instruction                                         | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-----------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq%5B_s8%5D" target="_blank">[__arm_]vmulhq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VMULH.S8 Qd, Qn, Qm`                               | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq%5B_s16%5D" target="_blank">[__arm_]vmulhq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                                 | `a -> Qn`<br>`b -> Qm`                                  | `VMULH.S16 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq%5B_s32%5D" target="_blank">[__arm_]vmulhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                                 | `a -> Qn`<br>`b -> Qm`                                  | `VMULH.S32 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq%5B_u8%5D" target="_blank">[__arm_]vmulhq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                                | `a -> Qn`<br>`b -> Qm`                                  | `VMULH.U8 Qd, Qn, Qm`                               | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq%5B_u16%5D" target="_blank">[__arm_]vmulhq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                              | `a -> Qn`<br>`b -> Qm`                                  | `VMULH.U16 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq%5B_u32%5D" target="_blank">[__arm_]vmulhq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                              | `a -> Qn`<br>`b -> Qm`                                  | `VMULH.U32 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_m%5B_s8%5D" target="_blank">[__arm_]vmulhq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.S8 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_m%5B_s16%5D" target="_blank">[__arm_]vmulhq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.S16 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_m%5B_s32%5D" target="_blank">[__arm_]vmulhq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.S32 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_m%5B_u8%5D" target="_blank">[__arm_]vmulhq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.U8 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_m%5B_u16%5D" target="_blank">[__arm_]vmulhq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.U16 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_m%5B_u32%5D" target="_blank">[__arm_]vmulhq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.U32 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_x%5B_s8%5D" target="_blank">[__arm_]vmulhq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.S8 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_x%5B_s16%5D" target="_blank">[__arm_]vmulhq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                 | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.S16 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_x%5B_s32%5D" target="_blank">[__arm_]vmulhq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                 | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.S32 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_x%5B_u8%5D" target="_blank">[__arm_]vmulhq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.U8 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_x%5B_u16%5D" target="_blank">[__arm_]vmulhq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.U16 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulhq_x%5B_u32%5D" target="_blank">[__arm_]vmulhq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULHT.U32 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_poly%5B_p8%5D" target="_blank">[__arm_]vmullbq_poly[_p8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                  | `VMULLB.P8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_poly%5B_p16%5D" target="_blank">[__arm_]vmullbq_poly[_p16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`                                  | `VMULLB.P16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int%5B_s8%5D" target="_blank">[__arm_]vmullbq_int[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VMULLB.S8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int%5B_s16%5D" target="_blank">[__arm_]vmullbq_int[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VMULLB.S16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int%5B_s32%5D" target="_blank">[__arm_]vmullbq_int[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VMULLB.S32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int%5B_u8%5D" target="_blank">[__arm_]vmullbq_int[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VMULLB.U8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int%5B_u16%5D" target="_blank">[__arm_]vmullbq_int[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                  | `VMULLB.U16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int%5B_u32%5D" target="_blank">[__arm_]vmullbq_int[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                  | `VMULLB.U32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_poly_m%5B_p8%5D" target="_blank">[__arm_]vmullbq_poly_m[_p8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.P8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_poly_m%5B_p16%5D" target="_blank">[__arm_]vmullbq_poly_m[_p16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.P16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_m%5B_s8%5D" target="_blank">[__arm_]vmullbq_int_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_m%5B_s16%5D" target="_blank">[__arm_]vmullbq_int_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_m%5B_s32%5D" target="_blank">[__arm_]vmullbq_int_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_m%5B_u8%5D" target="_blank">[__arm_]vmullbq_int_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.U8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_m%5B_u16%5D" target="_blank">[__arm_]vmullbq_int_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.U16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_m%5B_u32%5D" target="_blank">[__arm_]vmullbq_int_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.U32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_poly_x%5B_p8%5D" target="_blank">[__arm_]vmullbq_poly_x[_p8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.P8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_poly_x%5B_p16%5D" target="_blank">[__arm_]vmullbq_poly_x[_p16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.P16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_x%5B_s8%5D" target="_blank">[__arm_]vmullbq_int_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_x%5B_s16%5D" target="_blank">[__arm_]vmullbq_int_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_x%5B_s32%5D" target="_blank">[__arm_]vmullbq_int_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_x%5B_u8%5D" target="_blank">[__arm_]vmullbq_int_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.U8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_x%5B_u16%5D" target="_blank">[__arm_]vmullbq_int_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.U16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmullbq_int_x%5B_u32%5D" target="_blank">[__arm_]vmullbq_int_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLBT.U32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_poly%5B_p8%5D" target="_blank">[__arm_]vmulltq_poly[_p8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                  | `VMULLT.P8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_poly%5B_p16%5D" target="_blank">[__arm_]vmulltq_poly[_p16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`                                  | `VMULLT.P16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int%5B_s8%5D" target="_blank">[__arm_]vmulltq_int[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VMULLT.S8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int%5B_s16%5D" target="_blank">[__arm_]vmulltq_int[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VMULLT.S16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int%5B_s32%5D" target="_blank">[__arm_]vmulltq_int[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VMULLT.S32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int%5B_u8%5D" target="_blank">[__arm_]vmulltq_int[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VMULLT.U8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int%5B_u16%5D" target="_blank">[__arm_]vmulltq_int[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                  | `VMULLT.U16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int%5B_u32%5D" target="_blank">[__arm_]vmulltq_int[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                  | `VMULLT.U32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_poly_m%5B_p8%5D" target="_blank">[__arm_]vmulltq_poly_m[_p8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.P8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_poly_m%5B_p16%5D" target="_blank">[__arm_]vmulltq_poly_m[_p16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.P16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_m%5B_s8%5D" target="_blank">[__arm_]vmulltq_int_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_m%5B_s16%5D" target="_blank">[__arm_]vmulltq_int_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_m%5B_s32%5D" target="_blank">[__arm_]vmulltq_int_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_m%5B_u8%5D" target="_blank">[__arm_]vmulltq_int_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.U8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_m%5B_u16%5D" target="_blank">[__arm_]vmulltq_int_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.U16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_m%5B_u32%5D" target="_blank">[__arm_]vmulltq_int_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.U32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_poly_x%5B_p8%5D" target="_blank">[__arm_]vmulltq_poly_x[_p8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.P8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_poly_x%5B_p16%5D" target="_blank">[__arm_]vmulltq_poly_x[_p16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.P16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_x%5B_s8%5D" target="_blank">[__arm_]vmulltq_int_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_x%5B_s16%5D" target="_blank">[__arm_]vmulltq_int_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_x%5B_s32%5D" target="_blank">[__arm_]vmulltq_int_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_x%5B_u8%5D" target="_blank">[__arm_]vmulltq_int_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.U8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_x%5B_u16%5D" target="_blank">[__arm_]vmulltq_int_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.U16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulltq_int_x%5B_u32%5D" target="_blank">[__arm_]vmulltq_int_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULLTT.U32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_f16%5D" target="_blank">[__arm_]vmulq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                             | `a -> Qn`<br>`b -> Qm`                                  | `VMUL.F16 Qd, Qn, Qm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_f32%5D" target="_blank">[__arm_]vmulq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                             | `a -> Qn`<br>`b -> Qm`                                  | `VMUL.F32 Qd, Qn, Qm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_n_f16%5D" target="_blank">[__arm_]vmulq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Rm`                                  | `VMUL.F16 Qd, Qn, Rm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_n_f32%5D" target="_blank">[__arm_]vmulq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Rm`                                  | `VMUL.F32 Qd, Qn, Rm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_s8%5D" target="_blank">[__arm_]vmulq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                     | `a -> Qn`<br>`b -> Qm`                                  | `VMUL.I8 Qd, Qn, Qm`                                | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_s16%5D" target="_blank">[__arm_]vmulq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VMUL.I16 Qd, Qn, Qm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_s32%5D" target="_blank">[__arm_]vmulq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VMUL.I32 Qd, Qn, Qm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_n_s8%5D" target="_blank">[__arm_]vmulq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                                                                                    | `a -> Qn`<br>`b -> Rm`                                  | `VMUL.I8 Qd, Qn, Rm`                                | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_n_s16%5D" target="_blank">[__arm_]vmulq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                                 | `a -> Qn`<br>`b -> Rm`                                  | `VMUL.I16 Qd, Qn, Rm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_n_s32%5D" target="_blank">[__arm_]vmulq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                                 | `a -> Qn`<br>`b -> Rm`                                  | `VMUL.I32 Qd, Qn, Rm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_u8%5D" target="_blank">[__arm_]vmulq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                                  | `a -> Qn`<br>`b -> Qm`                                  | `VMUL.I8 Qd, Qn, Qm`                                | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_u16%5D" target="_blank">[__arm_]vmulq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                                | `a -> Qn`<br>`b -> Qm`                                  | `VMUL.I16 Qd, Qn, Qm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_u32%5D" target="_blank">[__arm_]vmulq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                                | `a -> Qn`<br>`b -> Qm`                                  | `VMUL.I32 Qd, Qn, Qm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_n_u8%5D" target="_blank">[__arm_]vmulq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                                                                                 | `a -> Qn`<br>`b -> Rm`                                  | `VMUL.I8 Qd, Qn, Rm`                                | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_n_u16%5D" target="_blank">[__arm_]vmulq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                                                                              | `a -> Qn`<br>`b -> Rm`                                  | `VMUL.I16 Qd, Qn, Rm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq%5B_n_u32%5D" target="_blank">[__arm_]vmulq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                                                                              | `a -> Qn`<br>`b -> Rm`                                  | `VMUL.I32 Qd, Qn, Rm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_f16%5D" target="_blank">[__arm_]vmulq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.F16 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_f32%5D" target="_blank">[__arm_]vmulq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.F32 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_n_f16%5D" target="_blank">[__arm_]vmulq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.F16 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_n_f32%5D" target="_blank">[__arm_]vmulq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.F32 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_s8%5D" target="_blank">[__arm_]vmulq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I8 Qd, Qn, Qm`    | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_s16%5D" target="_blank">[__arm_]vmulq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I16 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_s32%5D" target="_blank">[__arm_]vmulq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I32 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_n_s8%5D" target="_blank">[__arm_]vmulq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I8 Qd, Qn, Rm`    | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_n_s16%5D" target="_blank">[__arm_]vmulq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I16 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_n_s32%5D" target="_blank">[__arm_]vmulq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I32 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_u8%5D" target="_blank">[__arm_]vmulq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I8 Qd, Qn, Qm`    | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_u16%5D" target="_blank">[__arm_]vmulq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I16 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_u32%5D" target="_blank">[__arm_]vmulq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I32 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_n_u8%5D" target="_blank">[__arm_]vmulq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I8 Qd, Qn, Rm`    | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_n_u16%5D" target="_blank">[__arm_]vmulq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I16 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_m%5B_n_u32%5D" target="_blank">[__arm_]vmulq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I32 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_f16%5D" target="_blank">[__arm_]vmulq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                             | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.F16 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_f32%5D" target="_blank">[__arm_]vmulq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                             | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.F32 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_n_f16%5D" target="_blank">[__arm_]vmulq_x[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.F16 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_n_f32%5D" target="_blank">[__arm_]vmulq_x[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.F32 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_s8%5D" target="_blank">[__arm_]vmulq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I8 Qd, Qn, Qm`    | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_s16%5D" target="_blank">[__arm_]vmulq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I16 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_s32%5D" target="_blank">[__arm_]vmulq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I32 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_n_s8%5D" target="_blank">[__arm_]vmulq_x[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                    | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I8 Qd, Qn, Rm`    | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_n_s16%5D" target="_blank">[__arm_]vmulq_x[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                 | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I16 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_n_s32%5D" target="_blank">[__arm_]vmulq_x[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                 | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I32 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_u8%5D" target="_blank">[__arm_]vmulq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I8 Qd, Qn, Qm`    | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_u16%5D" target="_blank">[__arm_]vmulq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I16 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_u32%5D" target="_blank">[__arm_]vmulq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I32 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_n_u8%5D" target="_blank">[__arm_]vmulq_x[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                 | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I8 Qd, Qn, Rm`    | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_n_u16%5D" target="_blank">[__arm_]vmulq_x[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I16 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmulq_x%5B_n_u32%5D" target="_blank">[__arm_]vmulq_x[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMULT.I32 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq%5B_s8%5D" target="_blank">[__arm_]vrmulhq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                 | `a -> Qn`<br>`b -> Qm`                                  | `VRMULH.S8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq%5B_s16%5D" target="_blank">[__arm_]vrmulhq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                               | `a -> Qn`<br>`b -> Qm`                                  | `VRMULH.S16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq%5B_s32%5D" target="_blank">[__arm_]vrmulhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                               | `a -> Qn`<br>`b -> Qm`                                  | `VRMULH.S32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq%5B_u8%5D" target="_blank">[__arm_]vrmulhq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                              | `a -> Qn`<br>`b -> Qm`                                  | `VRMULH.U8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq%5B_u16%5D" target="_blank">[__arm_]vrmulhq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                            | `a -> Qn`<br>`b -> Qm`                                  | `VRMULH.U16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq%5B_u32%5D" target="_blank">[__arm_]vrmulhq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                            | `a -> Qn`<br>`b -> Qm`                                  | `VRMULH.U32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_m%5B_s8%5D" target="_blank">[__arm_]vrmulhq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_m%5B_s16%5D" target="_blank">[__arm_]vrmulhq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_m%5B_s32%5D" target="_blank">[__arm_]vrmulhq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_m%5B_u8%5D" target="_blank">[__arm_]vrmulhq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.U8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_m%5B_u16%5D" target="_blank">[__arm_]vrmulhq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.U16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_m%5B_u32%5D" target="_blank">[__arm_]vrmulhq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.U32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_x%5B_s8%5D" target="_blank">[__arm_]vrmulhq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                 | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_x%5B_s16%5D" target="_blank">[__arm_]vrmulhq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                               | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_x%5B_s32%5D" target="_blank">[__arm_]vrmulhq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                               | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_x%5B_u8%5D" target="_blank">[__arm_]vrmulhq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.U8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_x%5B_u16%5D" target="_blank">[__arm_]vrmulhq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.U16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmulhq_x%5B_u32%5D" target="_blank">[__arm_]vrmulhq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRMULHT.U32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |

#### Saturating multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                                                                                                               | Argument preparation                                    | Instruction                                             | Result          | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|---------------------------------------------------------|-----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhq%5B_s8%5D" target="_blank">[__arm_]vqdmladhq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLADH.S8 Qd, Qn, Qm`                                | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhq%5B_s16%5D" target="_blank">[__arm_]vqdmladhq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLADH.S16 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhq%5B_s32%5D" target="_blank">[__arm_]vqdmladhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLADH.S32 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhq_m%5B_s8%5D" target="_blank">[__arm_]vqdmladhq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLADHT.S8 Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhq_m%5B_s16%5D" target="_blank">[__arm_]vqdmladhq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLADHT.S16 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhq_m%5B_s32%5D" target="_blank">[__arm_]vqdmladhq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLADHT.S32 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhxq%5B_s8%5D" target="_blank">[__arm_]vqdmladhxq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLADHX.S8 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhxq%5B_s16%5D" target="_blank">[__arm_]vqdmladhxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLADHX.S16 Qd, Qn, Qm`                              | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhxq%5B_s32%5D" target="_blank">[__arm_]vqdmladhxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLADHX.S32 Qd, Qn, Qm`                              | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhxq_m%5B_s8%5D" target="_blank">[__arm_]vqdmladhxq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLADHXT.S8 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhxq_m%5B_s16%5D" target="_blank">[__arm_]vqdmladhxq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLADHXT.S16 Qd, Qn, Qm`  | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmladhxq_m%5B_s32%5D" target="_blank">[__arm_]vqdmladhxq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLADHXT.S32 Qd, Qn, Qm`  | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhq%5B_s8%5D" target="_blank">[__arm_]vqrdmladhq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLADH.S8 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhq%5B_s16%5D" target="_blank">[__arm_]vqrdmladhq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLADH.S16 Qd, Qn, Qm`                              | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhq%5B_s32%5D" target="_blank">[__arm_]vqrdmladhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLADH.S32 Qd, Qn, Qm`                              | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhq_m%5B_s8%5D" target="_blank">[__arm_]vqrdmladhq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLADHT.S8 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhq_m%5B_s16%5D" target="_blank">[__arm_]vqrdmladhq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLADHT.S16 Qd, Qn, Qm`  | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhq_m%5B_s32%5D" target="_blank">[__arm_]vqrdmladhq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLADHT.S32 Qd, Qn, Qm`  | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhxq%5B_s8%5D" target="_blank">[__arm_]vqrdmladhxq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLADHX.S8 Qd, Qn, Qm`                              | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhxq%5B_s16%5D" target="_blank">[__arm_]vqrdmladhxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                 | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLADHX.S16 Qd, Qn, Qm`                             | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhxq%5B_s32%5D" target="_blank">[__arm_]vqrdmladhxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                 | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLADHX.S32 Qd, Qn, Qm`                             | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhxq_m%5B_s8%5D" target="_blank">[__arm_]vqrdmladhxq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLADHXT.S8 Qd, Qn, Qm`  | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhxq_m%5B_s16%5D" target="_blank">[__arm_]vqrdmladhxq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLADHXT.S16 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmladhxq_m%5B_s32%5D" target="_blank">[__arm_]vqrdmladhxq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLADHXT.S32 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlahq%5B_n_s8%5D" target="_blank">[__arm_]vqdmlahq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t m2)</code>                                                           | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                | `VQDMLAH.S8 Qda, Qn, Rm`                                | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlahq%5B_n_s16%5D" target="_blank">[__arm_]vqdmlahq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t m2)</code>                                                        | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                | `VQDMLAH.S16 Qda, Qn, Rm`                               | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlahq%5B_n_s32%5D" target="_blank">[__arm_]vqdmlahq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t m2)</code>                                                        | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                | `VQDMLAH.S32 Qda, Qn, Rm`                               | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlahq_m%5B_n_s8%5D" target="_blank">[__arm_]vqdmlahq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLAHT.S8 Qda, Qn, Rm`    | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlahq_m%5B_n_s16%5D" target="_blank">[__arm_]vqdmlahq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLAHT.S16 Qda, Qn, Rm`   | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlahq_m%5B_n_s32%5D" target="_blank">[__arm_]vqdmlahq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLAHT.S32 Qda, Qn, Rm`   | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlahq%5B_n_s8%5D" target="_blank">[__arm_]vqrdmlahq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t m2)</code>                                                         | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                | `VQRDMLAH.S8 Qda, Qn, Rm`                               | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlahq%5B_n_s16%5D" target="_blank">[__arm_]vqrdmlahq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t m2)</code>                                                      | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                | `VQRDMLAH.S16 Qda, Qn, Rm`                              | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlahq%5B_n_s32%5D" target="_blank">[__arm_]vqrdmlahq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t m2)</code>                                                      | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                | `VQRDMLAH.S32 Qda, Qn, Rm`                              | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlahq_m%5B_n_s8%5D" target="_blank">[__arm_]vqrdmlahq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLAHT.S8 Qda, Qn, Rm`   | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlahq_m%5B_n_s16%5D" target="_blank">[__arm_]vqrdmlahq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLAHT.S16 Qda, Qn, Rm`  | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlahq_m%5B_n_s32%5D" target="_blank">[__arm_]vqrdmlahq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLAHT.S32 Qda, Qn, Rm`  | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlashq%5B_n_s8%5D" target="_blank">[__arm_]vqdmlashq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t add)</code>                                                         | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                | `VQDMLASH.S8 Qda, Qn, Rm`                               | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlashq%5B_n_s16%5D" target="_blank">[__arm_]vqdmlashq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t add)</code>                                                      | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                | `VQDMLASH.S16 Qda, Qn, Rm`                              | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlashq%5B_n_s32%5D" target="_blank">[__arm_]vqdmlashq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add)</code>                                                      | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                | `VQDMLASH.S32 Qda, Qn, Rm`                              | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlashq_m%5B_n_s8%5D" target="_blank">[__arm_]vqdmlashq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLASHT.S8 Qda, Qn, Rm`   | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlashq_m%5B_n_s16%5D" target="_blank">[__arm_]vqdmlashq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLASHT.S16 Qda, Qn, Rm`  | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlashq_m%5B_n_s32%5D" target="_blank">[__arm_]vqdmlashq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLASHT.S32 Qda, Qn, Rm`  | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlashq%5B_n_s8%5D" target="_blank">[__arm_]vqrdmlashq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t add)</code>                                                       | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                | `VQRDMLASH.S8 Qda, Qn, Rm`                              | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlashq%5B_n_s16%5D" target="_blank">[__arm_]vqrdmlashq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t add)</code>                                                    | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                | `VQRDMLASH.S16 Qda, Qn, Rm`                             | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlashq%5B_n_s32%5D" target="_blank">[__arm_]vqrdmlashq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add)</code>                                                    | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                | `VQRDMLASH.S32 Qda, Qn, Rm`                             | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlashq_m%5B_n_s8%5D" target="_blank">[__arm_]vqrdmlashq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLASHT.S8 Qda, Qn, Rm`  | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlashq_m%5B_n_s16%5D" target="_blank">[__arm_]vqrdmlashq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLASHT.S16 Qda, Qn, Rm` | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlashq_m%5B_n_s32%5D" target="_blank">[__arm_]vqrdmlashq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`   | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLASHT.S32 Qda, Qn, Rm` | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhq%5B_s8%5D" target="_blank">[__arm_]vqdmlsdhq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLSDH.S8 Qd, Qn, Qm`                                | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhq%5B_s16%5D" target="_blank">[__arm_]vqdmlsdhq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLSDH.S16 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhq%5B_s32%5D" target="_blank">[__arm_]vqdmlsdhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLSDH.S32 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhq_m%5B_s8%5D" target="_blank">[__arm_]vqdmlsdhq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLSDHT.S8 Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhq_m%5B_s16%5D" target="_blank">[__arm_]vqdmlsdhq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLSDHT.S16 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhq_m%5B_s32%5D" target="_blank">[__arm_]vqdmlsdhq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLSDHT.S32 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhxq%5B_s8%5D" target="_blank">[__arm_]vqdmlsdhxq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLSDHX.S8 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhxq%5B_s16%5D" target="_blank">[__arm_]vqdmlsdhxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLSDHX.S16 Qd, Qn, Qm`                              | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhxq%5B_s32%5D" target="_blank">[__arm_]vqdmlsdhxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQDMLSDHX.S32 Qd, Qn, Qm`                              | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhxq_m%5B_s8%5D" target="_blank">[__arm_]vqdmlsdhxq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLSDHXT.S8 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhxq_m%5B_s16%5D" target="_blank">[__arm_]vqdmlsdhxq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLSDHXT.S16 Qd, Qn, Qm`  | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmlsdhxq_m%5B_s32%5D" target="_blank">[__arm_]vqdmlsdhxq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMLSDHXT.S32 Qd, Qn, Qm`  | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhq%5B_s8%5D" target="_blank">[__arm_]vqrdmlsdhq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLSDH.S8 Qd, Qn, Qm`                               | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhq%5B_s16%5D" target="_blank">[__arm_]vqrdmlsdhq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLSDH.S16 Qd, Qn, Qm`                              | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhq%5B_s32%5D" target="_blank">[__arm_]vqrdmlsdhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLSDH.S32 Qd, Qn, Qm`                              | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhq_m%5B_s8%5D" target="_blank">[__arm_]vqrdmlsdhq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLSDHT.S8 Qd, Qn, Qm`   | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhq_m%5B_s16%5D" target="_blank">[__arm_]vqrdmlsdhq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLSDHT.S16 Qd, Qn, Qm`  | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhq_m%5B_s32%5D" target="_blank">[__arm_]vqrdmlsdhq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLSDHT.S32 Qd, Qn, Qm`  | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhxq%5B_s8%5D" target="_blank">[__arm_]vqrdmlsdhxq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLSDHX.S8 Qd, Qn, Qm`                              | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhxq%5B_s16%5D" target="_blank">[__arm_]vqrdmlsdhxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                 | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLSDHX.S16 Qd, Qn, Qm`                             | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhxq%5B_s32%5D" target="_blank">[__arm_]vqrdmlsdhxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                 | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`              | `VQRDMLSDHX.S32 Qd, Qn, Qm`                             | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhxq_m%5B_s8%5D" target="_blank">[__arm_]vqrdmlsdhxq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLSDHXT.S8 Qd, Qn, Qm`  | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhxq_m%5B_s16%5D" target="_blank">[__arm_]vqrdmlsdhxq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLSDHXT.S16 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmlsdhxq_m%5B_s32%5D" target="_blank">[__arm_]vqrdmlsdhxq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMLSDHXT.S32 Qd, Qn, Qm` | `Qd -> result`  | `MVE`                     |

#### Saturating multiply

| Intrinsic                                                                                                                                                                                                                                                                                                                                                             | Argument preparation                                    | Instruction                                           | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq%5B_n_s8%5D" target="_blank">[__arm_]vqdmulhq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Rm`                                  | `VQDMULH.S8 Qd, Qn, Rm`                               | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq%5B_n_s16%5D" target="_blank">[__arm_]vqdmulhq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Rm`                                  | `VQDMULH.S16 Qd, Qn, Rm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq%5B_n_s32%5D" target="_blank">[__arm_]vqdmulhq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Rm`                                  | `VQDMULH.S32 Qd, Qn, Rm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq_m%5B_n_s8%5D" target="_blank">[__arm_]vqdmulhq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULHT.S8 Qd, Qn, Rm`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq_m%5B_n_s16%5D" target="_blank">[__arm_]vqdmulhq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULHT.S16 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq_m%5B_n_s32%5D" target="_blank">[__arm_]vqdmulhq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULHT.S32 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq%5B_s8%5D" target="_blank">[__arm_]vqdmulhq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VQDMULH.S8 Qd, Qn, Qm`                               | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq%5B_s16%5D" target="_blank">[__arm_]vqdmulhq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`                                  | `VQDMULH.S16 Qd, Qn, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq%5B_s32%5D" target="_blank">[__arm_]vqdmulhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`                                  | `VQDMULH.S32 Qd, Qn, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq_m%5B_s8%5D" target="_blank">[__arm_]vqdmulhq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULHT.S8 Qd, Qn, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq_m%5B_s16%5D" target="_blank">[__arm_]vqdmulhq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULHT.S16 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulhq_m%5B_s32%5D" target="_blank">[__arm_]vqdmulhq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULHT.S32 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq%5B_n_s8%5D" target="_blank">[__arm_]vqrdmulhq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Rm`                                  | `VQRDMULH.S8 Qd, Qn, Rm`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq%5B_n_s16%5D" target="_blank">[__arm_]vqrdmulhq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                 | `a -> Qn`<br>`b -> Rm`                                  | `VQRDMULH.S16 Qd, Qn, Rm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq%5B_n_s32%5D" target="_blank">[__arm_]vqrdmulhq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                 | `a -> Qn`<br>`b -> Rm`                                  | `VQRDMULH.S32 Qd, Qn, Rm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq_m%5B_n_s8%5D" target="_blank">[__arm_]vqrdmulhq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMULHT.S8 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq_m%5B_n_s16%5D" target="_blank">[__arm_]vqrdmulhq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMULHT.S16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq_m%5B_n_s32%5D" target="_blank">[__arm_]vqrdmulhq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMULHT.S32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq%5B_s8%5D" target="_blank">[__arm_]vqrdmulhq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`                                  | `VQRDMULH.S8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq%5B_s16%5D" target="_blank">[__arm_]vqrdmulhq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VQRDMULH.S16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq%5B_s32%5D" target="_blank">[__arm_]vqrdmulhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VQRDMULH.S32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq_m%5B_s8%5D" target="_blank">[__arm_]vqrdmulhq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMULHT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq_m%5B_s16%5D" target="_blank">[__arm_]vqrdmulhq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMULHT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrdmulhq_m%5B_s32%5D" target="_blank">[__arm_]vqrdmulhq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRDMULHT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmullbq%5B_n_s16%5D" target="_blank">[__arm_]vqdmullbq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                 | `a -> Qn`<br>`b -> Rm`                                  | `VQDMULLB.S16 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmullbq%5B_n_s32%5D" target="_blank">[__arm_]vqdmullbq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                 | `a -> Qn`<br>`b -> Rm`                                  | `VQDMULLB.S32 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmullbq_m%5B_n_s16%5D" target="_blank">[__arm_]vqdmullbq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULLBT.S16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmullbq_m%5B_n_s32%5D" target="_blank">[__arm_]vqdmullbq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULLBT.S32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmullbq%5B_s16%5D" target="_blank">[__arm_]vqdmullbq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VQDMULLB.S16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmullbq%5B_s32%5D" target="_blank">[__arm_]vqdmullbq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VQDMULLB.S32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmullbq_m%5B_s16%5D" target="_blank">[__arm_]vqdmullbq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULLBT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmullbq_m%5B_s32%5D" target="_blank">[__arm_]vqdmullbq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULLBT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulltq%5B_n_s16%5D" target="_blank">[__arm_]vqdmulltq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                 | `a -> Qn`<br>`b -> Rm`                                  | `VQDMULLT.S16 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulltq%5B_n_s32%5D" target="_blank">[__arm_]vqdmulltq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                 | `a -> Qn`<br>`b -> Rm`                                  | `VQDMULLT.S32 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulltq_m%5B_n_s16%5D" target="_blank">[__arm_]vqdmulltq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULLTT.S16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulltq_m%5B_n_s32%5D" target="_blank">[__arm_]vqdmulltq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULLTT.S32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulltq%5B_s16%5D" target="_blank">[__arm_]vqdmulltq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VQDMULLT.S16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulltq%5B_s32%5D" target="_blank">[__arm_]vqdmulltq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VQDMULLT.S32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulltq_m%5B_s16%5D" target="_blank">[__arm_]vqdmulltq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULLTT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqdmulltq_m%5B_s32%5D" target="_blank">[__arm_]vqdmulltq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQDMULLTT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |

#### Multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                                                                                                          | Argument preparation                                            | Instruction                                                         | Result                    | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|---------------------------------------------------------------------|---------------------------|---------------------------|
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq%5B_s8%5D" target="_blank">[__arm_]vmladavaq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2)</code>                                                         | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`                        | `VMLADAVA.S8 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq%5B_s16%5D" target="_blank">[__arm_]vmladavaq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2)</code>                                                       | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`                        | `VMLADAVA.S16 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq%5B_s32%5D" target="_blank">[__arm_]vmladavaq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2)</code>                                                       | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`                        | `VMLADAVA.S32 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq%5B_u8%5D" target="_blank">[__arm_]vmladavaq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m2)</code>                                                     | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`                        | `VMLADAVA.U8 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq%5B_u16%5D" target="_blank">[__arm_]vmladavaq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m2)</code>                                                   | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`                        | `VMLADAVA.U16 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq%5B_u32%5D" target="_blank">[__arm_]vmladavaq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m2)</code>                                                   | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`                        | `VMLADAVA.U32 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq_p%5B_s8%5D" target="_blank">[__arm_]vmladavaq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVAT.S8 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq_p%5B_s16%5D" target="_blank">[__arm_]vmladavaq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVAT.S16 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq_p%5B_s32%5D" target="_blank">[__arm_]vmladavaq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVAT.S32 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq_p%5B_u8%5D" target="_blank">[__arm_]vmladavaq_p[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVAT.U8 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq_p%5B_u16%5D" target="_blank">[__arm_]vmladavaq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVAT.U16 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaq_p%5B_u32%5D" target="_blank">[__arm_]vmladavaq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVAT.U32 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq%5B_s8%5D" target="_blank">[__arm_]vmladavq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2)</code>                                                                                                    | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLADAV.S8 Rda, Qn, Qm`                                            | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq%5B_s16%5D" target="_blank">[__arm_]vmladavq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2)</code>                                                                                                  | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLADAV.S16 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq%5B_s32%5D" target="_blank">[__arm_]vmladavq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2)</code>                                                                                                  | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLADAV.S32 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq%5B_u8%5D" target="_blank">[__arm_]vmladavq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m2)</code>                                                                                                 | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLADAV.U8 Rda, Qn, Qm`                                            | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq%5B_u16%5D" target="_blank">[__arm_]vmladavq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m2)</code>                                                                                               | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLADAV.U16 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq%5B_u32%5D" target="_blank">[__arm_]vmladavq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m2)</code>                                                                                               | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLADAV.U32 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq_p%5B_s8%5D" target="_blank">[__arm_]vmladavq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVT.S8 Rda, Qn, Qm`                | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq_p%5B_s16%5D" target="_blank">[__arm_]vmladavq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVT.S16 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq_p%5B_s32%5D" target="_blank">[__arm_]vmladavq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVT.S32 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq_p%5B_u8%5D" target="_blank">[__arm_]vmladavq_p[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                 | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVT.U8 Rda, Qn, Qm`                | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq_p%5B_u16%5D" target="_blank">[__arm_]vmladavq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                               | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVT.U16 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavq_p%5B_u32%5D" target="_blank">[__arm_]vmladavq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                               | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVT.U32 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaxq%5B_s8%5D" target="_blank">[__arm_]vmladavaxq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2)</code>                                                       | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`                        | `VMLADAVAX.S8 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaxq%5B_s16%5D" target="_blank">[__arm_]vmladavaxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2)</code>                                                     | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`                        | `VMLADAVAX.S16 Rda, Qn, Qm`                                         | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaxq%5B_s32%5D" target="_blank">[__arm_]vmladavaxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2)</code>                                                     | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`                        | `VMLADAVAX.S32 Rda, Qn, Qm`                                         | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaxq_p%5B_s8%5D" target="_blank">[__arm_]vmladavaxq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVAXT.S8 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaxq_p%5B_s16%5D" target="_blank">[__arm_]vmladavaxq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVAXT.S16 Rda, Qn, Qm`             | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavaxq_p%5B_s32%5D" target="_blank">[__arm_]vmladavaxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> Rda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVAXT.S32 Rda, Qn, Qm`             | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavxq%5B_s8%5D" target="_blank">[__arm_]vmladavxq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2)</code>                                                                                                  | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLADAVX.S8 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavxq%5B_s16%5D" target="_blank">[__arm_]vmladavxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2)</code>                                                                                                | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLADAVX.S16 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavxq%5B_s32%5D" target="_blank">[__arm_]vmladavxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2)</code>                                                                                                | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLADAVX.S32 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavxq_p%5B_s8%5D" target="_blank">[__arm_]vmladavxq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVXT.S8 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavxq_p%5B_s16%5D" target="_blank">[__arm_]vmladavxq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVXT.S16 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmladavxq_p%5B_s32%5D" target="_blank">[__arm_]vmladavxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLADAVXT.S32 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaq%5B_s16%5D" target="_blank">[__arm_]vmlaldavaq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2)</code>                                                     | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`              | `VMLALDAVA.S16 RdaLo, RdaHi, Qn, Qm`                                | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaq%5B_s32%5D" target="_blank">[__arm_]vmlaldavaq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2)</code>                                                     | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`              | `VMLALDAVA.S32 RdaLo, RdaHi, Qn, Qm`                                | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaq%5B_u16%5D" target="_blank">[__arm_]vmlaldavaq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m2)</code>                                                 | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`              | `VMLALDAVA.U16 RdaLo, RdaHi, Qn, Qm`                                | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaq%5B_u32%5D" target="_blank">[__arm_]vmlaldavaq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m2)</code>                                                 | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`              | `VMLALDAVA.U32 RdaLo, RdaHi, Qn, Qm`                                | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaq_p%5B_s16%5D" target="_blank">[__arm_]vmlaldavaq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVAT.S16 RdaLo, RdaHi, Qn, Qm`    | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaq_p%5B_s32%5D" target="_blank">[__arm_]vmlaldavaq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVAT.S32 RdaLo, RdaHi, Qn, Qm`    | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaq_p%5B_u16%5D" target="_blank">[__arm_]vmlaldavaq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVAT.U16 RdaLo, RdaHi, Qn, Qm`    | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaq_p%5B_u32%5D" target="_blank">[__arm_]vmlaldavaq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVAT.U32 RdaLo, RdaHi, Qn, Qm`    | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavq%5B_s16%5D" target="_blank">[__arm_]vmlaldavq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2)</code>                                                                                                | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLALDAV.S16 RdaLo, RdaHi, Qn, Qm`                                 | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavq%5B_s32%5D" target="_blank">[__arm_]vmlaldavq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2)</code>                                                                                                | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLALDAV.S32 RdaLo, RdaHi, Qn, Qm`                                 | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavq%5B_u16%5D" target="_blank">[__arm_]vmlaldavq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m2)</code>                                                                                             | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLALDAV.U16 RdaLo, RdaHi, Qn, Qm`                                 | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavq%5B_u32%5D" target="_blank">[__arm_]vmlaldavq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m2)</code>                                                                                             | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLALDAV.U32 RdaLo, RdaHi, Qn, Qm`                                 | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavq_p%5B_s16%5D" target="_blank">[__arm_]vmlaldavq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVT.S16 RdaLo, RdaHi, Qn, Qm`     | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavq_p%5B_s32%5D" target="_blank">[__arm_]vmlaldavq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVT.S32 RdaLo, RdaHi, Qn, Qm`     | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavq_p%5B_u16%5D" target="_blank">[__arm_]vmlaldavq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                             | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVT.U16 RdaLo, RdaHi, Qn, Qm`     | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavq_p%5B_u32%5D" target="_blank">[__arm_]vmlaldavq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                             | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVT.U32 RdaLo, RdaHi, Qn, Qm`     | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaxq%5B_s16%5D" target="_blank">[__arm_]vmlaldavaxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2)</code>                                                   | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`              | `VMLALDAVAX.S16 RdaLo, RdaHi, Qn, Qm`                               | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaxq%5B_s32%5D" target="_blank">[__arm_]vmlaldavaxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2)</code>                                                   | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`              | `VMLALDAVAX.S32 RdaLo, RdaHi, Qn, Qm`                               | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaxq_p%5B_s16%5D" target="_blank">[__arm_]vmlaldavaxq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVAXT.S16 RdaLo, RdaHi, Qn, Qm`   | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavaxq_p%5B_s32%5D" target="_blank">[__arm_]vmlaldavaxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `add -> [RdaHi,RdaLo]`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVAXT.S32 RdaLo, RdaHi, Qn, Qm`   | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavxq%5B_s16%5D" target="_blank">[__arm_]vmlaldavxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2)</code>                                                                                              | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLALDAVX.S16 RdaLo, RdaHi, Qn, Qm`                                | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavxq%5B_s32%5D" target="_blank">[__arm_]vmlaldavxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2)</code>                                                                                              | `m1 -> Qn`<br>`m2 -> Qm`                                        | `VMLALDAVX.S32 RdaLo, RdaHi, Qn, Qm`                                | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavxq_p%5B_s16%5D" target="_blank">[__arm_]vmlaldavxq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVXT.S16 RdaLo, RdaHi, Qn, Qm`    | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaldavxq_p%5B_s32%5D" target="_blank">[__arm_]vmlaldavxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VMLALDAVXT.S32 RdaLo, RdaHi, Qn, Qm`    | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq%5B_n_s8%5D" target="_blank">[__arm_]vmlaq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t m2)</code>                                                            | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                        | `VMLA.S8 Qda, Qn, Rm`                                               | `Qda -> result`           | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq%5B_n_s16%5D" target="_blank">[__arm_]vmlaq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t m2)</code>                                                         | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                        | `VMLA.S16 Qda, Qn, Rm`                                              | `Qda -> result`           | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq%5B_n_s32%5D" target="_blank">[__arm_]vmlaq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t m2)</code>                                                         | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                        | `VMLA.S32 Qda, Qn, Rm`                                              | `Qda -> result`           | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq%5B_n_u8%5D" target="_blank">[__arm_]vmlaq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t m2)</code>                                                        | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                        | `VMLA.U8 Qda, Qn, Rm`                                               | `Qda -> result`           | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq%5B_n_u16%5D" target="_blank">[__arm_]vmlaq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t m2)</code>                                                     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                        | `VMLA.U16 Qda, Qn, Rm`                                              | `Qda -> result`           | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq%5B_n_u32%5D" target="_blank">[__arm_]vmlaq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t m2)</code>                                                     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`                        | `VMLA.U32 Qda, Qn, Rm`                                              | `Qda -> result`           | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq_m%5B_n_s8%5D" target="_blank">[__arm_]vmlaq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>            | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAT.S8 Qda, Qn, Rm`                   | `Qda -> result`           | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq_m%5B_n_s16%5D" target="_blank">[__arm_]vmlaq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAT.S16 Qda, Qn, Rm`                  | `Qda -> result`           | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq_m%5B_n_s32%5D" target="_blank">[__arm_]vmlaq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAT.S32 Qda, Qn, Rm`                  | `Qda -> result`           | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq_m%5B_n_u8%5D" target="_blank">[__arm_]vmlaq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAT.U8 Qda, Qn, Rm`                   | `Qda -> result`           | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq_m%5B_n_u16%5D" target="_blank">[__arm_]vmlaq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAT.U16 Qda, Qn, Rm`                  | `Qda -> result`           | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlaq_m%5B_n_u32%5D" target="_blank">[__arm_]vmlaq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAT.U32 Qda, Qn, Rm`                  | `Qda -> result`           | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq%5B_n_s8%5D" target="_blank">[__arm_]vmlasq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t add)</code>                                                          | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                        | `VMLAS.S8 Qda, Qn, Rm`                                              | `Qda -> result`           | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq%5B_n_s16%5D" target="_blank">[__arm_]vmlasq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t add)</code>                                                       | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                        | `VMLAS.S16 Qda, Qn, Rm`                                             | `Qda -> result`           | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq%5B_n_s32%5D" target="_blank">[__arm_]vmlasq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add)</code>                                                       | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                        | `VMLAS.S32 Qda, Qn, Rm`                                             | `Qda -> result`           | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq%5B_n_u8%5D" target="_blank">[__arm_]vmlasq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t add)</code>                                                      | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                        | `VMLAS.U8 Qda, Qn, Rm`                                              | `Qda -> result`           | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq%5B_n_u16%5D" target="_blank">[__arm_]vmlasq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t add)</code>                                                   | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                        | `VMLAS.U16 Qda, Qn, Rm`                                             | `Qda -> result`           | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq%5B_n_u32%5D" target="_blank">[__arm_]vmlasq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t add)</code>                                                   | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`                        | `VMLAS.U32 Qda, Qn, Rm`                                             | `Qda -> result`           | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq_m%5B_n_s8%5D" target="_blank">[__arm_]vmlasq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>          | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAST.S8 Qda, Qn, Rm`                  | `Qda -> result`           | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq_m%5B_n_s16%5D" target="_blank">[__arm_]vmlasq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAST.S16 Qda, Qn, Rm`                 | `Qda -> result`           | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq_m%5B_n_s32%5D" target="_blank">[__arm_]vmlasq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAST.S32 Qda, Qn, Rm`                 | `Qda -> result`           | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq_m%5B_n_u8%5D" target="_blank">[__arm_]vmlasq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAST.U8 Qda, Qn, Rm`                  | `Qda -> result`           | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq_m%5B_n_u16%5D" target="_blank">[__arm_]vmlasq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAST.U16 Qda, Qn, Rm`                 | `Qda -> result`           | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlasq_m%5B_n_u32%5D" target="_blank">[__arm_]vmlasq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp`           | `VMSR P0, Rp`<br>`VPST`<br>`VMLAST.U32 Qda, Qn, Rm`                 | `Qda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaq%5B_s8%5D" target="_blank">[__arm_]vmlsdavaq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>                                                             | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`                            | `VMLSDAVA.S8 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaq%5B_s16%5D" target="_blank">[__arm_]vmlsdavaq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>                                                           | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`                            | `VMLSDAVA.S16 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaq%5B_s32%5D" target="_blank">[__arm_]vmlsdavaq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                           | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`                            | `VMLSDAVA.S32 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaq_p%5B_s8%5D" target="_blank">[__arm_]vmlsdavaq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVAT.S8 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaq_p%5B_s16%5D" target="_blank">[__arm_]vmlsdavaq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVAT.S16 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaq_p%5B_s32%5D" target="_blank">[__arm_]vmlsdavaq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVAT.S32 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavq%5B_s8%5D" target="_blank">[__arm_]vmlsdavq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                          | `VMLSDAV.S8 Rda, Qn, Qm`                                            | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavq%5B_s16%5D" target="_blank">[__arm_]vmlsdavq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                          | `VMLSDAV.S16 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavq%5B_s32%5D" target="_blank">[__arm_]vmlsdavq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                          | `VMLSDAV.S32 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavq_p%5B_s8%5D" target="_blank">[__arm_]vmlsdavq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVT.S8 Rda, Qn, Qm`                | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavq_p%5B_s16%5D" target="_blank">[__arm_]vmlsdavq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVT.S16 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavq_p%5B_s32%5D" target="_blank">[__arm_]vmlsdavq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVT.S32 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaxq%5B_s8%5D" target="_blank">[__arm_]vmlsdavaxq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>                                                           | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`                            | `VMLSDAVAX.S8 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaxq%5B_s16%5D" target="_blank">[__arm_]vmlsdavaxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>                                                         | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`                            | `VMLSDAVAX.S16 Rda, Qn, Qm`                                         | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaxq%5B_s32%5D" target="_blank">[__arm_]vmlsdavaxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                         | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`                            | `VMLSDAVAX.S32 Rda, Qn, Qm`                                         | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaxq_p%5B_s8%5D" target="_blank">[__arm_]vmlsdavaxq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVAXT.S8 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaxq_p%5B_s16%5D" target="_blank">[__arm_]vmlsdavaxq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVAXT.S16 Rda, Qn, Qm`             | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavaxq_p%5B_s32%5D" target="_blank">[__arm_]vmlsdavaxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> Rda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`               | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVAXT.S32 Rda, Qn, Qm`             | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavxq%5B_s8%5D" target="_blank">[__arm_]vmlsdavxq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                          | `VMLSDAVX.S8 Rda, Qn, Qm`                                           | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavxq%5B_s16%5D" target="_blank">[__arm_]vmlsdavxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`                                          | `VMLSDAVX.S16 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavxq%5B_s32%5D" target="_blank">[__arm_]vmlsdavxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`                                          | `VMLSDAVX.S32 Rda, Qn, Qm`                                          | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavxq_p%5B_s8%5D" target="_blank">[__arm_]vmlsdavxq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVXT.S8 Rda, Qn, Qm`               | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavxq_p%5B_s16%5D" target="_blank">[__arm_]vmlsdavxq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVXT.S16 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsdavxq_p%5B_s32%5D" target="_blank">[__arm_]vmlsdavxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VMLSDAVXT.S32 Rda, Qn, Qm`              | `Rda -> result`           | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavaq%5B_s16%5D" target="_blank">[__arm_]vmlsldavaq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>                                                         | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`                  | `VMLSLDAVA.S16 RdaLo, RdaHi, Qn, Qm`                                | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavaq%5B_s32%5D" target="_blank">[__arm_]vmlsldavaq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                         | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`                  | `VMLSLDAVA.S32 RdaLo, RdaHi, Qn, Qm`                                | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavaq_p%5B_s16%5D" target="_blank">[__arm_]vmlsldavaq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`     | `VMSR P0, Rp`<br>`VPST`<br>`VMLSLDAVAT.S16 RdaLo, RdaHi, Qn, Qm`    | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavaq_p%5B_s32%5D" target="_blank">[__arm_]vmlsldavaq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`     | `VMSR P0, Rp`<br>`VPST`<br>`VMLSLDAVAT.S32 RdaLo, RdaHi, Qn, Qm`    | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavq%5B_s16%5D" target="_blank">[__arm_]vmlsldavq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`                                          | `VMLSLDAV.S16 RdaLo, RdaHi, Qn, Qm`                                 | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavq%5B_s32%5D" target="_blank">[__arm_]vmlsldavq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`                                          | `VMLSLDAV.S32 RdaLo, RdaHi, Qn, Qm`                                 | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavq_p%5B_s16%5D" target="_blank">[__arm_]vmlsldavq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VMLSLDAVT.S16 RdaLo, RdaHi, Qn, Qm`     | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavq_p%5B_s32%5D" target="_blank">[__arm_]vmlsldavq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VMLSLDAVT.S32 RdaLo, RdaHi, Qn, Qm`     | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavaxq%5B_s16%5D" target="_blank">[__arm_]vmlsldavaxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>                                                       | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`                  | `VMLSLDAVAX.S16 RdaLo, RdaHi, Qn, Qm`                               | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavaxq%5B_s32%5D" target="_blank">[__arm_]vmlsldavaxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                       | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`                  | `VMLSLDAVAX.S32 RdaLo, RdaHi, Qn, Qm`                               | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavaxq_p%5B_s16%5D" target="_blank">[__arm_]vmlsldavaxq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`     | `VMSR P0, Rp`<br>`VPST`<br>`VMLSLDAVAXT.S16 RdaLo, RdaHi, Qn, Qm`   | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavaxq_p%5B_s32%5D" target="_blank">[__arm_]vmlsldavaxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`     | `VMSR P0, Rp`<br>`VPST`<br>`VMLSLDAVAXT.S32 RdaLo, RdaHi, Qn, Qm`   | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavxq%5B_s16%5D" target="_blank">[__arm_]vmlsldavxq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                | `a -> Qn`<br>`b -> Qm`                                          | `VMLSLDAVX.S16 RdaLo, RdaHi, Qn, Qm`                                | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavxq%5B_s32%5D" target="_blank">[__arm_]vmlsldavxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                | `a -> Qn`<br>`b -> Qm`                                          | `VMLSLDAVX.S32 RdaLo, RdaHi, Qn, Qm`                                | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavxq_p%5B_s16%5D" target="_blank">[__arm_]vmlsldavxq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VMLSLDAVXT.S16 RdaLo, RdaHi, Qn, Qm`    | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmlsldavxq_p%5B_s32%5D" target="_blank">[__arm_]vmlsldavxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VMLSLDAVXT.S32 RdaLo, RdaHi, Qn, Qm`    | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhaq%5B_s32%5D" target="_blank">[__arm_]vrmlaldavhaq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                     | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`                  | `VRMLALDAVHA.S32 RdaLo, RdaHi, Qn, Qm`                              | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhaq%5B_u32%5D" target="_blank">[__arm_]vrmlaldavhaq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code>                                                 | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`                  | `VRMLALDAVHA.U32 RdaLo, RdaHi, Qn, Qm`                              | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhaq_p%5B_s32%5D" target="_blank">[__arm_]vrmlaldavhaq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`     | `VMSR P0, Rp`<br>`VPST`<br>`VRMLALDAVHAT.S32 RdaLo, RdaHi, Qn, Qm`  | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhaq_p%5B_u32%5D" target="_blank">[__arm_]vrmlaldavhaq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`     | `VMSR P0, Rp`<br>`VPST`<br>`VRMLALDAVHAT.U32 RdaLo, RdaHi, Qn, Qm`  | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhq%5B_s32%5D" target="_blank">[__arm_]vrmlaldavhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                              | `a -> Qn`<br>`b -> Qm`                                          | `VRMLALDAVH.S32 RdaLo, RdaHi, Qn, Qm`                               | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhq%5B_u32%5D" target="_blank">[__arm_]vrmlaldavhq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                           | `a -> Qn`<br>`b -> Qm`                                          | `VRMLALDAVH.U32 RdaLo, RdaHi, Qn, Qm`                               | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhq_p%5B_s32%5D" target="_blank">[__arm_]vrmlaldavhq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VRMLALDAVHT.S32 RdaLo, RdaHi, Qn, Qm`   | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhq_p%5B_u32%5D" target="_blank">[__arm_]vrmlaldavhq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VRMLALDAVHT.U32 RdaLo, RdaHi, Qn, Qm`   | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhaxq%5B_s32%5D" target="_blank">[__arm_]vrmlaldavhaxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                   | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`                  | `VRMLALDAVHAX.S32 RdaLo, RdaHi, Qn, Qm`                             | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhaxq_p%5B_s32%5D" target="_blank">[__arm_]vrmlaldavhaxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`     | `VMSR P0, Rp`<br>`VPST`<br>`VRMLALDAVHAXT.S32 RdaLo, RdaHi, Qn, Qm` | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhxq%5B_s32%5D" target="_blank">[__arm_]vrmlaldavhxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                            | `a -> Qn`<br>`b -> Qm`                                          | `VRMLALDAVHX.S32 RdaLo, RdaHi, Qn, Qm`                              | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlaldavhxq_p%5B_s32%5D" target="_blank">[__arm_]vrmlaldavhxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                            | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VRMLALDAVHXT.S32 RdaLo, RdaHi, Qn, Qm`  | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlsldavhaq%5B_s32%5D" target="_blank">[__arm_]vrmlsldavhaq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                     | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`                  | `VRMLSLDAVHA.S32 RdaLo, RdaHi, Qn, Qm`                              | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlsldavhaq_p%5B_s32%5D" target="_blank">[__arm_]vrmlsldavhaq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`     | `VMSR P0, Rp`<br>`VPST`<br>`VRMLSLDAVHAT.S32 RdaLo, RdaHi, Qn, Qm`  | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlsldavhq%5B_s32%5D" target="_blank">[__arm_]vrmlsldavhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                              | `a -> Qn`<br>`b -> Qm`                                          | `VRMLSLDAVH.S32 RdaLo, RdaHi, Qn, Qm`                               | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlsldavhq_p%5B_s32%5D" target="_blank">[__arm_]vrmlsldavhq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VRMLSLDAVHT.S32 RdaLo, RdaHi, Qn, Qm`   | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlsldavhaxq%5B_s32%5D" target="_blank">[__arm_]vrmlsldavhaxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                   | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`                  | `VRMLSLDAVHAX.S32 RdaLo, RdaHi, Qn, Qm`                             | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlsldavhaxq_p%5B_s32%5D" target="_blank">[__arm_]vrmlsldavhaxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> [RdaHi,RdaLo]`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp`     | `VMSR P0, Rp`<br>`VPST`<br>`VRMLSLDAVHAXT.S32 RdaLo, RdaHi, Qn, Qm` | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlsldavhxq%5B_s32%5D" target="_blank">[__arm_]vrmlsldavhxq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                            | `a -> Qn`<br>`b -> Qm`                                          | `VRMLSLDAVHX.S32 RdaLo, RdaHi, Qn, Qm`                              | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrmlsldavhxq_p%5B_s32%5D" target="_blank">[__arm_]vrmlsldavhxq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                            | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VRMLSLDAVHXT.S32 RdaLo, RdaHi, Qn, Qm`  | `[RdaHi,RdaLo] -> result` | `MVE`                     |

#### Fused multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                                                                                                            | Argument preparation                                  | Instruction                                         | Result          | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|-----------------------------------------------------|-----------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmaq%5B_n_f16%5D" target="_blank">[__arm_]vfmaq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t m2)</code>                                                   | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`              | `VFMA.F16 Qda, Qn, Rm`                              | `Qda -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmaq%5B_n_f32%5D" target="_blank">[__arm_]vfmaq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t m2)</code>                                                   | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`              | `VFMA.F32 Qda, Qn, Rm`                              | `Qda -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmaq_m%5B_n_f16%5D" target="_blank">[__arm_]vfmaq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VFMAT.F16 Qda, Qn, Rm`  | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmaq_m%5B_n_f32%5D" target="_blank">[__arm_]vfmaq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VFMAT.F32 Qda, Qn, Rm`  | `Qda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmaq%5B_f16%5D" target="_blank">[__arm_]vfmaq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m2)</code>                                                     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Qm`              | `VFMA.F16 Qda, Qn, Qm`                              | `Qda -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmaq%5B_f32%5D" target="_blank">[__arm_]vfmaq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m2)</code>                                                     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Qm`              | `VFMA.F32 Qda, Qn, Qm`                              | `Qda -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmaq_m%5B_f16%5D" target="_blank">[__arm_]vfmaq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VFMAT.F16 Qda, Qn, Qm`  | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmaq_m%5B_f32%5D" target="_blank">[__arm_]vfmaq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VFMAT.F32 Qda, Qn, Qm`  | `Qda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmasq%5B_n_f16%5D" target="_blank">[__arm_]vfmasq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t add)</code>                                                 | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`              | `VFMAS.F16 Qda, Qn, Rm`                             | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmasq%5B_n_f32%5D" target="_blank">[__arm_]vfmasq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t add)</code>                                                 | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`              | `VFMAS.F32 Qda, Qn, Rm`                             | `Qda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmasq_m%5B_n_f16%5D" target="_blank">[__arm_]vfmasq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VFMAST.F16 Qda, Qn, Rm` | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmasq_m%5B_n_f32%5D" target="_blank">[__arm_]vfmasq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `m1 -> Qda`<br>`m2 -> Qn`<br>`add -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VFMAST.F32 Qda, Qn, Rm` | `Qda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmsq%5B_f16%5D" target="_blank">[__arm_]vfmsq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m2)</code>                                                     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Qm`              | `VFMS.F16 Qda, Qn, Qm`                              | `Qda -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmsq%5B_f32%5D" target="_blank">[__arm_]vfmsq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m2)</code>                                                     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Qm`              | `VFMS.F32 Qda, Qn, Qm`                              | `Qda -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmsq_m%5B_f16%5D" target="_blank">[__arm_]vfmsq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VFMST.F16 Qda, Qn, Qm`  | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvfmsq_m%5B_f32%5D" target="_blank">[__arm_]vfmsq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t add,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t m2,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `add -> Qda`<br>`m1 -> Qn`<br>`m2 -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VFMST.F32 Qda, Qn, Qm`  | `Qda -> result` | `MVE`                     |

### Subtract

#### Subtraction

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                                                          | Argument preparation                                                      | Instruction                                                                                                                                                                                  | Result                               | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|---------------------------|
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsbciq%5B_s32%5D" target="_blank">[__arm_]vsbciq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry_out)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`                                                    | `VSBCI.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                                                                                                           | `Qd -> result`<br>`Rt -> *carry_out` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsbciq%5B_u32%5D" target="_blank">[__arm_]vsbciq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry_out)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`                                                    | `VSBCI.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                                                                                                           | `Qd -> result`<br>`Rt -> *carry_out` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsbciq_m%5B_s32%5D" target="_blank">[__arm_]vsbciq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry_out,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSBCIT.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                                                                               | `Qd -> result`<br>`Rt -> *carry_out` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsbciq_m%5B_u32%5D" target="_blank">[__arm_]vsbciq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry_out,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSBCIT.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                                                                               | `Qd -> result`<br>`Rt -> *carry_out` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsbcq%5B_s32%5D" target="_blank">[__arm_]vsbcq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`<br>`*carry -> Rt`                                  | `VMRS Rs, FPSCR_nzcvqc`<br>`BFI Rs, Rt, #29, #1`<br>`VMSR FPSCR_nzcvqc, Rs`<br>`VSBC.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                             | `Qd -> result`<br>`Rt -> *carry`     | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsbcq%5B_u32%5D" target="_blank">[__arm_]vsbcq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`<br>`*carry -> Rt`                                  | `VMRS Rs, FPSCR_nzcvqc`<br>`BFI Rs, Rt, #29, #1`<br>`VMSR FPSCR_nzcvqc, Rs`<br>`VSBC.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1`                             | `Qd -> result`<br>`Rt -> *carry`     | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsbcq_m%5B_s32%5D" target="_blank">[__arm_]vsbcq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`*carry -> Rt`<br>`p -> Rp` | `VMRS Rs, FPSCR_nzcvqc`<br>`BFI Rs, Rt, #29, #1`<br>`VMSR FPSCR_nzcvqc, Rs`<br>`VMSR P0, Rp`<br>`VPST`<br>`VSBCT.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1` | `Qd -> result`<br>`Rt -> *carry`     | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsbcq_m%5B_u32%5D" target="_blank">[__arm_]vsbcq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; unsigned *carry,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`*carry -> Rt`<br>`p -> Rp` | `VMRS Rs, FPSCR_nzcvqc`<br>`BFI Rs, Rt, #29, #1`<br>`VMSR FPSCR_nzcvqc, Rs`<br>`VMSR P0, Rp`<br>`VPST`<br>`VSBCT.I32 Qd, Qn, Qm`<br>`VMRS Rt, FPSCR_nzcvqc`<br>`LSR Rt, #29`<br>`AND Rt, #1` | `Qd -> result`<br>`Rt -> *carry`     | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_s8%5D" target="_blank">[__arm_]vsubq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                                                          | `a -> Qn`<br>`b -> Qm`                                                    | `VSUB.I8 Qd, Qn, Qm`                                                                                                                                                                         | `Qd -> result`                       | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_s16%5D" target="_blank">[__arm_]vsubq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                                                                        | `a -> Qn`<br>`b -> Qm`                                                    | `VSUB.I16 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_s32%5D" target="_blank">[__arm_]vsubq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                                                                        | `a -> Qn`<br>`b -> Qm`                                                    | `VSUB.I32 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_n_s8%5D" target="_blank">[__arm_]vsubq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                                                                                                                         | `a -> Qn`<br>`b -> Rm`                                                    | `VSUB.I8 Qd, Qn, Rm`                                                                                                                                                                         | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_n_s16%5D" target="_blank">[__arm_]vsubq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Rm`                                                    | `VSUB.I16 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_n_s32%5D" target="_blank">[__arm_]vsubq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Rm`                                                    | `VSUB.I32 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_u8%5D" target="_blank">[__arm_]vsubq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                                                                       | `a -> Qn`<br>`b -> Qm`                                                    | `VSUB.I8 Qd, Qn, Qm`                                                                                                                                                                         | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_u16%5D" target="_blank">[__arm_]vsubq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                                                                     | `a -> Qn`<br>`b -> Qm`                                                    | `VSUB.I16 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_u32%5D" target="_blank">[__arm_]vsubq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                                                                     | `a -> Qn`<br>`b -> Qm`                                                    | `VSUB.I32 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_n_u8%5D" target="_blank">[__arm_]vsubq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Rm`                                                    | `VSUB.I8 Qd, Qn, Rm`                                                                                                                                                                         | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_n_u16%5D" target="_blank">[__arm_]vsubq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                                                                                                                   | `a -> Qn`<br>`b -> Rm`                                                    | `VSUB.I16 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_n_u32%5D" target="_blank">[__arm_]vsubq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                                                                                                                   | `a -> Qn`<br>`b -> Rm`                                                    | `VSUB.I32 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_f16%5D" target="_blank">[__arm_]vsubq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                                                                  | `a -> Qn`<br>`b -> Qm`                                                    | `VSUB.F16 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_f32%5D" target="_blank">[__arm_]vsubq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                                                                  | `a -> Qn`<br>`b -> Qm`                                                    | `VSUB.F32 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_n_f16%5D" target="_blank">[__arm_]vsubq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>                                                                                                                                                | `a -> Qn`<br>`b -> Rm`                                                    | `VSUB.F16 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq%5B_n_f32%5D" target="_blank">[__arm_]vsubq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                                                                                                                | `a -> Qn`<br>`b -> Rm`                                                    | `VSUB.F32 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_s8%5D" target="_blank">[__arm_]vsubq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I8 Qd, Qn, Qm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_s16%5D" target="_blank">[__arm_]vsubq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_s32%5D" target="_blank">[__arm_]vsubq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_n_s8%5D" target="_blank">[__arm_]vsubq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I8 Qd, Qn, Rm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_n_s16%5D" target="_blank">[__arm_]vsubq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_n_s32%5D" target="_blank">[__arm_]vsubq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_u8%5D" target="_blank">[__arm_]vsubq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I8 Qd, Qn, Qm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_u16%5D" target="_blank">[__arm_]vsubq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_u32%5D" target="_blank">[__arm_]vsubq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_n_u8%5D" target="_blank">[__arm_]vsubq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I8 Qd, Qn, Rm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_n_u16%5D" target="_blank">[__arm_]vsubq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_n_u32%5D" target="_blank">[__arm_]vsubq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_f16%5D" target="_blank">[__arm_]vsubq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.F16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_f32%5D" target="_blank">[__arm_]vsubq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.F32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_n_f16%5D" target="_blank">[__arm_]vsubq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.F16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_m%5B_n_f32%5D" target="_blank">[__arm_]vsubq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                              | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.F32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_s8%5D" target="_blank">[__arm_]vsubq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I8 Qd, Qn, Qm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_s16%5D" target="_blank">[__arm_]vsubq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_s32%5D" target="_blank">[__arm_]vsubq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_n_s8%5D" target="_blank">[__arm_]vsubq_x[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                         | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I8 Qd, Qn, Rm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_n_s16%5D" target="_blank">[__arm_]vsubq_x[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_n_s32%5D" target="_blank">[__arm_]vsubq_x[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_u8%5D" target="_blank">[__arm_]vsubq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I8 Qd, Qn, Qm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_u16%5D" target="_blank">[__arm_]vsubq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_u32%5D" target="_blank">[__arm_]vsubq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_n_u8%5D" target="_blank">[__arm_]vsubq_x[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I8 Qd, Qn, Rm`                                                                                                                                             | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_n_u16%5D" target="_blank">[__arm_]vsubq_x[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_n_u32%5D" target="_blank">[__arm_]vsubq_x[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.I32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_f16%5D" target="_blank">[__arm_]vsubq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.F16 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_f32%5D" target="_blank">[__arm_]vsubq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                  | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.F32 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_n_f16%5D" target="_blank">[__arm_]vsubq_x[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.F16 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsubq_x%5B_n_f32%5D" target="_blank">[__arm_]vsubq_x[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VSUBT.F32 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_n_s8%5D" target="_blank">[__arm_]vhsubq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                                                                                                                       | `a -> Qn`<br>`b -> Rm`                                                    | `VHSUB.S8 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_n_s16%5D" target="_blank">[__arm_]vhsubq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                                                                    | `a -> Qn`<br>`b -> Rm`                                                    | `VHSUB.S16 Qd, Qn, Rm`                                                                                                                                                                       | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_n_s32%5D" target="_blank">[__arm_]vhsubq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                                                                    | `a -> Qn`<br>`b -> Rm`                                                    | `VHSUB.S32 Qd, Qn, Rm`                                                                                                                                                                       | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_n_u8%5D" target="_blank">[__arm_]vhsubq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                                                                                                                    | `a -> Qn`<br>`b -> Rm`                                                    | `VHSUB.U8 Qd, Qn, Rm`                                                                                                                                                                        | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_n_u16%5D" target="_blank">[__arm_]vhsubq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                                                                                                                 | `a -> Qn`<br>`b -> Rm`                                                    | `VHSUB.U16 Qd, Qn, Rm`                                                                                                                                                                       | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_n_u32%5D" target="_blank">[__arm_]vhsubq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                                                                                                                 | `a -> Qn`<br>`b -> Rm`                                                    | `VHSUB.U32 Qd, Qn, Rm`                                                                                                                                                                       | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_s8%5D" target="_blank">[__arm_]vhsubq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                                                        | `a -> Qn`<br>`b -> Qm`                                                    | `VHSUB.S8 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_s16%5D" target="_blank">[__arm_]vhsubq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Qm`                                                    | `VHSUB.S16 Qd, Qn, Qm`                                                                                                                                                                       | `Qd -> result`                       | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_s32%5D" target="_blank">[__arm_]vhsubq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                                                                      | `a -> Qn`<br>`b -> Qm`                                                    | `VHSUB.S32 Qd, Qn, Qm`                                                                                                                                                                       | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_u8%5D" target="_blank">[__arm_]vhsubq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                                                                     | `a -> Qn`<br>`b -> Qm`                                                    | `VHSUB.U8 Qd, Qn, Qm`                                                                                                                                                                        | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_u16%5D" target="_blank">[__arm_]vhsubq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                                                                   | `a -> Qn`<br>`b -> Qm`                                                    | `VHSUB.U16 Qd, Qn, Qm`                                                                                                                                                                       | `Qd -> result`                       | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq%5B_u32%5D" target="_blank">[__arm_]vhsubq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                                                                   | `a -> Qn`<br>`b -> Qm`                                                    | `VHSUB.U32 Qd, Qn, Qm`                                                                                                                                                                       | `Qd -> result`                       | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_n_s8%5D" target="_blank">[__arm_]vhsubq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S8 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_n_s16%5D" target="_blank">[__arm_]vhsubq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S16 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_n_s32%5D" target="_blank">[__arm_]vhsubq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S32 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_n_u8%5D" target="_blank">[__arm_]vhsubq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U8 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_n_u16%5D" target="_blank">[__arm_]vhsubq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U16 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_n_u32%5D" target="_blank">[__arm_]vhsubq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U32 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_s8%5D" target="_blank">[__arm_]vhsubq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S8 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_s16%5D" target="_blank">[__arm_]vhsubq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S16 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_s32%5D" target="_blank">[__arm_]vhsubq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S32 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_u8%5D" target="_blank">[__arm_]vhsubq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U8 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_u16%5D" target="_blank">[__arm_]vhsubq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U16 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_m%5B_u32%5D" target="_blank">[__arm_]vhsubq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                   | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U32 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_n_s8%5D" target="_blank">[__arm_]vhsubq_x[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                       | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S8 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_n_s16%5D" target="_blank">[__arm_]vhsubq_x[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                    | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S16 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_n_s32%5D" target="_blank">[__arm_]vhsubq_x[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                    | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S32 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_n_u8%5D" target="_blank">[__arm_]vhsubq_x[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                    | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U8 Qd, Qn, Rm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_n_u16%5D" target="_blank">[__arm_]vhsubq_x[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                 | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U16 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_n_u32%5D" target="_blank">[__arm_]vhsubq_x[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                 | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U32 Qd, Qn, Rm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_s8%5D" target="_blank">[__arm_]vhsubq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S8 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_s16%5D" target="_blank">[__arm_]vhsubq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S16 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_s32%5D" target="_blank">[__arm_]vhsubq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.S32 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_u8%5D" target="_blank">[__arm_]vhsubq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U8 Qd, Qn, Qm`                                                                                                                                            | `Qd -> result`                       | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_u16%5D" target="_blank">[__arm_]vhsubq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U16 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhsubq_x%5B_u32%5D" target="_blank">[__arm_]vhsubq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                                       | `VMSR P0, Rp`<br>`VPST`<br>`VHSUBT.U32 Qd, Qn, Qm`                                                                                                                                           | `Qd -> result`                       | `MVE`                     |

#### Saturating subtract

| Intrinsic                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                        | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|----------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_n_s8%5D" target="_blank">[__arm_]vqsubq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Rm`                                  | `VQSUB.S8 Qd, Qn, Rm`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_n_s16%5D" target="_blank">[__arm_]vqsubq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Rm`                                  | `VQSUB.S16 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_n_s32%5D" target="_blank">[__arm_]vqsubq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Rm`                                  | `VQSUB.S32 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_n_u8%5D" target="_blank">[__arm_]vqsubq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Rm`                                  | `VQSUB.U8 Qd, Qn, Rm`                              | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_n_u16%5D" target="_blank">[__arm_]vqsubq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                                                                  | `a -> Qn`<br>`b -> Rm`                                  | `VQSUB.U16 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_n_u32%5D" target="_blank">[__arm_]vqsubq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                                                                  | `a -> Qn`<br>`b -> Rm`                                  | `VQSUB.U32 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_n_s8%5D" target="_blank">[__arm_]vqsubq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.S8 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_n_s16%5D" target="_blank">[__arm_]vqsubq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.S16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_n_s32%5D" target="_blank">[__arm_]vqsubq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.S32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_n_u8%5D" target="_blank">[__arm_]vqsubq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.U8 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_n_u16%5D" target="_blank">[__arm_]vqsubq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.U16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_n_u32%5D" target="_blank">[__arm_]vqsubq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.U32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_s8%5D" target="_blank">[__arm_]vqsubq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VQSUB.S8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_s16%5D" target="_blank">[__arm_]vqsubq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VQSUB.S16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_s32%5D" target="_blank">[__arm_]vqsubq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VQSUB.S32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_u8%5D" target="_blank">[__arm_]vqsubq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VQSUB.U8 Qd, Qn, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_u16%5D" target="_blank">[__arm_]vqsubq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                  | `VQSUB.U16 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq%5B_u32%5D" target="_blank">[__arm_]vqsubq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                    | `a -> Qn`<br>`b -> Qm`                                  | `VQSUB.U32 Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_s8%5D" target="_blank">[__arm_]vqsubq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.S8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_s16%5D" target="_blank">[__arm_]vqsubq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.S16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_s32%5D" target="_blank">[__arm_]vqsubq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.S32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_u8%5D" target="_blank">[__arm_]vqsubq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.U8 Qd, Qn, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_u16%5D" target="_blank">[__arm_]vqsubq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.U16 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqsubq_m%5B_u32%5D" target="_blank">[__arm_]vqsubq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSUBT.U32 Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |

### Rounding

| Intrinsic                                                                                                                                                                                                                                                                                                                  | Argument preparation                       | Instruction                                     | Result         | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|-------------------------------------------------|----------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndq%5B_f16%5D" target="_blank">[__arm_]vrndq[_f16]</a>(float16x8_t a)</code>                                                                                                                                  | `a -> Qm`                                  | `VRINTZ.F16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndq%5B_f32%5D" target="_blank">[__arm_]vrndq[_f32]</a>(float32x4_t a)</code>                                                                                                                                  | `a -> Qm`                                  | `VRINTZ.F32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndq_m%5B_f16%5D" target="_blank">[__arm_]vrndq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTZT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndq_m%5B_f32%5D" target="_blank">[__arm_]vrndq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTZT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndq_x%5B_f16%5D" target="_blank">[__arm_]vrndq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTZT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndq_x%5B_f32%5D" target="_blank">[__arm_]vrndq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTZT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndnq%5B_f16%5D" target="_blank">[__arm_]vrndnq[_f16]</a>(float16x8_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VRINTN.F16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndnq%5B_f32%5D" target="_blank">[__arm_]vrndnq[_f32]</a>(float32x4_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VRINTN.F32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndnq_m%5B_f16%5D" target="_blank">[__arm_]vrndnq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTNT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndnq_m%5B_f32%5D" target="_blank">[__arm_]vrndnq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTNT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndnq_x%5B_f16%5D" target="_blank">[__arm_]vrndnq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTNT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndnq_x%5B_f32%5D" target="_blank">[__arm_]vrndnq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTNT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndmq%5B_f16%5D" target="_blank">[__arm_]vrndmq[_f16]</a>(float16x8_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VRINTM.F16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndmq%5B_f32%5D" target="_blank">[__arm_]vrndmq[_f32]</a>(float32x4_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VRINTM.F32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndmq_m%5B_f16%5D" target="_blank">[__arm_]vrndmq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTMT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndmq_m%5B_f32%5D" target="_blank">[__arm_]vrndmq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTMT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndmq_x%5B_f16%5D" target="_blank">[__arm_]vrndmq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTMT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndmq_x%5B_f32%5D" target="_blank">[__arm_]vrndmq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTMT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndpq%5B_f16%5D" target="_blank">[__arm_]vrndpq[_f16]</a>(float16x8_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VRINTP.F16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndpq%5B_f32%5D" target="_blank">[__arm_]vrndpq[_f32]</a>(float32x4_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VRINTP.F32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndpq_m%5B_f16%5D" target="_blank">[__arm_]vrndpq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTPT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndpq_m%5B_f32%5D" target="_blank">[__arm_]vrndpq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTPT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndpq_x%5B_f16%5D" target="_blank">[__arm_]vrndpq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTPT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndpq_x%5B_f32%5D" target="_blank">[__arm_]vrndpq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTPT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndaq%5B_f16%5D" target="_blank">[__arm_]vrndaq[_f16]</a>(float16x8_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VRINTA.F16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndaq%5B_f32%5D" target="_blank">[__arm_]vrndaq[_f32]</a>(float32x4_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VRINTA.F32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndaq_m%5B_f16%5D" target="_blank">[__arm_]vrndaq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTAT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndaq_m%5B_f32%5D" target="_blank">[__arm_]vrndaq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTAT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndaq_x%5B_f16%5D" target="_blank">[__arm_]vrndaq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTAT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndaq_x%5B_f32%5D" target="_blank">[__arm_]vrndaq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTAT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndxq%5B_f16%5D" target="_blank">[__arm_]vrndxq[_f16]</a>(float16x8_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VRINTX.F16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndxq%5B_f32%5D" target="_blank">[__arm_]vrndxq[_f32]</a>(float32x4_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VRINTX.F32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndxq_m%5B_f16%5D" target="_blank">[__arm_]vrndxq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTXT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndxq_m%5B_f32%5D" target="_blank">[__arm_]vrndxq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRINTXT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndxq_x%5B_f16%5D" target="_blank">[__arm_]vrndxq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTXT.F16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrndxq_x%5B_f32%5D" target="_blank">[__arm_]vrndxq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRINTXT.F32 Qd, Qm` | `Qd -> result` | `MVE`                     |

## Bit manipulation

### Count leading sign bits

| Intrinsic                                                                                                                                                                                                                                                                                                          | Argument preparation                       | Instruction                                   | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|-----------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclsq%5B_s8%5D" target="_blank">[__arm_]vclsq[_s8]</a>(int8x16_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VCLS.S8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclsq%5B_s16%5D" target="_blank">[__arm_]vclsq[_s16]</a>(int16x8_t a)</code>                                                                                                                              | `a -> Qm`                                  | `VCLS.S16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclsq%5B_s32%5D" target="_blank">[__arm_]vclsq[_s32]</a>(int32x4_t a)</code>                                                                                                                              | `a -> Qm`                                  | `VCLS.S32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclsq_m%5B_s8%5D" target="_blank">[__arm_]vclsq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCLST.S8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclsq_m%5B_s16%5D" target="_blank">[__arm_]vclsq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCLST.S16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclsq_m%5B_s32%5D" target="_blank">[__arm_]vclsq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCLST.S32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclsq_x%5B_s8%5D" target="_blank">[__arm_]vclsq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCLST.S8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclsq_x%5B_s16%5D" target="_blank">[__arm_]vclsq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                 | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCLST.S16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclsq_x%5B_s32%5D" target="_blank">[__arm_]vclsq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                 | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCLST.S32 Qd, Qm` | `Qd -> result` | `MVE`                     |

### Count leading zeros

| Intrinsic                                                                                                                                                                                                                                                                                                             | Argument preparation                       | Instruction                                   | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|-----------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq%5B_s8%5D" target="_blank">[__arm_]vclzq[_s8]</a>(int8x16_t a)</code>                                                                                                                                   | `a -> Qm`                                  | `VCLZ.I8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq%5B_s16%5D" target="_blank">[__arm_]vclzq[_s16]</a>(int16x8_t a)</code>                                                                                                                                 | `a -> Qm`                                  | `VCLZ.I16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq%5B_s32%5D" target="_blank">[__arm_]vclzq[_s32]</a>(int32x4_t a)</code>                                                                                                                                 | `a -> Qm`                                  | `VCLZ.I32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq%5B_u8%5D" target="_blank">[__arm_]vclzq[_u8]</a>(uint8x16_t a)</code>                                                                                                                                 | `a -> Qm`                                  | `VCLZ.I8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq%5B_u16%5D" target="_blank">[__arm_]vclzq[_u16]</a>(uint16x8_t a)</code>                                                                                                                               | `a -> Qm`                                  | `VCLZ.I16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq%5B_u32%5D" target="_blank">[__arm_]vclzq[_u32]</a>(uint32x4_t a)</code>                                                                                                                               | `a -> Qm`                                  | `VCLZ.I32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_m%5B_s8%5D" target="_blank">[__arm_]vclzq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_m%5B_s16%5D" target="_blank">[__arm_]vclzq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_m%5B_s32%5D" target="_blank">[__arm_]vclzq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_m%5B_u8%5D" target="_blank">[__arm_]vclzq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_m%5B_u16%5D" target="_blank">[__arm_]vclzq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_m%5B_u32%5D" target="_blank">[__arm_]vclzq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_x%5B_s8%5D" target="_blank">[__arm_]vclzq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_x%5B_s16%5D" target="_blank">[__arm_]vclzq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_x%5B_s32%5D" target="_blank">[__arm_]vclzq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_x%5B_u8%5D" target="_blank">[__arm_]vclzq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_x%5B_u16%5D" target="_blank">[__arm_]vclzq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvclzq_x%5B_u32%5D" target="_blank">[__arm_]vclzq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCLZT.I32 Qd, Qm` | `Qd -> result` | `MVE`                     |

### Bitwise clear

| Intrinsic                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                      | Result          | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|--------------------------------------------------|-----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_s8%5D" target="_blank">[__arm_]vbicq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`                                  | `VBIC Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_s16%5D" target="_blank">[__arm_]vbicq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VBIC Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_s32%5D" target="_blank">[__arm_]vbicq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VBIC Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_u8%5D" target="_blank">[__arm_]vbicq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`                                  | `VBIC Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_u16%5D" target="_blank">[__arm_]vbicq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VBIC Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_u32%5D" target="_blank">[__arm_]vbicq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VBIC Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_f16%5D" target="_blank">[__arm_]vbicq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VBIC Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_f32%5D" target="_blank">[__arm_]vbicq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VBIC Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m%5B_s8%5D" target="_blank">[__arm_]vbicq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m%5B_s16%5D" target="_blank">[__arm_]vbicq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m%5B_s32%5D" target="_blank">[__arm_]vbicq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m%5B_u8%5D" target="_blank">[__arm_]vbicq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m%5B_u16%5D" target="_blank">[__arm_]vbicq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m%5B_u32%5D" target="_blank">[__arm_]vbicq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m%5B_f16%5D" target="_blank">[__arm_]vbicq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m%5B_f32%5D" target="_blank">[__arm_]vbicq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_x%5B_s8%5D" target="_blank">[__arm_]vbicq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_x%5B_s16%5D" target="_blank">[__arm_]vbicq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_x%5B_s32%5D" target="_blank">[__arm_]vbicq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_x%5B_u8%5D" target="_blank">[__arm_]vbicq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_x%5B_u16%5D" target="_blank">[__arm_]vbicq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_x%5B_u32%5D" target="_blank">[__arm_]vbicq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_x%5B_f16%5D" target="_blank">[__arm_]vbicq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_x%5B_f32%5D" target="_blank">[__arm_]vbicq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBICT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_n_s16%5D" target="_blank">[__arm_]vbicq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int16_t imm)</code>                                                                                               | `a -> Qda`<br>`imm in AdvSIMDExpandImm`                 | `VBIC.I16 Qda, #imm`                             | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_n_s32%5D" target="_blank">[__arm_]vbicq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int32_t imm)</code>                                                                                               | `a -> Qda`<br>`imm in AdvSIMDExpandImm`                 | `VBIC.I32 Qda, #imm`                             | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_n_u16%5D" target="_blank">[__arm_]vbicq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint16_t imm)</code>                                                                                            | `a -> Qda`<br>`imm in AdvSIMDExpandImm`                 | `VBIC.I16 Qda, #imm`                             | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq%5B_n_u32%5D" target="_blank">[__arm_]vbicq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint32_t imm)</code>                                                                                            | `a -> Qda`<br>`imm in AdvSIMDExpandImm`                 | `VBIC.I32 Qda, #imm`                             | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m_n%5B_s16%5D" target="_blank">[__arm_]vbicq_m_n[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int16_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                               | `a -> Qda`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp`    | `VMSR P0, Rp`<br>`VPST`<br>`VBICT.I16 Qda, #imm` | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m_n%5B_s32%5D" target="_blank">[__arm_]vbicq_m_n[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int32_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                               | `a -> Qda`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp`    | `VMSR P0, Rp`<br>`VPST`<br>`VBICT.I32 Qda, #imm` | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m_n%5B_u16%5D" target="_blank">[__arm_]vbicq_m_n[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint16_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                            | `a -> Qda`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp`    | `VMSR P0, Rp`<br>`VPST`<br>`VBICT.I16 Qda, #imm` | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbicq_m_n%5B_u32%5D" target="_blank">[__arm_]vbicq_m_n[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint32_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                            | `a -> Qda`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp`    | `VMSR P0, Rp`<br>`VPST`<br>`VBICT.I32 Qda, #imm` | `Qda -> result` | `MVE`                     |

## Logical

### Negate

| Intrinsic                                                                                                                                                                                                                                                                                                                | Argument preparation                       | Instruction                                    | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|------------------------------------------------|----------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq%5B_f16%5D" target="_blank">[__arm_]vnegq[_f16]</a>(float16x8_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VNEG.F16 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq%5B_f32%5D" target="_blank">[__arm_]vnegq[_f32]</a>(float32x4_t a)</code>                                                                                                                                | `a -> Qm`                                  | `VNEG.F32 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq%5B_s8%5D" target="_blank">[__arm_]vnegq[_s8]</a>(int8x16_t a)</code>                                                                                                                                      | `a -> Qm`                                  | `VNEG.S8 Qd, Qm`                               | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq%5B_s16%5D" target="_blank">[__arm_]vnegq[_s16]</a>(int16x8_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VNEG.S16 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq%5B_s32%5D" target="_blank">[__arm_]vnegq[_s32]</a>(int32x4_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VNEG.S32 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq_m%5B_f16%5D" target="_blank">[__arm_]vnegq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VNEGT.F16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq_m%5B_f32%5D" target="_blank">[__arm_]vnegq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VNEGT.F32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq_m%5B_s8%5D" target="_blank">[__arm_]vnegq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VNEGT.S8 Qd, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq_m%5B_s16%5D" target="_blank">[__arm_]vnegq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VNEGT.S16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq_m%5B_s32%5D" target="_blank">[__arm_]vnegq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VNEGT.S32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq_x%5B_f16%5D" target="_blank">[__arm_]vnegq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VNEGT.F16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq_x%5B_f32%5D" target="_blank">[__arm_]vnegq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VNEGT.F32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq_x%5B_s8%5D" target="_blank">[__arm_]vnegq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VNEGT.S8 Qd, Qm`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq_x%5B_s16%5D" target="_blank">[__arm_]vnegq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VNEGT.S16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvnegq_x%5B_s32%5D" target="_blank">[__arm_]vnegq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VNEGT.S32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqnegq%5B_s8%5D" target="_blank">[__arm_]vqnegq[_s8]</a>(int8x16_t a)</code>                                                                                                                                    | `a -> Qm`                                  | `VQNEG.S8 Qd, Qm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqnegq%5B_s16%5D" target="_blank">[__arm_]vqnegq[_s16]</a>(int16x8_t a)</code>                                                                                                                                  | `a -> Qm`                                  | `VQNEG.S16 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqnegq%5B_s32%5D" target="_blank">[__arm_]vqnegq[_s32]</a>(int32x4_t a)</code>                                                                                                                                  | `a -> Qm`                                  | `VQNEG.S32 Qd, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqnegq_m%5B_s8%5D" target="_blank">[__arm_]vqnegq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQNEGT.S8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqnegq_m%5B_s16%5D" target="_blank">[__arm_]vqnegq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQNEGT.S16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqnegq_m%5B_s32%5D" target="_blank">[__arm_]vqnegq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQNEGT.S32 Qd, Qm` | `Qd -> result` | `MVE`                     |

### AND

| Intrinsic                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-----------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq%5B_s8%5D" target="_blank">[__arm_]vandq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`                                  | `VAND Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq%5B_s16%5D" target="_blank">[__arm_]vandq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VAND Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq%5B_s32%5D" target="_blank">[__arm_]vandq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VAND Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq%5B_u8%5D" target="_blank">[__arm_]vandq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`                                  | `VAND Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq%5B_u16%5D" target="_blank">[__arm_]vandq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VAND Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq%5B_u32%5D" target="_blank">[__arm_]vandq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VAND Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq%5B_f16%5D" target="_blank">[__arm_]vandq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VAND Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq%5B_f32%5D" target="_blank">[__arm_]vandq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VAND Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_m%5B_s8%5D" target="_blank">[__arm_]vandq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_m%5B_s16%5D" target="_blank">[__arm_]vandq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_m%5B_s32%5D" target="_blank">[__arm_]vandq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_m%5B_u8%5D" target="_blank">[__arm_]vandq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_m%5B_u16%5D" target="_blank">[__arm_]vandq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_m%5B_u32%5D" target="_blank">[__arm_]vandq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_m%5B_f16%5D" target="_blank">[__arm_]vandq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_m%5B_f32%5D" target="_blank">[__arm_]vandq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_x%5B_s8%5D" target="_blank">[__arm_]vandq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_x%5B_s16%5D" target="_blank">[__arm_]vandq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_x%5B_s32%5D" target="_blank">[__arm_]vandq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_x%5B_u8%5D" target="_blank">[__arm_]vandq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_x%5B_u16%5D" target="_blank">[__arm_]vandq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_x%5B_u32%5D" target="_blank">[__arm_]vandq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_x%5B_f16%5D" target="_blank">[__arm_]vandq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvandq_x%5B_f32%5D" target="_blank">[__arm_]vandq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VANDT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |

### Exclusive OR

| Intrinsic                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-----------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq%5B_s8%5D" target="_blank">[__arm_]veorq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`                                  | `VEOR Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq%5B_s16%5D" target="_blank">[__arm_]veorq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VEOR Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq%5B_s32%5D" target="_blank">[__arm_]veorq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VEOR Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq%5B_u8%5D" target="_blank">[__arm_]veorq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`                                  | `VEOR Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq%5B_u16%5D" target="_blank">[__arm_]veorq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VEOR Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq%5B_u32%5D" target="_blank">[__arm_]veorq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VEOR Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq%5B_f16%5D" target="_blank">[__arm_]veorq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VEOR Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq%5B_f32%5D" target="_blank">[__arm_]veorq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VEOR Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_m%5B_s8%5D" target="_blank">[__arm_]veorq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_m%5B_s16%5D" target="_blank">[__arm_]veorq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_m%5B_s32%5D" target="_blank">[__arm_]veorq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_m%5B_u8%5D" target="_blank">[__arm_]veorq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_m%5B_u16%5D" target="_blank">[__arm_]veorq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_m%5B_u32%5D" target="_blank">[__arm_]veorq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_m%5B_f16%5D" target="_blank">[__arm_]veorq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_m%5B_f32%5D" target="_blank">[__arm_]veorq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_x%5B_s8%5D" target="_blank">[__arm_]veorq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_x%5B_s16%5D" target="_blank">[__arm_]veorq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_x%5B_s32%5D" target="_blank">[__arm_]veorq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_x%5B_u8%5D" target="_blank">[__arm_]veorq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_x%5B_u16%5D" target="_blank">[__arm_]veorq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_x%5B_u32%5D" target="_blank">[__arm_]veorq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_x%5B_f16%5D" target="_blank">[__arm_]veorq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dveorq_x%5B_f32%5D" target="_blank">[__arm_]veorq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VEORT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |

### Bitwise NOT

| Intrinsic                                                                                                                                                                                                                                                                                                                       | Argument preparation                                       | Instruction                                     | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|-------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq%5B_s8%5D" target="_blank">[__arm_]vmvnq[_s8]</a>(int8x16_t a)</code>                                                                                                                                             | `a -> Qm`                                                  | `VMVN Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq%5B_s16%5D" target="_blank">[__arm_]vmvnq[_s16]</a>(int16x8_t a)</code>                                                                                                                                           | `a -> Qm`                                                  | `VMVN Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq%5B_s32%5D" target="_blank">[__arm_]vmvnq[_s32]</a>(int32x4_t a)</code>                                                                                                                                           | `a -> Qm`                                                  | `VMVN Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq%5B_u8%5D" target="_blank">[__arm_]vmvnq[_u8]</a>(uint8x16_t a)</code>                                                                                                                                           | `a -> Qm`                                                  | `VMVN Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq%5B_u16%5D" target="_blank">[__arm_]vmvnq[_u16]</a>(uint16x8_t a)</code>                                                                                                                                         | `a -> Qm`                                                  | `VMVN Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq%5B_u32%5D" target="_blank">[__arm_]vmvnq[_u32]</a>(uint32x4_t a)</code>                                                                                                                                         | `a -> Qm`                                                  | `VMVN Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_m%5B_s8%5D" target="_blank">[__arm_]vmvnq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                 | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_m%5B_s16%5D" target="_blank">[__arm_]vmvnq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>              | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                 | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_m%5B_s32%5D" target="_blank">[__arm_]vmvnq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>              | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                 | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_m%5B_u8%5D" target="_blank">[__arm_]vmvnq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                 | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_m%5B_u16%5D" target="_blank">[__arm_]vmvnq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                 | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_m%5B_u32%5D" target="_blank">[__arm_]vmvnq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                 | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_x%5B_s8%5D" target="_blank">[__arm_]vmvnq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                | `a -> Qm`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_x%5B_s16%5D" target="_blank">[__arm_]vmvnq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qm`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_x%5B_s32%5D" target="_blank">[__arm_]vmvnq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qm`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_x%5B_u8%5D" target="_blank">[__arm_]vmvnq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qm`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_x%5B_u16%5D" target="_blank">[__arm_]vmvnq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qm`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_x%5B_u32%5D" target="_blank">[__arm_]vmvnq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qm`<br>`p -> Rp`                                     | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_n_s16" target="_blank">[__arm_]vmvnq_n_s16</a>(const int16_t imm)</code>                                                                                                                                         | `imm in AdvSIMDExpandImm`                                  | `VMVN.I16 Qd, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_n_s32" target="_blank">[__arm_]vmvnq_n_s32</a>(const int32_t imm)</code>                                                                                                                                         | `imm in AdvSIMDExpandImm`                                  | `VMVN.I32 Qd, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_n_u16" target="_blank">[__arm_]vmvnq_n_u16</a>(const uint16_t imm)</code>                                                                                                                                       | `imm in AdvSIMDExpandImm`                                  | `VMVN.I16 Qd, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_n_u32" target="_blank">[__arm_]vmvnq_n_u32</a>(const uint32_t imm)</code>                                                                                                                                       | `imm in AdvSIMDExpandImm`                                  | `VMVN.I32 Qd, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_m%5B_n_s16%5D" target="_blank">[__arm_]vmvnq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int16_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT.I16 Qd, #imm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_m%5B_n_s32%5D" target="_blank">[__arm_]vmvnq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int32_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT.I32 Qd, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_m%5B_n_u16%5D" target="_blank">[__arm_]vmvnq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint16_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT.I16 Qd, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_m%5B_n_u32%5D" target="_blank">[__arm_]vmvnq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint32_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT.I32 Qd, #imm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_x_n_s16" target="_blank">[__arm_]vmvnq_x_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; const int16_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `imm in AdvSIMDExpandImm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT.I16 Qd, #imm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_x_n_s32" target="_blank">[__arm_]vmvnq_x_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; const int32_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `imm in AdvSIMDExpandImm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT.I32 Qd, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_x_n_u16" target="_blank">[__arm_]vmvnq_x_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint16_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `imm in AdvSIMDExpandImm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT.I16 Qd, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmvnq_x_n_u32" target="_blank">[__arm_]vmvnq_x_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint32_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `imm in AdvSIMDExpandImm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMVNT.I32 Qd, #imm` | `Qd -> result` | `MVE`                     |

### OR-NOT

| Intrinsic                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-----------------------------------------------|----------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq%5B_f16%5D" target="_blank">[__arm_]vornq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VORN Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq%5B_f32%5D" target="_blank">[__arm_]vornq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VORN Qd, Qn, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq%5B_s8%5D" target="_blank">[__arm_]vornq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`                                  | `VORN Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq%5B_s16%5D" target="_blank">[__arm_]vornq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VORN Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq%5B_s32%5D" target="_blank">[__arm_]vornq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VORN Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq%5B_u8%5D" target="_blank">[__arm_]vornq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`                                  | `VORN Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq%5B_u16%5D" target="_blank">[__arm_]vornq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VORN Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq%5B_u32%5D" target="_blank">[__arm_]vornq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VORN Qd, Qn, Qm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_m%5B_f16%5D" target="_blank">[__arm_]vornq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_m%5B_f32%5D" target="_blank">[__arm_]vornq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_m%5B_s8%5D" target="_blank">[__arm_]vornq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_m%5B_s16%5D" target="_blank">[__arm_]vornq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_m%5B_s32%5D" target="_blank">[__arm_]vornq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_m%5B_u8%5D" target="_blank">[__arm_]vornq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_m%5B_u16%5D" target="_blank">[__arm_]vornq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_m%5B_u32%5D" target="_blank">[__arm_]vornq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_x%5B_f16%5D" target="_blank">[__arm_]vornq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_x%5B_f32%5D" target="_blank">[__arm_]vornq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_x%5B_s8%5D" target="_blank">[__arm_]vornq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_x%5B_s16%5D" target="_blank">[__arm_]vornq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_x%5B_s32%5D" target="_blank">[__arm_]vornq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_x%5B_u8%5D" target="_blank">[__arm_]vornq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_x%5B_u16%5D" target="_blank">[__arm_]vornq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvornq_x%5B_u32%5D" target="_blank">[__arm_]vornq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORNT Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |

### OR

| Intrinsic                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                      | Result          | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|--------------------------------------------------|-----------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_f16%5D" target="_blank">[__arm_]vorrq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VORR Qd, Qn, Qm`                                | `Qd -> result`  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_f32%5D" target="_blank">[__arm_]vorrq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VORR Qd, Qn, Qm`                                | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_s8%5D" target="_blank">[__arm_]vorrq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`                                  | `VORR Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_s16%5D" target="_blank">[__arm_]vorrq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VORR Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_s32%5D" target="_blank">[__arm_]vorrq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VORR Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_u8%5D" target="_blank">[__arm_]vorrq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`                                  | `VORR Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_u16%5D" target="_blank">[__arm_]vorrq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VORR Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_u32%5D" target="_blank">[__arm_]vorrq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VORR Qd, Qn, Qm`                                | `Qd -> result`  | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m%5B_f16%5D" target="_blank">[__arm_]vorrq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m%5B_f32%5D" target="_blank">[__arm_]vorrq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m%5B_s8%5D" target="_blank">[__arm_]vorrq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m%5B_s16%5D" target="_blank">[__arm_]vorrq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m%5B_s32%5D" target="_blank">[__arm_]vorrq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m%5B_u8%5D" target="_blank">[__arm_]vorrq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m%5B_u16%5D" target="_blank">[__arm_]vorrq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m%5B_u32%5D" target="_blank">[__arm_]vorrq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_x%5B_f16%5D" target="_blank">[__arm_]vorrq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_x%5B_f32%5D" target="_blank">[__arm_]vorrq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_x%5B_s8%5D" target="_blank">[__arm_]vorrq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_x%5B_s16%5D" target="_blank">[__arm_]vorrq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_x%5B_s32%5D" target="_blank">[__arm_]vorrq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_x%5B_u8%5D" target="_blank">[__arm_]vorrq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_x%5B_u16%5D" target="_blank">[__arm_]vorrq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_x%5B_u32%5D" target="_blank">[__arm_]vorrq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VORRT Qd, Qn, Qm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_n_s16%5D" target="_blank">[__arm_]vorrq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int16_t imm)</code>                                                                                               | `a -> Qda`<br>`imm in AdvSIMDExpandImm`                 | `VORR.I16 Qda, #imm`                             | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_n_s32%5D" target="_blank">[__arm_]vorrq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int32_t imm)</code>                                                                                               | `a -> Qda`<br>`imm in AdvSIMDExpandImm`                 | `VORR.I32 Qda, #imm`                             | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_n_u16%5D" target="_blank">[__arm_]vorrq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint16_t imm)</code>                                                                                            | `a -> Qda`<br>`imm in AdvSIMDExpandImm`                 | `VORR.I16 Qda, #imm`                             | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq%5B_n_u32%5D" target="_blank">[__arm_]vorrq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint32_t imm)</code>                                                                                            | `a -> Qda`<br>`imm in AdvSIMDExpandImm`                 | `VORR.I32 Qda, #imm`                             | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m_n%5B_s16%5D" target="_blank">[__arm_]vorrq_m_n[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int16_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                               | `a -> Qda`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp`    | `VMSR P0, Rp`<br>`VPST`<br>`VORRT.I16 Qda, #imm` | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m_n%5B_s32%5D" target="_blank">[__arm_]vorrq_m_n[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int32_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                               | `a -> Qda`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp`    | `VMSR P0, Rp`<br>`VPST`<br>`VORRT.I32 Qda, #imm` | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m_n%5B_u16%5D" target="_blank">[__arm_]vorrq_m_n[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint16_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                            | `a -> Qda`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp`    | `VMSR P0, Rp`<br>`VPST`<br>`VORRT.I16 Qda, #imm` | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvorrq_m_n%5B_u32%5D" target="_blank">[__arm_]vorrq_m_n[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const uint32_t imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                            | `a -> Qda`<br>`imm in AdvSIMDExpandImm`<br>`p -> Rp`    | `VMSR P0, Rp`<br>`VPST`<br>`VORRT.I32 Qda, #imm` | `Qda -> result` | `MVE`                     |

## Complex arithmetic

### Complex addition

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                               | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-----------------------------------------------------------|----------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90%5B_f16%5D" target="_blank">[__arm_]vcaddq_rot90[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.F16 Qd, Qn, Qm, #90`                               | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90%5B_f32%5D" target="_blank">[__arm_]vcaddq_rot90[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.F32 Qd, Qn, Qm, #90`                               | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90%5B_s8%5D" target="_blank">[__arm_]vcaddq_rot90[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                             | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I8 Qd, Qn, Qm, #90`                                | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90%5B_s16%5D" target="_blank">[__arm_]vcaddq_rot90[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I16 Qd, Qn, Qm, #90`                               | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90%5B_s32%5D" target="_blank">[__arm_]vcaddq_rot90[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I32 Qd, Qn, Qm, #90`                               | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90%5B_u8%5D" target="_blank">[__arm_]vcaddq_rot90[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                          | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I8 Qd, Qn, Qm, #90`                                | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90%5B_u16%5D" target="_blank">[__arm_]vcaddq_rot90[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I16 Qd, Qn, Qm, #90`                               | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90%5B_u32%5D" target="_blank">[__arm_]vcaddq_rot90[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I32 Qd, Qn, Qm, #90`                               | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270%5B_f16%5D" target="_blank">[__arm_]vcaddq_rot270[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.F16 Qd, Qn, Qm, #270`                              | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270%5B_f32%5D" target="_blank">[__arm_]vcaddq_rot270[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.F32 Qd, Qn, Qm, #270`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270%5B_s8%5D" target="_blank">[__arm_]vcaddq_rot270[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I8 Qd, Qn, Qm, #270`                               | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270%5B_s16%5D" target="_blank">[__arm_]vcaddq_rot270[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I16 Qd, Qn, Qm, #270`                              | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270%5B_s32%5D" target="_blank">[__arm_]vcaddq_rot270[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I32 Qd, Qn, Qm, #270`                              | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270%5B_u8%5D" target="_blank">[__arm_]vcaddq_rot270[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                                                                        | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I8 Qd, Qn, Qm, #270`                               | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270%5B_u16%5D" target="_blank">[__arm_]vcaddq_rot270[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I16 Qd, Qn, Qm, #270`                              | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270%5B_u32%5D" target="_blank">[__arm_]vcaddq_rot270[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                                                                      | `a -> Qn`<br>`b -> Qm`                                  | `VCADD.I32 Qd, Qn, Qm, #270`                              | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_m%5B_f16%5D" target="_blank">[__arm_]vcaddq_rot90_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.F16 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_m%5B_f32%5D" target="_blank">[__arm_]vcaddq_rot90_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.F32 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_m%5B_s8%5D" target="_blank">[__arm_]vcaddq_rot90_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I8 Qd, Qn, Qm, #90`    | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_m%5B_s16%5D" target="_blank">[__arm_]vcaddq_rot90_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I16 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_m%5B_s32%5D" target="_blank">[__arm_]vcaddq_rot90_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I32 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_m%5B_u8%5D" target="_blank">[__arm_]vcaddq_rot90_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I8 Qd, Qn, Qm, #90`    | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_m%5B_u16%5D" target="_blank">[__arm_]vcaddq_rot90_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I16 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_m%5B_u32%5D" target="_blank">[__arm_]vcaddq_rot90_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I32 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_m%5B_f16%5D" target="_blank">[__arm_]vcaddq_rot270_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.F16 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_m%5B_f32%5D" target="_blank">[__arm_]vcaddq_rot270_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.F32 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_m%5B_s8%5D" target="_blank">[__arm_]vcaddq_rot270_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I8 Qd, Qn, Qm, #270`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_m%5B_s16%5D" target="_blank">[__arm_]vcaddq_rot270_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I16 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_m%5B_s32%5D" target="_blank">[__arm_]vcaddq_rot270_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I32 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_m%5B_u8%5D" target="_blank">[__arm_]vcaddq_rot270_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I8 Qd, Qn, Qm, #270`   | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_m%5B_u16%5D" target="_blank">[__arm_]vcaddq_rot270_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I16 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_m%5B_u32%5D" target="_blank">[__arm_]vcaddq_rot270_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I32 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_x%5B_f16%5D" target="_blank">[__arm_]vcaddq_rot90_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.F16 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_x%5B_f32%5D" target="_blank">[__arm_]vcaddq_rot90_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.F32 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_x%5B_s8%5D" target="_blank">[__arm_]vcaddq_rot90_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                             | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I8 Qd, Qn, Qm, #90`    | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_x%5B_s16%5D" target="_blank">[__arm_]vcaddq_rot90_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I16 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_x%5B_s32%5D" target="_blank">[__arm_]vcaddq_rot90_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I32 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_x%5B_u8%5D" target="_blank">[__arm_]vcaddq_rot90_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I8 Qd, Qn, Qm, #90`    | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_x%5B_u16%5D" target="_blank">[__arm_]vcaddq_rot90_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I16 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot90_x%5B_u32%5D" target="_blank">[__arm_]vcaddq_rot90_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I32 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_x%5B_f16%5D" target="_blank">[__arm_]vcaddq_rot270_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.F16 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_x%5B_f32%5D" target="_blank">[__arm_]vcaddq_rot270_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.F32 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_x%5B_s8%5D" target="_blank">[__arm_]vcaddq_rot270_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I8 Qd, Qn, Qm, #270`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_x%5B_s16%5D" target="_blank">[__arm_]vcaddq_rot270_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I16 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_x%5B_s32%5D" target="_blank">[__arm_]vcaddq_rot270_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I32 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_x%5B_u8%5D" target="_blank">[__arm_]vcaddq_rot270_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I8 Qd, Qn, Qm, #270`   | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_x%5B_u16%5D" target="_blank">[__arm_]vcaddq_rot270_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I16 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcaddq_rot270_x%5B_u32%5D" target="_blank">[__arm_]vcaddq_rot270_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCADDT.I32 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot90%5B_s8%5D" target="_blank">[__arm_]vhcaddq_rot90[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qn`<br>`b -> Qm`                                  | `VHCADD.S8 Qd, Qn, Qm, #90`                               | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot90%5B_s16%5D" target="_blank">[__arm_]vhcaddq_rot90[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VHCADD.S16 Qd, Qn, Qm, #90`                              | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot90%5B_s32%5D" target="_blank">[__arm_]vhcaddq_rot90[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VHCADD.S32 Qd, Qn, Qm, #90`                              | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot90_m%5B_s8%5D" target="_blank">[__arm_]vhcaddq_rot90_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S8 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot90_m%5B_s16%5D" target="_blank">[__arm_]vhcaddq_rot90_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S16 Qd, Qn, Qm, #90`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot90_m%5B_s32%5D" target="_blank">[__arm_]vhcaddq_rot90_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S32 Qd, Qn, Qm, #90`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot90_x%5B_s8%5D" target="_blank">[__arm_]vhcaddq_rot90_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S8 Qd, Qn, Qm, #90`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot90_x%5B_s16%5D" target="_blank">[__arm_]vhcaddq_rot90_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S16 Qd, Qn, Qm, #90`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot90_x%5B_s32%5D" target="_blank">[__arm_]vhcaddq_rot90_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S32 Qd, Qn, Qm, #90`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot270%5B_s8%5D" target="_blank">[__arm_]vhcaddq_rot270[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Qm`                                  | `VHCADD.S8 Qd, Qn, Qm, #270`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot270%5B_s16%5D" target="_blank">[__arm_]vhcaddq_rot270[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VHCADD.S16 Qd, Qn, Qm, #270`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot270%5B_s32%5D" target="_blank">[__arm_]vhcaddq_rot270[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Qm`                                  | `VHCADD.S32 Qd, Qn, Qm, #270`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot270_m%5B_s8%5D" target="_blank">[__arm_]vhcaddq_rot270_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S8 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot270_m%5B_s16%5D" target="_blank">[__arm_]vhcaddq_rot270_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S16 Qd, Qn, Qm, #270` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot270_m%5B_s32%5D" target="_blank">[__arm_]vhcaddq_rot270_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S32 Qd, Qn, Qm, #270` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot270_x%5B_s8%5D" target="_blank">[__arm_]vhcaddq_rot270_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S8 Qd, Qn, Qm, #270`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot270_x%5B_s16%5D" target="_blank">[__arm_]vhcaddq_rot270_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S16 Qd, Qn, Qm, #270` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvhcaddq_rot270_x%5B_s32%5D" target="_blank">[__arm_]vhcaddq_rot270_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VHCADDT.S32 Qd, Qn, Qm, #270` | `Qd -> result` | `MVE`                     |

### Complex multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                    | Argument preparation                              | Instruction                                               | Result          | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------|-----------------------------------------------------------|-----------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq%5B_f16%5D" target="_blank">[__arm_]vcmlaq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c)</code>                                                               | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`              | `VCMLA.F16 Qda, Qn, Qm, #0`                               | `Qda -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq%5B_f32%5D" target="_blank">[__arm_]vcmlaq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c)</code>                                                               | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`              | `VCMLA.F32 Qda, Qn, Qm, #0`                               | `Qda -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot90%5B_f16%5D" target="_blank">[__arm_]vcmlaq_rot90[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c)</code>                                                   | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`              | `VCMLA.F16 Qda, Qn, Qm, #90`                              | `Qda -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot90%5B_f32%5D" target="_blank">[__arm_]vcmlaq_rot90[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c)</code>                                                   | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`              | `VCMLA.F32 Qda, Qn, Qm, #90`                              | `Qda -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot180%5B_f16%5D" target="_blank">[__arm_]vcmlaq_rot180[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c)</code>                                                 | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`              | `VCMLA.F16 Qda, Qn, Qm, #180`                             | `Qda -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot180%5B_f32%5D" target="_blank">[__arm_]vcmlaq_rot180[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c)</code>                                                 | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`              | `VCMLA.F32 Qda, Qn, Qm, #180`                             | `Qda -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot270%5B_f16%5D" target="_blank">[__arm_]vcmlaq_rot270[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c)</code>                                                 | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`              | `VCMLA.F16 Qda, Qn, Qm, #270`                             | `Qda -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot270%5B_f32%5D" target="_blank">[__arm_]vcmlaq_rot270[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c)</code>                                                 | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`              | `VCMLA.F32 Qda, Qn, Qm, #270`                             | `Qda -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_m%5B_f16%5D" target="_blank">[__arm_]vcmlaq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMLAT.F16 Qda, Qn, Qm, #0`   | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_m%5B_f32%5D" target="_blank">[__arm_]vcmlaq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMLAT.F32 Qda, Qn, Qm, #0`   | `Qda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot90_m%5B_f16%5D" target="_blank">[__arm_]vcmlaq_rot90_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMLAT.F16 Qda, Qn, Qm, #90`  | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot90_m%5B_f32%5D" target="_blank">[__arm_]vcmlaq_rot90_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMLAT.F32 Qda, Qn, Qm, #90`  | `Qda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot180_m%5B_f16%5D" target="_blank">[__arm_]vcmlaq_rot180_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMLAT.F16 Qda, Qn, Qm, #180` | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot180_m%5B_f32%5D" target="_blank">[__arm_]vcmlaq_rot180_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMLAT.F32 Qda, Qn, Qm, #180` | `Qda -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot270_m%5B_f16%5D" target="_blank">[__arm_]vcmlaq_rot270_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMLAT.F16 Qda, Qn, Qm, #270` | `Qda -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmlaq_rot270_m%5B_f32%5D" target="_blank">[__arm_]vcmlaq_rot270_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qda`<br>`b -> Qn`<br>`c -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMLAT.F32 Qda, Qn, Qm, #270` | `Qda -> result` | `MVE`                     |

### Complex multiply

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                              | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|----------------------------------------------------------|----------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq%5B_f16%5D" target="_blank">[__arm_]vcmulq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                                 | `a -> Qn`<br>`b -> Qm`                                  | `VCMUL.F16 Qd, Qn, Qm, #0`                               | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq%5B_f32%5D" target="_blank">[__arm_]vcmulq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                                 | `a -> Qn`<br>`b -> Qm`                                  | `VCMUL.F32 Qd, Qn, Qm, #0`                               | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot90%5B_f16%5D" target="_blank">[__arm_]vcmulq_rot90[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`                                  | `VCMUL.F16 Qd, Qn, Qm, #90`                              | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot90%5B_f32%5D" target="_blank">[__arm_]vcmulq_rot90[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Qm`                                  | `VCMUL.F32 Qd, Qn, Qm, #90`                              | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot180%5B_f16%5D" target="_blank">[__arm_]vcmulq_rot180[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VCMUL.F16 Qd, Qn, Qm, #180`                             | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot180%5B_f32%5D" target="_blank">[__arm_]vcmulq_rot180[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VCMUL.F32 Qd, Qn, Qm, #180`                             | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot270%5B_f16%5D" target="_blank">[__arm_]vcmulq_rot270[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VCMUL.F16 Qd, Qn, Qm, #270`                             | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot270%5B_f32%5D" target="_blank">[__arm_]vcmulq_rot270[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Qm`                                  | `VCMUL.F32 Qd, Qn, Qm, #270`                             | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_m%5B_f16%5D" target="_blank">[__arm_]vcmulq_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F16 Qd, Qn, Qm, #0`   | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_m%5B_f32%5D" target="_blank">[__arm_]vcmulq_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F32 Qd, Qn, Qm, #0`   | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot90_m%5B_f16%5D" target="_blank">[__arm_]vcmulq_rot90_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F16 Qd, Qn, Qm, #90`  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot90_m%5B_f32%5D" target="_blank">[__arm_]vcmulq_rot90_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F32 Qd, Qn, Qm, #90`  | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot180_m%5B_f16%5D" target="_blank">[__arm_]vcmulq_rot180_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F16 Qd, Qn, Qm, #180` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot180_m%5B_f32%5D" target="_blank">[__arm_]vcmulq_rot180_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F32 Qd, Qn, Qm, #180` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot270_m%5B_f16%5D" target="_blank">[__arm_]vcmulq_rot270_m[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F16 Qd, Qn, Qm, #270` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot270_m%5B_f32%5D" target="_blank">[__arm_]vcmulq_rot270_m[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F32 Qd, Qn, Qm, #270` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_x%5B_f16%5D" target="_blank">[__arm_]vcmulq_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                 | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F16 Qd, Qn, Qm, #0`   | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_x%5B_f32%5D" target="_blank">[__arm_]vcmulq_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                 | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F32 Qd, Qn, Qm, #0`   | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot90_x%5B_f16%5D" target="_blank">[__arm_]vcmulq_rot90_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F16 Qd, Qn, Qm, #90`  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot90_x%5B_f32%5D" target="_blank">[__arm_]vcmulq_rot90_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F32 Qd, Qn, Qm, #90`  | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot180_x%5B_f16%5D" target="_blank">[__arm_]vcmulq_rot180_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F16 Qd, Qn, Qm, #180` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot180_x%5B_f32%5D" target="_blank">[__arm_]vcmulq_rot180_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F32 Qd, Qn, Qm, #180` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot270_x%5B_f16%5D" target="_blank">[__arm_]vcmulq_rot270_x[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F16 Qd, Qn, Qm, #270` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcmulq_rot270_x%5B_f32%5D" target="_blank">[__arm_]vcmulq_rot270_x[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCMULT.F32 Qd, Qn, Qm, #270` | `Qd -> result` | `MVE`                     |

## Load

### Stride

| Intrinsic                                                                                                                                                                                                                                                                      | Argument preparation      | Instruction                                                                                                              | Result                                                                                              | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|--------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------|---------------------------|
| <code>int8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld2q%5B_s8%5D" target="_blank">[__arm_]vld2q[_s8]</a>(int8_t const *addr)</code>                                                                                   | `addr -> Rn`              | `VLD20.8 {Qd - Qd2}, [Rn]`<br>`VLD21.8 {Qd - Qd2}, [Rn]`                                                                 | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`                                                     | `MVE`                     |
| <code>int16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld2q%5B_s16%5D" target="_blank">[__arm_]vld2q[_s16]</a>(int16_t const *addr)</code>                                                                                | `addr -> Rn`              | `VLD20.16 {Qd - Qd2}, [Rn]`<br>`VLD21.16 {Qd - Qd2}, [Rn]`                                                               | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`                                                     | `MVE`                     |
| <code>int32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld2q%5B_s32%5D" target="_blank">[__arm_]vld2q[_s32]</a>(int32_t const *addr)</code>                                                                                | `addr -> Rn`              | `VLD20.32 {Qd - Qd2}, [Rn]`<br>`VLD21.32 {Qd - Qd2}, [Rn]`                                                               | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`                                                     | `MVE`                     |
| <code>uint8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld2q%5B_u8%5D" target="_blank">[__arm_]vld2q[_u8]</a>(uint8_t const *addr)</code>                                                                                 | `addr -> Rn`              | `VLD20.8 {Qd - Qd2}, [Rn]`<br>`VLD21.8 {Qd - Qd2}, [Rn]`                                                                 | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`                                                     | `MVE`                     |
| <code>uint16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld2q%5B_u16%5D" target="_blank">[__arm_]vld2q[_u16]</a>(uint16_t const *addr)</code>                                                                              | `addr -> Rn`              | `VLD20.16 {Qd - Qd2}, [Rn]`<br>`VLD21.16 {Qd - Qd2}, [Rn]`                                                               | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`                                                     | `MVE`                     |
| <code>uint32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld2q%5B_u32%5D" target="_blank">[__arm_]vld2q[_u32]</a>(uint32_t const *addr)</code>                                                                              | `addr -> Rn`              | `VLD20.32 {Qd - Qd2}, [Rn]`<br>`VLD21.32 {Qd - Qd2}, [Rn]`                                                               | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`                                                     | `MVE`                     |
| <code>float16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld2q%5B_f16%5D" target="_blank">[__arm_]vld2q[_f16]</a>(float16_t const *addr)</code>                                                                            | `addr -> Rn`              | `VLD20.16 {Qd - Qd2}, [Rn]`<br>`VLD21.16 {Qd - Qd2}, [Rn]`                                                               | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`                                                     | `MVE`                     |
| <code>float32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld2q%5B_f32%5D" target="_blank">[__arm_]vld2q[_f32]</a>(float32_t const *addr)</code>                                                                            | `addr -> Rn`              | `VLD20.32 {Qd - Qd2}, [Rn]`<br>`VLD21.32 {Qd - Qd2}, [Rn]`                                                               | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`                                                     | `MVE`                     |
| <code>int8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld4q%5B_s8%5D" target="_blank">[__arm_]vld4q[_s8]</a>(int8_t const *addr)</code>                                                                                   | `addr -> Rn`              | `VLD40.8 {Qd - Qd4}, [Rn]`<br>`VLD41.8 {Qd - Qd4}, [Rn]`<br>`VLD42.8 {Qd - Qd4}, [Rn]`<br>`VLD43.8 {Qd - Qd4}, [Rn]`     | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`<br>`Qd3 -> result.val[2]`<br>`Qd4 -> result.val[3]` | `MVE`                     |
| <code>int16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld4q%5B_s16%5D" target="_blank">[__arm_]vld4q[_s16]</a>(int16_t const *addr)</code>                                                                                | `addr -> Rn`              | `VLD40.16 {Qd - Qd4}, [Rn]`<br>`VLD41.16 {Qd - Qd4}, [Rn]`<br>`VLD42.16 {Qd - Qd4}, [Rn]`<br>`VLD43.16 {Qd - Qd4}, [Rn]` | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`<br>`Qd3 -> result.val[2]`<br>`Qd4 -> result.val[3]` | `MVE`                     |
| <code>int32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld4q%5B_s32%5D" target="_blank">[__arm_]vld4q[_s32]</a>(int32_t const *addr)</code>                                                                                | `addr -> Rn`              | `VLD40.32 {Qd - Qd4}, [Rn]`<br>`VLD41.32 {Qd - Qd4}, [Rn]`<br>`VLD42.32 {Qd - Qd4}, [Rn]`<br>`VLD43.32 {Qd - Qd4}, [Rn]` | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`<br>`Qd3 -> result.val[2]`<br>`Qd4 -> result.val[3]` | `MVE`                     |
| <code>uint8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld4q%5B_u8%5D" target="_blank">[__arm_]vld4q[_u8]</a>(uint8_t const *addr)</code>                                                                                 | `addr -> Rn`              | `VLD40.8 {Qd - Qd4}, [Rn]`<br>`VLD41.8 {Qd - Qd4}, [Rn]`<br>`VLD42.8 {Qd - Qd4}, [Rn]`<br>`VLD43.8 {Qd - Qd4}, [Rn]`     | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`<br>`Qd3 -> result.val[2]`<br>`Qd4 -> result.val[3]` | `MVE`                     |
| <code>uint16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld4q%5B_u16%5D" target="_blank">[__arm_]vld4q[_u16]</a>(uint16_t const *addr)</code>                                                                              | `addr -> Rn`              | `VLD40.16 {Qd - Qd4}, [Rn]`<br>`VLD41.16 {Qd - Qd4}, [Rn]`<br>`VLD42.16 {Qd - Qd4}, [Rn]`<br>`VLD43.16 {Qd - Qd4}, [Rn]` | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`<br>`Qd3 -> result.val[2]`<br>`Qd4 -> result.val[3]` | `MVE`                     |
| <code>uint32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld4q%5B_u32%5D" target="_blank">[__arm_]vld4q[_u32]</a>(uint32_t const *addr)</code>                                                                              | `addr -> Rn`              | `VLD40.32 {Qd - Qd4}, [Rn]`<br>`VLD41.32 {Qd - Qd4}, [Rn]`<br>`VLD42.32 {Qd - Qd4}, [Rn]`<br>`VLD43.32 {Qd - Qd4}, [Rn]` | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`<br>`Qd3 -> result.val[2]`<br>`Qd4 -> result.val[3]` | `MVE`                     |
| <code>float16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld4q%5B_f16%5D" target="_blank">[__arm_]vld4q[_f16]</a>(float16_t const *addr)</code>                                                                            | `addr -> Rn`              | `VLD40.16 {Qd - Qd4}, [Rn]`<br>`VLD41.16 {Qd - Qd4}, [Rn]`<br>`VLD42.16 {Qd - Qd4}, [Rn]`<br>`VLD43.16 {Qd - Qd4}, [Rn]` | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`<br>`Qd3 -> result.val[2]`<br>`Qd4 -> result.val[3]` | `MVE`                     |
| <code>float32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld4q%5B_f32%5D" target="_blank">[__arm_]vld4q[_f32]</a>(float32_t const *addr)</code>                                                                            | `addr -> Rn`              | `VLD40.32 {Qd - Qd4}, [Rn]`<br>`VLD41.32 {Qd - Qd4}, [Rn]`<br>`VLD42.32 {Qd - Qd4}, [Rn]`<br>`VLD43.32 {Qd - Qd4}, [Rn]` | `Qd -> result.val[0]`<br>`Qd2 -> result.val[1]`<br>`Qd3 -> result.val[2]`<br>`Qd4 -> result.val[3]` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q%5B_s8%5D" target="_blank">[__arm_]vld1q[_s8]</a>(int8_t const *base)</code>                                                                                     | `base -> Rn`              | `VLDRB.8 Qd, [Rn]`                                                                                                       | `Qd -> result`                                                                                      | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q%5B_s16%5D" target="_blank">[__arm_]vld1q[_s16]</a>(int16_t const *base)</code>                                                                                  | `base -> Rn`              | `VLDRH.16 Qd, [Rn]`                                                                                                      | `Qd -> result`                                                                                      | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q%5B_s32%5D" target="_blank">[__arm_]vld1q[_s32]</a>(int32_t const *base)</code>                                                                                  | `base -> Rn`              | `VLDRW.32 Qd, [Rn]`                                                                                                      | `Qd -> result`                                                                                      | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q%5B_u8%5D" target="_blank">[__arm_]vld1q[_u8]</a>(uint8_t const *base)</code>                                                                                   | `base -> Rn`              | `VLDRB.8 Qd, [Rn]`                                                                                                       | `Qd -> result`                                                                                      | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q%5B_u16%5D" target="_blank">[__arm_]vld1q[_u16]</a>(uint16_t const *base)</code>                                                                                | `base -> Rn`              | `VLDRH.16 Qd, [Rn]`                                                                                                      | `Qd -> result`                                                                                      | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q%5B_u32%5D" target="_blank">[__arm_]vld1q[_u32]</a>(uint32_t const *base)</code>                                                                                | `base -> Rn`              | `VLDRW.32 Qd, [Rn]`                                                                                                      | `Qd -> result`                                                                                      | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q%5B_f16%5D" target="_blank">[__arm_]vld1q[_f16]</a>(float16_t const *base)</code>                                                                              | `base -> Rn`              | `VLDRH.16 Qd, [Rn]`                                                                                                      | `Qd -> result`                                                                                      | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q%5B_f32%5D" target="_blank">[__arm_]vld1q[_f32]</a>(float32_t const *base)</code>                                                                              | `base -> Rn`              | `VLDRW.32 Qd, [Rn]`                                                                                                      | `Qd -> result`                                                                                      | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q_z%5B_s8%5D" target="_blank">[__arm_]vld1q_z[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.8 Qd, [Rn]`                                                                           | `Qd -> result`                                                                                      | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q_z%5B_s16%5D" target="_blank">[__arm_]vld1q_z[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.16 Qd, [Rn]`                                                                          | `Qd -> result`                                                                                      | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q_z%5B_s32%5D" target="_blank">[__arm_]vld1q_z[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.32 Qd, [Rn]`                                                                          | `Qd -> result`                                                                                      | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q_z%5B_u8%5D" target="_blank">[__arm_]vld1q_z[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.8 Qd, [Rn]`                                                                           | `Qd -> result`                                                                                      | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q_z%5B_u16%5D" target="_blank">[__arm_]vld1q_z[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.16 Qd, [Rn]`                                                                          | `Qd -> result`                                                                                      | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q_z%5B_u32%5D" target="_blank">[__arm_]vld1q_z[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.32 Qd, [Rn]`                                                                          | `Qd -> result`                                                                                      | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q_z%5B_f16%5D" target="_blank">[__arm_]vld1q_z[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.16 Qd, [Rn]`                                                                          | `Qd -> result`                                                                                      | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvld1q_z%5B_f32%5D" target="_blank">[__arm_]vld1q_z[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.32 Qd, [Rn]`                                                                          | `Qd -> result`                                                                                      | `MVE`                     |

### Consecutive

| Intrinsic                                                                                                                                                                                                                                                                | Argument preparation      | Instruction                                      | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|--------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_s8" target="_blank">[__arm_]vldrbq_s8</a>(int8_t const *base)</code>                                                                                     | `base -> Rn`              | `VLDRB.8 Qd, [Rn]`                               | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_s16" target="_blank">[__arm_]vldrbq_s16</a>(int8_t const *base)</code>                                                                                   | `base -> Rn`              | `VLDRB.S16 Qd, [Rn]`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_s32" target="_blank">[__arm_]vldrbq_s32</a>(int8_t const *base)</code>                                                                                   | `base -> Rn`              | `VLDRB.S32 Qd, [Rn]`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_u8" target="_blank">[__arm_]vldrbq_u8</a>(uint8_t const *base)</code>                                                                                   | `base -> Rn`              | `VLDRB.8 Qd, [Rn]`                               | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_u16" target="_blank">[__arm_]vldrbq_u16</a>(uint8_t const *base)</code>                                                                                 | `base -> Rn`              | `VLDRB.U16 Qd, [Rn]`                             | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_u32" target="_blank">[__arm_]vldrbq_u32</a>(uint8_t const *base)</code>                                                                                 | `base -> Rn`              | `VLDRB.U32 Qd, [Rn]`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_z_s8" target="_blank">[__arm_]vldrbq_z_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.8 Qd, [Rn]`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_z_s16" target="_blank">[__arm_]vldrbq_z_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.S16 Qd, [Rn]` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_z_s32" target="_blank">[__arm_]vldrbq_z_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.S32 Qd, [Rn]` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_z_u8" target="_blank">[__arm_]vldrbq_z_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.8 Qd, [Rn]`   | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_z_u16" target="_blank">[__arm_]vldrbq_z_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.U16 Qd, [Rn]` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_z_u32" target="_blank">[__arm_]vldrbq_z_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.U32 Qd, [Rn]` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_s16" target="_blank">[__arm_]vldrhq_s16</a>(int16_t const *base)</code>                                                                                  | `base -> Rn`              | `VLDRH.16 Qd, [Rn]`                              | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_s32" target="_blank">[__arm_]vldrhq_s32</a>(int16_t const *base)</code>                                                                                  | `base -> Rn`              | `VLDRH.S32 Qd, [Rn]`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_u16" target="_blank">[__arm_]vldrhq_u16</a>(uint16_t const *base)</code>                                                                                | `base -> Rn`              | `VLDRH.16 Qd, [Rn]`                              | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_u32" target="_blank">[__arm_]vldrhq_u32</a>(uint16_t const *base)</code>                                                                                | `base -> Rn`              | `VLDRH.U32 Qd, [Rn]`                             | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_f16" target="_blank">[__arm_]vldrhq_f16</a>(float16_t const *base)</code>                                                                              | `base -> Rn`              | `VLDRH.16 Qd, [Rn]`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_z_s16" target="_blank">[__arm_]vldrhq_z_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.S16 Qd, [Rn]` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_z_s32" target="_blank">[__arm_]vldrhq_z_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.S32 Qd, [Rn]` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_z_u16" target="_blank">[__arm_]vldrhq_z_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.U16 Qd, [Rn]` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_z_u32" target="_blank">[__arm_]vldrhq_z_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.U32 Qd, [Rn]` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_z_f16" target="_blank">[__arm_]vldrhq_z_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.F16 Qd, [Rn]` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_s32" target="_blank">[__arm_]vldrwq_s32</a>(int32_t const *base)</code>                                                                                  | `base -> Rn`              | `VLDRW.32 Qd, [Rn]`                              | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_u32" target="_blank">[__arm_]vldrwq_u32</a>(uint32_t const *base)</code>                                                                                | `base -> Rn`              | `VLDRW.32 Qd, [Rn]`                              | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_f32" target="_blank">[__arm_]vldrwq_f32</a>(float32_t const *base)</code>                                                                              | `base -> Rn`              | `VLDRW.32 Qd, [Rn]`                              | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_z_s32" target="_blank">[__arm_]vldrwq_z_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.32 Qd, [Rn]`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_z_u32" target="_blank">[__arm_]vldrwq_z_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.32 Qd, [Rn]`  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_z_f32" target="_blank">[__arm_]vldrwq_z_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.32 Qd, [Rn]`  | `Qd -> result` | `MVE`                     |

### Gather

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                   | Argument preparation                                    | Instruction                                                   | Result                          | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|---------------------------------------------------------------|---------------------------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_offset%5B_s16%5D" target="_blank">[__arm_]vldrhq_gather_offset[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset)</code>                                                                     | `base -> Rn`<br>`offset -> Qm`                          | `VLDRH.U16 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_offset%5B_s32%5D" target="_blank">[__arm_]vldrhq_gather_offset[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                                     | `base -> Rn`<br>`offset -> Qm`                          | `VLDRH.S32 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_offset%5B_u16%5D" target="_blank">[__arm_]vldrhq_gather_offset[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset)</code>                                                                   | `base -> Rn`<br>`offset -> Qm`                          | `VLDRH.U16 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_offset%5B_u32%5D" target="_blank">[__arm_]vldrhq_gather_offset[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                                   | `base -> Rn`<br>`offset -> Qm`                          | `VLDRH.U32 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_offset%5B_f16%5D" target="_blank">[__arm_]vldrhq_gather_offset[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset)</code>                                                                 | `base -> Rn`<br>`offset -> Qm`                          | `VLDRH.F16 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_offset_z%5B_s16%5D" target="_blank">[__arm_]vldrhq_gather_offset_z[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                     | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.U16 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_offset_z%5B_s32%5D" target="_blank">[__arm_]vldrhq_gather_offset_z[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                     | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.S32 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_offset_z%5B_u16%5D" target="_blank">[__arm_]vldrhq_gather_offset_z[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.U16 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_offset_z%5B_u32%5D" target="_blank">[__arm_]vldrhq_gather_offset_z[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.U32 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_offset_z%5B_f16%5D" target="_blank">[__arm_]vldrhq_gather_offset_z[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.F16 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_shifted_offset%5B_s16%5D" target="_blank">[__arm_]vldrhq_gather_shifted_offset[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset)</code>                                                     | `base -> Rn`<br>`offset -> Qm`                          | `VLDRH.U16 Qd, [Rn, Qm, UXTW #1]`                             | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_shifted_offset%5B_s32%5D" target="_blank">[__arm_]vldrhq_gather_shifted_offset[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                     | `base -> Rn`<br>`offset -> Qm`                          | `VLDRH.S32 Qd, [Rn, Qm, UXTW #1]`                             | `Qd -> result`                  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_shifted_offset%5B_u16%5D" target="_blank">[__arm_]vldrhq_gather_shifted_offset[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset)</code>                                                   | `base -> Rn`<br>`offset -> Qm`                          | `VLDRH.U16 Qd, [Rn, Qm, UXTW #1]`                             | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_shifted_offset%5B_u32%5D" target="_blank">[__arm_]vldrhq_gather_shifted_offset[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                   | `base -> Rn`<br>`offset -> Qm`                          | `VLDRH.U32 Qd, [Rn, Qm, UXTW #1]`                             | `Qd -> result`                  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_shifted_offset%5B_f16%5D" target="_blank">[__arm_]vldrhq_gather_shifted_offset[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset)</code>                                                 | `base -> Rn`<br>`offset -> Qm`                          | `VLDRH.F16 Qd, [Rn, Qm, UXTW #1]`                             | `Qd -> result`                  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_shifted_offset_z%5B_s16%5D" target="_blank">[__arm_]vldrhq_gather_shifted_offset_z[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.U16 Qd, [Rn, Qm, UXTW #1]` | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_shifted_offset_z%5B_s32%5D" target="_blank">[__arm_]vldrhq_gather_shifted_offset_z[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.S32 Qd, [Rn, Qm, UXTW #1]` | `Qd -> result`                  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_shifted_offset_z%5B_u16%5D" target="_blank">[__arm_]vldrhq_gather_shifted_offset_z[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.U16 Qd, [Rn, Qm, UXTW #1]` | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_shifted_offset_z%5B_u32%5D" target="_blank">[__arm_]vldrhq_gather_shifted_offset_z[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.U32 Qd, [Rn, Qm, UXTW #1]` | `Qd -> result`                  | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrhq_gather_shifted_offset_z%5B_f16%5D" target="_blank">[__arm_]vldrhq_gather_shifted_offset_z[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRHT.F16 Qd, [Rn, Qm, UXTW #1]` | `Qd -> result`                  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset%5B_s8%5D" target="_blank">[__arm_]vldrbq_gather_offset[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t offset)</code>                                                                        | `base -> Rn`<br>`offset -> Qm`                          | `VLDRB.U8 Qd, [Rn, Qm]`                                       | `Qd -> result`                  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset%5B_s16%5D" target="_blank">[__arm_]vldrbq_gather_offset[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset)</code>                                                                      | `base -> Rn`<br>`offset -> Qm`                          | `VLDRB.S16 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset%5B_s32%5D" target="_blank">[__arm_]vldrbq_gather_offset[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                                      | `base -> Rn`<br>`offset -> Qm`                          | `VLDRB.S32 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset%5B_u8%5D" target="_blank">[__arm_]vldrbq_gather_offset[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t offset)</code>                                                                      | `base -> Rn`<br>`offset -> Qm`                          | `VLDRB.U8 Qd, [Rn, Qm]`                                       | `Qd -> result`                  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset%5B_u16%5D" target="_blank">[__arm_]vldrbq_gather_offset[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset)</code>                                                                    | `base -> Rn`<br>`offset -> Qm`                          | `VLDRB.U16 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset%5B_u32%5D" target="_blank">[__arm_]vldrbq_gather_offset[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                                    | `base -> Rn`<br>`offset -> Qm`                          | `VLDRB.U32 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset_z%5B_s8%5D" target="_blank">[__arm_]vldrbq_gather_offset_z[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                        | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.U8 Qd, [Rn, Qm]`           | `Qd -> result`                  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset_z%5B_s16%5D" target="_blank">[__arm_]vldrbq_gather_offset_z[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                      | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.S16 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset_z%5B_s32%5D" target="_blank">[__arm_]vldrbq_gather_offset_z[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                      | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.S32 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset_z%5B_u8%5D" target="_blank">[__arm_]vldrbq_gather_offset_z[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                      | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.U8 Qd, [Rn, Qm]`           | `Qd -> result`                  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset_z%5B_u16%5D" target="_blank">[__arm_]vldrbq_gather_offset_z[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                    | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.U16 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrbq_gather_offset_z%5B_u32%5D" target="_blank">[__arm_]vldrbq_gather_offset_z[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                    | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRBT.U32 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_offset%5B_s32%5D" target="_blank">[__arm_]vldrwq_gather_offset[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                                     | `base -> Rn`<br>`offset -> Qm`                          | `VLDRW.U32 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_offset%5B_u32%5D" target="_blank">[__arm_]vldrwq_gather_offset[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                                   | `base -> Rn`<br>`offset -> Qm`                          | `VLDRW.U32 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_offset%5B_f32%5D" target="_blank">[__arm_]vldrwq_gather_offset[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                                 | `base -> Rn`<br>`offset -> Qm`                          | `VLDRW.U32 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_offset_z%5B_s32%5D" target="_blank">[__arm_]vldrwq_gather_offset_z[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                     | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_offset_z%5B_u32%5D" target="_blank">[__arm_]vldrwq_gather_offset_z[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_offset_z%5B_f32%5D" target="_blank">[__arm_]vldrwq_gather_offset_z[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_shifted_offset%5B_s32%5D" target="_blank">[__arm_]vldrwq_gather_shifted_offset[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                     | `base -> Rn`<br>`offset -> Qm`                          | `VLDRW.U32 Qd, [Rn, Qm, UXTW #2]`                             | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_shifted_offset%5B_u32%5D" target="_blank">[__arm_]vldrwq_gather_shifted_offset[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                   | `base -> Rn`<br>`offset -> Qm`                          | `VLDRW.U32 Qd, [Rn, Qm, UXTW #2]`                             | `Qd -> result`                  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_shifted_offset%5B_f32%5D" target="_blank">[__arm_]vldrwq_gather_shifted_offset[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset)</code>                                                 | `base -> Rn`<br>`offset -> Qm`                          | `VLDRW.U32 Qd, [Rn, Qm, UXTW #2]`                             | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_shifted_offset_z%5B_s32%5D" target="_blank">[__arm_]vldrwq_gather_shifted_offset_z[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Rn, Qm, UXTW #2]` | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_shifted_offset_z%5B_u32%5D" target="_blank">[__arm_]vldrwq_gather_shifted_offset_z[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Rn, Qm, UXTW #2]` | `Qd -> result`                  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_shifted_offset_z%5B_f32%5D" target="_blank">[__arm_]vldrwq_gather_shifted_offset_z[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Rn, Qm, UXTW #2]` | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_s32" target="_blank">[__arm_]vldrwq_gather_base_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset)</code>                                                                                      | `addr -> Qn`<br>`offset in +/-4*[0..127]`               | `VLDRW.U32 Qd, [Qn, #offset]`                                 | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_u32" target="_blank">[__arm_]vldrwq_gather_base_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset)</code>                                                                                     | `addr -> Qn`<br>`offset in +/-4*[0..127]`               | `VLDRW.U32 Qd, [Qn, #offset]`                                 | `Qd -> result`                  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_f32" target="_blank">[__arm_]vldrwq_gather_base_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset)</code>                                                                                    | `addr -> Qn`<br>`offset in +/-4*[0..127]`               | `VLDRW.U32 Qd, [Qn, #offset]`                                 | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_z_s32" target="_blank">[__arm_]vldrwq_gather_base_z_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                      | `addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Qn, #offset]`     | `Qd -> result`                  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_z_u32" target="_blank">[__arm_]vldrwq_gather_base_z_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                     | `addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Qn, #offset]`     | `Qd -> result`                  | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_z_f32" target="_blank">[__arm_]vldrwq_gather_base_z_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                    | `addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Qn, #offset]`     | `Qd -> result`                  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_wb_s32" target="_blank">[__arm_]vldrwq_gather_base_wb_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset)</code>                                                                               | `*addr -> Qn`<br>`offset in +/-4*[0..127]`              | `VLDRW.U32 Qd, [Qn, #offset]!`                                | `Qd -> result`<br>`Qn -> *addr` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_wb_u32" target="_blank">[__arm_]vldrwq_gather_base_wb_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset)</code>                                                                              | `*addr -> Qn`<br>`offset in +/-4*[0..127]`              | `VLDRW.U32 Qd, [Qn, #offset]!`                                | `Qd -> result`<br>`Qn -> *addr` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_wb_f32" target="_blank">[__arm_]vldrwq_gather_base_wb_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset)</code>                                                                             | `*addr -> Qn`<br>`offset in +/-4*[0..127]`              | `VLDRW.U32 Qd, [Qn, #offset]!`                                | `Qd -> result`<br>`Qn -> *addr` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_wb_z_s32" target="_blank">[__arm_]vldrwq_gather_base_wb_z_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                               | `*addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Qn, #offset]!`    | `Qd -> result`<br>`Qn -> *addr` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_wb_z_u32" target="_blank">[__arm_]vldrwq_gather_base_wb_z_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                              | `*addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Qn, #offset]!`    | `Qd -> result`<br>`Qn -> *addr` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrwq_gather_base_wb_z_f32" target="_blank">[__arm_]vldrwq_gather_base_wb_z_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                             | `*addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRWT.U32 Qd, [Qn, #offset]!`    | `Qd -> result`<br>`Qn -> *addr` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_offset%5B_s64%5D" target="_blank">[__arm_]vldrdq_gather_offset[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset)</code>                                                                     | `base -> Rn`<br>`offset -> Qm`                          | `VLDRD.U64 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_offset%5B_u64%5D" target="_blank">[__arm_]vldrdq_gather_offset[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset)</code>                                                                   | `base -> Rn`<br>`offset -> Qm`                          | `VLDRD.U64 Qd, [Rn, Qm]`                                      | `Qd -> result`                  | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_offset_z%5B_s64%5D" target="_blank">[__arm_]vldrdq_gather_offset_z[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                     | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRDT.U64 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_offset_z%5B_u64%5D" target="_blank">[__arm_]vldrdq_gather_offset_z[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRDT.U64 Qd, [Rn, Qm]`          | `Qd -> result`                  | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_shifted_offset%5B_s64%5D" target="_blank">[__arm_]vldrdq_gather_shifted_offset[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset)</code>                                                     | `base -> Rn`<br>`offset -> Qm`                          | `VLDRD.U64 Qd, [Rn, Qm, UXTW #3]`                             | `Qd -> result`                  | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_shifted_offset%5B_u64%5D" target="_blank">[__arm_]vldrdq_gather_shifted_offset[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset)</code>                                                   | `base -> Rn`<br>`offset -> Qm`                          | `VLDRD.U64 Qd, [Rn, Qm, UXTW #3]`                             | `Qd -> result`                  | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_shifted_offset_z%5B_s64%5D" target="_blank">[__arm_]vldrdq_gather_shifted_offset_z[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRDT.U64 Qd, [Rn, Qm, UXTW #3]` | `Qd -> result`                  | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_shifted_offset_z%5B_u64%5D" target="_blank">[__arm_]vldrdq_gather_shifted_offset_z[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`offset -> Qm`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VLDRDT.U64 Qd, [Rn, Qm, UXTW #3]` | `Qd -> result`                  | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_base_s64" target="_blank">[__arm_]vldrdq_gather_base_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset)</code>                                                                                      | `addr -> Qn`<br>`offset in +/-8*[0..127]`               | `VLDRD.64 Qd, [Qn, #offset]`                                  | `Qd -> result`                  | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_base_u64" target="_blank">[__arm_]vldrdq_gather_base_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset)</code>                                                                                     | `addr -> Qn`<br>`offset in +/-8*[0..127]`               | `VLDRD.64 Qd, [Qn, #offset]`                                  | `Qd -> result`                  | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_base_z_s64" target="_blank">[__arm_]vldrdq_gather_base_z_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                      | `addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VLDRDT.U64 Qd, [Qn, #offset]`     | `Qd -> result`                  | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_base_z_u64" target="_blank">[__arm_]vldrdq_gather_base_z_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                     | `addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VLDRDT.U64 Qd, [Qn, #offset]`     | `Qd -> result`                  | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_base_wb_s64" target="_blank">[__arm_]vldrdq_gather_base_wb_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset)</code>                                                                               | `*addr -> Qn`<br>`offset in +/-8*[0..127]`              | `VLDRD.64 Qd, [Qn, #offset]!`                                 | `Qd -> result`<br>`Qn -> *addr` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_base_wb_u64" target="_blank">[__arm_]vldrdq_gather_base_wb_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset)</code>                                                                              | `*addr -> Qn`<br>`offset in +/-8*[0..127]`              | `VLDRD.64 Qd, [Qn, #offset]!`                                 | `Qd -> result`<br>`Qn -> *addr` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_base_wb_z_s64" target="_blank">[__arm_]vldrdq_gather_base_wb_z_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                               | `*addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRDT.U64 Qd, [Qn, #offset]!`    | `Qd -> result`<br>`Qn -> *addr` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvldrdq_gather_base_wb_z_u64" target="_blank">[__arm_]vldrdq_gather_base_wb_z_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                              | `*addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VLDRDT.U64 Qd, [Qn, #offset]!`    | `Qd -> result`<br>`Qn -> *addr` | `MVE`                     |

## Store

### Stride

| Intrinsic                                                                                                                                                                                                                                                                                                        | Argument preparation                                                                                            | Instruction                                                                                                              | Result   | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------|----------|---------------------------|
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst2q%5B_s8%5D" target="_blank">[__arm_]vst2q[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x2_t value)</code>                                                      | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`                                                   | `VST20.8 {Qd - Qd2}, [Rn]`<br>`VST21.8 {Qd - Qd2}, [Rn]`                                                                 |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst2q%5B_s16%5D" target="_blank">[__arm_]vst2q[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x2_t value)</code>                                                   | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`                                                   | `VST20.16 {Qd - Qd2}, [Rn]`<br>`VST21.16 {Qd - Qd2}, [Rn]`                                                               |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst2q%5B_s32%5D" target="_blank">[__arm_]vst2q[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x2_t value)</code>                                                   | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`                                                   | `VST20.32 {Qd - Qd2}, [Rn]`<br>`VST21.32 {Qd - Qd2}, [Rn]`                                                               |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst2q%5B_u8%5D" target="_blank">[__arm_]vst2q[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x2_t value)</code>                                                    | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`                                                   | `VST20.8 {Qd - Qd2}, [Rn]`<br>`VST21.8 {Qd - Qd2}, [Rn]`                                                                 |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst2q%5B_u16%5D" target="_blank">[__arm_]vst2q[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x2_t value)</code>                                                 | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`                                                   | `VST20.16 {Qd - Qd2}, [Rn]`<br>`VST21.16 {Qd - Qd2}, [Rn]`                                                               |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst2q%5B_u32%5D" target="_blank">[__arm_]vst2q[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x2_t value)</code>                                                 | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`                                                   | `VST20.32 {Qd - Qd2}, [Rn]`<br>`VST21.32 {Qd - Qd2}, [Rn]`                                                               |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst2q%5B_f16%5D" target="_blank">[__arm_]vst2q[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x2_t value)</code>                                               | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`                                                   | `VST20.16 {Qd - Qd2}, [Rn]`<br>`VST21.16 {Qd - Qd2}, [Rn]`                                                               |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst2q%5B_f32%5D" target="_blank">[__arm_]vst2q[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x2_t value)</code>                                               | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`                                                   | `VST20.32 {Qd - Qd2}, [Rn]`<br>`VST21.32 {Qd - Qd2}, [Rn]`                                                               |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst4q%5B_s8%5D" target="_blank">[__arm_]vst4q[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x4_t value)</code>                                                      | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`<br>`value.val[2] -> Qd3`<br>`value.val[3] -> Qd4` | `VST40.8 {Qd - Qd4}, [Rn]`<br>`VST41.8 {Qd - Qd4}, [Rn]`<br>`VST42.8 {Qd - Qd4}, [Rn]`<br>`VST43.8 {Qd - Qd4}, [Rn]`     |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst4q%5B_s16%5D" target="_blank">[__arm_]vst4q[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x4_t value)</code>                                                   | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`<br>`value.val[2] -> Qd3`<br>`value.val[3] -> Qd4` | `VST40.16 {Qd - Qd4}, [Rn]`<br>`VST41.16 {Qd - Qd4}, [Rn]`<br>`VST42.16 {Qd - Qd4}, [Rn]`<br>`VST43.16 {Qd - Qd4}, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst4q%5B_s32%5D" target="_blank">[__arm_]vst4q[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x4_t value)</code>                                                   | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`<br>`value.val[2] -> Qd3`<br>`value.val[3] -> Qd4` | `VST40.32 {Qd - Qd4}, [Rn]`<br>`VST41.32 {Qd - Qd4}, [Rn]`<br>`VST42.32 {Qd - Qd4}, [Rn]`<br>`VST43.32 {Qd - Qd4}, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst4q%5B_u8%5D" target="_blank">[__arm_]vst4q[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x4_t value)</code>                                                    | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`<br>`value.val[2] -> Qd3`<br>`value.val[3] -> Qd4` | `VST40.8 {Qd - Qd4}, [Rn]`<br>`VST41.8 {Qd - Qd4}, [Rn]`<br>`VST42.8 {Qd - Qd4}, [Rn]`<br>`VST43.8 {Qd - Qd4}, [Rn]`     |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst4q%5B_u16%5D" target="_blank">[__arm_]vst4q[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x4_t value)</code>                                                 | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`<br>`value.val[2] -> Qd3`<br>`value.val[3] -> Qd4` | `VST40.16 {Qd - Qd4}, [Rn]`<br>`VST41.16 {Qd - Qd4}, [Rn]`<br>`VST42.16 {Qd - Qd4}, [Rn]`<br>`VST43.16 {Qd - Qd4}, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst4q%5B_u32%5D" target="_blank">[__arm_]vst4q[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x4_t value)</code>                                                 | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`<br>`value.val[2] -> Qd3`<br>`value.val[3] -> Qd4` | `VST40.32 {Qd - Qd4}, [Rn]`<br>`VST41.32 {Qd - Qd4}, [Rn]`<br>`VST42.32 {Qd - Qd4}, [Rn]`<br>`VST43.32 {Qd - Qd4}, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst4q%5B_f16%5D" target="_blank">[__arm_]vst4q[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x4_t value)</code>                                               | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`<br>`value.val[2] -> Qd3`<br>`value.val[3] -> Qd4` | `VST40.16 {Qd - Qd4}, [Rn]`<br>`VST41.16 {Qd - Qd4}, [Rn]`<br>`VST42.16 {Qd - Qd4}, [Rn]`<br>`VST43.16 {Qd - Qd4}, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst4q%5B_f32%5D" target="_blank">[__arm_]vst4q[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x4_t value)</code>                                               | `addr -> Rn`<br>`value.val[0] -> Qd`<br>`value.val[1] -> Qd2`<br>`value.val[2] -> Qd3`<br>`value.val[3] -> Qd4` | `VST40.32 {Qd - Qd4}, [Rn]`<br>`VST41.32 {Qd - Qd4}, [Rn]`<br>`VST42.32 {Qd - Qd4}, [Rn]`<br>`VST43.32 {Qd - Qd4}, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q%5B_s8%5D" target="_blank">[__arm_]vst1q[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t value)</code>                                                        | `base -> Rn`<br>`value -> Qd`                                                                                   | `VSTRB.8 Qd, [Rn]`                                                                                                       |          | `MVE/NEON`                |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q%5B_s16%5D" target="_blank">[__arm_]vst1q[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value)</code>                                                     | `base -> Rn`<br>`value -> Qd`                                                                                   | `VSTRH.16 Qd, [Rn]`                                                                                                      |          | `MVE/NEON`                |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q%5B_s32%5D" target="_blank">[__arm_]vst1q[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                     | `base -> Rn`<br>`value -> Qd`                                                                                   | `VSTRW.32 Qd, [Rn]`                                                                                                      |          | `MVE/NEON`                |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q%5B_u8%5D" target="_blank">[__arm_]vst1q[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t value)</code>                                                      | `base -> Rn`<br>`value -> Qd`                                                                                   | `VSTRB.8 Qd, [Rn]`                                                                                                       |          | `MVE/NEON`                |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q%5B_u16%5D" target="_blank">[__arm_]vst1q[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value)</code>                                                   | `base -> Rn`<br>`value -> Qd`                                                                                   | `VSTRH.16 Qd, [Rn]`                                                                                                      |          | `MVE/NEON`                |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q%5B_u32%5D" target="_blank">[__arm_]vst1q[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                   | `base -> Rn`<br>`value -> Qd`                                                                                   | `VSTRW.32 Qd, [Rn]`                                                                                                      |          | `MVE/NEON`                |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q%5B_f16%5D" target="_blank">[__arm_]vst1q[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t value)</code>                                                 | `base -> Rn`<br>`value -> Qd`                                                                                   | `VSTRH.16 Qd, [Rn]`                                                                                                      |          | `MVE/NEON`                |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q%5B_f32%5D" target="_blank">[__arm_]vst1q[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value)</code>                                                 | `base -> Rn`<br>`value -> Qd`                                                                                   | `VSTRW.32 Qd, [Rn]`                                                                                                      |          | `MVE/NEON`                |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q_p%5B_s8%5D" target="_blank">[__arm_]vst1q_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp`                                                                      | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.8 Qd, [Rn]`                                                                           |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q_p%5B_s16%5D" target="_blank">[__arm_]vst1q_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp`                                                                      | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn]`                                                                          |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q_p%5B_s32%5D" target="_blank">[__arm_]vst1q_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp`                                                                      | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn]`                                                                          |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q_p%5B_u8%5D" target="_blank">[__arm_]vst1q_p[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp`                                                                      | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.8 Qd, [Rn]`                                                                           |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q_p%5B_u16%5D" target="_blank">[__arm_]vst1q_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp`                                                                      | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn]`                                                                          |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q_p%5B_u32%5D" target="_blank">[__arm_]vst1q_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp`                                                                      | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn]`                                                                          |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q_p%5B_f16%5D" target="_blank">[__arm_]vst1q_p[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp`                                                                      | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn]`                                                                          |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvst1q_p%5B_f32%5D" target="_blank">[__arm_]vst1q_p[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp`                                                                      | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn]`                                                                          |          | `MVE`                     |

### Consecutive

| Intrinsic                                                                                                                                                                                                                                                                                                          | Argument preparation                       | Instruction                                     | Result   | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|-------------------------------------------------|----------|---------------------------|
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq%5B_s8%5D" target="_blank">[__arm_]vstrbq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t value)</code>                                                        | `base -> Rn`<br>`value -> Qd`              | `VSTRB.8 Qd, [Rn]`                              |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq%5B_s16%5D" target="_blank">[__arm_]vstrbq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value)</code>                                                      | `base -> Rn`<br>`value -> Qd`              | `VSTRB.16 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq%5B_s32%5D" target="_blank">[__arm_]vstrbq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                      | `base -> Rn`<br>`value -> Qd`              | `VSTRB.32 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq%5B_u8%5D" target="_blank">[__arm_]vstrbq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t value)</code>                                                      | `base -> Rn`<br>`value -> Qd`              | `VSTRB.8 Qd, [Rn]`                              |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq%5B_u16%5D" target="_blank">[__arm_]vstrbq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value)</code>                                                    | `base -> Rn`<br>`value -> Qd`              | `VSTRB.16 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq%5B_u32%5D" target="_blank">[__arm_]vstrbq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                    | `base -> Rn`<br>`value -> Qd`              | `VSTRB.32 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_p%5B_s8%5D" target="_blank">[__arm_]vstrbq_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.8 Qd, [Rn]`  |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_p%5B_s16%5D" target="_blank">[__arm_]vstrbq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.16 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_p%5B_s32%5D" target="_blank">[__arm_]vstrbq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.32 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_p%5B_u8%5D" target="_blank">[__arm_]vstrbq_p[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.8 Qd, [Rn]`  |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_p%5B_u16%5D" target="_blank">[__arm_]vstrbq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.16 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_p%5B_u32%5D" target="_blank">[__arm_]vstrbq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.32 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq%5B_s16%5D" target="_blank">[__arm_]vstrhq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value)</code>                                                     | `base -> Rn`<br>`value -> Qd`              | `VSTRH.16 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq%5B_s32%5D" target="_blank">[__arm_]vstrhq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                     | `base -> Rn`<br>`value -> Qd`              | `VSTRH.32 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq%5B_u16%5D" target="_blank">[__arm_]vstrhq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value)</code>                                                   | `base -> Rn`<br>`value -> Qd`              | `VSTRH.16 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq%5B_u32%5D" target="_blank">[__arm_]vstrhq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                   | `base -> Rn`<br>`value -> Qd`              | `VSTRH.32 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq%5B_f16%5D" target="_blank">[__arm_]vstrhq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t value)</code>                                                 | `base -> Rn`<br>`value -> Qd`              | `VSTRH.16 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_p%5B_s16%5D" target="_blank">[__arm_]vstrhq_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_p%5B_s32%5D" target="_blank">[__arm_]vstrhq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.32 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_p%5B_u16%5D" target="_blank">[__arm_]vstrhq_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_p%5B_u32%5D" target="_blank">[__arm_]vstrhq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.32 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_p%5B_f16%5D" target="_blank">[__arm_]vstrhq_p[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq%5B_s32%5D" target="_blank">[__arm_]vstrwq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                     | `base -> Rn`<br>`value -> Qd`              | `VSTRW.32 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq%5B_u32%5D" target="_blank">[__arm_]vstrwq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                   | `base -> Rn`<br>`value -> Qd`              | `VSTRW.32 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq%5B_f32%5D" target="_blank">[__arm_]vstrwq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value)</code>                                                 | `base -> Rn`<br>`value -> Qd`              | `VSTRW.32 Qd, [Rn]`                             |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_p%5B_s32%5D" target="_blank">[__arm_]vstrwq_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_p%5B_u32%5D" target="_blank">[__arm_]vstrwq_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn]` |          | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_p%5B_f32%5D" target="_blank">[__arm_]vstrwq_p[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn]` |          | `MVE`                     |

### Scatter

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                                                       | Argument preparation                                                     | Instruction                                                  | Result        | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|--------------------------------------------------------------|---------------|---------------------------|
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset%5B_s8%5D" target="_blank">[__arm_]vstrbq_scatter_offset[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t value)</code>                                                                        | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRB.8 Qd, [Rn, Qm]`                                       |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset%5B_s16%5D" target="_blank">[__arm_]vstrbq_scatter_offset[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value)</code>                                                                      | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRB.16 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset%5B_s32%5D" target="_blank">[__arm_]vstrbq_scatter_offset[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                                      | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRB.32 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset%5B_u8%5D" target="_blank">[__arm_]vstrbq_scatter_offset[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t value)</code>                                                                      | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRB.8 Qd, [Rn, Qm]`                                       |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset%5B_u16%5D" target="_blank">[__arm_]vstrbq_scatter_offset[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value)</code>                                                                    | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRB.16 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset%5B_u32%5D" target="_blank">[__arm_]vstrbq_scatter_offset[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                                    | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRB.32 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset_p%5B_s8%5D" target="_blank">[__arm_]vstrbq_scatter_offset_p[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                        | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.8 Qd, [Rn, Qm]`           |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset_p%5B_s16%5D" target="_blank">[__arm_]vstrbq_scatter_offset_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                      | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.16 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset_p%5B_s32%5D" target="_blank">[__arm_]vstrbq_scatter_offset_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                      | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.32 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset_p%5B_u8%5D" target="_blank">[__arm_]vstrbq_scatter_offset_p[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                      | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.8 Qd, [Rn, Qm]`           |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset_p%5B_u16%5D" target="_blank">[__arm_]vstrbq_scatter_offset_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                    | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.16 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrbq_scatter_offset_p%5B_u32%5D" target="_blank">[__arm_]vstrbq_scatter_offset_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                    | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRBT.32 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_offset%5B_s16%5D" target="_blank">[__arm_]vstrhq_scatter_offset[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value)</code>                                                                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRH.16 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_offset%5B_s32%5D" target="_blank">[__arm_]vstrhq_scatter_offset[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRH.32 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_offset%5B_u16%5D" target="_blank">[__arm_]vstrhq_scatter_offset[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value)</code>                                                                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRH.16 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_offset%5B_u32%5D" target="_blank">[__arm_]vstrhq_scatter_offset[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRH.32 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_offset%5B_f16%5D" target="_blank">[__arm_]vstrhq_scatter_offset[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t value)</code>                                                                 | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRH.16 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_offset_p%5B_s16%5D" target="_blank">[__arm_]vstrhq_scatter_offset_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_offset_p%5B_s32%5D" target="_blank">[__arm_]vstrhq_scatter_offset_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.32 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_offset_p%5B_u16%5D" target="_blank">[__arm_]vstrhq_scatter_offset_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_offset_p%5B_u32%5D" target="_blank">[__arm_]vstrhq_scatter_offset_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.32 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_offset_p%5B_f16%5D" target="_blank">[__arm_]vstrhq_scatter_offset_p[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_shifted_offset%5B_s16%5D" target="_blank">[__arm_]vstrhq_scatter_shifted_offset[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value)</code>                                                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRH.16 Qd, [Rn, Qm, UXTW #1]`                             |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_shifted_offset%5B_s32%5D" target="_blank">[__arm_]vstrhq_scatter_shifted_offset[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRH.32 Qd, [Rn, Qm, UXTW #1]`                             |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_shifted_offset%5B_u16%5D" target="_blank">[__arm_]vstrhq_scatter_shifted_offset[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value)</code>                                                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRH.16 Qd, [Rn, Qm, UXTW #1]`                             |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_shifted_offset%5B_u32%5D" target="_blank">[__arm_]vstrhq_scatter_shifted_offset[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRH.32 Qd, [Rn, Qm, UXTW #1]`                             |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_shifted_offset%5B_f16%5D" target="_blank">[__arm_]vstrhq_scatter_shifted_offset[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t value)</code>                                                 | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRH.16 Qd, [Rn, Qm, UXTW #1]`                             |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_shifted_offset_p%5B_s16%5D" target="_blank">[__arm_]vstrhq_scatter_shifted_offset_p[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn, Qm, UXTW #1]` |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_shifted_offset_p%5B_s32%5D" target="_blank">[__arm_]vstrhq_scatter_shifted_offset_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.32 Qd, [Rn, Qm, UXTW #1]` |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_shifted_offset_p%5B_u16%5D" target="_blank">[__arm_]vstrhq_scatter_shifted_offset_p[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn, Qm, UXTW #1]` |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_shifted_offset_p%5B_u32%5D" target="_blank">[__arm_]vstrhq_scatter_shifted_offset_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.32 Qd, [Rn, Qm, UXTW #1]` |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrhq_scatter_shifted_offset_p%5B_f16%5D" target="_blank">[__arm_]vstrhq_scatter_shifted_offset_p[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRHT.16 Qd, [Rn, Qm, UXTW #1]` |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base%5B_s32%5D" target="_blank">[__arm_]vstrwq_scatter_base[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                                        | `addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`               | `VSTRW.U32 Qd, [Qn, #offset]`                                |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base%5B_u32%5D" target="_blank">[__arm_]vstrwq_scatter_base[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                                       | `addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`               | `VSTRW.U32 Qd, [Qn, #offset]`                                |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base%5B_f32%5D" target="_blank">[__arm_]vstrwq_scatter_base[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value)</code>                                                                      | `addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`               | `VSTRW.U32 Qd, [Qn, #offset]`                                |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base_p%5B_s32%5D" target="_blank">[__arm_]vstrwq_scatter_base_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                        | `addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.U32 Qd, [Qn, #offset]`    |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base_p%5B_u32%5D" target="_blank">[__arm_]vstrwq_scatter_base_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                       | `addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.U32 Qd, [Qn, #offset]`    |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base_p%5B_f32%5D" target="_blank">[__arm_]vstrwq_scatter_base_p[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                      | `addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.U32 Qd, [Qn, #offset]`    |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base_wb%5B_s32%5D" target="_blank">[__arm_]vstrwq_scatter_base_wb[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                                 | `*addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`              | `VSTRW.U32 Qd, [Qn, #offset]!`                               | `Qn -> *addr` | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base_wb%5B_u32%5D" target="_blank">[__arm_]vstrwq_scatter_base_wb[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                                | `*addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`              | `VSTRW.U32 Qd, [Qn, #offset]!`                               | `Qn -> *addr` | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base_wb%5B_f32%5D" target="_blank">[__arm_]vstrwq_scatter_base_wb[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value)</code>                                                               | `*addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`              | `VSTRW.U32 Qd, [Qn, #offset]!`                               | `Qn -> *addr` | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base_wb_p%5B_s32%5D" target="_blank">[__arm_]vstrwq_scatter_base_wb_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `*addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.U32 Qd, [Qn, #offset]!`   | `Qn -> *addr` | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base_wb_p%5B_u32%5D" target="_blank">[__arm_]vstrwq_scatter_base_wb_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                | `*addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.U32 Qd, [Qn, #offset]!`   | `Qn -> *addr` | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_base_wb_p%5B_f32%5D" target="_blank">[__arm_]vstrwq_scatter_base_wb_p[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>               | `*addr -> Qn`<br>`offset in +/-4*[0..127]`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.U32 Qd, [Qn, #offset]!`   | `Qn -> *addr` | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_offset%5B_s32%5D" target="_blank">[__arm_]vstrwq_scatter_offset[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRW.32 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_offset%5B_u32%5D" target="_blank">[__arm_]vstrwq_scatter_offset[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRW.32 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_offset%5B_f32%5D" target="_blank">[__arm_]vstrwq_scatter_offset[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value)</code>                                                                 | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRW.32 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_offset_p%5B_s32%5D" target="_blank">[__arm_]vstrwq_scatter_offset_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_offset_p%5B_u32%5D" target="_blank">[__arm_]vstrwq_scatter_offset_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_offset_p%5B_f32%5D" target="_blank">[__arm_]vstrwq_scatter_offset_p[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_shifted_offset%5B_s32%5D" target="_blank">[__arm_]vstrwq_scatter_shifted_offset[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value)</code>                                                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRW.32 Qd, [Rn, Qm, UXTW #2]`                             |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_shifted_offset%5B_u32%5D" target="_blank">[__arm_]vstrwq_scatter_shifted_offset[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value)</code>                                                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRW.32 Qd, [Rn, Qm, UXTW #2]`                             |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_shifted_offset%5B_f32%5D" target="_blank">[__arm_]vstrwq_scatter_shifted_offset[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value)</code>                                                 | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRW.32 Qd, [Rn, Qm, UXTW #2]`                             |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_shifted_offset_p%5B_s32%5D" target="_blank">[__arm_]vstrwq_scatter_shifted_offset_p[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn, Qm, UXTW #2]` |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_shifted_offset_p%5B_u32%5D" target="_blank">[__arm_]vstrwq_scatter_shifted_offset_p[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn, Qm, UXTW #2]` |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrwq_scatter_shifted_offset_p%5B_f32%5D" target="_blank">[__arm_]vstrwq_scatter_shifted_offset_p[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRWT.32 Qd, [Rn, Qm, UXTW #2]` |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_base%5B_s64%5D" target="_blank">[__arm_]vstrdq_scatter_base[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t value)</code>                                                                        | `addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`value -> Qd`               | `VSTRD.U64 Qd, [Qn, #offset]`                                |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_base%5B_u64%5D" target="_blank">[__arm_]vstrdq_scatter_base[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t value)</code>                                                                       | `addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`value -> Qd`               | `VSTRD.U64 Qd, [Qn, #offset]`                                |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_base_p%5B_s64%5D" target="_blank">[__arm_]vstrdq_scatter_base_p[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                        | `addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`value -> Qd`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSTRDT.U64 Qd, [Qn, #offset]`    |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_base_p%5B_u64%5D" target="_blank">[__arm_]vstrdq_scatter_base_p[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                       | `addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`value -> Qd`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSTRDT.U64 Qd, [Qn, #offset]`    |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_base_wb%5B_s64%5D" target="_blank">[__arm_]vstrdq_scatter_base_wb[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t value)</code>                                                                 | `*addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`value -> Qd`              | `VSTRD.U64 Qd, [Qn, #offset]!`                               | `Qn -> *addr` | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_base_wb%5B_u64%5D" target="_blank">[__arm_]vstrdq_scatter_base_wb[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t value)</code>                                                                | `*addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`value -> Qd`              | `VSTRD.U64 Qd, [Qn, #offset]!`                               | `Qn -> *addr` | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_base_wb_p%5B_s64%5D" target="_blank">[__arm_]vstrdq_scatter_base_wb_p[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                 | `*addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRDT.U64 Qd, [Qn, #offset]!`   | `Qn -> *addr` | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_base_wb_p%5B_u64%5D" target="_blank">[__arm_]vstrdq_scatter_base_wb_p[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t *addr,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                | `*addr -> Qn`<br>`offset in +/-8*[0..127]`<br>`value -> Qd`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSTRDT.U64 Qd, [Qn, #offset]!`   | `Qn -> *addr` | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_offset%5B_s64%5D" target="_blank">[__arm_]vstrdq_scatter_offset[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t value)</code>                                                                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRD.64 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_offset%5B_u64%5D" target="_blank">[__arm_]vstrdq_scatter_offset[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t value)</code>                                                                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRD.64 Qd, [Rn, Qm]`                                      |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_offset_p%5B_s64%5D" target="_blank">[__arm_]vstrdq_scatter_offset_p[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRDT.64 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_offset_p%5B_u64%5D" target="_blank">[__arm_]vstrdq_scatter_offset_p[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRDT.64 Qd, [Rn, Qm]`          |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_shifted_offset%5B_s64%5D" target="_blank">[__arm_]vstrdq_scatter_shifted_offset[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t value)</code>                                                     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRD.64 Qd, [Rn, Qm, UXTW #3]`                             |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_shifted_offset%5B_u64%5D" target="_blank">[__arm_]vstrdq_scatter_shifted_offset[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t value)</code>                                                   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`                          | `VSTRD.64 Qd, [Rn, Qm, UXTW #3]`                             |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_shifted_offset_p%5B_s64%5D" target="_blank">[__arm_]vstrdq_scatter_shifted_offset_p[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRDT.64 Qd, [Rn, Qm, UXTW #3]` |               | `MVE`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvstrdq_scatter_shifted_offset_p%5B_u64%5D" target="_blank">[__arm_]vstrdq_scatter_shifted_offset_p[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *base,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t offset,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `base -> Rn`<br>`offset -> Qm`<br>`value -> Qd`<br>`p -> Rp`             | `VMSR P0, Rp`<br>`VPST`<br>`VSTRDT.64 Qd, [Rn, Qm, UXTW #3]` |               | `MVE`                     |

## Data type conversion

### Conversions

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                       | Argument preparation                                            | Instruction                                             | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|---------------------------------------------------------|----------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_s16_f16" target="_blank">[__arm_]vcvtaq_s16_f16</a>(float16x8_t a)</code>                                                                                                                                                                                       | `a -> Qm`                                                       | `VCVTA.S16.F16 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_s32_f32" target="_blank">[__arm_]vcvtaq_s32_f32</a>(float32x4_t a)</code>                                                                                                                                                                                       | `a -> Qm`                                                       | `VCVTA.S32.F32 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_u16_f16" target="_blank">[__arm_]vcvtaq_u16_f16</a>(float16x8_t a)</code>                                                                                                                                                                                      | `a -> Qm`                                                       | `VCVTA.U16.F16 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_u32_f32" target="_blank">[__arm_]vcvtaq_u32_f32</a>(float32x4_t a)</code>                                                                                                                                                                                      | `a -> Qm`                                                       | `VCVTA.U32.F32 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_m%5B_s16_f16%5D" target="_blank">[__arm_]vcvtaq_m[_s16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTAT.S16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_m%5B_s32_f32%5D" target="_blank">[__arm_]vcvtaq_m[_s32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTAT.S32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_m%5B_u16_f16%5D" target="_blank">[__arm_]vcvtaq_m[_u16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTAT.U16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_m%5B_u32_f32%5D" target="_blank">[__arm_]vcvtaq_m[_u32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTAT.U32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_x_s16_f16" target="_blank">[__arm_]vcvtaq_x_s16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTAT.S16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_x_s32_f32" target="_blank">[__arm_]vcvtaq_x_s32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTAT.S32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_x_u16_f16" target="_blank">[__arm_]vcvtaq_x_u16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                         | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTAT.U16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtaq_x_u32_f32" target="_blank">[__arm_]vcvtaq_x_u32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                         | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTAT.U32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_s16_f16" target="_blank">[__arm_]vcvtnq_s16_f16</a>(float16x8_t a)</code>                                                                                                                                                                                       | `a -> Qm`                                                       | `VCVTN.S16.F16 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_s32_f32" target="_blank">[__arm_]vcvtnq_s32_f32</a>(float32x4_t a)</code>                                                                                                                                                                                       | `a -> Qm`                                                       | `VCVTN.S32.F32 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_u16_f16" target="_blank">[__arm_]vcvtnq_u16_f16</a>(float16x8_t a)</code>                                                                                                                                                                                      | `a -> Qm`                                                       | `VCVTN.U16.F16 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_u32_f32" target="_blank">[__arm_]vcvtnq_u32_f32</a>(float32x4_t a)</code>                                                                                                                                                                                      | `a -> Qm`                                                       | `VCVTN.U32.F32 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_m%5B_s16_f16%5D" target="_blank">[__arm_]vcvtnq_m[_s16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTNT.S16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_m%5B_s32_f32%5D" target="_blank">[__arm_]vcvtnq_m[_s32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTNT.S32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_m%5B_u16_f16%5D" target="_blank">[__arm_]vcvtnq_m[_u16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTNT.U16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_m%5B_u32_f32%5D" target="_blank">[__arm_]vcvtnq_m[_u32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTNT.U32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_x_s16_f16" target="_blank">[__arm_]vcvtnq_x_s16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTNT.S16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_x_s32_f32" target="_blank">[__arm_]vcvtnq_x_s32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTNT.S32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_x_u16_f16" target="_blank">[__arm_]vcvtnq_x_u16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                         | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTNT.U16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtnq_x_u32_f32" target="_blank">[__arm_]vcvtnq_x_u32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                         | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTNT.U32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_s16_f16" target="_blank">[__arm_]vcvtpq_s16_f16</a>(float16x8_t a)</code>                                                                                                                                                                                       | `a -> Qm`                                                       | `VCVTP.S16.F16 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_s32_f32" target="_blank">[__arm_]vcvtpq_s32_f32</a>(float32x4_t a)</code>                                                                                                                                                                                       | `a -> Qm`                                                       | `VCVTP.S32.F32 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_u16_f16" target="_blank">[__arm_]vcvtpq_u16_f16</a>(float16x8_t a)</code>                                                                                                                                                                                      | `a -> Qm`                                                       | `VCVTP.U16.F16 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_u32_f32" target="_blank">[__arm_]vcvtpq_u32_f32</a>(float32x4_t a)</code>                                                                                                                                                                                      | `a -> Qm`                                                       | `VCVTP.U32.F32 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_m%5B_s16_f16%5D" target="_blank">[__arm_]vcvtpq_m[_s16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTPT.S16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_m%5B_s32_f32%5D" target="_blank">[__arm_]vcvtpq_m[_s32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTPT.S32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_m%5B_u16_f16%5D" target="_blank">[__arm_]vcvtpq_m[_u16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTPT.U16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_m%5B_u32_f32%5D" target="_blank">[__arm_]vcvtpq_m[_u32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTPT.U32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_x_s16_f16" target="_blank">[__arm_]vcvtpq_x_s16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTPT.S16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_x_s32_f32" target="_blank">[__arm_]vcvtpq_x_s32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTPT.S32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_x_u16_f16" target="_blank">[__arm_]vcvtpq_x_u16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                         | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTPT.U16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtpq_x_u32_f32" target="_blank">[__arm_]vcvtpq_x_u32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                         | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTPT.U32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_s16_f16" target="_blank">[__arm_]vcvtmq_s16_f16</a>(float16x8_t a)</code>                                                                                                                                                                                       | `a -> Qm`                                                       | `VCVTM.S16.F16 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_s32_f32" target="_blank">[__arm_]vcvtmq_s32_f32</a>(float32x4_t a)</code>                                                                                                                                                                                       | `a -> Qm`                                                       | `VCVTM.S32.F32 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_u16_f16" target="_blank">[__arm_]vcvtmq_u16_f16</a>(float16x8_t a)</code>                                                                                                                                                                                      | `a -> Qm`                                                       | `VCVTM.U16.F16 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_u32_f32" target="_blank">[__arm_]vcvtmq_u32_f32</a>(float32x4_t a)</code>                                                                                                                                                                                      | `a -> Qm`                                                       | `VCVTM.U32.F32 Qd, Qm`                                  | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_m%5B_s16_f16%5D" target="_blank">[__arm_]vcvtmq_m[_s16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTMT.S16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_m%5B_s32_f32%5D" target="_blank">[__arm_]vcvtmq_m[_s32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTMT.S32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_m%5B_u16_f16%5D" target="_blank">[__arm_]vcvtmq_m[_u16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTMT.U16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_m%5B_u32_f32%5D" target="_blank">[__arm_]vcvtmq_m[_u32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTMT.U32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_x_s16_f16" target="_blank">[__arm_]vcvtmq_x_s16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTMT.S16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_x_s32_f32" target="_blank">[__arm_]vcvtmq_x_s32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                          | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTMT.S32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_x_u16_f16" target="_blank">[__arm_]vcvtmq_x_u16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                         | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTMT.U16.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtmq_x_u32_f32" target="_blank">[__arm_]vcvtmq_x_u32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                         | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTMT.U32.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtbq_f16_f32" target="_blank">[__arm_]vcvtbq_f16_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                             | `a -> Qd`<br>`b -> Qm`                                          | `VCVTB.F16.F32 Qd, Qm`                                  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtbq_f32_f16" target="_blank">[__arm_]vcvtbq_f32_f16</a>(float16x8_t a)</code>                                                                                                                                                                                     | `a -> Qm`                                                       | `VCVTB.F32.F16 Qd, Qm`                                  | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtbq_m_f16_f32" target="_blank">[__arm_]vcvtbq_m_f16_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                             | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VCVTBT.F16.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtbq_m_f32_f16" target="_blank">[__arm_]vcvtbq_m_f32_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTBT.F32.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtbq_x_f32_f16" target="_blank">[__arm_]vcvtbq_x_f32_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                        | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTBT.F32.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvttq_f16_f32" target="_blank">[__arm_]vcvttq_f16_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                                                                             | `a -> Qd`<br>`b -> Qm`                                          | `VCVTT.F16.F32 Qd, Qm`                                  | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvttq_f32_f16" target="_blank">[__arm_]vcvttq_f32_f16</a>(float16x8_t a)</code>                                                                                                                                                                                     | `a -> Qm`                                                       | `VCVTT.F32.F16 Qd, Qm`                                  | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvttq_m_f16_f32" target="_blank">[__arm_]vcvttq_m_f16_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                             | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp`                             | `VMSR P0, Rp`<br>`VPST`<br>`VCVTTT.F16.F32 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvttq_m_f32_f16" target="_blank">[__arm_]vcvttq_m_f32_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTTT.F32.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvttq_x_f32_f16" target="_blank">[__arm_]vcvttq_x_f32_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                        | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTTT.F32.F16 Qd, Qm`      | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq%5B_f16_s16%5D" target="_blank">[__arm_]vcvtq[_f16_s16]</a>(int16x8_t a)</code>                                                                                                                                                                                 | `a -> Qm`                                                       | `VCVT.F16.S16 Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq%5B_f16_u16%5D" target="_blank">[__arm_]vcvtq[_f16_u16]</a>(uint16x8_t a)</code>                                                                                                                                                                                | `a -> Qm`                                                       | `VCVT.F16.U16 Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq%5B_f32_s32%5D" target="_blank">[__arm_]vcvtq[_f32_s32]</a>(int32x4_t a)</code>                                                                                                                                                                                 | `a -> Qm`                                                       | `VCVT.F32.S32 Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq%5B_f32_u32%5D" target="_blank">[__arm_]vcvtq[_f32_u32]</a>(uint32x4_t a)</code>                                                                                                                                                                                | `a -> Qm`                                                       | `VCVT.F32.U32 Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m%5B_f16_s16%5D" target="_blank">[__arm_]vcvtq_m[_f16_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F16.S16 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m%5B_f16_u16%5D" target="_blank">[__arm_]vcvtq_m[_f16_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                 | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F16.U16 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m%5B_f32_s32%5D" target="_blank">[__arm_]vcvtq_m[_f32_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F32.S32 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m%5B_f32_u32%5D" target="_blank">[__arm_]vcvtq_m[_f32_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                 | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F32.U32 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x%5B_f16_u16%5D" target="_blank">[__arm_]vcvtq_x[_f16_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F16.U16 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x%5B_f16_s16%5D" target="_blank">[__arm_]vcvtq_x[_f16_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                    | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F16.S16 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x%5B_f32_s32%5D" target="_blank">[__arm_]vcvtq_x[_f32_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                    | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F32.S32 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x%5B_f32_u32%5D" target="_blank">[__arm_]vcvtq_x[_f32_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                   | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F32.U32 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_n%5B_f16_s16%5D" target="_blank">[__arm_]vcvtq_n[_f16_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm6 <= 16`                                  | `VCVT.F16.S16 Qd, Qm, imm6`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_n%5B_f16_u16%5D" target="_blank">[__arm_]vcvtq_n[_f16_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6)</code>                                                                                                   | `a -> Qm`<br>`1 <= imm6 <= 16`                                  | `VCVT.F16.U16 Qd, Qm, imm6`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_n%5B_f32_s32%5D" target="_blank">[__arm_]vcvtq_n[_f32_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm6 <= 32`                                  | `VCVT.F32.S32 Qd, Qm, imm6`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_n%5B_f32_u32%5D" target="_blank">[__arm_]vcvtq_n[_f32_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6)</code>                                                                                                   | `a -> Qm`<br>`1 <= imm6 <= 32`                                  | `VCVT.F32.U32 Qd, Qm, imm6`                             | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m_n%5B_f16_s16%5D" target="_blank">[__arm_]vcvtq_m_n[_f16_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm6 <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F16.S16 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m_n%5B_f16_u16%5D" target="_blank">[__arm_]vcvtq_m_n[_f16_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm6 <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F16.U16 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m_n%5B_f32_s32%5D" target="_blank">[__arm_]vcvtq_m_n[_f32_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm6 <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F32.S32 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m_n%5B_f32_u32%5D" target="_blank">[__arm_]vcvtq_m_n[_f32_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm6 <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F32.U32 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_n%5B_f16_s16%5D" target="_blank">[__arm_]vcvtq_x_n[_f16_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm6 <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F16.S16 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_n%5B_f16_u16%5D" target="_blank">[__arm_]vcvtq_x_n[_f16_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`1 <= imm6 <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F16.U16 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_n%5B_f32_s32%5D" target="_blank">[__arm_]vcvtq_x_n[_f32_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm6 <= 32`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F32.S32 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_n%5B_f32_u32%5D" target="_blank">[__arm_]vcvtq_x_n[_f32_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qm`<br>`1 <= imm6 <= 32`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.F32.U32 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_s16_f16" target="_blank">[__arm_]vcvtq_s16_f16</a>(float16x8_t a)</code>                                                                                                                                                                                         | `a -> Qm`                                                       | `VCVT.S16.F16 Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_s32_f32" target="_blank">[__arm_]vcvtq_s32_f32</a>(float32x4_t a)</code>                                                                                                                                                                                         | `a -> Qm`                                                       | `VCVT.S32.F32 Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_u16_f16" target="_blank">[__arm_]vcvtq_u16_f16</a>(float16x8_t a)</code>                                                                                                                                                                                        | `a -> Qm`                                                       | `VCVT.U16.F16 Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_u32_f32" target="_blank">[__arm_]vcvtq_u32_f32</a>(float32x4_t a)</code>                                                                                                                                                                                        | `a -> Qm`                                                       | `VCVT.U32.F32 Qd, Qm`                                   | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m%5B_s16_f16%5D" target="_blank">[__arm_]vcvtq_m[_s16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.S16.F16 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m%5B_s32_f32%5D" target="_blank">[__arm_]vcvtq_m[_s32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.S32.F32 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m%5B_u16_f16%5D" target="_blank">[__arm_]vcvtq_m[_u16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.U16.F16 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m%5B_u32_f32%5D" target="_blank">[__arm_]vcvtq_m[_u32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.U32.F32 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_s16_f16" target="_blank">[__arm_]vcvtq_x_s16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                            | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.S16.F16 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_s32_f32" target="_blank">[__arm_]vcvtq_x_s32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                            | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.S32.F32 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_u16_f16" target="_blank">[__arm_]vcvtq_x_u16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                           | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.U16.F16 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_u32_f32" target="_blank">[__arm_]vcvtq_x_u32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                                                           | `a -> Qm`<br>`p -> Rp`                                          | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.U32.F32 Qd, Qm`       | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_n_s16_f16" target="_blank">[__arm_]vcvtq_n_s16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6)</code>                                                                                                            | `a -> Qm`<br>`1 <= imm6 <= 16`                                  | `VCVT.S16.F16 Qd, Qm, imm6`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_n_s32_f32" target="_blank">[__arm_]vcvtq_n_s32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6)</code>                                                                                                            | `a -> Qm`<br>`1 <= imm6 <= 32`                                  | `VCVT.S32.F32 Qd, Qm, imm6`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_n_u16_f16" target="_blank">[__arm_]vcvtq_n_u16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6)</code>                                                                                                           | `a -> Qm`<br>`1 <= imm6 <= 16`                                  | `VCVT.U16.F16 Qd, Qm, imm6`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_n_u32_f32" target="_blank">[__arm_]vcvtq_n_u32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6)</code>                                                                                                           | `a -> Qm`<br>`1 <= imm6 <= 32`                                  | `VCVT.U32.F32 Qd, Qm, imm6`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m_n%5B_s16_f16%5D" target="_blank">[__arm_]vcvtq_m_n[_s16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm6 <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.S16.F16 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m_n%5B_s32_f32%5D" target="_blank">[__arm_]vcvtq_m_n[_s32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm6 <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.S32.F32 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m_n%5B_u16_f16%5D" target="_blank">[__arm_]vcvtq_m_n[_u16_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm6 <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.U16.F16 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_m_n%5B_u32_f32%5D" target="_blank">[__arm_]vcvtq_m_n[_u32_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm6 <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.U32.F32 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_n_s16_f16" target="_blank">[__arm_]vcvtq_x_n_s16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qm`<br>`1 <= imm6 <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.S16.F16 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_n_s32_f32" target="_blank">[__arm_]vcvtq_x_n_s32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qm`<br>`1 <= imm6 <= 32`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.S32.F32 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_n_u16_f16" target="_blank">[__arm_]vcvtq_x_n_u16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qm`<br>`1 <= imm6 <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.U16.F16 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvcvtq_x_n_u32_f32" target="_blank">[__arm_]vcvtq_x_n_u32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm6,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qm`<br>`1 <= imm6 <= 32`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VCVTT.U32.F32 Qd, Qm, imm6` | `Qd -> result` | `MVE`                     |

### Reinterpret casts

| Intrinsic                                                                                                                                                                                                         | Argument preparation   | Instruction   | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|---------------|----------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s16%5B_s8%5D" target="_blank">[__arm_]vreinterpretq_s16[_s8]</a>(int8x16_t a)</code>       | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s32%5B_s8%5D" target="_blank">[__arm_]vreinterpretq_s32[_s8]</a>(int8x16_t a)</code>       | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f32%5B_s8%5D" target="_blank">[__arm_]vreinterpretq_f32[_s8]</a>(int8x16_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u8%5B_s8%5D" target="_blank">[__arm_]vreinterpretq_u8[_s8]</a>(int8x16_t a)</code>        | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u16%5B_s8%5D" target="_blank">[__arm_]vreinterpretq_u16[_s8]</a>(int8x16_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u32%5B_s8%5D" target="_blank">[__arm_]vreinterpretq_u32[_s8]</a>(int8x16_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u64%5B_s8%5D" target="_blank">[__arm_]vreinterpretq_u64[_s8]</a>(int8x16_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s64%5B_s8%5D" target="_blank">[__arm_]vreinterpretq_s64[_s8]</a>(int8x16_t a)</code>       | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f16%5B_s8%5D" target="_blank">[__arm_]vreinterpretq_f16[_s8]</a>(int8x16_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s8%5B_s16%5D" target="_blank">[__arm_]vreinterpretq_s8[_s16]</a>(int16x8_t a)</code>       | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s32%5B_s16%5D" target="_blank">[__arm_]vreinterpretq_s32[_s16]</a>(int16x8_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f32%5B_s16%5D" target="_blank">[__arm_]vreinterpretq_f32[_s16]</a>(int16x8_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u8%5B_s16%5D" target="_blank">[__arm_]vreinterpretq_u8[_s16]</a>(int16x8_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u16%5B_s16%5D" target="_blank">[__arm_]vreinterpretq_u16[_s16]</a>(int16x8_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u32%5B_s16%5D" target="_blank">[__arm_]vreinterpretq_u32[_s16]</a>(int16x8_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u64%5B_s16%5D" target="_blank">[__arm_]vreinterpretq_u64[_s16]</a>(int16x8_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s64%5B_s16%5D" target="_blank">[__arm_]vreinterpretq_s64[_s16]</a>(int16x8_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f16%5B_s16%5D" target="_blank">[__arm_]vreinterpretq_f16[_s16]</a>(int16x8_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s8%5B_s32%5D" target="_blank">[__arm_]vreinterpretq_s8[_s32]</a>(int32x4_t a)</code>       | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s16%5B_s32%5D" target="_blank">[__arm_]vreinterpretq_s16[_s32]</a>(int32x4_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f32%5B_s32%5D" target="_blank">[__arm_]vreinterpretq_f32[_s32]</a>(int32x4_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u8%5B_s32%5D" target="_blank">[__arm_]vreinterpretq_u8[_s32]</a>(int32x4_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u16%5B_s32%5D" target="_blank">[__arm_]vreinterpretq_u16[_s32]</a>(int32x4_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u32%5B_s32%5D" target="_blank">[__arm_]vreinterpretq_u32[_s32]</a>(int32x4_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u64%5B_s32%5D" target="_blank">[__arm_]vreinterpretq_u64[_s32]</a>(int32x4_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s64%5B_s32%5D" target="_blank">[__arm_]vreinterpretq_s64[_s32]</a>(int32x4_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f16%5B_s32%5D" target="_blank">[__arm_]vreinterpretq_f16[_s32]</a>(int32x4_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s8%5B_f32%5D" target="_blank">[__arm_]vreinterpretq_s8[_f32]</a>(float32x4_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s16%5B_f32%5D" target="_blank">[__arm_]vreinterpretq_s16[_f32]</a>(float32x4_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s32%5B_f32%5D" target="_blank">[__arm_]vreinterpretq_s32[_f32]</a>(float32x4_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u8%5B_f32%5D" target="_blank">[__arm_]vreinterpretq_u8[_f32]</a>(float32x4_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u16%5B_f32%5D" target="_blank">[__arm_]vreinterpretq_u16[_f32]</a>(float32x4_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u32%5B_f32%5D" target="_blank">[__arm_]vreinterpretq_u32[_f32]</a>(float32x4_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u64%5B_f32%5D" target="_blank">[__arm_]vreinterpretq_u64[_f32]</a>(float32x4_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s64%5B_f32%5D" target="_blank">[__arm_]vreinterpretq_s64[_f32]</a>(float32x4_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f16%5B_f32%5D" target="_blank">[__arm_]vreinterpretq_f16[_f32]</a>(float32x4_t a)</code> | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s8%5B_u8%5D" target="_blank">[__arm_]vreinterpretq_s8[_u8]</a>(uint8x16_t a)</code>        | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s16%5B_u8%5D" target="_blank">[__arm_]vreinterpretq_s16[_u8]</a>(uint8x16_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s32%5B_u8%5D" target="_blank">[__arm_]vreinterpretq_s32[_u8]</a>(uint8x16_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f32%5B_u8%5D" target="_blank">[__arm_]vreinterpretq_f32[_u8]</a>(uint8x16_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u16%5B_u8%5D" target="_blank">[__arm_]vreinterpretq_u16[_u8]</a>(uint8x16_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u32%5B_u8%5D" target="_blank">[__arm_]vreinterpretq_u32[_u8]</a>(uint8x16_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u64%5B_u8%5D" target="_blank">[__arm_]vreinterpretq_u64[_u8]</a>(uint8x16_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s64%5B_u8%5D" target="_blank">[__arm_]vreinterpretq_s64[_u8]</a>(uint8x16_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f16%5B_u8%5D" target="_blank">[__arm_]vreinterpretq_f16[_u8]</a>(uint8x16_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s8%5B_u16%5D" target="_blank">[__arm_]vreinterpretq_s8[_u16]</a>(uint16x8_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s16%5B_u16%5D" target="_blank">[__arm_]vreinterpretq_s16[_u16]</a>(uint16x8_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s32%5B_u16%5D" target="_blank">[__arm_]vreinterpretq_s32[_u16]</a>(uint16x8_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f32%5B_u16%5D" target="_blank">[__arm_]vreinterpretq_f32[_u16]</a>(uint16x8_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u8%5B_u16%5D" target="_blank">[__arm_]vreinterpretq_u8[_u16]</a>(uint16x8_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u32%5B_u16%5D" target="_blank">[__arm_]vreinterpretq_u32[_u16]</a>(uint16x8_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u64%5B_u16%5D" target="_blank">[__arm_]vreinterpretq_u64[_u16]</a>(uint16x8_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s64%5B_u16%5D" target="_blank">[__arm_]vreinterpretq_s64[_u16]</a>(uint16x8_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f16%5B_u16%5D" target="_blank">[__arm_]vreinterpretq_f16[_u16]</a>(uint16x8_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s8%5B_u32%5D" target="_blank">[__arm_]vreinterpretq_s8[_u32]</a>(uint32x4_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s16%5B_u32%5D" target="_blank">[__arm_]vreinterpretq_s16[_u32]</a>(uint32x4_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s32%5B_u32%5D" target="_blank">[__arm_]vreinterpretq_s32[_u32]</a>(uint32x4_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f32%5B_u32%5D" target="_blank">[__arm_]vreinterpretq_f32[_u32]</a>(uint32x4_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u8%5B_u32%5D" target="_blank">[__arm_]vreinterpretq_u8[_u32]</a>(uint32x4_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u16%5B_u32%5D" target="_blank">[__arm_]vreinterpretq_u16[_u32]</a>(uint32x4_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u64%5B_u32%5D" target="_blank">[__arm_]vreinterpretq_u64[_u32]</a>(uint32x4_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s64%5B_u32%5D" target="_blank">[__arm_]vreinterpretq_s64[_u32]</a>(uint32x4_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f16%5B_u32%5D" target="_blank">[__arm_]vreinterpretq_f16[_u32]</a>(uint32x4_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s8%5B_u64%5D" target="_blank">[__arm_]vreinterpretq_s8[_u64]</a>(uint64x2_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s16%5B_u64%5D" target="_blank">[__arm_]vreinterpretq_s16[_u64]</a>(uint64x2_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s32%5B_u64%5D" target="_blank">[__arm_]vreinterpretq_s32[_u64]</a>(uint64x2_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f32%5B_u64%5D" target="_blank">[__arm_]vreinterpretq_f32[_u64]</a>(uint64x2_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u8%5B_u64%5D" target="_blank">[__arm_]vreinterpretq_u8[_u64]</a>(uint64x2_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u16%5B_u64%5D" target="_blank">[__arm_]vreinterpretq_u16[_u64]</a>(uint64x2_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u32%5B_u64%5D" target="_blank">[__arm_]vreinterpretq_u32[_u64]</a>(uint64x2_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s64%5B_u64%5D" target="_blank">[__arm_]vreinterpretq_s64[_u64]</a>(uint64x2_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f16%5B_u64%5D" target="_blank">[__arm_]vreinterpretq_f16[_u64]</a>(uint64x2_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s8%5B_s64%5D" target="_blank">[__arm_]vreinterpretq_s8[_s64]</a>(int64x2_t a)</code>       | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s16%5B_s64%5D" target="_blank">[__arm_]vreinterpretq_s16[_s64]</a>(int64x2_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s32%5B_s64%5D" target="_blank">[__arm_]vreinterpretq_s32[_s64]</a>(int64x2_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f32%5B_s64%5D" target="_blank">[__arm_]vreinterpretq_f32[_s64]</a>(int64x2_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u8%5B_s64%5D" target="_blank">[__arm_]vreinterpretq_u8[_s64]</a>(int64x2_t a)</code>      | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u16%5B_s64%5D" target="_blank">[__arm_]vreinterpretq_u16[_s64]</a>(int64x2_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u32%5B_s64%5D" target="_blank">[__arm_]vreinterpretq_u32[_s64]</a>(int64x2_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u64%5B_s64%5D" target="_blank">[__arm_]vreinterpretq_u64[_s64]</a>(int64x2_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f16%5B_s64%5D" target="_blank">[__arm_]vreinterpretq_f16[_s64]</a>(int64x2_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s8%5B_f16%5D" target="_blank">[__arm_]vreinterpretq_s8[_f16]</a>(float16x8_t a)</code>     | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s16%5B_f16%5D" target="_blank">[__arm_]vreinterpretq_s16[_f16]</a>(float16x8_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s32%5B_f16%5D" target="_blank">[__arm_]vreinterpretq_s32[_f16]</a>(float16x8_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_f32%5B_f16%5D" target="_blank">[__arm_]vreinterpretq_f32[_f16]</a>(float16x8_t a)</code> | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u8%5B_f16%5D" target="_blank">[__arm_]vreinterpretq_u8[_f16]</a>(float16x8_t a)</code>    | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u16%5B_f16%5D" target="_blank">[__arm_]vreinterpretq_u16[_f16]</a>(float16x8_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u32%5B_f16%5D" target="_blank">[__arm_]vreinterpretq_u32[_f16]</a>(float16x8_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_u64%5B_f16%5D" target="_blank">[__arm_]vreinterpretq_u64[_f16]</a>(float16x8_t a)</code>  | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvreinterpretq_s64%5B_f16%5D" target="_blank">[__arm_]vreinterpretq_s64[_f16]</a>(float16x8_t a)</code>   | `a -> Qd`              | `NOP`         | `Qd -> result` | `MVE/NEON`                |

## Shift

### Right

#### Vector bit reverse and shift right

| Intrinsic                                                                                                                                                                                                                                                                                                                                                             | Argument preparation                                    | Instruction                                       | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|---------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq%5B_n_s8%5D" target="_blank">[__arm_]vbrsrq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                         | `a -> Qn`<br>`b -> Rm`                                  | `VBRSR.8 Qd, Qn, Rm`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq%5B_n_s16%5D" target="_blank">[__arm_]vbrsrq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Rm`                                  | `VBRSR.16 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq%5B_n_s32%5D" target="_blank">[__arm_]vbrsrq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Rm`                                  | `VBRSR.32 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq%5B_n_u8%5D" target="_blank">[__arm_]vbrsrq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                       | `a -> Qn`<br>`b -> Rm`                                  | `VBRSR.8 Qd, Qn, Rm`                              | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq%5B_n_u16%5D" target="_blank">[__arm_]vbrsrq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Rm`                                  | `VBRSR.16 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq%5B_n_u32%5D" target="_blank">[__arm_]vbrsrq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                     | `a -> Qn`<br>`b -> Rm`                                  | `VBRSR.32 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq%5B_n_f16%5D" target="_blank">[__arm_]vbrsrq[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Rm`                                  | `VBRSR.16 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq%5B_n_f32%5D" target="_blank">[__arm_]vbrsrq[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                   | `a -> Qn`<br>`b -> Rm`                                  | `VBRSR.32 Qd, Qn, Rm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_m%5B_n_s8%5D" target="_blank">[__arm_]vbrsrq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.8 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_m%5B_n_s16%5D" target="_blank">[__arm_]vbrsrq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_m%5B_n_s32%5D" target="_blank">[__arm_]vbrsrq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_m%5B_n_u8%5D" target="_blank">[__arm_]vbrsrq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.8 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_m%5B_n_u16%5D" target="_blank">[__arm_]vbrsrq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_m%5B_n_u32%5D" target="_blank">[__arm_]vbrsrq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_m%5B_n_f16%5D" target="_blank">[__arm_]vbrsrq_m[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_m%5B_n_f32%5D" target="_blank">[__arm_]vbrsrq_m[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qn`<br>`b -> Rm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_x%5B_n_s8%5D" target="_blank">[__arm_]vbrsrq_x[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.8 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_x%5B_n_s16%5D" target="_blank">[__arm_]vbrsrq_x[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_x%5B_n_s32%5D" target="_blank">[__arm_]vbrsrq_x[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_x%5B_n_u8%5D" target="_blank">[__arm_]vbrsrq_x[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.8 Qd, Qn, Rm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_x%5B_n_u16%5D" target="_blank">[__arm_]vbrsrq_x[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_x%5B_n_u32%5D" target="_blank">[__arm_]vbrsrq_x[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                     | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_x%5B_n_f16%5D" target="_blank">[__arm_]vbrsrq_x[_n_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.16 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvbrsrq_x%5B_n_f32%5D" target="_blank">[__arm_]vbrsrq_x[_n_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                   | `a -> Qn`<br>`b -> Rm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VBRSRT.32 Qd, Qn, Rm` | `Qd -> result` | `MVE`                     |

#### Vector saturating rounding shift right and narrow

| Intrinsic                                                                                                                                                                                                                                                                                                                                                              | Argument preparation                                    | Instruction                                              | Result         | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|----------------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrnbq%5B_n_s16%5D" target="_blank">[__arm_]vqrshrnbq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                     | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQRSHRNB.S16 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrnbq%5B_n_s32%5D" target="_blank">[__arm_]vqrshrnbq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                     | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQRSHRNB.S32 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrnbq%5B_n_u16%5D" target="_blank">[__arm_]vqrshrnbq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                  | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQRSHRNB.U16 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrnbq%5B_n_u32%5D" target="_blank">[__arm_]vqrshrnbq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                  | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQRSHRNB.U32 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrnbq_m%5B_n_s16%5D" target="_blank">[__arm_]vqrshrnbq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRNBT.S16 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrnbq_m%5B_n_s32%5D" target="_blank">[__arm_]vqrshrnbq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRNBT.S32 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrnbq_m%5B_n_u16%5D" target="_blank">[__arm_]vqrshrnbq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRNBT.U16 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrnbq_m%5B_n_u32%5D" target="_blank">[__arm_]vqrshrnbq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRNBT.U32 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrntq%5B_n_s16%5D" target="_blank">[__arm_]vqrshrntq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                     | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQRSHRNT.S16 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrntq%5B_n_s32%5D" target="_blank">[__arm_]vqrshrntq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                     | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQRSHRNT.S32 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrntq%5B_n_u16%5D" target="_blank">[__arm_]vqrshrntq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                  | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQRSHRNT.U16 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrntq%5B_n_u32%5D" target="_blank">[__arm_]vqrshrntq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                  | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQRSHRNT.U32 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrntq_m%5B_n_s16%5D" target="_blank">[__arm_]vqrshrntq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRNTT.S16 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrntq_m%5B_n_s32%5D" target="_blank">[__arm_]vqrshrntq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRNTT.S32 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrntq_m%5B_n_u16%5D" target="_blank">[__arm_]vqrshrntq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRNTT.U16 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrntq_m%5B_n_u32%5D" target="_blank">[__arm_]vqrshrntq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRNTT.U32 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrunbq%5B_n_s16%5D" target="_blank">[__arm_]vqrshrunbq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQRSHRUNB.S16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrunbq%5B_n_s32%5D" target="_blank">[__arm_]vqrshrunbq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQRSHRUNB.S32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrunbq_m%5B_n_s16%5D" target="_blank">[__arm_]vqrshrunbq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRUNBT.S16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshrunbq_m%5B_n_s32%5D" target="_blank">[__arm_]vqrshrunbq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRUNBT.S32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshruntq%5B_n_s16%5D" target="_blank">[__arm_]vqrshruntq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQRSHRUNT.S16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshruntq%5B_n_s32%5D" target="_blank">[__arm_]vqrshruntq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQRSHRUNT.S32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshruntq_m%5B_n_s16%5D" target="_blank">[__arm_]vqrshruntq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRUNTT.S16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshruntq_m%5B_n_s32%5D" target="_blank">[__arm_]vqrshruntq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHRUNTT.S32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrnbq%5B_n_s16%5D" target="_blank">[__arm_]vqshrnbq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                       | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQSHRNB.S16 Qd, Qm, #imm`                               | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrnbq%5B_n_s32%5D" target="_blank">[__arm_]vqshrnbq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                       | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQSHRNB.S32 Qd, Qm, #imm`                               | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrnbq%5B_n_u16%5D" target="_blank">[__arm_]vqshrnbq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQSHRNB.U16 Qd, Qm, #imm`                               | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrnbq%5B_n_u32%5D" target="_blank">[__arm_]vqshrnbq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQSHRNB.U32 Qd, Qm, #imm`                               | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrnbq_m%5B_n_s16%5D" target="_blank">[__arm_]vqshrnbq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRNBT.S16 Qd, Qm, #imm`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrnbq_m%5B_n_s32%5D" target="_blank">[__arm_]vqshrnbq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRNBT.S32 Qd, Qm, #imm`   | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrnbq_m%5B_n_u16%5D" target="_blank">[__arm_]vqshrnbq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRNBT.U16 Qd, Qm, #imm`   | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrnbq_m%5B_n_u32%5D" target="_blank">[__arm_]vqshrnbq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRNBT.U32 Qd, Qm, #imm`   | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrntq%5B_n_s16%5D" target="_blank">[__arm_]vqshrntq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                       | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQSHRNT.S16 Qd, Qm, #imm`                               | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrntq%5B_n_s32%5D" target="_blank">[__arm_]vqshrntq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                       | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQSHRNT.S32 Qd, Qm, #imm`                               | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrntq%5B_n_u16%5D" target="_blank">[__arm_]vqshrntq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQSHRNT.U16 Qd, Qm, #imm`                               | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrntq%5B_n_u32%5D" target="_blank">[__arm_]vqshrntq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQSHRNT.U32 Qd, Qm, #imm`                               | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrntq_m%5B_n_s16%5D" target="_blank">[__arm_]vqshrntq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRNTT.S16 Qd, Qm, #imm`   | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrntq_m%5B_n_s32%5D" target="_blank">[__arm_]vqshrntq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRNTT.S32 Qd, Qm, #imm`   | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrntq_m%5B_n_u16%5D" target="_blank">[__arm_]vqshrntq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRNTT.U16 Qd, Qm, #imm`   | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrntq_m%5B_n_u32%5D" target="_blank">[__arm_]vqshrntq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRNTT.U32 Qd, Qm, #imm`   | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrunbq%5B_n_s16%5D" target="_blank">[__arm_]vqshrunbq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                   | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQSHRUNB.S16 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrunbq%5B_n_s32%5D" target="_blank">[__arm_]vqshrunbq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                   | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQSHRUNB.S32 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrunbq_m%5B_n_s16%5D" target="_blank">[__arm_]vqshrunbq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRUNBT.S16 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshrunbq_m%5B_n_s32%5D" target="_blank">[__arm_]vqshrunbq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRUNBT.S32 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshruntq%5B_n_s16%5D" target="_blank">[__arm_]vqshruntq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                   | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VQSHRUNT.S16 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshruntq%5B_n_s32%5D" target="_blank">[__arm_]vqshruntq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                   | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VQSHRUNT.S32 Qd, Qm, #imm`                              | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshruntq_m%5B_n_s16%5D" target="_blank">[__arm_]vqshruntq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRUNTT.S16 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshruntq_m%5B_n_s32%5D" target="_blank">[__arm_]vqshruntq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHRUNTT.S32 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |

#### Vector rounding shift right and narrow

| Intrinsic                                                                                                                                                                                                                                                                                                                                                           | Argument preparation                                    | Instruction                                            | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|--------------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrnbq%5B_n_s16%5D" target="_blank">[__arm_]vrshrnbq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VRSHRNB.I16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrnbq%5B_n_s32%5D" target="_blank">[__arm_]vrshrnbq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VRSHRNB.I32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrnbq%5B_n_u16%5D" target="_blank">[__arm_]vrshrnbq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VRSHRNB.I16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrnbq%5B_n_u32%5D" target="_blank">[__arm_]vrshrnbq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VRSHRNB.I32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrnbq_m%5B_n_s16%5D" target="_blank">[__arm_]vrshrnbq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRNBT.I16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrnbq_m%5B_n_s32%5D" target="_blank">[__arm_]vrshrnbq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRNBT.I32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrnbq_m%5B_n_u16%5D" target="_blank">[__arm_]vrshrnbq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRNBT.I16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrnbq_m%5B_n_u32%5D" target="_blank">[__arm_]vrshrnbq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRNBT.I32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrntq%5B_n_s16%5D" target="_blank">[__arm_]vrshrntq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VRSHRNT.I16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrntq%5B_n_s32%5D" target="_blank">[__arm_]vrshrntq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VRSHRNT.I32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrntq%5B_n_u16%5D" target="_blank">[__arm_]vrshrntq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VRSHRNT.I16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrntq%5B_n_u32%5D" target="_blank">[__arm_]vrshrntq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VRSHRNT.I32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrntq_m%5B_n_s16%5D" target="_blank">[__arm_]vrshrntq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRNTT.I16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrntq_m%5B_n_s32%5D" target="_blank">[__arm_]vrshrntq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRNTT.I32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrntq_m%5B_n_u16%5D" target="_blank">[__arm_]vrshrntq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRNTT.I16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrntq_m%5B_n_u32%5D" target="_blank">[__arm_]vrshrntq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRNTT.I32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |

#### Vector rounding shift right

| Intrinsic                                                                                                                                                                                                                                                                                                                                                              | Argument preparation                                           | Instruction                                          | Result         | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|------------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq%5B_n_s8%5D" target="_blank">[__arm_]vrshrq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                      | `a -> Qm`<br>`1 <= imm <= 8`                                   | `VRSHR.S8 Qd, Qm, #imm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq%5B_n_s16%5D" target="_blank">[__arm_]vrshrq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm <= 16`                                  | `VRSHR.S16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq%5B_n_s32%5D" target="_blank">[__arm_]vrshrq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm <= 32`                                  | `VRSHR.S32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq%5B_n_u8%5D" target="_blank">[__arm_]vrshrq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm <= 8`                                   | `VRSHR.U8 Qd, Qm, #imm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq%5B_n_u16%5D" target="_blank">[__arm_]vrshrq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `a -> Qm`<br>`1 <= imm <= 16`                                  | `VRSHR.U16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq%5B_n_u32%5D" target="_blank">[__arm_]vrshrq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `a -> Qm`<br>`1 <= imm <= 32`                                  | `VRSHR.U32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_m%5B_n_s8%5D" target="_blank">[__arm_]vrshrq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.S8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_m%5B_n_s16%5D" target="_blank">[__arm_]vrshrq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.S16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_m%5B_n_s32%5D" target="_blank">[__arm_]vrshrq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.S32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_m%5B_n_u8%5D" target="_blank">[__arm_]vrshrq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.U8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_m%5B_n_u16%5D" target="_blank">[__arm_]vrshrq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.U16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_m%5B_n_u32%5D" target="_blank">[__arm_]vrshrq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.U32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_x%5B_n_s8%5D" target="_blank">[__arm_]vrshrq_x[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.S8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_x%5B_n_s16%5D" target="_blank">[__arm_]vrshrq_x[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.S16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_x%5B_n_s32%5D" target="_blank">[__arm_]vrshrq_x[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm <= 32`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.S32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_x%5B_n_u8%5D" target="_blank">[__arm_]vrshrq_x[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.U8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_x%5B_n_u16%5D" target="_blank">[__arm_]vrshrq_x[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.U16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshrq_x%5B_n_u32%5D" target="_blank">[__arm_]vrshrq_x[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`1 <= imm <= 32`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRSHRT.U32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |

#### Vector shift right and narrow

| Intrinsic                                                                                                                                                                                                                                                                                                                                                         | Argument preparation                                    | Instruction                                           | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrnbq%5B_n_s16%5D" target="_blank">[__arm_]vshrnbq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VSHRNB.I16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrnbq%5B_n_s32%5D" target="_blank">[__arm_]vshrnbq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VSHRNB.I32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrnbq%5B_n_u16%5D" target="_blank">[__arm_]vshrnbq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VSHRNB.I16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrnbq%5B_n_u32%5D" target="_blank">[__arm_]vshrnbq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VSHRNB.I32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrnbq_m%5B_n_s16%5D" target="_blank">[__arm_]vshrnbq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHRNBT.I16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrnbq_m%5B_n_s32%5D" target="_blank">[__arm_]vshrnbq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHRNBT.I32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrnbq_m%5B_n_u16%5D" target="_blank">[__arm_]vshrnbq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHRNBT.I16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrnbq_m%5B_n_u32%5D" target="_blank">[__arm_]vshrnbq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHRNBT.I32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrntq%5B_n_s16%5D" target="_blank">[__arm_]vshrntq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VSHRNT.I16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrntq%5B_n_s32%5D" target="_blank">[__arm_]vshrntq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VSHRNT.I32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrntq%5B_n_u16%5D" target="_blank">[__arm_]vshrntq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VSHRNT.I16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrntq%5B_n_u32%5D" target="_blank">[__arm_]vshrntq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VSHRNT.I32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrntq_m%5B_n_s16%5D" target="_blank">[__arm_]vshrntq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHRNTT.I16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrntq_m%5B_n_s32%5D" target="_blank">[__arm_]vshrntq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHRNTT.I32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrntq_m%5B_n_u16%5D" target="_blank">[__arm_]vshrntq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHRNTT.I16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrntq_m%5B_n_u32%5D" target="_blank">[__arm_]vshrntq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHRNTT.I32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |

#### Vector shift right

| Intrinsic                                                                                                                                                                                                                                                                                                                                                            | Argument preparation                                           | Instruction                                         | Result         | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|-----------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq%5B_n_s8%5D" target="_blank">[__arm_]vshrq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                      | `a -> Qm`<br>`1 <= imm <= 8`                                   | `VSHR.S8 Qd, Qm, #imm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq%5B_n_s16%5D" target="_blank">[__arm_]vshrq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm <= 16`                                  | `VSHR.S16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq%5B_n_s32%5D" target="_blank">[__arm_]vshrq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm <= 32`                                  | `VSHR.S32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq%5B_n_u8%5D" target="_blank">[__arm_]vshrq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm <= 8`                                   | `VSHR.U8 Qd, Qm, #imm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq%5B_n_u16%5D" target="_blank">[__arm_]vshrq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `a -> Qm`<br>`1 <= imm <= 16`                                  | `VSHR.U16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq%5B_n_u32%5D" target="_blank">[__arm_]vshrq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `a -> Qm`<br>`1 <= imm <= 32`                                  | `VSHR.U32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_m%5B_n_s8%5D" target="_blank">[__arm_]vshrq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.S8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_m%5B_n_s16%5D" target="_blank">[__arm_]vshrq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.S16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_m%5B_n_s32%5D" target="_blank">[__arm_]vshrq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.S32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_m%5B_n_u8%5D" target="_blank">[__arm_]vshrq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.U8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_m%5B_n_u16%5D" target="_blank">[__arm_]vshrq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.U16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_m%5B_n_u32%5D" target="_blank">[__arm_]vshrq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.U32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_x%5B_n_s8%5D" target="_blank">[__arm_]vshrq_x[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.S8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_x%5B_n_s16%5D" target="_blank">[__arm_]vshrq_x[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.S16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_x%5B_n_s32%5D" target="_blank">[__arm_]vshrq_x[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm <= 32`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.S32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_x%5B_n_u8%5D" target="_blank">[__arm_]vshrq_x[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.U8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_x%5B_n_u16%5D" target="_blank">[__arm_]vshrq_x[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.U16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshrq_x%5B_n_u32%5D" target="_blank">[__arm_]vshrq_x[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`1 <= imm <= 32`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHRT.U32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |

#### Vector shift right and insert

| Intrinsic                                                                                                                                                                                                                                                                                                                                                     | Argument preparation                                    | Instruction                                        | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|----------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq%5B_n_s8%5D" target="_blank">[__arm_]vsriq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                      | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VSRI.8 Qd, Qm, #imm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq%5B_n_s16%5D" target="_blank">[__arm_]vsriq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VSRI.16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq%5B_n_s32%5D" target="_blank">[__arm_]vsriq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 32`              | `VSRI.32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq%5B_n_u8%5D" target="_blank">[__arm_]vsriq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                   | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`               | `VSRI.8 Qd, Qm, #imm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq%5B_n_u16%5D" target="_blank">[__arm_]vsriq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`              | `VSRI.16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq%5B_n_u32%5D" target="_blank">[__arm_]vsriq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 32`              | `VSRI.32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq_m%5B_n_s8%5D" target="_blank">[__arm_]vsriq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSRIT.8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq_m%5B_n_s16%5D" target="_blank">[__arm_]vsriq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSRIT.16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq_m%5B_n_s32%5D" target="_blank">[__arm_]vsriq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSRIT.32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq_m%5B_n_u8%5D" target="_blank">[__arm_]vsriq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSRIT.8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq_m%5B_n_u16%5D" target="_blank">[__arm_]vsriq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSRIT.16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsriq_m%5B_n_u32%5D" target="_blank">[__arm_]vsriq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSRIT.32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |

### Left

#### Vector saturating rounding shift left

| Intrinsic                                                                                                                                                                                                                                                                                                                                                          | Argument preparation                                    | Instruction                                         | Result                    | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-----------------------------------------------------|---------------------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_n_s8%5D" target="_blank">[__arm_]vqrshlq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                    | `a -> Qda`<br>`b -> Rm`                                 | `VQRSHL.S8 Qda, Rm`                                 | `Qda -> result`           | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_n_s16%5D" target="_blank">[__arm_]vqrshlq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                  | `a -> Qda`<br>`b -> Rm`                                 | `VQRSHL.S16 Qda, Rm`                                | `Qda -> result`           | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_n_s32%5D" target="_blank">[__arm_]vqrshlq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                  | `a -> Qda`<br>`b -> Rm`                                 | `VQRSHL.S32 Qda, Rm`                                | `Qda -> result`           | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_n_u8%5D" target="_blank">[__arm_]vqrshlq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                  | `a -> Qda`<br>`b -> Rm`                                 | `VQRSHL.U8 Qda, Rm`                                 | `Qda -> result`           | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_n_u16%5D" target="_blank">[__arm_]vqrshlq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                | `a -> Qda`<br>`b -> Rm`                                 | `VQRSHL.U16 Qda, Rm`                                | `Qda -> result`           | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_n_u32%5D" target="_blank">[__arm_]vqrshlq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                | `a -> Qda`<br>`b -> Rm`                                 | `VQRSHL.U32 Qda, Rm`                                | `Qda -> result`           | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m_n%5B_s8%5D" target="_blank">[__arm_]vqrshlq_m_n[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.S8 Qda, Rm`     | `Qda -> result`           | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m_n%5B_s16%5D" target="_blank">[__arm_]vqrshlq_m_n[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.S16 Qda, Rm`    | `Qda -> result`           | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m_n%5B_s32%5D" target="_blank">[__arm_]vqrshlq_m_n[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.S32 Qda, Rm`    | `Qda -> result`           | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m_n%5B_u8%5D" target="_blank">[__arm_]vqrshlq_m_n[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.U8 Qda, Rm`     | `Qda -> result`           | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m_n%5B_u16%5D" target="_blank">[__arm_]vqrshlq_m_n[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.U16 Qda, Rm`    | `Qda -> result`           | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m_n%5B_u32%5D" target="_blank">[__arm_]vqrshlq_m_n[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.U32 Qda, Rm`    | `Qda -> result`           | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_s8%5D" target="_blank">[__arm_]vqrshlq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                      | `a -> Qm`<br>`b -> Qn`                                  | `VQRSHL.S8 Qd, Qm, Qn`                              | `Qd -> result`            | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_s16%5D" target="_blank">[__arm_]vqrshlq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                    | `a -> Qm`<br>`b -> Qn`                                  | `VQRSHL.S16 Qd, Qm, Qn`                             | `Qd -> result`            | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_s32%5D" target="_blank">[__arm_]vqrshlq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                    | `a -> Qm`<br>`b -> Qn`                                  | `VQRSHL.S32 Qd, Qm, Qn`                             | `Qd -> result`            | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_u8%5D" target="_blank">[__arm_]vqrshlq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                    | `a -> Qm`<br>`b -> Qn`                                  | `VQRSHL.U8 Qd, Qm, Qn`                              | `Qd -> result`            | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_u16%5D" target="_blank">[__arm_]vqrshlq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                  | `a -> Qm`<br>`b -> Qn`                                  | `VQRSHL.U16 Qd, Qm, Qn`                             | `Qd -> result`            | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq%5B_u32%5D" target="_blank">[__arm_]vqrshlq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                  | `a -> Qm`<br>`b -> Qn`                                  | `VQRSHL.U32 Qd, Qm, Qn`                             | `Qd -> result`            | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m%5B_s8%5D" target="_blank">[__arm_]vqrshlq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.S8 Qd, Qm, Qn`  | `Qd -> result`            | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m%5B_s16%5D" target="_blank">[__arm_]vqrshlq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.S16 Qd, Qm, Qn` | `Qd -> result`            | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m%5B_s32%5D" target="_blank">[__arm_]vqrshlq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.S32 Qd, Qm, Qn` | `Qd -> result`            | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m%5B_u8%5D" target="_blank">[__arm_]vqrshlq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.U8 Qd, Qm, Qn`  | `Qd -> result`            | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m%5B_u16%5D" target="_blank">[__arm_]vqrshlq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.U16 Qd, Qm, Qn` | `Qd -> result`            | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqrshlq_m%5B_u32%5D" target="_blank">[__arm_]vqrshlq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQRSHLT.U32 Qd, Qm, Qn` | `Qd -> result`            | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Duqrshll" target="_blank">[__arm_]uqrshll</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t shift)</code>                                                                                                                | `value -> [RdaHi,RdaLo]`<br>`shift -> Rm`               | `UQRSHLL RdaLo, RdaHi, #64, Rm`                     | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Duqrshll_sat48" target="_blank">[__arm_]uqrshll_sat48</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t shift)</code>                                                                                                    | `value -> [RdaHi,RdaLo]`<br>`shift -> Rm`               | `UQRSHLL RdaLo, RdaHi, #48, Rm`                     | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Duqshll" target="_blank">[__arm_]uqshll</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int shift)</code>                                                                                                                | `value -> [RdaHi,RdaLo]`<br>`1 <= shift <= 32`          | `UQSHLL RdaLo, RdaHi, #shift`                       | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Duqrshl" target="_blank">[__arm_]uqrshl</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t shift)</code>                                                                                                                  | `value -> Rda`<br>`shift -> Rm`                         | `UQRSHL Rda, Rm`                                    | `Rda -> result`           | `MVE`                     |

#### Vector saturating shift left

| Intrinsic                                                                                                                                                                                                                                                                                                                                                               | Argument preparation                                           | Instruction                                           | Result                    | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|-------------------------------------------------------|---------------------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq%5B_s8%5D" target="_blank">[__arm_]vqshlq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                             | `a -> Qm`<br>`b -> Qn`                                         | `VQSHL.S8 Qd, Qm, Qn`                                 | `Qd -> result`            | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq%5B_s16%5D" target="_blank">[__arm_]vqshlq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                           | `a -> Qm`<br>`b -> Qn`                                         | `VQSHL.S16 Qd, Qm, Qn`                                | `Qd -> result`            | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq%5B_s32%5D" target="_blank">[__arm_]vqshlq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                           | `a -> Qm`<br>`b -> Qn`                                         | `VQSHL.S32 Qd, Qm, Qn`                                | `Qd -> result`            | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq%5B_u8%5D" target="_blank">[__arm_]vqshlq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                           | `a -> Qm`<br>`b -> Qn`                                         | `VQSHL.U8 Qd, Qm, Qn`                                 | `Qd -> result`            | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq%5B_u16%5D" target="_blank">[__arm_]vqshlq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                         | `a -> Qm`<br>`b -> Qn`                                         | `VQSHL.U16 Qd, Qm, Qn`                                | `Qd -> result`            | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq%5B_u32%5D" target="_blank">[__arm_]vqshlq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                         | `a -> Qm`<br>`b -> Qn`                                         | `VQSHL.U32 Qd, Qm, Qn`                                | `Qd -> result`            | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m%5B_s8%5D" target="_blank">[__arm_]vqshlq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.S8 Qd, Qm, Qn`     | `Qd -> result`            | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m%5B_s16%5D" target="_blank">[__arm_]vqshlq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.S16 Qd, Qm, Qn`    | `Qd -> result`            | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m%5B_s32%5D" target="_blank">[__arm_]vqshlq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.S32 Qd, Qm, Qn`    | `Qd -> result`            | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m%5B_u8%5D" target="_blank">[__arm_]vqshlq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>          | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.U8 Qd, Qm, Qn`     | `Qd -> result`            | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m%5B_u16%5D" target="_blank">[__arm_]vqshlq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.U16 Qd, Qm, Qn`    | `Qd -> result`            | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m%5B_u32%5D" target="_blank">[__arm_]vqshlq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.U32 Qd, Qm, Qn`    | `Qd -> result`            | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_n%5B_s8%5D" target="_blank">[__arm_]vqshlq_n[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                       | `a -> Qm`<br>`0 <= imm <= 7`                                   | `VQSHL.S8 Qd, Qm, #imm`                               | `Qd -> result`            | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_n%5B_s16%5D" target="_blank">[__arm_]vqshlq_n[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                     | `a -> Qm`<br>`0 <= imm <= 15`                                  | `VQSHL.S16 Qd, Qm, #imm`                              | `Qd -> result`            | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_n%5B_s32%5D" target="_blank">[__arm_]vqshlq_n[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                     | `a -> Qm`<br>`0 <= imm <= 31`                                  | `VQSHL.S32 Qd, Qm, #imm`                              | `Qd -> result`            | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_n%5B_u8%5D" target="_blank">[__arm_]vqshlq_n[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                     | `a -> Qm`<br>`0 <= imm <= 7`                                   | `VQSHL.U8 Qd, Qm, #imm`                               | `Qd -> result`            | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_n%5B_u16%5D" target="_blank">[__arm_]vqshlq_n[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                   | `a -> Qm`<br>`0 <= imm <= 15`                                  | `VQSHL.U16 Qd, Qm, #imm`                              | `Qd -> result`            | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_n%5B_u32%5D" target="_blank">[__arm_]vqshlq_n[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                   | `a -> Qm`<br>`0 <= imm <= 31`                                  | `VQSHL.U32 Qd, Qm, #imm`                              | `Qd -> result`            | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_n%5B_s8%5D" target="_blank">[__arm_]vqshlq_m_n[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 7`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.S8 Qd, Qm, #imm`   | `Qd -> result`            | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_n%5B_s16%5D" target="_blank">[__arm_]vqshlq_m_n[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 15`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.S16 Qd, Qm, #imm`  | `Qd -> result`            | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_n%5B_s32%5D" target="_blank">[__arm_]vqshlq_m_n[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 31`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.S32 Qd, Qm, #imm`  | `Qd -> result`            | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_n%5B_u8%5D" target="_blank">[__arm_]vqshlq_m_n[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 7`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.U8 Qd, Qm, #imm`   | `Qd -> result`            | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_n%5B_u16%5D" target="_blank">[__arm_]vqshlq_m_n[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 15`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.U16 Qd, Qm, #imm`  | `Qd -> result`            | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_n%5B_u32%5D" target="_blank">[__arm_]vqshlq_m_n[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 31`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.U32 Qd, Qm, #imm`  | `Qd -> result`            | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_r%5B_s8%5D" target="_blank">[__arm_]vqshlq_r[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                           | `a -> Qda`<br>`b -> Rm`                                        | `VQSHL.S8 Qda, Rm`                                    | `Qda -> result`           | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_r%5B_s16%5D" target="_blank">[__arm_]vqshlq_r[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                         | `a -> Qda`<br>`b -> Rm`                                        | `VQSHL.S16 Qda, Rm`                                   | `Qda -> result`           | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_r%5B_s32%5D" target="_blank">[__arm_]vqshlq_r[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                         | `a -> Qda`<br>`b -> Rm`                                        | `VQSHL.S32 Qda, Rm`                                   | `Qda -> result`           | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_r%5B_u8%5D" target="_blank">[__arm_]vqshlq_r[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                         | `a -> Qda`<br>`b -> Rm`                                        | `VQSHL.U8 Qda, Rm`                                    | `Qda -> result`           | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_r%5B_u16%5D" target="_blank">[__arm_]vqshlq_r[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                       | `a -> Qda`<br>`b -> Rm`                                        | `VQSHL.U16 Qda, Rm`                                   | `Qda -> result`           | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_r%5B_u32%5D" target="_blank">[__arm_]vqshlq_r[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                       | `a -> Qda`<br>`b -> Rm`                                        | `VQSHL.U32 Qda, Rm`                                   | `Qda -> result`           | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_r%5B_s8%5D" target="_blank">[__arm_]vqshlq_m_r[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                           | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.S8 Qda, Rm`        | `Qda -> result`           | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_r%5B_s16%5D" target="_blank">[__arm_]vqshlq_m_r[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.S16 Qda, Rm`       | `Qda -> result`           | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_r%5B_s32%5D" target="_blank">[__arm_]vqshlq_m_r[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.S32 Qda, Rm`       | `Qda -> result`           | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_r%5B_u8%5D" target="_blank">[__arm_]vqshlq_m_r[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                         | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.U8 Qda, Rm`        | `Qda -> result`           | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_r%5B_u16%5D" target="_blank">[__arm_]vqshlq_m_r[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.U16 Qda, Rm`       | `Qda -> result`           | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshlq_m_r%5B_u32%5D" target="_blank">[__arm_]vqshlq_m_r[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                       | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLT.U32 Qda, Rm`       | `Qda -> result`           | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshluq%5B_n_s8%5D" target="_blank">[__arm_]vqshluq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`0 <= imm <= 7`                                   | `VQSHLU.S8 Qd, Qm, #imm`                              | `Qd -> result`            | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshluq%5B_n_s16%5D" target="_blank">[__arm_]vqshluq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `a -> Qm`<br>`0 <= imm <= 15`                                  | `VQSHLU.S16 Qd, Qm, #imm`                             | `Qd -> result`            | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshluq%5B_n_s32%5D" target="_blank">[__arm_]vqshluq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `a -> Qm`<br>`0 <= imm <= 31`                                  | `VQSHLU.S32 Qd, Qm, #imm`                             | `Qd -> result`            | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshluq_m%5B_n_s8%5D" target="_blank">[__arm_]vqshluq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 7`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLUT.S8 Qd, Qm, #imm`  | `Qd -> result`            | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshluq_m%5B_n_s16%5D" target="_blank">[__arm_]vqshluq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 15`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLUT.S16 Qd, Qm, #imm` | `Qd -> result`            | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqshluq_m%5B_n_s32%5D" target="_blank">[__arm_]vqshluq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 31`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQSHLUT.S32 Qd, Qm, #imm` | `Qd -> result`            | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dsqshll" target="_blank">[__arm_]sqshll</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int shift)</code>                                                                                                                       | `value -> [RdaHi,RdaLo]`<br>`1 <= shift <= 32`                 | `SQSHLL RdaLo, RdaHi, #shift`                         | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Duqshl" target="_blank">[__arm_]uqshl</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int shift)</code>                                                                                                                       | `value -> Rda`<br>`1 <= shift <= 32`                           | `UQSHL Rda, #shift`                                   | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dsqshl" target="_blank">[__arm_]sqshl</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int shift)</code>                                                                                                                         | `value -> Rda`<br>`1 <= shift <= 32`                           | `SQSHL Rda, #shift`                                   | `Rda -> result`           | `MVE`                     |

#### Vector rounding shift left

| Intrinsic                                                                                                                                                                                                                                                                                                                                                        | Argument preparation                                    | Instruction                                        | Result          | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|----------------------------------------------------|-----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_n_s8%5D" target="_blank">[__arm_]vrshlq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                    | `a -> Qda`<br>`b -> Rm`                                 | `VRSHL.S8 Qda, Rm`                                 | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_n_s16%5D" target="_blank">[__arm_]vrshlq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                  | `a -> Qda`<br>`b -> Rm`                                 | `VRSHL.S16 Qda, Rm`                                | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_n_s32%5D" target="_blank">[__arm_]vrshlq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                  | `a -> Qda`<br>`b -> Rm`                                 | `VRSHL.S32 Qda, Rm`                                | `Qda -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_n_u8%5D" target="_blank">[__arm_]vrshlq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                  | `a -> Qda`<br>`b -> Rm`                                 | `VRSHL.U8 Qda, Rm`                                 | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_n_u16%5D" target="_blank">[__arm_]vrshlq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                | `a -> Qda`<br>`b -> Rm`                                 | `VRSHL.U16 Qda, Rm`                                | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_n_u32%5D" target="_blank">[__arm_]vrshlq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                | `a -> Qda`<br>`b -> Rm`                                 | `VRSHL.U32 Qda, Rm`                                | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m_n%5B_s8%5D" target="_blank">[__arm_]vrshlq_m_n[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.S8 Qda, Rm`     | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m_n%5B_s16%5D" target="_blank">[__arm_]vrshlq_m_n[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.S16 Qda, Rm`    | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m_n%5B_s32%5D" target="_blank">[__arm_]vrshlq_m_n[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.S32 Qda, Rm`    | `Qda -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m_n%5B_u8%5D" target="_blank">[__arm_]vrshlq_m_n[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.U8 Qda, Rm`     | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m_n%5B_u16%5D" target="_blank">[__arm_]vrshlq_m_n[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.U16 Qda, Rm`    | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m_n%5B_u32%5D" target="_blank">[__arm_]vrshlq_m_n[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                    | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.U32 Qda, Rm`    | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_s8%5D" target="_blank">[__arm_]vrshlq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                      | `a -> Qm`<br>`b -> Qn`                                  | `VRSHL.S8 Qd, Qm, Qn`                              | `Qd -> result`  | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_s16%5D" target="_blank">[__arm_]vrshlq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                    | `a -> Qm`<br>`b -> Qn`                                  | `VRSHL.S16 Qd, Qm, Qn`                             | `Qd -> result`  | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_s32%5D" target="_blank">[__arm_]vrshlq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                    | `a -> Qm`<br>`b -> Qn`                                  | `VRSHL.S32 Qd, Qm, Qn`                             | `Qd -> result`  | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_u8%5D" target="_blank">[__arm_]vrshlq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                    | `a -> Qm`<br>`b -> Qn`                                  | `VRSHL.U8 Qd, Qm, Qn`                              | `Qd -> result`  | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_u16%5D" target="_blank">[__arm_]vrshlq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                  | `a -> Qm`<br>`b -> Qn`                                  | `VRSHL.U16 Qd, Qm, Qn`                             | `Qd -> result`  | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq%5B_u32%5D" target="_blank">[__arm_]vrshlq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                  | `a -> Qm`<br>`b -> Qn`                                  | `VRSHL.U32 Qd, Qm, Qn`                             | `Qd -> result`  | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m%5B_s8%5D" target="_blank">[__arm_]vrshlq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.S8 Qd, Qm, Qn`  | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m%5B_s16%5D" target="_blank">[__arm_]vrshlq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.S16 Qd, Qm, Qn` | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m%5B_s32%5D" target="_blank">[__arm_]vrshlq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.S32 Qd, Qm, Qn` | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m%5B_u8%5D" target="_blank">[__arm_]vrshlq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.U8 Qd, Qm, Qn`  | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m%5B_u16%5D" target="_blank">[__arm_]vrshlq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.U16 Qd, Qm, Qn` | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_m%5B_u32%5D" target="_blank">[__arm_]vrshlq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.U32 Qd, Qm, Qn` | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_x%5B_s8%5D" target="_blank">[__arm_]vrshlq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.S8 Qd, Qm, Qn`  | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_x%5B_s16%5D" target="_blank">[__arm_]vrshlq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.S16 Qd, Qm, Qn` | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_x%5B_s32%5D" target="_blank">[__arm_]vrshlq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.S32 Qd, Qm, Qn` | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_x%5B_u8%5D" target="_blank">[__arm_]vrshlq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.U8 Qd, Qm, Qn`  | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_x%5B_u16%5D" target="_blank">[__arm_]vrshlq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.U16 Qd, Qm, Qn` | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvrshlq_x%5B_u32%5D" target="_blank">[__arm_]vrshlq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VRSHLT.U32 Qd, Qm, Qn` | `Qd -> result`  | `MVE`                     |

#### Whole vector left shift with carry

| Intrinsic                                                                                                                                                                                                                                                                                                                                                  | Argument preparation                                       | Instruction                                        | Result                         | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|----------------------------------------------------|--------------------------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq%5B_s8%5D" target="_blank">[__arm_]vshlcq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                     | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`              | `VSHLC Qda, Rdm, #imm`                             | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq%5B_s16%5D" target="_blank">[__arm_]vshlcq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                   | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`              | `VSHLC Qda, Rdm, #imm`                             | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq%5B_s32%5D" target="_blank">[__arm_]vshlcq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                   | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`              | `VSHLC Qda, Rdm, #imm`                             | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq%5B_u8%5D" target="_blank">[__arm_]vshlcq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                   | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`              | `VSHLC Qda, Rdm, #imm`                             | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq%5B_u16%5D" target="_blank">[__arm_]vshlcq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`              | `VSHLC Qda, Rdm, #imm`                             | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq%5B_u32%5D" target="_blank">[__arm_]vshlcq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`              | `VSHLC Qda, Rdm, #imm`                             | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq_m%5B_s8%5D" target="_blank">[__arm_]vshlcq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLCT Qda, Rdm, #imm` | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq_m%5B_s16%5D" target="_blank">[__arm_]vshlcq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLCT Qda, Rdm, #imm` | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq_m%5B_s32%5D" target="_blank">[__arm_]vshlcq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLCT Qda, Rdm, #imm` | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq_m%5B_u8%5D" target="_blank">[__arm_]vshlcq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLCT Qda, Rdm, #imm` | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq_m%5B_u16%5D" target="_blank">[__arm_]vshlcq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLCT Qda, Rdm, #imm` | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlcq_m%5B_u32%5D" target="_blank">[__arm_]vshlcq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qda`<br>`*b -> Rdm`<br>`1 <= imm <= 32`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLCT Qda, Rdm, #imm` | `Qda -> result`<br>`Rdm -> *b` | `MVE`                     |

#### Vector shift left

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                | Argument preparation                                           | Instruction                                           | Result          | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|-------------------------------------------------------|-----------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq%5B_n_s8%5D" target="_blank">[__arm_]vshllbq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                      | `a -> Qm`<br>`1 <= imm <= 8`                                   | `VSHLLB.S8 Qd, Qm, #imm`                              | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq%5B_n_s16%5D" target="_blank">[__arm_]vshllbq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm <= 16`                                  | `VSHLLB.S16 Qd, Qm, #imm`                             | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq%5B_n_u8%5D" target="_blank">[__arm_]vshllbq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm <= 8`                                   | `VSHLLB.U8 Qd, Qm, #imm`                              | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq%5B_n_u16%5D" target="_blank">[__arm_]vshllbq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `a -> Qm`<br>`1 <= imm <= 16`                                  | `VSHLLB.U16 Qd, Qm, #imm`                             | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq_m%5B_n_s8%5D" target="_blank">[__arm_]vshllbq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLBT.S8 Qd, Qm, #imm`  | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq_m%5B_n_s16%5D" target="_blank">[__arm_]vshllbq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLBT.S16 Qd, Qm, #imm` | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq_m%5B_n_u8%5D" target="_blank">[__arm_]vshllbq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLBT.U8 Qd, Qm, #imm`  | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq_m%5B_n_u16%5D" target="_blank">[__arm_]vshllbq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLBT.U16 Qd, Qm, #imm` | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq_x%5B_n_s8%5D" target="_blank">[__arm_]vshllbq_x[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLBT.S8 Qd, Qm, #imm`  | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq_x%5B_n_s16%5D" target="_blank">[__arm_]vshllbq_x[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLBT.S16 Qd, Qm, #imm` | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq_x%5B_n_u8%5D" target="_blank">[__arm_]vshllbq_x[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLBT.U8 Qd, Qm, #imm`  | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshllbq_x%5B_n_u16%5D" target="_blank">[__arm_]vshllbq_x[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLBT.U16 Qd, Qm, #imm` | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq%5B_n_s8%5D" target="_blank">[__arm_]vshlltq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                      | `a -> Qm`<br>`1 <= imm <= 8`                                   | `VSHLLT.S8 Qd, Qm, #imm`                              | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq%5B_n_s16%5D" target="_blank">[__arm_]vshlltq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm <= 16`                                  | `VSHLLT.S16 Qd, Qm, #imm`                             | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq%5B_n_u8%5D" target="_blank">[__arm_]vshlltq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                    | `a -> Qm`<br>`1 <= imm <= 8`                                   | `VSHLLT.U8 Qd, Qm, #imm`                              | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq%5B_n_u16%5D" target="_blank">[__arm_]vshlltq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                  | `a -> Qm`<br>`1 <= imm <= 16`                                  | `VSHLLT.U16 Qd, Qm, #imm`                             | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq_m%5B_n_s8%5D" target="_blank">[__arm_]vshlltq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLTT.S8 Qd, Qm, #imm`  | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq_m%5B_n_s16%5D" target="_blank">[__arm_]vshlltq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLTT.S16 Qd, Qm, #imm` | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq_m%5B_n_u8%5D" target="_blank">[__arm_]vshlltq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLTT.U8 Qd, Qm, #imm`  | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq_m%5B_n_u16%5D" target="_blank">[__arm_]vshlltq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLTT.U16 Qd, Qm, #imm` | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq_x%5B_n_s8%5D" target="_blank">[__arm_]vshlltq_x[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLTT.S8 Qd, Qm, #imm`  | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq_x%5B_n_s16%5D" target="_blank">[__arm_]vshlltq_x[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLTT.S16 Qd, Qm, #imm` | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq_x%5B_n_u8%5D" target="_blank">[__arm_]vshlltq_x[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`1 <= imm <= 8`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLTT.U8 Qd, Qm, #imm`  | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlltq_x%5B_n_u16%5D" target="_blank">[__arm_]vshlltq_x[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`1 <= imm <= 16`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHLLTT.U16 Qd, Qm, #imm` | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq%5B_s8%5D" target="_blank">[__arm_]vshlq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                                | `a -> Qm`<br>`b -> Qn`                                         | `VSHL.S8 Qd, Qm, Qn`                                  | `Qd -> result`  | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq%5B_s16%5D" target="_blank">[__arm_]vshlq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                              | `a -> Qm`<br>`b -> Qn`                                         | `VSHL.S16 Qd, Qm, Qn`                                 | `Qd -> result`  | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq%5B_s32%5D" target="_blank">[__arm_]vshlq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                              | `a -> Qm`<br>`b -> Qn`                                         | `VSHL.S32 Qd, Qm, Qn`                                 | `Qd -> result`  | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq%5B_u8%5D" target="_blank">[__arm_]vshlq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                                                                              | `a -> Qm`<br>`b -> Qn`                                         | `VSHL.U8 Qd, Qm, Qn`                                  | `Qd -> result`  | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq%5B_u16%5D" target="_blank">[__arm_]vshlq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                                                                            | `a -> Qm`<br>`b -> Qn`                                         | `VSHL.U16 Qd, Qm, Qn`                                 | `Qd -> result`  | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq%5B_u32%5D" target="_blank">[__arm_]vshlq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                                                                            | `a -> Qm`<br>`b -> Qn`                                         | `VSHL.U32 Qd, Qm, Qn`                                 | `Qd -> result`  | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m%5B_s8%5D" target="_blank">[__arm_]vshlq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S8 Qd, Qm, Qn`      | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m%5B_s16%5D" target="_blank">[__arm_]vshlq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>              | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S16 Qd, Qm, Qn`     | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m%5B_s32%5D" target="_blank">[__arm_]vshlq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>              | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S32 Qd, Qm, Qn`     | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m%5B_u8%5D" target="_blank">[__arm_]vshlq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>             | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U8 Qd, Qm, Qn`      | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m%5B_u16%5D" target="_blank">[__arm_]vshlq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U16 Qd, Qm, Qn`     | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m%5B_u32%5D" target="_blank">[__arm_]vshlq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `inactive -> Qd`<br>`a -> Qm`<br>`b -> Qn`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U32 Qd, Qm, Qn`     | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x%5B_s8%5D" target="_blank">[__arm_]vshlq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                                | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                            | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S8 Qd, Qm, Qn`      | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x%5B_s16%5D" target="_blank">[__arm_]vshlq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                            | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S16 Qd, Qm, Qn`     | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x%5B_s32%5D" target="_blank">[__arm_]vshlq_x[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                            | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S32 Qd, Qm, Qn`     | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x%5B_u8%5D" target="_blank">[__arm_]vshlq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                            | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U8 Qd, Qm, Qn`      | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x%5B_u16%5D" target="_blank">[__arm_]vshlq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                            | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U16 Qd, Qm, Qn`     | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x%5B_u32%5D" target="_blank">[__arm_]vshlq_x[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qm`<br>`b -> Qn`<br>`p -> Rp`                            | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U32 Qd, Qm, Qn`     | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_n%5B_s8%5D" target="_blank">[__arm_]vshlq_n[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                          | `a -> Qm`<br>`0 <= imm <= 7`                                   | `VSHL.S8 Qd, Qm, #imm`                                | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_n%5B_s16%5D" target="_blank">[__arm_]vshlq_n[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                        | `a -> Qm`<br>`0 <= imm <= 15`                                  | `VSHL.S16 Qd, Qm, #imm`                               | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_n%5B_s32%5D" target="_blank">[__arm_]vshlq_n[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                        | `a -> Qm`<br>`0 <= imm <= 31`                                  | `VSHL.S32 Qd, Qm, #imm`                               | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_n%5B_u8%5D" target="_blank">[__arm_]vshlq_n[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                        | `a -> Qm`<br>`0 <= imm <= 7`                                   | `VSHL.U8 Qd, Qm, #imm`                                | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_n%5B_u16%5D" target="_blank">[__arm_]vshlq_n[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                      | `a -> Qm`<br>`0 <= imm <= 15`                                  | `VSHL.U16 Qd, Qm, #imm`                               | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_n%5B_u32%5D" target="_blank">[__arm_]vshlq_n[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                                                                      | `a -> Qm`<br>`0 <= imm <= 31`                                  | `VSHL.U32 Qd, Qm, #imm`                               | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_n%5B_s8%5D" target="_blank">[__arm_]vshlq_m_n[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>          | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 7`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S8 Qd, Qm, #imm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_n%5B_s16%5D" target="_blank">[__arm_]vshlq_m_n[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 15`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S16 Qd, Qm, #imm`   | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_n%5B_s32%5D" target="_blank">[__arm_]vshlq_m_n[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 31`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S32 Qd, Qm, #imm`   | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_n%5B_u8%5D" target="_blank">[__arm_]vshlq_m_n[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 7`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U8 Qd, Qm, #imm`    | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_n%5B_u16%5D" target="_blank">[__arm_]vshlq_m_n[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 15`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U16 Qd, Qm, #imm`   | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_n%5B_u32%5D" target="_blank">[__arm_]vshlq_m_n[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `inactive -> Qd`<br>`a -> Qm`<br>`0 <= imm <= 31`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U32 Qd, Qm, #imm`   | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x_n%5B_s8%5D" target="_blank">[__arm_]vshlq_x_n[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `a -> Qm`<br>`0 <= imm <= 7`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S8 Qd, Qm, #imm`    | `Qd -> result`  | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x_n%5B_s16%5D" target="_blank">[__arm_]vshlq_x_n[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qm`<br>`0 <= imm <= 15`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S16 Qd, Qm, #imm`   | `Qd -> result`  | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x_n%5B_s32%5D" target="_blank">[__arm_]vshlq_x_n[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qm`<br>`0 <= imm <= 31`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S32 Qd, Qm, #imm`   | `Qd -> result`  | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x_n%5B_u8%5D" target="_blank">[__arm_]vshlq_x_n[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                        | `a -> Qm`<br>`0 <= imm <= 7`<br>`p -> Rp`                      | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U8 Qd, Qm, #imm`    | `Qd -> result`  | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x_n%5B_u16%5D" target="_blank">[__arm_]vshlq_x_n[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qm`<br>`0 <= imm <= 15`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U16 Qd, Qm, #imm`   | `Qd -> result`  | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_x_n%5B_u32%5D" target="_blank">[__arm_]vshlq_x_n[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qm`<br>`0 <= imm <= 31`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U32 Qd, Qm, #imm`   | `Qd -> result`  | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_r%5B_s8%5D" target="_blank">[__arm_]vshlq_r[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                              | `a -> Qda`<br>`b -> Rm`                                        | `VSHL.S8 Qda, Rm`                                     | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_r%5B_s16%5D" target="_blank">[__arm_]vshlq_r[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                            | `a -> Qda`<br>`b -> Rm`                                        | `VSHL.S16 Qda, Rm`                                    | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_r%5B_s32%5D" target="_blank">[__arm_]vshlq_r[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                            | `a -> Qda`<br>`b -> Rm`                                        | `VSHL.S32 Qda, Rm`                                    | `Qda -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_r%5B_u8%5D" target="_blank">[__arm_]vshlq_r[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                            | `a -> Qda`<br>`b -> Rm`                                        | `VSHL.U8 Qda, Rm`                                     | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_r%5B_u16%5D" target="_blank">[__arm_]vshlq_r[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                          | `a -> Qda`<br>`b -> Rm`                                        | `VSHL.U16 Qda, Rm`                                    | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_r%5B_u32%5D" target="_blank">[__arm_]vshlq_r[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                                                          | `a -> Qda`<br>`b -> Rm`                                        | `VSHL.U32 Qda, Rm`                                    | `Qda -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_r%5B_s8%5D" target="_blank">[__arm_]vshlq_m_r[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                              | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S8 Qda, Rm`         | `Qda -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_r%5B_s16%5D" target="_blank">[__arm_]vshlq_m_r[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S16 Qda, Rm`        | `Qda -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_r%5B_s32%5D" target="_blank">[__arm_]vshlq_m_r[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.S32 Qda, Rm`        | `Qda -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_r%5B_u8%5D" target="_blank">[__arm_]vshlq_m_r[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                            | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U8 Qda, Rm`         | `Qda -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_r%5B_u16%5D" target="_blank">[__arm_]vshlq_m_r[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U16 Qda, Rm`        | `Qda -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvshlq_m_r%5B_u32%5D" target="_blank">[__arm_]vshlq_m_r[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                          | `a -> Qda`<br>`b -> Rm`<br>`p -> Rp`                           | `VMSR P0, Rp`<br>`VPST`<br>`VSHLT.U32 Qda, Rm`        | `Qda -> result` | `MVE`                     |

#### Vector shift left and insert

| Intrinsic                                                                                                                                                                                                                                                                                                                                                     | Argument preparation                                    | Instruction                                        | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|----------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq%5B_n_s8%5D" target="_blank">[__arm_]vsliq[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                      | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 7`               | `VSLI.8 Qd, Qm, #imm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq%5B_n_s16%5D" target="_blank">[__arm_]vsliq[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 15`              | `VSLI.16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq%5B_n_s32%5D" target="_blank">[__arm_]vsliq[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                    | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 31`              | `VSLI.32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq%5B_n_u8%5D" target="_blank">[__arm_]vsliq[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                   | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 7`               | `VSLI.8 Qd, Qm, #imm`                              | `Qd -> result` | `MVE/NEON`                |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq%5B_n_u16%5D" target="_blank">[__arm_]vsliq[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 15`              | `VSLI.16 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq%5B_n_u32%5D" target="_blank">[__arm_]vsliq[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm)</code>                                                 | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 31`              | `VSLI.32 Qd, Qm, #imm`                             | `Qd -> result` | `MVE/NEON`                |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq_m%5B_n_s8%5D" target="_blank">[__arm_]vsliq_m[_n_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 7`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSLIT.8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq_m%5B_n_s16%5D" target="_blank">[__arm_]vsliq_m[_n_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 15`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSLIT.16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq_m%5B_n_s32%5D" target="_blank">[__arm_]vsliq_m[_n_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 31`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSLIT.32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq_m%5B_n_u8%5D" target="_blank">[__arm_]vsliq_m[_n_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 7`<br>`p -> Rp`  | `VMSR P0, Rp`<br>`VPST`<br>`VSLIT.8 Qd, Qm, #imm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq_m%5B_n_u16%5D" target="_blank">[__arm_]vsliq_m[_n_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 15`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSLIT.16 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvsliq_m%5B_n_u32%5D" target="_blank">[__arm_]vsliq_m[_n_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int imm,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`0 <= imm <= 31`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VSLIT.32 Qd, Qm, #imm` | `Qd -> result` | `MVE`                     |

## Move

### Vector move

| Intrinsic                                                                                                                                                                                                                                                                                                                 | Argument preparation                       | Instruction                                     | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|-------------------------------------------------|----------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq%5B_s8%5D" target="_blank">[__arm_]vmovlbq[_s8]</a>(int8x16_t a)</code>                                                                                                                                   | `a -> Qm`                                  | `VMOVLB.S8 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq%5B_s16%5D" target="_blank">[__arm_]vmovlbq[_s16]</a>(int16x8_t a)</code>                                                                                                                                 | `a -> Qm`                                  | `VMOVLB.S16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq%5B_u8%5D" target="_blank">[__arm_]vmovlbq[_u8]</a>(uint8x16_t a)</code>                                                                                                                                 | `a -> Qm`                                  | `VMOVLB.U8 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq%5B_u16%5D" target="_blank">[__arm_]vmovlbq[_u16]</a>(uint16x8_t a)</code>                                                                                                                               | `a -> Qm`                                  | `VMOVLB.U16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq_m%5B_s8%5D" target="_blank">[__arm_]vmovlbq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLBT.S8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq_m%5B_s16%5D" target="_blank">[__arm_]vmovlbq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLBT.S16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq_m%5B_u8%5D" target="_blank">[__arm_]vmovlbq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLBT.U8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq_m%5B_u16%5D" target="_blank">[__arm_]vmovlbq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLBT.U16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq_x%5B_s8%5D" target="_blank">[__arm_]vmovlbq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLBT.S8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq_x%5B_s16%5D" target="_blank">[__arm_]vmovlbq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLBT.S16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq_x%5B_u8%5D" target="_blank">[__arm_]vmovlbq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLBT.U8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovlbq_x%5B_u16%5D" target="_blank">[__arm_]vmovlbq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLBT.U16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq%5B_s8%5D" target="_blank">[__arm_]vmovltq[_s8]</a>(int8x16_t a)</code>                                                                                                                                   | `a -> Qm`                                  | `VMOVLT.S8 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq%5B_s16%5D" target="_blank">[__arm_]vmovltq[_s16]</a>(int16x8_t a)</code>                                                                                                                                 | `a -> Qm`                                  | `VMOVLT.S16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq%5B_u8%5D" target="_blank">[__arm_]vmovltq[_u8]</a>(uint8x16_t a)</code>                                                                                                                                 | `a -> Qm`                                  | `VMOVLT.U8 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq%5B_u16%5D" target="_blank">[__arm_]vmovltq[_u16]</a>(uint16x8_t a)</code>                                                                                                                               | `a -> Qm`                                  | `VMOVLT.U16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq_m%5B_s8%5D" target="_blank">[__arm_]vmovltq_m[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLTT.S8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq_m%5B_s16%5D" target="_blank">[__arm_]vmovltq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLTT.S16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq_m%5B_u8%5D" target="_blank">[__arm_]vmovltq_m[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLTT.U8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq_m%5B_u16%5D" target="_blank">[__arm_]vmovltq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `inactive -> Qd`<br>`a -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLTT.U16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq_x%5B_s8%5D" target="_blank">[__arm_]vmovltq_x[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                      | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLTT.S8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq_x%5B_s16%5D" target="_blank">[__arm_]vmovltq_x[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLTT.S16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq_x%5B_u8%5D" target="_blank">[__arm_]vmovltq_x[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                    | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLTT.U8 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovltq_x%5B_u16%5D" target="_blank">[__arm_]vmovltq_x[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>                                                  | `a -> Qm`<br>`p -> Rp`                     | `VMSR P0, Rp`<br>`VPST`<br>`VMOVLTT.U16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovnbq%5B_s16%5D" target="_blank">[__arm_]vmovnbq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                           | `a -> Qd`<br>`b -> Qm`                     | `VMOVNB.I16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovnbq%5B_s32%5D" target="_blank">[__arm_]vmovnbq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                           | `a -> Qd`<br>`b -> Qm`                     | `VMOVNB.I32 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovnbq%5B_u16%5D" target="_blank">[__arm_]vmovnbq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                        | `a -> Qd`<br>`b -> Qm`                     | `VMOVNB.I16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovnbq%5B_u32%5D" target="_blank">[__arm_]vmovnbq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                        | `a -> Qd`<br>`b -> Qm`                     | `VMOVNB.I32 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovnbq_m%5B_s16%5D" target="_blank">[__arm_]vmovnbq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VMOVNBT.I16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovnbq_m%5B_s32%5D" target="_blank">[__arm_]vmovnbq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VMOVNBT.I32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovnbq_m%5B_u16%5D" target="_blank">[__arm_]vmovnbq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VMOVNBT.I16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovnbq_m%5B_u32%5D" target="_blank">[__arm_]vmovnbq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VMOVNBT.I32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovntq%5B_s16%5D" target="_blank">[__arm_]vmovntq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                           | `a -> Qd`<br>`b -> Qm`                     | `VMOVNT.I16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovntq%5B_s32%5D" target="_blank">[__arm_]vmovntq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                           | `a -> Qd`<br>`b -> Qm`                     | `VMOVNT.I32 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovntq%5B_u16%5D" target="_blank">[__arm_]vmovntq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                        | `a -> Qd`<br>`b -> Qm`                     | `VMOVNT.I16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovntq%5B_u32%5D" target="_blank">[__arm_]vmovntq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                        | `a -> Qd`<br>`b -> Qm`                     | `VMOVNT.I32 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovntq_m%5B_s16%5D" target="_blank">[__arm_]vmovntq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VMOVNTT.I16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovntq_m%5B_s32%5D" target="_blank">[__arm_]vmovntq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>           | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VMOVNTT.I32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovntq_m%5B_u16%5D" target="_blank">[__arm_]vmovntq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VMOVNTT.I16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvmovntq_m%5B_u32%5D" target="_blank">[__arm_]vmovntq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>        | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp`        | `VMSR P0, Rp`<br>`VPST`<br>`VMOVNTT.I32 Qd, Qm` | `Qd -> result` | `MVE`                     |

### Vector saturating move and narrow

| Intrinsic                                                                                                                                                                                                                                                                                                             | Argument preparation                | Instruction                                       | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|---------------------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovnbq%5B_s16%5D" target="_blank">[__arm_]vqmovnbq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                     | `a -> Qd`<br>`b -> Qm`              | `VQMOVNB.S16 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovnbq%5B_s32%5D" target="_blank">[__arm_]vqmovnbq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                     | `a -> Qd`<br>`b -> Qm`              | `VQMOVNB.S32 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovnbq%5B_u16%5D" target="_blank">[__arm_]vqmovnbq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                  | `a -> Qd`<br>`b -> Qm`              | `VQMOVNB.U16 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovnbq%5B_u32%5D" target="_blank">[__arm_]vqmovnbq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                  | `a -> Qd`<br>`b -> Qm`              | `VQMOVNB.U32 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovnbq_m%5B_s16%5D" target="_blank">[__arm_]vqmovnbq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVNBT.S16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovnbq_m%5B_s32%5D" target="_blank">[__arm_]vqmovnbq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVNBT.S32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovnbq_m%5B_u16%5D" target="_blank">[__arm_]vqmovnbq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVNBT.U16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovnbq_m%5B_u32%5D" target="_blank">[__arm_]vqmovnbq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVNBT.U32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovntq%5B_s16%5D" target="_blank">[__arm_]vqmovntq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                     | `a -> Qd`<br>`b -> Qm`              | `VQMOVNT.S16 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovntq%5B_s32%5D" target="_blank">[__arm_]vqmovntq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                     | `a -> Qd`<br>`b -> Qm`              | `VQMOVNT.S32 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovntq%5B_u16%5D" target="_blank">[__arm_]vqmovntq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                  | `a -> Qd`<br>`b -> Qm`              | `VQMOVNT.U16 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovntq%5B_u32%5D" target="_blank">[__arm_]vqmovntq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                  | `a -> Qd`<br>`b -> Qm`              | `VQMOVNT.U32 Qd, Qm`                              | `Qd -> result` | `MVE`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovntq_m%5B_s16%5D" target="_blank">[__arm_]vqmovntq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVNTT.S16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovntq_m%5B_s32%5D" target="_blank">[__arm_]vqmovntq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>     | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVNTT.S32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovntq_m%5B_u16%5D" target="_blank">[__arm_]vqmovntq_m[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVNTT.U16 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovntq_m%5B_u32%5D" target="_blank">[__arm_]vqmovntq_m[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>  | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVNTT.U32 Qd, Qm`  | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovunbq%5B_s16%5D" target="_blank">[__arm_]vqmovunbq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                 | `a -> Qd`<br>`b -> Qm`              | `VQMOVUNB.S16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovunbq%5B_s32%5D" target="_blank">[__arm_]vqmovunbq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                 | `a -> Qd`<br>`b -> Qm`              | `VQMOVUNB.S32 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovunbq_m%5B_s16%5D" target="_blank">[__arm_]vqmovunbq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVUNBT.S16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovunbq_m%5B_s32%5D" target="_blank">[__arm_]vqmovunbq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVUNBT.S32 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovuntq%5B_s16%5D" target="_blank">[__arm_]vqmovuntq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                 | `a -> Qd`<br>`b -> Qm`              | `VQMOVUNT.S16 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovuntq%5B_s32%5D" target="_blank">[__arm_]vqmovuntq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                 | `a -> Qd`<br>`b -> Qm`              | `VQMOVUNT.S32 Qd, Qm`                             | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovuntq_m%5B_s16%5D" target="_blank">[__arm_]vqmovuntq_m[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVUNTT.S16 Qd, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvqmovuntq_m%5B_s32%5D" target="_blank">[__arm_]vqmovuntq_m[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qd`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VQMOVUNTT.S32 Qd, Qm` | `Qd -> result` | `MVE`                     |

## Predication

### Vector Predicate NOT

| Intrinsic                                                                                                                                                                   | Argument preparation   | Instruction                               | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-------------------------------------------|----------------|---------------------------|
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpnot" target="_blank">[__arm_]vpnot</a>(mve_pred16_t a)</code> | `a -> Rp`              | `VMSR P0, Rp`<br>`VPNOT`<br>`VMRS Rt, P0` | `Rt -> result` | `MVE`                     |

### Predicated select

| Intrinsic                                                                                                                                                                                                                                                                                                       | Argument preparation                | Instruction                         | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|-------------------------------------|----------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpselq%5B_s8%5D" target="_blank">[__arm_]vpselq[_s8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>         | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPSEL Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpselq%5B_s16%5D" target="_blank">[__arm_]vpselq[_s16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPSEL Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpselq%5B_s32%5D" target="_blank">[__arm_]vpselq[_s32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPSEL Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpselq%5B_s64%5D" target="_blank">[__arm_]vpselq[_s64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>       | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPSEL Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpselq%5B_u8%5D" target="_blank">[__arm_]vpselq[_u8]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>      | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPSEL Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpselq%5B_u16%5D" target="_blank">[__arm_]vpselq[_u16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPSEL Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpselq%5B_u32%5D" target="_blank">[__arm_]vpselq[_u32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPSEL Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpselq%5B_u64%5D" target="_blank">[__arm_]vpselq[_u64]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>    | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPSEL Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpselq%5B_f16%5D" target="_blank">[__arm_]vpselq[_f16]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPSEL Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvpselq%5B_f32%5D" target="_blank">[__arm_]vpselq[_f32]</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Qn`<br>`b -> Qm`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPSEL Qd, Qn, Qm` | `Qd -> result` | `MVE`                     |

### Create vector tail predicate

| Intrinsic                                                                                                                                                                                                                                                | Argument preparation   | Instruction                                               | Result         | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------------------------------------------|----------------|---------------------------|
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvctp8q" target="_blank">[__arm_]vctp8q</a>(uint32_t a)</code>                                                                                | `a -> Rn`              | `VCTP.8 Rn`<br>`VMRS Rd, P0`                              | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvctp16q" target="_blank">[__arm_]vctp16q</a>(uint32_t a)</code>                                                                              | `a -> Rn`              | `VCTP.16 Rn`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvctp32q" target="_blank">[__arm_]vctp32q</a>(uint32_t a)</code>                                                                              | `a -> Rn`              | `VCTP.32 Rn`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvctp64q" target="_blank">[__arm_]vctp64q</a>(uint32_t a)</code>                                                                              | `a -> Rn`              | `VCTP.64 Rn`<br>`VMRS Rd, P0`                             | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvctp8q_m" target="_blank">[__arm_]vctp8q_m</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code>   | `a -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCTPT.8 Rn`<br>`VMRS Rd, P0`  | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvctp16q_m" target="_blank">[__arm_]vctp16q_m</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCTPT.16 Rn`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvctp32q_m" target="_blank">[__arm_]vctp32q_m</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCTPT.32 Rn`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |
| <code>mve_pred16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dvctp64q_m" target="_blank">[__arm_]vctp64q_m</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mve_pred16_t p)</code> | `a -> Rn`<br>`p -> Rp` | `VMSR P0, Rp`<br>`VPST`<br>`VCTPT.64 Rn`<br>`VMRS Rd, P0` | `Rd -> result` | `MVE`                     |

## 64-bit arithmetic

### Logical shift left long

| Intrinsic                                                                                                                                                                                                                                     | Argument preparation                      | Instruction             | Result                    | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|-------------------------|---------------------------|---------------------------|
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dlsll" target="_blank">[__arm_]lsll</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t shift)</code> | `value -> [RdaHi,RdaLo]`<br>`shift -> Rm` | `LSLL RdaLo, RdaHi, Rm` | `[RdaHi,RdaLo] -> result` | `MVE`                     |

### Arithmetic shift right long

| Intrinsic                                                                                                                                                                                                                                   | Argument preparation                      | Instruction             | Result                    | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|-------------------------|---------------------------|---------------------------|
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dasrl" target="_blank">[__arm_]asrl</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t shift)</code> | `value -> [RdaHi,RdaLo]`<br>`shift -> Rm` | `ASRL RdaLo, RdaHi, Rm` | `[RdaHi,RdaLo] -> result` | `MVE`                     |

### Saturating rounding shift right long

| Intrinsic                                                                                                                                                                                                                                                     | Argument preparation                      | Instruction                     | Result                    | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|---------------------------------|---------------------------|---------------------------|
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dsqrshrl" target="_blank">[__arm_]sqrshrl</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t shift)</code>             | `value -> [RdaHi,RdaLo]`<br>`shift -> Rm` | `SQRSHRL RdaLo, RdaHi, #64, Rm` | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dsqrshrl_sat48" target="_blank">[__arm_]sqrshrl_sat48</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t shift)</code> | `value -> [RdaHi,RdaLo]`<br>`shift -> Rm` | `SQRSHRL RdaLo, RdaHi, #48, Rm` | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dsqrshr" target="_blank">[__arm_]sqrshr</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t shift)</code>               | `value -> Rda`<br>`shift -> Rm`           | `SQRSHR Rda, Rm`                | `Rda -> result`           | `MVE`                     |

### Rounding shift right long

| Intrinsic                                                                                                                                                                                                                                           | Argument preparation                           | Instruction                   | Result                    | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|-------------------------------|---------------------------|---------------------------|
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Durshrl" target="_blank">[__arm_]urshrl</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int shift)</code> | `value -> [RdaHi,RdaLo]`<br>`1 <= shift <= 32` | `URSHRL RdaLo, RdaHi, #shift` | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dsrshrl" target="_blank">[__arm_]srshrl</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int shift)</code>   | `value -> [RdaHi,RdaLo]`<br>`1 <= shift <= 32` | `SRSHRL RdaLo, RdaHi, #shift` | `[RdaHi,RdaLo] -> result` | `MVE`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Durshr" target="_blank">[__arm_]urshr</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int shift)</code>   | `value -> Rda`<br>`1 <= shift <= 32`           | `URSHR Rda, #shift`           | `Rda -> result`           | `MVE`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/%5B__arm_%5Dsrshr" target="_blank">[__arm_]srshr</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t value,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int shift)</code>     | `value -> Rda`<br>`1 <= shift <= 32`           | `SRSHR Rda, #shift`           | `Rda -> result`           | `MVE`                     |
