Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan  1 22:24:06 2019
| Host         : luminary running 64-bit unknown
| Command      : report_methodology -file agc_monitor_methodology_drc_routed.rpt -pb agc_monitor_methodology_drc_routed.pb -rpx agc_monitor_methodology_drc_routed.rpx
| Design       : agc_monitor
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 18
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 2          |
| TIMING-18 | Warning  | Missing input or output delay                   | 16         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X100Y43 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X103Y36 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data[0] relative to clock(s) clkout
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data[1] relative to clock(s) clkout
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data[2] relative to clock(s) clkout
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data[3] relative to clock(s) clkout
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on data[4] relative to clock(s) clkout
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on data[5] relative to clock(s) clkout
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on data[6] relative to clock(s) clkout
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on data[7] relative to clock(s) clkout
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) clk, clkout
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on rxf_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on txe_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led2 relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on oe_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on rd_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on wr_n relative to clock(s) clkout
Related violations: <none>


