
STM32H743ZI2_Module8-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f56c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001cdc  0800f810  0800f810  0001f810  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080114ec  080114ec  000214ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  080114f4  080114f4  000214f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000008  080114fc  080114fc  000214fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f4  24000000  08011504  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000ae4  240001f4  080116f8  000301f4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000cd8  080116f8  00030cd8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   000377c9  00000000  00000000  00030222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000052f6  00000000  00000000  000679eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001608  00000000  00000000  0006cce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001470  00000000  00000000  0006e2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003de5e  00000000  00000000  0006f760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000214a2  00000000  00000000  000ad5be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016d77a  00000000  00000000  000cea60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0023c1da  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006bb8  00000000  00000000  0023c230  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001f4 	.word	0x240001f4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f7f4 	.word	0x0800f7f4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001f8 	.word	0x240001f8
 80002dc:	0800f7f4 	.word	0x0800f7f4

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>:
 *  Created on: Jan 26, 2022
 *      Author: SakuranohanaTH
 */
#include "AMT21.h"

AMT21::AMT21(UART_HandleTypeDef *_amt21_huart, uint8_t _address){
 8000688:	b480      	push	{r7}
 800068a:	b085      	sub	sp, #20
 800068c:	af00      	add	r7, sp, #0
 800068e:	60f8      	str	r0, [r7, #12]
 8000690:	60b9      	str	r1, [r7, #8]
 8000692:	4613      	mov	r3, r2
 8000694:	71fb      	strb	r3, [r7, #7]
	this->amt21_huart = _amt21_huart;
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	68ba      	ldr	r2, [r7, #8]
 800069a:	601a      	str	r2, [r3, #0]
	this->address = _address;
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	79fa      	ldrb	r2, [r7, #7]
 80006a0:	729a      	strb	r2, [r3, #10]
}
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	4618      	mov	r0, r3
 80006a6:	3714      	adds	r7, #20
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr

080006b0 <_ZN5AMT21D1Ev>:

AMT21::~AMT21(){
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]

}
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4618      	mov	r0, r3
 80006bc:	370c      	adds	r7, #12
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr

080006c6 <_ZN5AMT2110AMT21_ReadEv>:

void AMT21::AMT21_Read(){
 80006c6:	b580      	push	{r7, lr}
 80006c8:	b082      	sub	sp, #8
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(dev->DE_port, dev->DE_pin, 1);
	HAL_UART_Transmit(this->amt21_huart, (uint8_t*) &(this->address),
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	6818      	ldr	r0, [r3, #0]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	f103 010a 	add.w	r1, r3, #10
 80006d8:	2364      	movs	r3, #100	; 0x64
 80006da:	2201      	movs	r2, #1
 80006dc:	f00a fa6a 	bl	800abb4 <HAL_UART_Transmit>
			sizeof(this->address), 100);
//	HAL_GPIO_WritePin(dev->DE_port, dev->DE_pin, 0);
	HAL_UART_Receive(this->amt21_huart, (uint8_t*) &(this->uart_buf), 2, 100);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	6818      	ldr	r0, [r3, #0]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f103 010c 	add.w	r1, r3, #12
 80006ea:	2364      	movs	r3, #100	; 0x64
 80006ec:	2202      	movs	r2, #2
 80006ee:	f00a faf7 	bl	800ace0 <HAL_UART_Receive>
	this->k0 = (this->uart_buf & 0x4000) == 0x4000;
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	899b      	ldrh	r3, [r3, #12]
 80006f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	bf14      	ite	ne
 80006fe:	2301      	movne	r3, #1
 8000700:	2300      	moveq	r3, #0
 8000702:	b2db      	uxtb	r3, r3
 8000704:	461a      	mov	r2, r3
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	749a      	strb	r2, [r3, #18]
	this->k1 = (this->uart_buf & 0x8000) == 0x8000;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	899b      	ldrh	r3, [r3, #12]
 800070e:	b21b      	sxth	r3, r3
 8000710:	b29b      	uxth	r3, r3
 8000712:	0bdb      	lsrs	r3, r3, #15
 8000714:	b2db      	uxtb	r3, r3
 8000716:	461a      	mov	r2, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	74da      	strb	r2, [r3, #19]
}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}

08000724 <_ZN5AMT2117AMT21_Check_ValueEv>:

HAL_StatusTypeDef AMT21::AMT21_Check_Value(){
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
	uint16_t raw_value_temp = this->uart_buf & 0x3FFF;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	899b      	ldrh	r3, [r3, #12]
 8000730:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000734:	817b      	strh	r3, [r7, #10]
	uint8_t k0_check = this->uart_buf & 0x0001;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	899b      	ldrh	r3, [r3, #12]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	f003 0301 	and.w	r3, r3, #1
 8000740:	73fb      	strb	r3, [r7, #15]
	uint8_t k1_check = (this->uart_buf >> 1) & 0x0001;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	899b      	ldrh	r3, [r3, #12]
 8000746:	105b      	asrs	r3, r3, #1
 8000748:	b2db      	uxtb	r3, r3
 800074a:	f003 0301 	and.w	r3, r3, #1
 800074e:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 6; i++) {
 8000750:	2300      	movs	r3, #0
 8000752:	737b      	strb	r3, [r7, #13]
 8000754:	7b7b      	ldrb	r3, [r7, #13]
 8000756:	2b05      	cmp	r3, #5
 8000758:	d820      	bhi.n	800079c <_ZN5AMT2117AMT21_Check_ValueEv+0x78>
		this->uart_buf = this->uart_buf >> 2;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	899b      	ldrh	r3, [r3, #12]
 800075e:	109b      	asrs	r3, r3, #2
 8000760:	b29a      	uxth	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	819a      	strh	r2, [r3, #12]
		k0_check ^= this->uart_buf & 0x0001;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	899b      	ldrh	r3, [r3, #12]
 800076a:	b25b      	sxtb	r3, r3
 800076c:	f003 0301 	and.w	r3, r3, #1
 8000770:	b25a      	sxtb	r2, r3
 8000772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000776:	4053      	eors	r3, r2
 8000778:	b25b      	sxtb	r3, r3
 800077a:	73fb      	strb	r3, [r7, #15]
		k1_check ^= (this->uart_buf >> 1) & 0x0001;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	899b      	ldrh	r3, [r3, #12]
 8000780:	105b      	asrs	r3, r3, #1
 8000782:	b25b      	sxtb	r3, r3
 8000784:	f003 0301 	and.w	r3, r3, #1
 8000788:	b25a      	sxtb	r2, r3
 800078a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800078e:	4053      	eors	r3, r2
 8000790:	b25b      	sxtb	r3, r3
 8000792:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 6; i++) {
 8000794:	7b7b      	ldrb	r3, [r7, #13]
 8000796:	3301      	adds	r3, #1
 8000798:	737b      	strb	r3, [r7, #13]
 800079a:	e7db      	b.n	8000754 <_ZN5AMT2117AMT21_Check_ValueEv+0x30>
	}
	k0_check = !k0_check;
 800079c:	7bfb      	ldrb	r3, [r7, #15]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	bf0c      	ite	eq
 80007a2:	2301      	moveq	r3, #1
 80007a4:	2300      	movne	r3, #0
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	73fb      	strb	r3, [r7, #15]
	k1_check = !k1_check;
 80007aa:	7bbb      	ldrb	r3, [r7, #14]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	bf0c      	ite	eq
 80007b0:	2301      	moveq	r3, #1
 80007b2:	2300      	movne	r3, #0
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	73bb      	strb	r3, [r7, #14]
	if ((this->k0 == k0_check) && (this->k1 == k1_check)) {
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	7c9b      	ldrb	r3, [r3, #18]
 80007bc:	7bfa      	ldrb	r2, [r7, #15]
 80007be:	429a      	cmp	r2, r3
 80007c0:	d10a      	bne.n	80007d8 <_ZN5AMT2117AMT21_Check_ValueEv+0xb4>
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	7cdb      	ldrb	r3, [r3, #19]
 80007c6:	7bba      	ldrb	r2, [r7, #14]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d105      	bne.n	80007d8 <_ZN5AMT2117AMT21_Check_ValueEv+0xb4>
		this->raw_value = raw_value_temp;
 80007cc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	81da      	strh	r2, [r3, #14]
		return HAL_OK;
 80007d4:	2300      	movs	r3, #0
 80007d6:	e003      	b.n	80007e0 <_ZN5AMT2117AMT21_Check_ValueEv+0xbc>
	} else {
		this->raw_value = 0;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2200      	movs	r2, #0
 80007dc:	81da      	strh	r2, [r3, #14]
		return HAL_ERROR;
 80007de:	2301      	movs	r3, #1
	}
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr

080007ec <_ZN5AMT2112getAngPos180Ev>:
{
	return this->raw_value;
}

int16_t AMT21::getAngPos180()
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
//	uint8_t iii =  (this->raw_value & 0x1FFF);
	return ((((this->raw_value & 0x2000) >> 13) * (-16383)) + (this->raw_value & 0x3FFF) ) * -1;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80007fa:	b29b      	uxth	r3, r3
 80007fc:	135b      	asrs	r3, r3, #13
 80007fe:	b29b      	uxth	r3, r3
 8000800:	f003 0301 	and.w	r3, r3, #1
 8000804:	b29b      	uxth	r3, r3
 8000806:	461a      	mov	r2, r3
 8000808:	0392      	lsls	r2, r2, #14
 800080a:	1ad3      	subs	r3, r2, r3
 800080c:	b29a      	uxth	r2, r3
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000814:	b29b      	uxth	r3, r3
 8000816:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800081a:	b29b      	uxth	r3, r3
 800081c:	1ad3      	subs	r3, r2, r3
 800081e:	b29b      	uxth	r3, r3
 8000820:	b21b      	sxth	r3, r3
//	return this->raw_value;
//	this->value =
//	return iii;
}
 8000822:	4618      	mov	r0, r3
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr

0800082e <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 800082e:	b480      	push	{r7}
 8000830:	b083      	sub	sp, #12
 8000832:	af00      	add	r7, sp, #0
 8000834:	ed87 0a01 	vstr	s0, [r7, #4]
 8000838:	edd7 7a01 	vldr	s15, [r7, #4]
 800083c:	eef0 7ae7 	vabs.f32	s15, s15
 8000840:	eeb0 0a67 	vmov.f32	s0, s15
 8000844:	370c      	adds	r7, #12
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr

0800084e <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 800084e:	b480      	push	{r7}
 8000850:	b083      	sub	sp, #12
 8000852:	af00      	add	r7, sp, #0
 8000854:	ed87 0a01 	vstr	s0, [r7, #4]
 8000858:	edd7 7a01 	vldr	s15, [r7, #4]
 800085c:	fef8 7a67 	vrinta.f32	s15, s15
 8000860:	eeb0 0a67 	vmov.f32	s0, s15
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
	...

08000870 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>:
 *  Created on: Jan 29, 2022
 *      Author: SakuranohanaTH
 */
#include "Stepper.h"

Stepper::Stepper(TIM_HandleTypeDef *_stepper_htim, uint32_t _STEPPER_TIM_CHANNEL,
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
 800087c:	603b      	str	r3, [r7, #0]
		GPIO_TypeDef *_DIRPort, uint32_t _DIRPin) {
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	4a18      	ldr	r2, [pc, #96]	; (80008e4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x74>)
 8000882:	615a      	str	r2, [r3, #20]
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	4a18      	ldr	r2, [pc, #96]	; (80008e8 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x78>)
 8000888:	619a      	str	r2, [r3, #24]
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000890:	61da      	str	r2, [r3, #28]
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	4a15      	ldr	r2, [pc, #84]	; (80008ec <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x7c>)
 8000896:	621a      	str	r2, [r3, #32]
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800089e:	625a      	str	r2, [r3, #36]	; 0x24
	this->stepper_htim = _stepper_htim;
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	68ba      	ldr	r2, [r7, #8]
 80008a4:	601a      	str	r2, [r3, #0]
	this->STEPPER_TIM_CHANNEL = _STEPPER_TIM_CHANNEL;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	605a      	str	r2, [r3, #4]
	this->stepper_htim->Instance->PSC = _PSC_STEPPER_MOTOR - 1U;
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	22c7      	movs	r2, #199	; 0xc7
 80008b4:	629a      	str	r2, [r3, #40]	; 0x28
	this->minFrequency = 60.0f;
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	4a0d      	ldr	r2, [pc, #52]	; (80008f0 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x80>)
 80008ba:	615a      	str	r2, [r3, #20]
	this->maxFrequency = 20000.0f;
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	4a0a      	ldr	r2, [pc, #40]	; (80008e8 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x78>)
 80008c0:	619a      	str	r2, [r3, #24]
	this->StepperSetFrequency(0.0f);
 80008c2:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80008f4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x84>
 80008c6:	68f8      	ldr	r0, [r7, #12]
 80008c8:	f000 f832 	bl	8000930 <_ZN7Stepper19StepperSetFrequencyEf>
	this->DIRPort = _DIRPort;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	683a      	ldr	r2, [r7, #0]
 80008d0:	609a      	str	r2, [r3, #8]
	this->DIRPin = _DIRPin;
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	69ba      	ldr	r2, [r7, #24]
 80008d6:	60da      	str	r2, [r3, #12]
}
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	4618      	mov	r0, r3
 80008dc:	3710      	adds	r7, #16
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	41a00000 	.word	0x41a00000
 80008e8:	469c4000 	.word	0x469c4000
 80008ec:	43480000 	.word	0x43480000
 80008f0:	42700000 	.word	0x42700000
 80008f4:	00000000 	.word	0x00000000

080008f8 <_ZN7StepperD1Ev>:
Stepper::~Stepper() {
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
}
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4618      	mov	r0, r3
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr

0800090e <_ZN7Stepper13StepperEnableEv>:
void Stepper::StepperEnable(void) { // ENABLE PIN IS OFF AS DEFAULT!!!
 800090e:	b580      	push	{r7, lr}
 8000910:	b082      	sub	sp, #8
 8000912:	af00      	add	r7, sp, #0
 8000914:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(this->stepper_htim, this->STEPPER_TIM_CHANNEL);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	4619      	mov	r1, r3
 8000920:	4610      	mov	r0, r2
 8000922:	f008 ff37 	bl	8009794 <HAL_TIM_PWM_Start>
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <_ZN7Stepper19StepperSetFrequencyEf>:
void Stepper::StepperDisable(void) { // ENABLE PIN IS OFF AS DEFAULT!!!
	HAL_TIM_PWM_Stop(this->stepper_htim, this->STEPPER_TIM_CHANNEL);
}
void Stepper::StepperSetFrequency(float _frequency) {
 8000930:	b580      	push	{r7, lr}
 8000932:	ed2d 8b02 	vpush	{d8}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	ed87 0a00 	vstr	s0, [r7]
	this->frequency = _frequency ;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	683a      	ldr	r2, [r7, #0]
 8000944:	611a      	str	r2, [r3, #16]

	float f;
	if (fabs(this->frequency) <= this->minFrequency)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	edd3 7a04 	vldr	s15, [r3, #16]
 800094c:	eeb0 0a67 	vmov.f32	s0, s15
 8000950:	f7ff ff6d 	bl	800082e <_ZSt4fabsf>
 8000954:	eeb0 7a40 	vmov.f32	s14, s0
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	edd3 7a05 	vldr	s15, [r3, #20]
 800095e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000966:	bf94      	ite	ls
 8000968:	2301      	movls	r3, #1
 800096a:	2300      	movhi	r3, #0
 800096c:	b2db      	uxtb	r3, r3
 800096e:	2b00      	cmp	r3, #0
 8000970:	d003      	beq.n	800097a <_ZN7Stepper19StepperSetFrequencyEf+0x4a>
		f = this->minFrequency;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	695b      	ldr	r3, [r3, #20]
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	e01b      	b.n	80009b2 <_ZN7Stepper19StepperSetFrequencyEf+0x82>
	else if (fabs(this->frequency) >= this->maxFrequency)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	edd3 7a04 	vldr	s15, [r3, #16]
 8000980:	eeb0 0a67 	vmov.f32	s0, s15
 8000984:	f7ff ff53 	bl	800082e <_ZSt4fabsf>
 8000988:	eeb0 7a40 	vmov.f32	s14, s0
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000992:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800099a:	bfac      	ite	ge
 800099c:	2301      	movge	r3, #1
 800099e:	2300      	movlt	r3, #0
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d003      	beq.n	80009ae <_ZN7Stepper19StepperSetFrequencyEf+0x7e>
		f = this->maxFrequency;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	699b      	ldr	r3, [r3, #24]
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	e001      	b.n	80009b2 <_ZN7Stepper19StepperSetFrequencyEf+0x82>
	else
		f = _frequency;
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	60fb      	str	r3, [r7, #12]

	if (this->frequency >= 0.001f) {
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	edd3 7a04 	vldr	s15, [r3, #16]
 80009b8:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8000c54 <_ZN7Stepper19StepperSetFrequencyEf+0x324>
 80009bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009c4:	f2c0 80db 	blt.w	8000b7e <_ZN7Stepper19StepperSetFrequencyEf+0x24e>
		HAL_GPIO_WritePin(this->DIRPort, this->DIRPin, GPIO_PIN_SET);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6898      	ldr	r0, [r3, #8]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	b29b      	uxth	r3, r3
 80009d2:	2201      	movs	r2, #1
 80009d4:	4619      	mov	r1, r3
 80009d6:	f006 f903 	bl	8006be0 <HAL_GPIO_WritePin>
		this->stepper_htim->Instance->ARR = round(
				(_FCY / ((this->stepper_htim->Instance->PSC + 1U) * (f))) - 1U);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009e2:	3301      	adds	r3, #1
 80009e4:	ee07 3a90 	vmov	s15, r3
 80009e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80009ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80009f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009f4:	eddf 6a98 	vldr	s13, [pc, #608]	; 8000c58 <_ZN7Stepper19StepperSetFrequencyEf+0x328>
 80009f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
		this->stepper_htim->Instance->ARR = round(
 80009fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000a00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000a04:	eeb0 0a67 	vmov.f32	s0, s15
 8000a08:	f7ff ff21 	bl	800084e <_ZSt5roundf>
 8000a0c:	eef0 7a40 	vmov.f32	s15, s0
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a1a:	ee17 2a90 	vmov	r2, s15
 8000a1e:	62da      	str	r2, [r3, #44]	; 0x2c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d113      	bne.n	8000a50 <_ZN7Stepper19StepperSetFrequencyEf+0x120>
			this->stepper_htim->Instance->CCR1 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a30:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR1 = round(
 8000a32:	085b      	lsrs	r3, r3, #1
 8000a34:	4618      	mov	r0, r3
 8000a36:	f000 fa5b 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000a3a:	eeb0 7b40 	vmov.f64	d7, d0
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000a48:	ee17 2a90 	vmov	r2, s15
 8000a4c:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR4 = 0;
			this->stepper_htim->Instance->CCR5 = 0;
			this->stepper_htim->Instance->CCR6 = 0;
		}
	}
}
 8000a4e:	e1e0      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	2b04      	cmp	r3, #4
 8000a56:	d113      	bne.n	8000a80 <_ZN7Stepper19StepperSetFrequencyEf+0x150>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a60:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR2 = round(
 8000a62:	085b      	lsrs	r3, r3, #1
 8000a64:	4618      	mov	r0, r3
 8000a66:	f000 fa43 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000a6a:	eeb0 7b40 	vmov.f64	d7, d0
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000a78:	ee17 2a90 	vmov	r2, s15
 8000a7c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000a7e:	e1c8      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	2b08      	cmp	r3, #8
 8000a86:	d113      	bne.n	8000ab0 <_ZN7Stepper19StepperSetFrequencyEf+0x180>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a90:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR3 = round(
 8000a92:	085b      	lsrs	r3, r3, #1
 8000a94:	4618      	mov	r0, r3
 8000a96:	f000 fa2b 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000a9a:	eeb0 7b40 	vmov.f64	d7, d0
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000aa8:	ee17 2a90 	vmov	r2, s15
 8000aac:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000aae:	e1b0      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	2b0c      	cmp	r3, #12
 8000ab6:	d113      	bne.n	8000ae0 <_ZN7Stepper19StepperSetFrequencyEf+0x1b0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ac0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR4 = round(
 8000ac2:	085b      	lsrs	r3, r3, #1
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f000 fa13 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000aca:	eeb0 7b40 	vmov.f64	d7, d0
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000ad8:	ee17 2a90 	vmov	r2, s15
 8000adc:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000ade:	e198      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	2b10      	cmp	r3, #16
 8000ae6:	d113      	bne.n	8000b10 <_ZN7Stepper19StepperSetFrequencyEf+0x1e0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000af0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR5 = round(
 8000af2:	085b      	lsrs	r3, r3, #1
 8000af4:	4618      	mov	r0, r3
 8000af6:	f000 f9fb 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000afa:	eeb0 7b40 	vmov.f64	d7, d0
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000b08:	ee17 2a90 	vmov	r2, s15
 8000b0c:	659a      	str	r2, [r3, #88]	; 0x58
}
 8000b0e:	e180      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	2b14      	cmp	r3, #20
 8000b16:	d113      	bne.n	8000b40 <_ZN7Stepper19StepperSetFrequencyEf+0x210>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b20:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR6 = round(
 8000b22:	085b      	lsrs	r3, r3, #1
 8000b24:	4618      	mov	r0, r3
 8000b26:	f000 f9e3 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000b2a:	eeb0 7b40 	vmov.f64	d7, d0
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000b38:	ee17 2a90 	vmov	r2, s15
 8000b3c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8000b3e:	e168      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
			this->stepper_htim->Instance->CCR1 = 0;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2200      	movs	r2, #0
 8000b48:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	2200      	movs	r2, #0
 8000b52:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	2200      	movs	r2, #0
 8000b66:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8000b7c:	e149      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
	} else if (this->frequency <= -0.001f) {
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	edd3 7a04 	vldr	s15, [r3, #16]
 8000b84:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8000c5c <_ZN7Stepper19StepperSetFrequencyEf+0x32c>
 8000b88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b90:	f200 80e5 	bhi.w	8000d5e <_ZN7Stepper19StepperSetFrequencyEf+0x42e>
		HAL_GPIO_WritePin(this->DIRPort, this->DIRPin, GPIO_PIN_RESET);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6898      	ldr	r0, [r3, #8]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	68db      	ldr	r3, [r3, #12]
 8000b9c:	b29b      	uxth	r3, r3
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	f006 f81d 	bl	8006be0 <HAL_GPIO_WritePin>
				(_FCY / ((this->stepper_htim->Instance->PSC + 1U) * fabs(f))) - 1U);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bae:	3301      	adds	r3, #1
 8000bb0:	ee07 3a90 	vmov	s15, r3
 8000bb4:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8000bb8:	ed97 0a03 	vldr	s0, [r7, #12]
 8000bbc:	f7ff fe37 	bl	800082e <_ZSt4fabsf>
 8000bc0:	eef0 7a40 	vmov.f32	s15, s0
 8000bc4:	ee28 7a27 	vmul.f32	s14, s16, s15
 8000bc8:	eddf 6a23 	vldr	s13, [pc, #140]	; 8000c58 <_ZN7Stepper19StepperSetFrequencyEf+0x328>
 8000bcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
		this->stepper_htim->Instance->ARR = round(
 8000bd0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000bd4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000bd8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bdc:	f7ff fe37 	bl	800084e <_ZSt5roundf>
 8000be0:	eef0 7a40 	vmov.f32	s15, s0
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000bee:	ee17 2a90 	vmov	r2, s15
 8000bf2:	62da      	str	r2, [r3, #44]	; 0x2c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d113      	bne.n	8000c24 <_ZN7Stepper19StepperSetFrequencyEf+0x2f4>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c04:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR1 = round(
 8000c06:	085b      	lsrs	r3, r3, #1
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f000 f971 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000c0e:	eeb0 7b40 	vmov.f64	d7, d0
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000c1c:	ee17 2a90 	vmov	r2, s15
 8000c20:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000c22:	e0f6      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	2b04      	cmp	r3, #4
 8000c2a:	d119      	bne.n	8000c60 <_ZN7Stepper19StepperSetFrequencyEf+0x330>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c34:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR2 = round(
 8000c36:	085b      	lsrs	r3, r3, #1
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f000 f959 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000c3e:	eeb0 7b40 	vmov.f64	d7, d0
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000c4c:	ee17 2a90 	vmov	r2, s15
 8000c50:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000c52:	e0de      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
 8000c54:	3a83126f 	.word	0x3a83126f
 8000c58:	4d64e1c0 	.word	0x4d64e1c0
 8000c5c:	ba83126f 	.word	0xba83126f
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	2b08      	cmp	r3, #8
 8000c66:	d113      	bne.n	8000c90 <_ZN7Stepper19StepperSetFrequencyEf+0x360>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c70:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR3 = round(
 8000c72:	085b      	lsrs	r3, r3, #1
 8000c74:	4618      	mov	r0, r3
 8000c76:	f000 f93b 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000c7a:	eeb0 7b40 	vmov.f64	d7, d0
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000c88:	ee17 2a90 	vmov	r2, s15
 8000c8c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000c8e:	e0c0      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	2b0c      	cmp	r3, #12
 8000c96:	d113      	bne.n	8000cc0 <_ZN7Stepper19StepperSetFrequencyEf+0x390>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ca0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR4 = round(
 8000ca2:	085b      	lsrs	r3, r3, #1
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f000 f923 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000caa:	eeb0 7b40 	vmov.f64	d7, d0
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000cb8:	ee17 2a90 	vmov	r2, s15
 8000cbc:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000cbe:	e0a8      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	2b10      	cmp	r3, #16
 8000cc6:	d113      	bne.n	8000cf0 <_ZN7Stepper19StepperSetFrequencyEf+0x3c0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR5 = round(
 8000cd2:	085b      	lsrs	r3, r3, #1
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f000 f90b 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000cda:	eeb0 7b40 	vmov.f64	d7, d0
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000ce8:	ee17 2a90 	vmov	r2, s15
 8000cec:	659a      	str	r2, [r3, #88]	; 0x58
}
 8000cee:	e090      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	2b14      	cmp	r3, #20
 8000cf6:	d113      	bne.n	8000d20 <_ZN7Stepper19StepperSetFrequencyEf+0x3f0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d00:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR6 = round(
 8000d02:	085b      	lsrs	r3, r3, #1
 8000d04:	4618      	mov	r0, r3
 8000d06:	f000 f8f3 	bl	8000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000d0a:	eeb0 7b40 	vmov.f64	d7, d0
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000d18:	ee17 2a90 	vmov	r2, s15
 8000d1c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8000d1e:	e078      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
			this->stepper_htim->Instance->CCR1 = 0;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2200      	movs	r2, #0
 8000d28:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2200      	movs	r2, #0
 8000d32:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2200      	movs	r2, #0
 8000d46:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2200      	movs	r2, #0
 8000d5a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8000d5c:	e059      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d105      	bne.n	8000d72 <_ZN7Stepper19StepperSetFrequencyEf+0x442>
			this->stepper_htim->Instance->CCR1 = 0;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000d70:	e04f      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	2b04      	cmp	r3, #4
 8000d78:	d105      	bne.n	8000d86 <_ZN7Stepper19StepperSetFrequencyEf+0x456>
			this->stepper_htim->Instance->CCR2 = 0;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	2200      	movs	r2, #0
 8000d82:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000d84:	e045      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	2b08      	cmp	r3, #8
 8000d8c:	d105      	bne.n	8000d9a <_ZN7Stepper19StepperSetFrequencyEf+0x46a>
			this->stepper_htim->Instance->CCR3 = 0;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2200      	movs	r2, #0
 8000d96:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000d98:	e03b      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	2b0c      	cmp	r3, #12
 8000da0:	d105      	bne.n	8000dae <_ZN7Stepper19StepperSetFrequencyEf+0x47e>
			this->stepper_htim->Instance->CCR4 = 0;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2200      	movs	r2, #0
 8000daa:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000dac:	e031      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	2b10      	cmp	r3, #16
 8000db4:	d105      	bne.n	8000dc2 <_ZN7Stepper19StepperSetFrequencyEf+0x492>
			this->stepper_htim->Instance->CCR5 = 0;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	659a      	str	r2, [r3, #88]	; 0x58
}
 8000dc0:	e027      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b14      	cmp	r3, #20
 8000dc8:	d105      	bne.n	8000dd6 <_ZN7Stepper19StepperSetFrequencyEf+0x4a6>
			this->stepper_htim->Instance->CCR6 = 0;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8000dd4:	e01d      	b.n	8000e12 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
			this->stepper_htim->Instance->CCR1 = 0;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	2200      	movs	r2, #0
 8000de8:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2200      	movs	r2, #0
 8000df2:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2200      	movs	r2, #0
 8000e06:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2200      	movs	r2, #0
 8000e10:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8000e12:	bf00      	nop
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	ecbd 8b02 	vpop	{d8}
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop

08000e20 <_ZN7Stepper15StepperSetRatioEf>:
void Stepper::StepperSetMaxFrequency(float _maxFrequency) {
	this->maxFrequency = fabs((float) _maxFrequency);
}
void Stepper::StepperSetRatio(float _ratio) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	ed87 0a00 	vstr	s0, [r7]
	this->ratio = fabs(_ratio);
 8000e2c:	ed97 0a00 	vldr	s0, [r7]
 8000e30:	f7ff fcfd 	bl	800082e <_ZSt4fabsf>
 8000e34:	eef0 7a40 	vmov.f32	s15, s0
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <_ZSt4fabsIhEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    fabs(_Tp __x)
 8000e46:	b480      	push	{r7}
 8000e48:	b083      	sub	sp, #12
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	71fb      	strb	r3, [r7, #7]
    { return __builtin_fabs(__x); }
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	ee07 3a90 	vmov	s15, r3
 8000e56:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000e5a:	eeb0 0b47 	vmov.f64	d0, d7
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <_ZN7Stepper19StepperSetMicrostepEh>:
void Stepper::StepperSetMicrostep(uint8_t _microstep) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	460b      	mov	r3, r1
 8000e72:	70fb      	strb	r3, [r7, #3]
	this->microStep = fabs(_microstep);
 8000e74:	78fb      	ldrb	r3, [r7, #3]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff ffe5 	bl	8000e46 <_ZSt4fabsIhEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000e7c:	eeb0 7b40 	vmov.f64	d7, d0
 8000e80:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	0000      	movs	r0, r0
 8000e94:	0000      	movs	r0, r0
	...

08000e98 <_ZN7Stepper20StepperOpenLoopSpeedEf>:
void Stepper::StepperOpenLoopSpeed(float _speed) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	ed87 0a00 	vstr	s0, [r7]
//	if (_speed > -0.07853981634f && _speed < 0.07853981634f) { // upper than abs(-20Hz) and lower than 20Hz
//		this->StepperSetFrequency(0.0f);
//	} else {
		this->StepperSetFrequency(
				(float) (_speed * this->microStep * this->ratio * this->SPR * 1
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	ed93 7a07 	vldr	s14, [r3, #28]
 8000eaa:	edd7 7a00 	vldr	s15, [r7]
 8000eae:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000eb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	edd3 7a08 	vldr	s15, [r3, #32]
 8000ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ec6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
						/ (2.0f * PI)));
 8000eca:	ed9f 5b07 	vldr	d5, [pc, #28]	; 8000ee8 <_ZN7Stepper20StepperOpenLoopSpeedEf+0x50>
 8000ece:	ee86 7b05 	vdiv.f64	d7, d6, d5
		this->StepperSetFrequency(
 8000ed2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ed6:	eeb0 0a67 	vmov.f32	s0, s15
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f7ff fd28 	bl	8000930 <_ZN7Stepper19StepperSetFrequencyEf>
//	}
}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	54442eea 	.word	0x54442eea
 8000eec:	401921fb 	.word	0x401921fb

08000ef0 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	ee07 3a90 	vmov	s15, r3
 8000efe:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000f02:	eeb0 0b47 	vmov.f64	d0, d7
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000f14:	4b13      	ldr	r3, [pc, #76]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f16:	4a14      	ldr	r2, [pc, #80]	; (8000f68 <MX_CRC_Init+0x58>)
 8000f18:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 8000f1a:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 8000f20:	4b10      	ldr	r3, [pc, #64]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 32773;
 8000f26:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f28:	f248 0205 	movw	r2, #32773	; 0x8005
 8000f2c:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_16B;
 8000f2e:	4b0d      	ldr	r3, [pc, #52]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f30:	2208      	movs	r2, #8
 8000f32:	60da      	str	r2, [r3, #12]
  hcrc.Init.InitValue = 0xFFFF;
 8000f34:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f3a:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_BYTE;
 8000f3c:	4b09      	ldr	r3, [pc, #36]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f3e:	2220      	movs	r2, #32
 8000f40:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_ENABLE;
 8000f42:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f44:	2280      	movs	r2, #128	; 0x80
 8000f46:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000f48:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000f4e:	4805      	ldr	r0, [pc, #20]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f50:	f003 f988 	bl	8004264 <HAL_CRC_Init>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_CRC_Init+0x4e>
  {
    Error_Handler();
 8000f5a:	f001 fa19 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	240004cc 	.word	0x240004cc
 8000f68:	58024c00 	.word	0x58024c00

08000f6c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a0b      	ldr	r2, [pc, #44]	; (8000fa8 <HAL_CRC_MspInit+0x3c>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d10e      	bne.n	8000f9c <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f7e:	4b0b      	ldr	r3, [pc, #44]	; (8000fac <HAL_CRC_MspInit+0x40>)
 8000f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f84:	4a09      	ldr	r2, [pc, #36]	; (8000fac <HAL_CRC_MspInit+0x40>)
 8000f86:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f8a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f8e:	4b07      	ldr	r3, [pc, #28]	; (8000fac <HAL_CRC_MspInit+0x40>)
 8000f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000f9c:	bf00      	nop
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	58024c00 	.word	0x58024c00
 8000fac:	58024400 	.word	0x58024400

08000fb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fb6:	4b1d      	ldr	r3, [pc, #116]	; (800102c <MX_DMA_Init+0x7c>)
 8000fb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fbc:	4a1b      	ldr	r2, [pc, #108]	; (800102c <MX_DMA_Init+0x7c>)
 8000fbe:	f043 0301 	orr.w	r3, r3, #1
 8000fc2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000fc6:	4b19      	ldr	r3, [pc, #100]	; (800102c <MX_DMA_Init+0x7c>)
 8000fc8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fcc:	f003 0301 	and.w	r3, r3, #1
 8000fd0:	607b      	str	r3, [r7, #4]
 8000fd2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	200b      	movs	r0, #11
 8000fda:	f003 f902 	bl	80041e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000fde:	200b      	movs	r0, #11
 8000fe0:	f003 f919 	bl	8004216 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	200c      	movs	r0, #12
 8000fea:	f003 f8fa 	bl	80041e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000fee:	200c      	movs	r0, #12
 8000ff0:	f003 f911 	bl	8004216 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	200d      	movs	r0, #13
 8000ffa:	f003 f8f2 	bl	80041e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000ffe:	200d      	movs	r0, #13
 8001000:	f003 f909 	bl	8004216 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001004:	2200      	movs	r2, #0
 8001006:	2100      	movs	r1, #0
 8001008:	200e      	movs	r0, #14
 800100a:	f003 f8ea 	bl	80041e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800100e:	200e      	movs	r0, #14
 8001010:	f003 f901 	bl	8004216 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001014:	2200      	movs	r2, #0
 8001016:	2100      	movs	r1, #0
 8001018:	200f      	movs	r0, #15
 800101a:	f003 f8e2 	bl	80041e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800101e:	200f      	movs	r0, #15
 8001020:	f003 f8f9 	bl	8004216 <HAL_NVIC_EnableIRQ>

}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	58024400 	.word	0x58024400

08001030 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08c      	sub	sp, #48	; 0x30
 8001034:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001036:	f107 031c 	add.w	r3, r7, #28
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
 8001044:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001046:	4b8e      	ldr	r3, [pc, #568]	; (8001280 <MX_GPIO_Init+0x250>)
 8001048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800104c:	4a8c      	ldr	r2, [pc, #560]	; (8001280 <MX_GPIO_Init+0x250>)
 800104e:	f043 0310 	orr.w	r3, r3, #16
 8001052:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001056:	4b8a      	ldr	r3, [pc, #552]	; (8001280 <MX_GPIO_Init+0x250>)
 8001058:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800105c:	f003 0310 	and.w	r3, r3, #16
 8001060:	61bb      	str	r3, [r7, #24]
 8001062:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001064:	4b86      	ldr	r3, [pc, #536]	; (8001280 <MX_GPIO_Init+0x250>)
 8001066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800106a:	4a85      	ldr	r2, [pc, #532]	; (8001280 <MX_GPIO_Init+0x250>)
 800106c:	f043 0304 	orr.w	r3, r3, #4
 8001070:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001074:	4b82      	ldr	r3, [pc, #520]	; (8001280 <MX_GPIO_Init+0x250>)
 8001076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800107a:	f003 0304 	and.w	r3, r3, #4
 800107e:	617b      	str	r3, [r7, #20]
 8001080:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001082:	4b7f      	ldr	r3, [pc, #508]	; (8001280 <MX_GPIO_Init+0x250>)
 8001084:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001088:	4a7d      	ldr	r2, [pc, #500]	; (8001280 <MX_GPIO_Init+0x250>)
 800108a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800108e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001092:	4b7b      	ldr	r3, [pc, #492]	; (8001280 <MX_GPIO_Init+0x250>)
 8001094:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001098:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800109c:	613b      	str	r3, [r7, #16]
 800109e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a0:	4b77      	ldr	r3, [pc, #476]	; (8001280 <MX_GPIO_Init+0x250>)
 80010a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010a6:	4a76      	ldr	r2, [pc, #472]	; (8001280 <MX_GPIO_Init+0x250>)
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010b0:	4b73      	ldr	r3, [pc, #460]	; (8001280 <MX_GPIO_Init+0x250>)
 80010b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010be:	4b70      	ldr	r3, [pc, #448]	; (8001280 <MX_GPIO_Init+0x250>)
 80010c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010c4:	4a6e      	ldr	r2, [pc, #440]	; (8001280 <MX_GPIO_Init+0x250>)
 80010c6:	f043 0302 	orr.w	r3, r3, #2
 80010ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010ce:	4b6c      	ldr	r3, [pc, #432]	; (8001280 <MX_GPIO_Init+0x250>)
 80010d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010d4:	f003 0302 	and.w	r3, r3, #2
 80010d8:	60bb      	str	r3, [r7, #8]
 80010da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010dc:	4b68      	ldr	r3, [pc, #416]	; (8001280 <MX_GPIO_Init+0x250>)
 80010de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010e2:	4a67      	ldr	r2, [pc, #412]	; (8001280 <MX_GPIO_Init+0x250>)
 80010e4:	f043 0308 	orr.w	r3, r3, #8
 80010e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010ec:	4b64      	ldr	r3, [pc, #400]	; (8001280 <MX_GPIO_Init+0x250>)
 80010ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010f2:	f003 0308 	and.w	r3, r3, #8
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010fa:	4b61      	ldr	r3, [pc, #388]	; (8001280 <MX_GPIO_Init+0x250>)
 80010fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001100:	4a5f      	ldr	r2, [pc, #380]	; (8001280 <MX_GPIO_Init+0x250>)
 8001102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001106:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800110a:	4b5d      	ldr	r3, [pc, #372]	; (8001280 <MX_GPIO_Init+0x250>)
 800110c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001114:	603b      	str	r3, [r7, #0]
 8001116:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|DIR_2_Pin|LD3_Pin|DIR_3_Pin
 8001118:	2200      	movs	r2, #0
 800111a:	f644 2121 	movw	r1, #18977	; 0x4a21
 800111e:	4859      	ldr	r0, [pc, #356]	; (8001284 <MX_GPIO_Init+0x254>)
 8001120:	f005 fd5e 	bl	8006be0 <HAL_GPIO_WritePin>
                          |DIR_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIR_1_Pin|DIR_5_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001124:	2200      	movs	r2, #0
 8001126:	f24c 0102 	movw	r1, #49154	; 0xc002
 800112a:	4857      	ldr	r0, [pc, #348]	; (8001288 <MX_GPIO_Init+0x258>)
 800112c:	f005 fd58 	bl	8006be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8001130:	2200      	movs	r2, #0
 8001132:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001136:	4855      	ldr	r0, [pc, #340]	; (800128c <MX_GPIO_Init+0x25c>)
 8001138:	f005 fd52 	bl	8006be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001142:	4853      	ldr	r0, [pc, #332]	; (8001290 <MX_GPIO_Init+0x260>)
 8001144:	f005 fd4c 	bl	8006be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UART4_DE_GPIO_Port, UART4_DE_Pin, GPIO_PIN_RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800114e:	4851      	ldr	r0, [pc, #324]	; (8001294 <MX_GPIO_Init+0x264>)
 8001150:	f005 fd46 	bl	8006be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Blue_Button_Pin_Pin;
 8001154:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001158:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800115a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800115e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Blue_Button_Pin_GPIO_Port, &GPIO_InitStruct);
 8001164:	f107 031c 	add.w	r3, r7, #28
 8001168:	4619      	mov	r1, r3
 800116a:	4849      	ldr	r0, [pc, #292]	; (8001290 <MX_GPIO_Init+0x260>)
 800116c:	f005 fb88 	bl	8006880 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|DIR_2_Pin|LD3_Pin|DIR_3_Pin
 8001170:	f644 2321 	movw	r3, #18977	; 0x4a21
 8001174:	61fb      	str	r3, [r7, #28]
                          |DIR_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001176:	2301      	movs	r3, #1
 8001178:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117e:	2300      	movs	r3, #0
 8001180:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001182:	f107 031c 	add.w	r3, r7, #28
 8001186:	4619      	mov	r1, r3
 8001188:	483e      	ldr	r0, [pc, #248]	; (8001284 <MX_GPIO_Init+0x254>)
 800118a:	f005 fb79 	bl	8006880 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LM2_Pin|LM1_Pin;
 800118e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001192:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001194:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001198:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800119e:	f107 031c 	add.w	r3, r7, #28
 80011a2:	4619      	mov	r1, r3
 80011a4:	4838      	ldr	r0, [pc, #224]	; (8001288 <MX_GPIO_Init+0x258>)
 80011a6:	f005 fb6b 	bl	8006880 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DIR_1_Pin|DIR_5_Pin|LD2_Pin;
 80011aa:	f24c 0302 	movw	r3, #49154	; 0xc002
 80011ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b0:	2301      	movs	r3, #1
 80011b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b8:	2300      	movs	r3, #0
 80011ba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011bc:	f107 031c 	add.w	r3, r7, #28
 80011c0:	4619      	mov	r1, r3
 80011c2:	4831      	ldr	r0, [pc, #196]	; (8001288 <MX_GPIO_Init+0x258>)
 80011c4:	f005 fb5c 	bl	8006880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80011c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ce:	2301      	movs	r3, #1
 80011d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d6:	2300      	movs	r3, #0
 80011d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80011da:	f107 031c 	add.w	r3, r7, #28
 80011de:	4619      	mov	r1, r3
 80011e0:	482a      	ldr	r0, [pc, #168]	; (800128c <MX_GPIO_Init+0x25c>)
 80011e2:	f005 fb4d 	bl	8006880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 80011e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f4:	2300      	movs	r3, #0
 80011f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 80011f8:	f107 031c 	add.w	r3, r7, #28
 80011fc:	4619      	mov	r1, r3
 80011fe:	4824      	ldr	r0, [pc, #144]	; (8001290 <MX_GPIO_Init+0x260>)
 8001200:	f005 fb3e 	bl	8006880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UART4_DE_Pin;
 8001204:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120a:	2301      	movs	r3, #1
 800120c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001212:	2300      	movs	r3, #0
 8001214:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(UART4_DE_GPIO_Port, &GPIO_InitStruct);
 8001216:	f107 031c 	add.w	r3, r7, #28
 800121a:	4619      	mov	r1, r3
 800121c:	481d      	ldr	r0, [pc, #116]	; (8001294 <MX_GPIO_Init+0x264>)
 800121e:	f005 fb2f 	bl	8006880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LM5_Pin;
 8001222:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001228:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800122c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LM5_GPIO_Port, &GPIO_InitStruct);
 8001232:	f107 031c 	add.w	r3, r7, #28
 8001236:	4619      	mov	r1, r3
 8001238:	4817      	ldr	r0, [pc, #92]	; (8001298 <MX_GPIO_Init+0x268>)
 800123a:	f005 fb21 	bl	8006880 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LM4_Pin|LM3_Pin;
 800123e:	23c0      	movs	r3, #192	; 0xc0
 8001240:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001242:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001246:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800124c:	f107 031c 	add.w	r3, r7, #28
 8001250:	4619      	mov	r1, r3
 8001252:	480c      	ldr	r0, [pc, #48]	; (8001284 <MX_GPIO_Init+0x254>)
 8001254:	f005 fb14 	bl	8006880 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001258:	2200      	movs	r2, #0
 800125a:	2100      	movs	r1, #0
 800125c:	2017      	movs	r0, #23
 800125e:	f002 ffc0 	bl	80041e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001262:	2017      	movs	r0, #23
 8001264:	f002 ffd7 	bl	8004216 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001268:	2200      	movs	r2, #0
 800126a:	2100      	movs	r1, #0
 800126c:	2028      	movs	r0, #40	; 0x28
 800126e:	f002 ffb8 	bl	80041e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001272:	2028      	movs	r0, #40	; 0x28
 8001274:	f002 ffcf 	bl	8004216 <HAL_NVIC_EnableIRQ>

}
 8001278:	bf00      	nop
 800127a:	3730      	adds	r7, #48	; 0x30
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	58024400 	.word	0x58024400
 8001284:	58020400 	.word	0x58020400
 8001288:	58021000 	.word	0x58021000
 800128c:	58020c00 	.word	0x58020c00
 8001290:	58020800 	.word	0x58020800
 8001294:	58020000 	.word	0x58020000
 8001298:	58021800 	.word	0x58021800

0800129c <_ZN11robot_jointC1Ev>:
struct joint_state {
    float q1,q2,q3,q4;
};
typedef struct joint_state joint_config;

struct robot_joint{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	65da      	str	r2, [r3, #92]	; 0x5c
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	661a      	str	r2, [r3, #96]	; 0x60
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80012ba:	665a      	str	r2, [r3, #100]	; 0x64
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	669a      	str	r2, [r3, #104]	; 0x68
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80012ca:	66da      	str	r2, [r3, #108]	; 0x6c
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	671a      	str	r2, [r3, #112]	; 0x70
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f04f 0200 	mov.w	r2, #0
 80012da:	675a      	str	r2, [r3, #116]	; 0x74
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	679a      	str	r2, [r3, #120]	; 0x78
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a06      	ldr	r2, [pc, #24]	; (8001300 <_ZN11robot_jointC1Ev+0x64>)
 80012e8:	67da      	str	r2, [r3, #124]	; 0x7c
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a05      	ldr	r2, [pc, #20]	; (8001304 <_ZN11robot_jointC1Ev+0x68>)
 80012ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4618      	mov	r0, r3
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	3c23d70a 	.word	0x3c23d70a
 8001304:	38d1b717 	.word	0x38d1b717

08001308 <_Z12KalmanFilterf11robot_joint>:
////     p21 = P21 + P22*dt + (Q*dt3)/2 - (((Q*dt3)/2 + P22*dt + P21)*(P11 + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt)))/(P11 + R + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt));
////	 p22 = P22 + Q*dt2 - (((Q*dt3)/2 + P22*dt + P12)*((Q*dt3)/2 + P22*dt + P21))/(P11 + R + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt));
//}

fcb_joint KalmanFilter(float theta_k, fcb_joint joint)
{
 8001308:	b084      	sub	sp, #16
 800130a:	b580      	push	{r7, lr}
 800130c:	ed2d 8b08 	vpush	{d8-d11}
 8001310:	b08a      	sub	sp, #40	; 0x28
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
 8001316:	ed87 0a00 	vstr	s0, [r7]
 800131a:	f107 0054 	add.w	r0, r7, #84	; 0x54
 800131e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
//	bug1 = joint.Encoder;
	float X1 = joint.X11;
 8001322:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001326:	627b      	str	r3, [r7, #36]	; 0x24
	float X2 = joint.X21;
 8001328:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800132c:	623b      	str	r3, [r7, #32]
	float P11 = joint.p11;
 800132e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001332:	61fb      	str	r3, [r7, #28]
	float P12 = joint.p12;
 8001334:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001338:	61bb      	str	r3, [r7, #24]
	float P21 = joint.p21;
 800133a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800133e:	617b      	str	r3, [r7, #20]
	float P22 = joint.p22;
 8001340:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001344:	613b      	str	r3, [r7, #16]
	float Q = joint.Q;
 8001346:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800134a:	60fb      	str	r3, [r7, #12]
	float R = joint.R;
 800134c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001350:	60bb      	str	r3, [r7, #8]
	joint.X11 = X1 + (X2*dt) - ((X1 - theta_k + X2*dt)*(P11 + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt)))/(P11 + R + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt));
 8001352:	4bef      	ldr	r3, [pc, #956]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 8001354:	ed93 7a00 	vldr	s14, [r3]
 8001358:	edd7 7a08 	vldr	s15, [r7, #32]
 800135c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001360:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001368:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 800136c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001370:	edd7 7a00 	vldr	s15, [r7]
 8001374:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001378:	4be5      	ldr	r3, [pc, #916]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 800137a:	edd3 6a00 	vldr	s13, [r3]
 800137e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001382:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001386:	ee77 7a27 	vadd.f32	s15, s14, s15
 800138a:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800138e:	4be0      	ldr	r3, [pc, #896]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 8001390:	ed93 7a00 	vldr	s14, [r3]
 8001394:	edd7 7a05 	vldr	s15, [r7, #20]
 8001398:	ee27 7a27 	vmul.f32	s14, s14, s15
 800139c:	edd7 7a07 	vldr	s15, [r7, #28]
 80013a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a4:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 80013a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80013ac:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 80013b0:	4bd7      	ldr	r3, [pc, #860]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80013b2:	edd3 7a00 	vldr	s15, [r3]
 80013b6:	2004      	movs	r0, #4
 80013b8:	eeb0 0a67 	vmov.f32	s0, s15
 80013bc:	f001 f802 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80013c0:	eeb0 7b40 	vmov.f64	d7, d0
 80013c4:	ee2b 6b07 	vmul.f64	d6, d11, d7
 80013c8:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80013cc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80013d0:	ee3a 6b07 	vadd.f64	d6, d10, d7
 80013d4:	4bce      	ldr	r3, [pc, #824]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80013d6:	ed93 7a00 	vldr	s14, [r3]
 80013da:	edd7 7a04 	vldr	s15, [r7, #16]
 80013de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80013e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013ea:	4bc9      	ldr	r3, [pc, #804]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80013ec:	edd3 7a00 	vldr	s15, [r3]
 80013f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013f8:	ee36 7b07 	vadd.f64	d7, d6, d7
 80013fc:	ee29 9b07 	vmul.f64	d9, d9, d7
 8001400:	ed97 7a07 	vldr	s14, [r7, #28]
 8001404:	edd7 7a02 	vldr	s15, [r7, #8]
 8001408:	ee37 7a27 	vadd.f32	s14, s14, s15
 800140c:	4bc0      	ldr	r3, [pc, #768]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 800140e:	edd3 6a00 	vldr	s13, [r3]
 8001412:	edd7 7a05 	vldr	s15, [r7, #20]
 8001416:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800141a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141e:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001422:	edd7 7a03 	vldr	s15, [r7, #12]
 8001426:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 800142a:	4bb9      	ldr	r3, [pc, #740]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	2004      	movs	r0, #4
 8001432:	eeb0 0a67 	vmov.f32	s0, s15
 8001436:	f000 ffc5 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800143a:	eeb0 7b40 	vmov.f64	d7, d0
 800143e:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8001442:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001446:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800144a:	ee3a 6b07 	vadd.f64	d6, d10, d7
 800144e:	4bb0      	ldr	r3, [pc, #704]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 8001450:	ed93 7a00 	vldr	s14, [r3]
 8001454:	edd7 7a04 	vldr	s15, [r7, #16]
 8001458:	ee27 7a27 	vmul.f32	s14, s14, s15
 800145c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001460:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001464:	4baa      	ldr	r3, [pc, #680]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 8001466:	edd3 7a00 	vldr	s15, [r3]
 800146a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800146e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001472:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001476:	ee89 7b06 	vdiv.f64	d7, d9, d6
 800147a:	ee38 7b47 	vsub.f64	d7, d8, d7
 800147e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001482:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	joint.X21 = X2 - (((Q*pow(dt,3))/2 + P22*dt + P21)*(X1 - theta_k + X2*dt))/(P11 + R + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt));
 8001486:	edd7 7a08 	vldr	s15, [r7, #32]
 800148a:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 800148e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001492:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001496:	4b9e      	ldr	r3, [pc, #632]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 8001498:	edd3 7a00 	vldr	s15, [r3]
 800149c:	2003      	movs	r0, #3
 800149e:	eeb0 0a67 	vmov.f32	s0, s15
 80014a2:	f000 ff8f 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80014a6:	eeb0 7b40 	vmov.f64	d7, d0
 80014aa:	ee29 7b07 	vmul.f64	d7, d9, d7
 80014ae:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80014b2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80014b6:	4b96      	ldr	r3, [pc, #600]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80014b8:	ed93 7a00 	vldr	s14, [r3]
 80014bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80014c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014c8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80014cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80014d0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014d4:	ee36 6b07 	vadd.f64	d6, d6, d7
 80014d8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80014dc:	edd7 7a00 	vldr	s15, [r7]
 80014e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014e4:	4b8a      	ldr	r3, [pc, #552]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80014e6:	edd3 5a00 	vldr	s11, [r3]
 80014ea:	edd7 7a08 	vldr	s15, [r7, #32]
 80014ee:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80014f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014fa:	ee26 9b07 	vmul.f64	d9, d6, d7
 80014fe:	ed97 7a07 	vldr	s14, [r7, #28]
 8001502:	edd7 7a02 	vldr	s15, [r7, #8]
 8001506:	ee37 7a27 	vadd.f32	s14, s14, s15
 800150a:	4b81      	ldr	r3, [pc, #516]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 800150c:	edd3 6a00 	vldr	s13, [r3]
 8001510:	edd7 7a05 	vldr	s15, [r7, #20]
 8001514:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800151c:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001520:	edd7 7a03 	vldr	s15, [r7, #12]
 8001524:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 8001528:	4b79      	ldr	r3, [pc, #484]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 800152a:	edd3 7a00 	vldr	s15, [r3]
 800152e:	2004      	movs	r0, #4
 8001530:	eeb0 0a67 	vmov.f32	s0, s15
 8001534:	f000 ff46 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001538:	eeb0 7b40 	vmov.f64	d7, d0
 800153c:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8001540:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001544:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001548:	ee3a 6b07 	vadd.f64	d6, d10, d7
 800154c:	4b70      	ldr	r3, [pc, #448]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 800154e:	ed93 7a00 	vldr	s14, [r3]
 8001552:	edd7 7a04 	vldr	s15, [r7, #16]
 8001556:	ee27 7a27 	vmul.f32	s14, s14, s15
 800155a:	edd7 7a06 	vldr	s15, [r7, #24]
 800155e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001562:	4b6b      	ldr	r3, [pc, #428]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 8001564:	edd3 7a00 	vldr	s15, [r3]
 8001568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800156c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001570:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001574:	ee89 7b06 	vdiv.f64	d7, d9, d6
 8001578:	ee38 7b47 	vsub.f64	d7, d8, d7
 800157c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001580:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	joint.p11 = -((P11 + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt))/(P11 + R + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt)) - 1)*(P11 + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt));
 8001584:	4b62      	ldr	r3, [pc, #392]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 8001586:	ed93 7a00 	vldr	s14, [r3]
 800158a:	edd7 7a05 	vldr	s15, [r7, #20]
 800158e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001592:	edd7 7a07 	vldr	s15, [r7, #28]
 8001596:	ee77 7a27 	vadd.f32	s15, s14, s15
 800159a:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 800159e:	edd7 7a03 	vldr	s15, [r7, #12]
 80015a2:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80015a6:	4b5a      	ldr	r3, [pc, #360]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	2004      	movs	r0, #4
 80015ae:	eeb0 0a67 	vmov.f32	s0, s15
 80015b2:	f000 ff07 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80015b6:	eeb0 7b40 	vmov.f64	d7, d0
 80015ba:	ee29 6b07 	vmul.f64	d6, d9, d7
 80015be:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80015c2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80015c6:	ee38 6b07 	vadd.f64	d6, d8, d7
 80015ca:	4b51      	ldr	r3, [pc, #324]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80015cc:	ed93 7a00 	vldr	s14, [r3]
 80015d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80015d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80015dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015e0:	4b4b      	ldr	r3, [pc, #300]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80015e2:	edd3 7a00 	vldr	s15, [r3]
 80015e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015ee:	ee36 8b07 	vadd.f64	d8, d6, d7
 80015f2:	ed97 7a07 	vldr	s14, [r7, #28]
 80015f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80015fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015fe:	4b44      	ldr	r3, [pc, #272]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 8001600:	edd3 6a00 	vldr	s13, [r3]
 8001604:	edd7 7a05 	vldr	s15, [r7, #20]
 8001608:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800160c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001610:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001614:	edd7 7a03 	vldr	s15, [r7, #12]
 8001618:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 800161c:	4b3c      	ldr	r3, [pc, #240]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 800161e:	edd3 7a00 	vldr	s15, [r3]
 8001622:	2004      	movs	r0, #4
 8001624:	eeb0 0a67 	vmov.f32	s0, s15
 8001628:	f000 fecc 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800162c:	eeb0 7b40 	vmov.f64	d7, d0
 8001630:	ee2a 6b07 	vmul.f64	d6, d10, d7
 8001634:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001638:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800163c:	ee39 6b07 	vadd.f64	d6, d9, d7
 8001640:	4b33      	ldr	r3, [pc, #204]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 8001642:	ed93 7a00 	vldr	s14, [r3]
 8001646:	edd7 7a04 	vldr	s15, [r7, #16]
 800164a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800164e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001652:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001656:	4b2e      	ldr	r3, [pc, #184]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001660:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001664:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001668:	ee88 7b06 	vdiv.f64	d7, d8, d6
 800166c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001670:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001674:	eeb1 8b47 	vneg.f64	d8, d7
 8001678:	4b25      	ldr	r3, [pc, #148]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 800167a:	ed93 7a00 	vldr	s14, [r3]
 800167e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001682:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001686:	edd7 7a07 	vldr	s15, [r7, #28]
 800168a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800168e:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001692:	edd7 7a03 	vldr	s15, [r7, #12]
 8001696:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 800169a:	4b1d      	ldr	r3, [pc, #116]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 800169c:	edd3 7a00 	vldr	s15, [r3]
 80016a0:	2004      	movs	r0, #4
 80016a2:	eeb0 0a67 	vmov.f32	s0, s15
 80016a6:	f000 fe8d 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80016aa:	eeb0 7b40 	vmov.f64	d7, d0
 80016ae:	ee2a 6b07 	vmul.f64	d6, d10, d7
 80016b2:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80016b6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80016ba:	ee39 6b07 	vadd.f64	d6, d9, d7
 80016be:	4b14      	ldr	r3, [pc, #80]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80016c0:	ed93 7a00 	vldr	s14, [r3]
 80016c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80016c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80016d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016d4:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016de:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016e2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80016e6:	ee28 7b07 	vmul.f64	d7, d8, d7
 80016ea:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80016ee:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
	joint.p12 = -((P11 + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt))/(P11 + R + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt)) - 1)*((Q*pow(dt,3))/2 + P22*dt + P12);
 80016f2:	4b07      	ldr	r3, [pc, #28]	; (8001710 <_Z12KalmanFilterf11robot_joint+0x408>)
 80016f4:	ed93 7a00 	vldr	s14, [r3]
 80016f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80016fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001700:	edd7 7a07 	vldr	s15, [r7, #28]
 8001704:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001708:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 800170c:	e002      	b.n	8001714 <_Z12KalmanFilterf11robot_joint+0x40c>
 800170e:	bf00      	nop
 8001710:	24000298 	.word	0x24000298
 8001714:	edd7 7a03 	vldr	s15, [r7, #12]
 8001718:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800171c:	4bef      	ldr	r3, [pc, #956]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 800171e:	edd3 7a00 	vldr	s15, [r3]
 8001722:	2004      	movs	r0, #4
 8001724:	eeb0 0a67 	vmov.f32	s0, s15
 8001728:	f000 fe4c 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800172c:	eeb0 7b40 	vmov.f64	d7, d0
 8001730:	ee29 6b07 	vmul.f64	d6, d9, d7
 8001734:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001738:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800173c:	ee38 6b07 	vadd.f64	d6, d8, d7
 8001740:	4be6      	ldr	r3, [pc, #920]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001742:	ed93 7a00 	vldr	s14, [r3]
 8001746:	edd7 7a04 	vldr	s15, [r7, #16]
 800174a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800174e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001752:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001756:	4be1      	ldr	r3, [pc, #900]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001758:	edd3 7a00 	vldr	s15, [r3]
 800175c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001760:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001764:	ee36 8b07 	vadd.f64	d8, d6, d7
 8001768:	ed97 7a07 	vldr	s14, [r7, #28]
 800176c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001770:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001774:	4bd9      	ldr	r3, [pc, #868]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001776:	edd3 6a00 	vldr	s13, [r3]
 800177a:	edd7 7a05 	vldr	s15, [r7, #20]
 800177e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001782:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001786:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800178a:	edd7 7a03 	vldr	s15, [r7, #12]
 800178e:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001792:	4bd2      	ldr	r3, [pc, #840]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001794:	edd3 7a00 	vldr	s15, [r3]
 8001798:	2004      	movs	r0, #4
 800179a:	eeb0 0a67 	vmov.f32	s0, s15
 800179e:	f000 fe11 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80017a2:	eeb0 7b40 	vmov.f64	d7, d0
 80017a6:	ee2a 6b07 	vmul.f64	d6, d10, d7
 80017aa:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80017ae:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80017b2:	ee39 6b07 	vadd.f64	d6, d9, d7
 80017b6:	4bc9      	ldr	r3, [pc, #804]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 80017b8:	ed93 7a00 	vldr	s14, [r3]
 80017bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80017c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80017c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017cc:	4bc3      	ldr	r3, [pc, #780]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 80017ce:	edd3 7a00 	vldr	s15, [r3]
 80017d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017da:	ee36 6b07 	vadd.f64	d6, d6, d7
 80017de:	ee88 7b06 	vdiv.f64	d7, d8, d6
 80017e2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80017e6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80017ea:	eeb1 8b47 	vneg.f64	d8, d7
 80017ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80017f2:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80017f6:	4bb9      	ldr	r3, [pc, #740]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 80017f8:	edd3 7a00 	vldr	s15, [r3]
 80017fc:	2003      	movs	r0, #3
 80017fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001802:	f000 fddf 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001806:	eeb0 7b40 	vmov.f64	d7, d0
 800180a:	ee29 7b07 	vmul.f64	d7, d9, d7
 800180e:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001812:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001816:	4bb1      	ldr	r3, [pc, #708]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001818:	ed93 7a00 	vldr	s14, [r3]
 800181c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001824:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001828:	ee36 6b07 	vadd.f64	d6, d6, d7
 800182c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001830:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001834:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001838:	ee28 7b07 	vmul.f64	d7, d8, d7
 800183c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001840:	edc7 7a2f 	vstr	s15, [r7, #188]	; 0xbc
	joint.p21 = P21 + P22*dt + (Q*pow(dt,3))/2 - (((Q*pow(dt,3))/2 + P22*dt + P21)*(P11 + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt)))/(P11 + R + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt));
 8001844:	4ba5      	ldr	r3, [pc, #660]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001846:	ed93 7a00 	vldr	s14, [r3]
 800184a:	edd7 7a04 	vldr	s15, [r7, #16]
 800184e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001852:	edd7 7a05 	vldr	s15, [r7, #20]
 8001856:	ee77 7a27 	vadd.f32	s15, s14, s15
 800185a:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 800185e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001862:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001866:	4b9d      	ldr	r3, [pc, #628]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001868:	edd3 7a00 	vldr	s15, [r3]
 800186c:	2003      	movs	r0, #3
 800186e:	eeb0 0a67 	vmov.f32	s0, s15
 8001872:	f000 fda7 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001876:	eeb0 7b40 	vmov.f64	d7, d0
 800187a:	ee29 6b07 	vmul.f64	d6, d9, d7
 800187e:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001882:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001886:	ee38 8b07 	vadd.f64	d8, d8, d7
 800188a:	edd7 7a03 	vldr	s15, [r7, #12]
 800188e:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001892:	4b92      	ldr	r3, [pc, #584]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001894:	edd3 7a00 	vldr	s15, [r3]
 8001898:	2003      	movs	r0, #3
 800189a:	eeb0 0a67 	vmov.f32	s0, s15
 800189e:	f000 fd91 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80018a2:	eeb0 7b40 	vmov.f64	d7, d0
 80018a6:	ee29 7b07 	vmul.f64	d7, d9, d7
 80018aa:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80018ae:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80018b2:	4b8a      	ldr	r3, [pc, #552]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 80018b4:	ed93 7a00 	vldr	s14, [r3]
 80018b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80018bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80018c4:	ee36 6b07 	vadd.f64	d6, d6, d7
 80018c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80018cc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80018d0:	ee36 9b07 	vadd.f64	d9, d6, d7
 80018d4:	4b81      	ldr	r3, [pc, #516]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 80018d6:	ed93 7a00 	vldr	s14, [r3]
 80018da:	edd7 7a05 	vldr	s15, [r7, #20]
 80018de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80018e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ea:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 80018ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80018f2:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 80018f6:	4b79      	ldr	r3, [pc, #484]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 80018f8:	edd3 7a00 	vldr	s15, [r3]
 80018fc:	2004      	movs	r0, #4
 80018fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001902:	f000 fd5f 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001906:	eeb0 7b40 	vmov.f64	d7, d0
 800190a:	ee2b 6b07 	vmul.f64	d6, d11, d7
 800190e:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001912:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001916:	ee3a 6b07 	vadd.f64	d6, d10, d7
 800191a:	4b70      	ldr	r3, [pc, #448]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 800191c:	ed93 7a00 	vldr	s14, [r3]
 8001920:	edd7 7a04 	vldr	s15, [r7, #16]
 8001924:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001928:	edd7 7a06 	vldr	s15, [r7, #24]
 800192c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001930:	4b6a      	ldr	r3, [pc, #424]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001932:	edd3 7a00 	vldr	s15, [r3]
 8001936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800193a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800193e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001942:	ee29 9b07 	vmul.f64	d9, d9, d7
 8001946:	ed97 7a07 	vldr	s14, [r7, #28]
 800194a:	edd7 7a02 	vldr	s15, [r7, #8]
 800194e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001952:	4b62      	ldr	r3, [pc, #392]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001954:	edd3 6a00 	vldr	s13, [r3]
 8001958:	edd7 7a05 	vldr	s15, [r7, #20]
 800195c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001960:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001964:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001968:	edd7 7a03 	vldr	s15, [r7, #12]
 800196c:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 8001970:	4b5a      	ldr	r3, [pc, #360]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001972:	edd3 7a00 	vldr	s15, [r3]
 8001976:	2004      	movs	r0, #4
 8001978:	eeb0 0a67 	vmov.f32	s0, s15
 800197c:	f000 fd22 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001980:	eeb0 7b40 	vmov.f64	d7, d0
 8001984:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8001988:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 800198c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001990:	ee3a 6b07 	vadd.f64	d6, d10, d7
 8001994:	4b51      	ldr	r3, [pc, #324]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001996:	ed93 7a00 	vldr	s14, [r3]
 800199a:	edd7 7a04 	vldr	s15, [r7, #16]
 800199e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019a2:	edd7 7a06 	vldr	s15, [r7, #24]
 80019a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019aa:	4b4c      	ldr	r3, [pc, #304]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 80019ac:	edd3 7a00 	vldr	s15, [r3]
 80019b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80019b8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80019bc:	ee89 7b06 	vdiv.f64	d7, d9, d6
 80019c0:	ee38 7b47 	vsub.f64	d7, d8, d7
 80019c4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80019c8:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0
	joint.p22 = P22 + Q*pow(dt,2) - (((Q*pow(dt,3))/2 + P22*dt + P12)*((Q*pow(dt,3))/2 + P22*dt + P21))/(P11 + R + P21*dt + (Q*pow(dt,4))/4 + dt*(P12 + P22*dt));
 80019cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80019d0:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80019d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80019d8:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80019dc:	4b3f      	ldr	r3, [pc, #252]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 80019de:	edd3 7a00 	vldr	s15, [r3]
 80019e2:	2002      	movs	r0, #2
 80019e4:	eeb0 0a67 	vmov.f32	s0, s15
 80019e8:	f000 fcec 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80019ec:	eeb0 7b40 	vmov.f64	d7, d0
 80019f0:	ee29 7b07 	vmul.f64	d7, d9, d7
 80019f4:	ee38 8b07 	vadd.f64	d8, d8, d7
 80019f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80019fc:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001a00:	4b36      	ldr	r3, [pc, #216]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001a02:	edd3 7a00 	vldr	s15, [r3]
 8001a06:	2003      	movs	r0, #3
 8001a08:	eeb0 0a67 	vmov.f32	s0, s15
 8001a0c:	f000 fcda 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001a10:	eeb0 7b40 	vmov.f64	d7, d0
 8001a14:	ee29 7b07 	vmul.f64	d7, d9, d7
 8001a18:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001a1c:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001a20:	4b2e      	ldr	r3, [pc, #184]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001a22:	ed93 7a00 	vldr	s14, [r3]
 8001a26:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a32:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001a36:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a3a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a3e:	ee36 9b07 	vadd.f64	d9, d6, d7
 8001a42:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a46:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001a4a:	4b24      	ldr	r3, [pc, #144]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001a4c:	edd3 7a00 	vldr	s15, [r3]
 8001a50:	2003      	movs	r0, #3
 8001a52:	eeb0 0a67 	vmov.f32	s0, s15
 8001a56:	f000 fcb5 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001a5a:	eeb0 7b40 	vmov.f64	d7, d0
 8001a5e:	ee2a 7b07 	vmul.f64	d7, d10, d7
 8001a62:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001a66:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001a6a:	4b1c      	ldr	r3, [pc, #112]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001a6c:	ed93 7a00 	vldr	s14, [r3]
 8001a70:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a78:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a7c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001a80:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a84:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a88:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001a8c:	ee29 9b07 	vmul.f64	d9, d9, d7
 8001a90:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a94:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a9c:	4b0f      	ldr	r3, [pc, #60]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001a9e:	edd3 6a00 	vldr	s13, [r3]
 8001aa2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001aa6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aae:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001ab2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ab6:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 8001aba:	4b08      	ldr	r3, [pc, #32]	; (8001adc <_Z12KalmanFilterf11robot_joint+0x7d4>)
 8001abc:	edd3 7a00 	vldr	s15, [r3]
 8001ac0:	2004      	movs	r0, #4
 8001ac2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac6:	f000 fc7d 	bl	80023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001aca:	eeb0 7b40 	vmov.f64	d7, d0
 8001ace:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8001ad2:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001ad6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001ada:	e001      	b.n	8001ae0 <_Z12KalmanFilterf11robot_joint+0x7d8>
 8001adc:	24000298 	.word	0x24000298
 8001ae0:	ee3a 6b07 	vadd.f64	d6, d10, d7
 8001ae4:	4b16      	ldr	r3, [pc, #88]	; (8001b40 <_Z12KalmanFilterf11robot_joint+0x838>)
 8001ae6:	ed93 7a00 	vldr	s14, [r3]
 8001aea:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001af2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001af6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001afa:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <_Z12KalmanFilterf11robot_joint+0x838>)
 8001afc:	edd3 7a00 	vldr	s15, [r3]
 8001b00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b04:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b08:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001b0c:	ee89 7b06 	vdiv.f64	d7, d9, d6
 8001b10:	ee38 7b47 	vsub.f64	d7, d8, d7
 8001b14:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b18:	edc7 7a31 	vstr	s15, [r7, #196]	; 0xc4
	return  joint;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b24:	2284      	movs	r2, #132	; 0x84
 8001b26:	4619      	mov	r1, r3
 8001b28:	f00b fa1c 	bl	800cf64 <memcpy>
//	 X21 = X2 - (((Q*dt3)/2 + P22*dt + P21)*(X1 - theta_k + X2*dt))/(P11 + R + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt));
//	 p11 = -((P11 + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt))/(P11 + R + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt)) - 1)*(P11 + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt));
//	 p12 = -((P11 + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt))/(P11 + R + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt)) - 1)*((Q*dt3)/2 + P22*dt + P12);
//   p21 = P21 + P22*dt + (Q*dt3)/2 - (((Q*dt3)/2 + P22*dt + P21)*(P11 + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt)))/(P11 + R + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt));
//	 p22 = P22 + Q*dt2 - (((Q*dt3)/2 + P22*dt + P12)*((Q*dt3)/2 + P22*dt + P21))/(P11 + R + P21*dt + (Q*dt2)/4 + dt*(P12 + P22*dt));
}
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	3728      	adds	r7, #40	; 0x28
 8001b30:	46bd      	mov	sp, r7
 8001b32:	ecbd 8b08 	vpop	{d8-d11}
 8001b36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b3a:	b004      	add	sp, #16
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	24000298 	.word	0x24000298
 8001b44:	00000000 	.word	0x00000000

08001b48 <HAL_TIM_PeriodElapsedCallback>:

    return buff;
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b4a:	ed2d 8b02 	vpush	{d8}
 8001b4e:	b0c9      	sub	sp, #292	; 0x124
 8001b50:	af1e      	add	r7, sp, #120	; 0x78
 8001b52:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	if (htim == &htim5){	//
	}
	if (htim == &htim12){	//

	}
	if (htim == &htim7) { 	//
 8001b56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001b5a:	4a71      	ldr	r2, [pc, #452]	; (8001d20 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	f040 825a 	bne.w	8002016 <HAL_TIM_PeriodElapsedCallback+0x4ce>

		encoderJ1.AMT21_Read();
 8001b62:	4870      	ldr	r0, [pc, #448]	; (8001d24 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001b64:	f7fe fdaf 	bl	80006c6 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ1OK = encoderJ1.AMT21_Check_Value();
 8001b68:	486e      	ldr	r0, [pc, #440]	; (8001d24 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001b6a:	f7fe fddb 	bl	8000724 <_ZN5AMT2117AMT21_Check_ValueEv>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b6d      	ldr	r3, [pc, #436]	; (8001d28 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001b74:	701a      	strb	r2, [r3, #0]
		if (HALENCJ1OK == HAL_OK) {
 8001b76:	4b6c      	ldr	r3, [pc, #432]	; (8001d28 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d106      	bne.n	8001b8c <HAL_TIM_PeriodElapsedCallback+0x44>
			fcb_joint1.Encoder = encoderJ1.getAngPos180() ;
 8001b7e:	4869      	ldr	r0, [pc, #420]	; (8001d24 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001b80:	f7fe fe34 	bl	80007ec <_ZN5AMT2112getAngPos180Ev>
 8001b84:	4603      	mov	r3, r0
 8001b86:	461a      	mov	r2, r3
 8001b88:	4b68      	ldr	r3, [pc, #416]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001b8a:	801a      	strh	r2, [r3, #0]
//			fcb_joint3.Encoder = encoderJ3.getAngPos180() ;
//		}



	    float t_2 = t*t;
 8001b8c:	4b68      	ldr	r3, [pc, #416]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001b8e:	ed93 7a00 	vldr	s14, [r3]
 8001b92:	4b67      	ldr	r3, [pc, #412]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001b94:	edd3 7a00 	vldr	s15, [r3]
 8001b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b9c:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
	    float t_3 = t*t*t;
 8001ba0:	4b63      	ldr	r3, [pc, #396]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001ba2:	ed93 7a00 	vldr	s14, [r3]
 8001ba6:	4b62      	ldr	r3, [pc, #392]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001ba8:	edd3 7a00 	vldr	s15, [r3]
 8001bac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bb0:	4b5f      	ldr	r3, [pc, #380]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001bb2:	edd3 7a00 	vldr	s15, [r3]
 8001bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bba:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0

	    fcb_joint3.Goal_Position =  C0_q1 + (C2_q1*t_2) - (C3_q1*t_3);
 8001bbe:	4b5d      	ldr	r3, [pc, #372]	; (8001d34 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001bc0:	ed93 7a00 	vldr	s14, [r3]
 8001bc4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001bc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bcc:	4b5a      	ldr	r3, [pc, #360]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001bce:	edd3 7a00 	vldr	s15, [r3]
 8001bd2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bd6:	4b59      	ldr	r3, [pc, #356]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001bd8:	edd3 6a00 	vldr	s13, [r3]
 8001bdc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001be0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001be4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001be8:	4b55      	ldr	r3, [pc, #340]	; (8001d40 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001bea:	edc3 7a01 	vstr	s15, [r3, #4]

//	    kalman_pos = fcb_joint1.Goal_Position;
	    kalman_pos = (fcb_joint1.Old_p - fcb_joint1.Encoder);
 8001bee:	4b4f      	ldr	r3, [pc, #316]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001bf0:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8001bf4:	4b4d      	ldr	r3, [pc, #308]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001bf6:	881b      	ldrh	r3, [r3, #0]
 8001bf8:	b21b      	sxth	r3, r3
 8001bfa:	ee07 3a90 	vmov	s15, r3
 8001bfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c06:	4b4f      	ldr	r3, [pc, #316]	; (8001d44 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c08:	edc3 7a00 	vstr	s15, [r3]

	    kalman_velo_input =  kalman_pos ;
 8001c0c:	4b4d      	ldr	r3, [pc, #308]	; (8001d44 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a4d      	ldr	r2, [pc, #308]	; (8001d48 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001c12:	6013      	str	r3, [r2, #0]

	    if (direction_traj == 1){
 8001c14:	4b4d      	ldr	r3, [pc, #308]	; (8001d4c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	bf0c      	ite	eq
 8001c1c:	2301      	moveq	r3, #1
 8001c1e:	2300      	movne	r3, #0
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 8096 	beq.w	8001d54 <HAL_TIM_PeriodElapsedCallback+0x20c>
	    	fcb_joint1.Goal_Position = unwrap_pose + (C0_q1 + (C2_q1*t_2) - (C3_q1*t_3)) - 0.8 ;
 8001c28:	4b42      	ldr	r3, [pc, #264]	; (8001d34 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001c2a:	ed93 7a00 	vldr	s14, [r3]
 8001c2e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001c32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c36:	4b40      	ldr	r3, [pc, #256]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001c38:	edd3 7a00 	vldr	s15, [r3]
 8001c3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c40:	4b3e      	ldr	r3, [pc, #248]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001c42:	edd3 6a00 	vldr	s13, [r3]
 8001c46:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001c4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c52:	4b3f      	ldr	r3, [pc, #252]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001c54:	edd3 7a00 	vldr	s15, [r3]
 8001c58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c5c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c60:	ed9f 6b2d 	vldr	d6, [pc, #180]	; 8001d18 <HAL_TIM_PeriodElapsedCallback+0x1d0>
 8001c64:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001c68:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001c6c:	4b2f      	ldr	r3, [pc, #188]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001c6e:	edc3 7a01 	vstr	s15, [r3, #4]
	    	fcb_joint1.Goal_Velocity = ((2.0*C2_q1*t) - (3.0 * C3_q1*t_2)) * -2 ;
 8001c72:	4b30      	ldr	r3, [pc, #192]	; (8001d34 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001c74:	edd3 7a00 	vldr	s15, [r3]
 8001c78:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c7c:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001c80:	4b2b      	ldr	r3, [pc, #172]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001c82:	edd3 7a00 	vldr	s15, [r3]
 8001c86:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c8a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001c8e:	4b2b      	ldr	r3, [pc, #172]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001c90:	edd3 7a00 	vldr	s15, [r3]
 8001c94:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c98:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8001c9c:	ee27 5b05 	vmul.f64	d5, d7, d5
 8001ca0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001ca4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ca8:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001cac:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001cb0:	eeb8 6b00 	vmov.f64	d6, #128	; 0xc0000000 -2.0
 8001cb4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001cb8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001cbc:	4b1b      	ldr	r3, [pc, #108]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001cbe:	edc3 7a02 	vstr	s15, [r3, #8]
	    	fcb_joint3.Goal_Velocity = ((2.0*C2_q1*t) - (3.0 * C3_q1*t_2)) * -2 ;
 8001cc2:	4b1c      	ldr	r3, [pc, #112]	; (8001d34 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001cc4:	edd3 7a00 	vldr	s15, [r3]
 8001cc8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ccc:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001cd0:	4b17      	ldr	r3, [pc, #92]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001cd2:	edd3 7a00 	vldr	s15, [r3]
 8001cd6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001cda:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001cde:	4b17      	ldr	r3, [pc, #92]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001ce0:	edd3 7a00 	vldr	s15, [r3]
 8001ce4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ce8:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8001cec:	ee27 5b05 	vmul.f64	d5, d7, d5
 8001cf0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001cf4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001cf8:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001cfc:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001d00:	eeb8 6b00 	vmov.f64	d6, #128	; 0xc0000000 -2.0
 8001d04:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001d08:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001d0e:	edc3 7a02 	vstr	s15, [r3, #8]
 8001d12:	e090      	b.n	8001e36 <HAL_TIM_PeriodElapsedCallback+0x2ee>
 8001d14:	f3af 8000 	nop.w
 8001d18:	9999999a 	.word	0x9999999a
 8001d1c:	3fe99999 	.word	0x3fe99999
 8001d20:	24000870 	.word	0x24000870
 8001d24:	24000210 	.word	0x24000210
 8001d28:	24000274 	.word	0x24000274
 8001d2c:	240002b0 	.word	0x240002b0
 8001d30:	24000280 	.word	0x24000280
 8001d34:	24000284 	.word	0x24000284
 8001d38:	24000004 	.word	0x24000004
 8001d3c:	24000288 	.word	0x24000288
 8001d40:	240003b8 	.word	0x240003b8
 8001d44:	24000294 	.word	0x24000294
 8001d48:	240002a8 	.word	0x240002a8
 8001d4c:	24000278 	.word	0x24000278
 8001d50:	240002ac 	.word	0x240002ac
	    }
	    else
	    {
	    	fcb_joint1.Goal_Position = unwrap_pose - (C0_q1 + (C2_q1*t_2) - (C3_q1*t_3)) + 0.8;
 8001d54:	4bb8      	ldr	r3, [pc, #736]	; (8002038 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8001d56:	ed93 7a00 	vldr	s14, [r3]
 8001d5a:	4bb8      	ldr	r3, [pc, #736]	; (800203c <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 8001d5c:	edd3 6a00 	vldr	s13, [r3]
 8001d60:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001d64:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d68:	4bb5      	ldr	r3, [pc, #724]	; (8002040 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 8001d6a:	edd3 7a00 	vldr	s15, [r3]
 8001d6e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d72:	4bb4      	ldr	r3, [pc, #720]	; (8002044 <HAL_TIM_PeriodElapsedCallback+0x4fc>)
 8001d74:	ed93 6a00 	vldr	s12, [r3]
 8001d78:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001d7c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d80:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001d84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d88:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d8c:	ed9f 6ba6 	vldr	d6, [pc, #664]	; 8002028 <HAL_TIM_PeriodElapsedCallback+0x4e0>
 8001d90:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001d94:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d98:	4bab      	ldr	r3, [pc, #684]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001d9a:	edc3 7a01 	vstr	s15, [r3, #4]
	    	fcb_joint1.Goal_Velocity = ((2.0*C2_q1*t) - (3.0 * C3_q1*t_2)) * 2 ;
 8001d9e:	4ba7      	ldr	r3, [pc, #668]	; (800203c <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 8001da0:	edd3 7a00 	vldr	s15, [r3]
 8001da4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001da8:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001dac:	4ba7      	ldr	r3, [pc, #668]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x504>)
 8001dae:	edd3 7a00 	vldr	s15, [r3]
 8001db2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001db6:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001dba:	4ba2      	ldr	r3, [pc, #648]	; (8002044 <HAL_TIM_PeriodElapsedCallback+0x4fc>)
 8001dbc:	edd3 7a00 	vldr	s15, [r3]
 8001dc0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001dc4:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8001dc8:	ee27 5b05 	vmul.f64	d5, d7, d5
 8001dcc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001dd0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001dd4:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001dd8:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001ddc:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001de0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001de4:	4b98      	ldr	r3, [pc, #608]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001de6:	edc3 7a02 	vstr	s15, [r3, #8]
	    	fcb_joint3.Goal_Velocity = ((2.0*C2_q1*t) - (3.0 * C3_q1*t_2)) * 2 ;
 8001dea:	4b94      	ldr	r3, [pc, #592]	; (800203c <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 8001dec:	edd3 7a00 	vldr	s15, [r3]
 8001df0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001df4:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001df8:	4b94      	ldr	r3, [pc, #592]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x504>)
 8001dfa:	edd3 7a00 	vldr	s15, [r3]
 8001dfe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001e02:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001e06:	4b8f      	ldr	r3, [pc, #572]	; (8002044 <HAL_TIM_PeriodElapsedCallback+0x4fc>)
 8001e08:	edd3 7a00 	vldr	s15, [r3]
 8001e0c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001e10:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8001e14:	ee27 5b05 	vmul.f64	d5, d7, d5
 8001e18:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001e1c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001e20:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001e24:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001e28:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001e2c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001e30:	4b87      	ldr	r3, [pc, #540]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001e32:	edc3 7a02 	vstr	s15, [r3, #8]


//		fcb_joint1.Goal_Velocity = sin(0.314 * 2 * t) * 2000;
//		fcb_joint3.Goal_Velocity = sin(0.314 * 2 * t) * 4000;

	    chess_board_ang = chessboard_angular_velocity * t;
 8001e36:	4b87      	ldr	r3, [pc, #540]	; (8002054 <HAL_TIM_PeriodElapsedCallback+0x50c>)
 8001e38:	ed93 7a00 	vldr	s14, [r3]
 8001e3c:	4b83      	ldr	r3, [pc, #524]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x504>)
 8001e3e:	edd3 7a00 	vldr	s15, [r3]
 8001e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e46:	4b84      	ldr	r3, [pc, #528]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x510>)
 8001e48:	edc3 7a00 	vstr	s15, [r3]

//		setpointJ1 = Goal_velocity_q1;
//		setpointJ3 = Goal_velocity_q3;


		fcb_joint1.Error_p = fcb_joint1.Goal_Position - fcb_joint1.Encoder;
 8001e4c:	4b7e      	ldr	r3, [pc, #504]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001e4e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e52:	4b7d      	ldr	r3, [pc, #500]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001e54:	881b      	ldrh	r3, [r3, #0]
 8001e56:	b21b      	sxth	r3, r3
 8001e58:	ee07 3a90 	vmov	s15, r3
 8001e5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e64:	4b78      	ldr	r3, [pc, #480]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001e66:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		fcb_joint3.Error_p = fcb_joint3.Goal_Position - fcb_joint3.Encoder;
 8001e6a:	4b79      	ldr	r3, [pc, #484]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001e6c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e70:	4b77      	ldr	r3, [pc, #476]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001e72:	881b      	ldrh	r3, [r3, #0]
 8001e74:	b21b      	sxth	r3, r3
 8001e76:	ee07 3a90 	vmov	s15, r3
 8001e7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e82:	4b73      	ldr	r3, [pc, #460]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001e84:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		fcb_joint1.Sum_Error_p += fcb_joint1.Error_p;
 8001e88:	4b6f      	ldr	r3, [pc, #444]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001e8a:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001e8e:	4b6e      	ldr	r3, [pc, #440]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001e90:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001e94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e98:	4b6b      	ldr	r3, [pc, #428]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001e9a:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		fcb_joint3.Sum_Error_p += fcb_joint3.Error_p;
 8001e9e:	4b6c      	ldr	r3, [pc, #432]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001ea0:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001ea4:	4b6a      	ldr	r3, [pc, #424]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001ea6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001eaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eae:	4b68      	ldr	r3, [pc, #416]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001eb0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

		fcb_joint1.Kp_p = 0.0 ;
 8001eb4:	4b64      	ldr	r3, [pc, #400]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	61da      	str	r2, [r3, #28]
		fcb_joint1.Ki_p = 0.0 ;
 8001ebc:	4b62      	ldr	r3, [pc, #392]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001ebe:	f04f 0200 	mov.w	r2, #0
 8001ec2:	621a      	str	r2, [r3, #32]
		fcb_joint1.Kd_p = 0.0 ;
 8001ec4:	4b60      	ldr	r3, [pc, #384]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	625a      	str	r2, [r3, #36]	; 0x24

		fcb_joint1.Kp_v = 0.0 ;
 8001ecc:	4b5e      	ldr	r3, [pc, #376]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001ece:	f04f 0200 	mov.w	r2, #0
 8001ed2:	629a      	str	r2, [r3, #40]	; 0x28
		fcb_joint1.Ki_v = 0.0 ;
 8001ed4:	4b5c      	ldr	r3, [pc, #368]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	62da      	str	r2, [r3, #44]	; 0x2c
		fcb_joint1.Kd_v = 0.0 ;
 8001edc:	4b5a      	ldr	r3, [pc, #360]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001ede:	f04f 0200 	mov.w	r2, #0
 8001ee2:	631a      	str	r2, [r3, #48]	; 0x30

		fcb_joint3.Kp_p = 0.0 ;
 8001ee4:	4b5a      	ldr	r3, [pc, #360]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	61da      	str	r2, [r3, #28]
		fcb_joint3.Ki_p = 0.0 ;
 8001eec:	4b58      	ldr	r3, [pc, #352]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001eee:	f04f 0200 	mov.w	r2, #0
 8001ef2:	621a      	str	r2, [r3, #32]
		fcb_joint3.Kd_p = 0.0 ;
 8001ef4:	4b56      	ldr	r3, [pc, #344]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001ef6:	f04f 0200 	mov.w	r2, #0
 8001efa:	625a      	str	r2, [r3, #36]	; 0x24

		fcb_joint3.Kp_v = 0.0 ;
 8001efc:	4b54      	ldr	r3, [pc, #336]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001efe:	f04f 0200 	mov.w	r2, #0
 8001f02:	629a      	str	r2, [r3, #40]	; 0x28
		fcb_joint3.Ki_v = 0.0 ;
 8001f04:	4b52      	ldr	r3, [pc, #328]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001f06:	f04f 0200 	mov.w	r2, #0
 8001f0a:	62da      	str	r2, [r3, #44]	; 0x2c
		fcb_joint3.Kd_v = 0.0 ;
 8001f0c:	4b50      	ldr	r3, [pc, #320]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001f0e:	f04f 0200 	mov.w	r2, #0
 8001f12:	631a      	str	r2, [r3, #48]	; 0x30

//		KalmanFilter(float theta_k,float kalman_pos,float kalman_velo,float P11,float P12,float P21,float P22);
//		KalmanFilter(fcb_joint1.Encoder/ 2609.0 , X11, X21, p11, p12, p21, p22, fcb_joint1);

		fcb_joint1 = KalmanFilter(fcb_joint1.Encoder/ 2609.0 ,fcb_joint1);
 8001f14:	4b4c      	ldr	r3, [pc, #304]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	b21b      	sxth	r3, r3
 8001f1a:	ee07 3a90 	vmov	s15, r3
 8001f1e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001f22:	ed9f 5b43 	vldr	d5, [pc, #268]	; 8002030 <HAL_TIM_PeriodElapsedCallback+0x4e8>
 8001f26:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001f2a:	eeb7 8bc7 	vcvt.f32.f64	s16, d7
 8001f2e:	4e46      	ldr	r6, [pc, #280]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001f30:	463d      	mov	r5, r7
 8001f32:	4c45      	ldr	r4, [pc, #276]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001f34:	4668      	mov	r0, sp
 8001f36:	f104 030c 	add.w	r3, r4, #12
 8001f3a:	2278      	movs	r2, #120	; 0x78
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f00b f811 	bl	800cf64 <memcpy>
 8001f42:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001f46:	eeb0 0a48 	vmov.f32	s0, s16
 8001f4a:	4628      	mov	r0, r5
 8001f4c:	f7ff f9dc 	bl	8001308 <_Z12KalmanFilterf11robot_joint>
 8001f50:	4630      	mov	r0, r6
 8001f52:	463b      	mov	r3, r7
 8001f54:	2284      	movs	r2, #132	; 0x84
 8001f56:	4619      	mov	r1, r3
 8001f58:	f00b f804 	bl	800cf64 <memcpy>
//											  (fcb_joint3.Kd_p * (fcb_joint3.Error_p - fcb_joint3.Old_Error_p));
//
//		fcb_joint1.Output_Stepper_Frequency = (fcb_joint1.Kp_p * fcb_joint1.Error_p);
//		fcb_joint3.Output_Stepper_Frequency = (fcb_joint3.Kp_p * fcb_joint3.Error_p);

		fcb_joint1.Output_Stepper_Frequency = fcb_joint1.Goal_Position;
 8001f5c:	4b3a      	ldr	r3, [pc, #232]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	4a39      	ldr	r2, [pc, #228]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001f62:	6553      	str	r3, [r2, #84]	; 0x54
		fcb_joint3.Output_Stepper_Frequency = fcb_joint3.Goal_Position;
 8001f64:	4b3a      	ldr	r3, [pc, #232]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	4a39      	ldr	r2, [pc, #228]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001f6a:	6553      	str	r3, [r2, #84]	; 0x54



		fcb_joint1.Old_Error_p = fcb_joint1.Error_p;
 8001f6c:	4b36      	ldr	r3, [pc, #216]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f70:	4a35      	ldr	r2, [pc, #212]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001f72:	6393      	str	r3, [r2, #56]	; 0x38
		fcb_joint3.Old_Error_p = fcb_joint3.Error_p;
 8001f74:	4b36      	ldr	r3, [pc, #216]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f78:	4a35      	ldr	r2, [pc, #212]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001f7a:	6393      	str	r3, [r2, #56]	; 0x38
		fcb_joint1.Old_p = fcb_joint1.Encoder;
 8001f7c:	4b32      	ldr	r3, [pc, #200]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	b21b      	sxth	r3, r3
 8001f82:	ee07 3a90 	vmov	s15, r3
 8001f86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f8a:	4b2f      	ldr	r3, [pc, #188]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001f8c:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		fcb_joint3.Old_p = fcb_joint3.Encoder;
 8001f90:	4b2f      	ldr	r3, [pc, #188]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	b21b      	sxth	r3, r3
 8001f96:	ee07 3a90 	vmov	s15, r3
 8001f9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f9e:	4b2c      	ldr	r3, [pc, #176]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001fa0:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
//		stepperJ1.StepperSetFrequency(300.0f);

//		stepperJ1.StepperSetFrequency(uJ1);
//		stepperJ3.StepperSetFrequency(0.0f);

		stepperJ1.StepperOpenLoopSpeed(fcb_joint1.Goal_Velocity);
 8001fa4:	4b28      	ldr	r3, [pc, #160]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001fa6:	edd3 7a02 	vldr	s15, [r3, #8]
 8001faa:	eeb0 0a67 	vmov.f32	s0, s15
 8001fae:	482b      	ldr	r0, [pc, #172]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x514>)
 8001fb0:	f7fe ff72 	bl	8000e98 <_ZN7Stepper20StepperOpenLoopSpeedEf>
		stepperJ3.StepperOpenLoopSpeed(fcb_joint3.Goal_Velocity);
 8001fb4:	4b26      	ldr	r3, [pc, #152]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001fb6:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fba:	eeb0 0a67 	vmov.f32	s0, s15
 8001fbe:	4828      	ldr	r0, [pc, #160]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x518>)
 8001fc0:	f7fe ff6a 	bl	8000e98 <_ZN7Stepper20StepperOpenLoopSpeedEf>

		#endif

		t = t + (sample_time_1000) ;
 8001fc4:	4b21      	ldr	r3, [pc, #132]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x504>)
 8001fc6:	ed93 7a00 	vldr	s14, [r3]
 8001fca:	4b26      	ldr	r3, [pc, #152]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x51c>)
 8001fcc:	edd3 7a00 	vldr	s15, [r3]
 8001fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fd4:	4b1d      	ldr	r3, [pc, #116]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x504>)
 8001fd6:	edc3 7a00 	vstr	s15, [r3]
		if (t >= Time)
 8001fda:	4b1c      	ldr	r3, [pc, #112]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x504>)
 8001fdc:	ed93 7a00 	vldr	s14, [r3]
 8001fe0:	4b21      	ldr	r3, [pc, #132]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x520>)
 8001fe2:	edd3 7a00 	vldr	s15, [r3]
 8001fe6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fee:	bfac      	ite	ge
 8001ff0:	2301      	movge	r3, #1
 8001ff2:	2300      	movlt	r3, #0
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00d      	beq.n	8002016 <HAL_TIM_PeriodElapsedCallback+0x4ce>
		{
			t = 0.0;
 8001ffa:	4b14      	ldr	r3, [pc, #80]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x504>)
 8001ffc:	f04f 0200 	mov.w	r2, #0
 8002000:	601a      	str	r2, [r3, #0]
			direction_traj ^= 1;
 8002002:	4b1a      	ldr	r3, [pc, #104]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x524>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f083 0301 	eor.w	r3, r3, #1
 800200a:	4a18      	ldr	r2, [pc, #96]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x524>)
 800200c:	6013      	str	r3, [r2, #0]
			unwrap_pose =  fcb_joint1.Goal_Position;
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	4a09      	ldr	r2, [pc, #36]	; (8002038 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8002014:	6013      	str	r3, [r2, #0]
		}

	}
}
 8002016:	bf00      	nop
 8002018:	37ac      	adds	r7, #172	; 0xac
 800201a:	46bd      	mov	sp, r7
 800201c:	ecbd 8b02 	vpop	{d8}
 8002020:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002022:	bf00      	nop
 8002024:	f3af 8000 	nop.w
 8002028:	9999999a 	.word	0x9999999a
 800202c:	3fe99999 	.word	0x3fe99999
 8002030:	00000000 	.word	0x00000000
 8002034:	40a46200 	.word	0x40a46200
 8002038:	240002ac 	.word	0x240002ac
 800203c:	24000284 	.word	0x24000284
 8002040:	24000004 	.word	0x24000004
 8002044:	24000288 	.word	0x24000288
 8002048:	240002b0 	.word	0x240002b0
 800204c:	24000280 	.word	0x24000280
 8002050:	240003b8 	.word	0x240003b8
 8002054:	24000010 	.word	0x24000010
 8002058:	2400027c 	.word	0x2400027c
 800205c:	24000224 	.word	0x24000224
 8002060:	2400024c 	.word	0x2400024c
 8002064:	2400000c 	.word	0x2400000c
 8002068:	24000000 	.word	0x24000000
 800206c:	24000278 	.word	0x24000278

08002070 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002074:	f001 ff3c 	bl	8003ef0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002078:	f000 f8f4 	bl	8002264 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800207c:	f7fe ffd8 	bl	8001030 <MX_GPIO_Init>
  MX_DMA_Init();
 8002080:	f7fe ff96 	bl	8000fb0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002084:	f001 fc88 	bl	8003998 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8002088:	f000 fe8c 	bl	8002da4 <MX_TIM2_Init>
  MX_UART4_Init();
 800208c:	f001 fbe2 	bl	8003854 <MX_UART4_Init>
  MX_TIM4_Init();
 8002090:	f000 ff78 	bl	8002f84 <MX_TIM4_Init>
  MX_SPI3_Init();
 8002094:	f000 fada 	bl	800264c <MX_SPI3_Init>
  MX_TIM1_Init();
 8002098:	f000 fdd6 	bl	8002c48 <MX_TIM1_Init>
  MX_TIM3_Init();
 800209c:	f000 fefa 	bl	8002e94 <MX_TIM3_Init>
  MX_TIM5_Init();
 80020a0:	f000 ffe8 	bl	8003074 <MX_TIM5_Init>
  MX_TIM15_Init();
 80020a4:	f001 f922 	bl	80032ec <MX_TIM15_Init>
  MX_CRC_Init();
 80020a8:	f7fe ff32 	bl	8000f10 <MX_CRC_Init>
  MX_UART7_Init();
 80020ac:	f001 fc26 	bl	80038fc <MX_UART7_Init>
  MX_TIM6_Init();
 80020b0:	f001 f82e 	bl	8003110 <MX_TIM6_Init>
  MX_TIM7_Init();
 80020b4:	f001 f862 	bl	800317c <MX_TIM7_Init>
  MX_TIM12_Init();
 80020b8:	f001 f896 	bl	80031e8 <MX_TIM12_Init>
  MX_TIM13_Init();
 80020bc:	f001 f8ce 	bl	800325c <MX_TIM13_Init>
  MX_TIM14_Init();
 80020c0:	f001 f8f0 	bl	80032a4 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 80020c4:	2201      	movs	r2, #1
 80020c6:	2101      	movs	r1, #1
 80020c8:	4857      	ldr	r0, [pc, #348]	; (8002228 <main+0x1b8>)
 80020ca:	f004 fd89 	bl	8006be0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80020ce:	2201      	movs	r2, #1
 80020d0:	2102      	movs	r1, #2
 80020d2:	4856      	ldr	r0, [pc, #344]	; (800222c <main+0x1bc>)
 80020d4:	f004 fd84 	bl	8006be0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80020d8:	2200      	movs	r2, #0
 80020da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020de:	4852      	ldr	r0, [pc, #328]	; (8002228 <main+0x1b8>)
 80020e0:	f004 fd7e 	bl	8006be0 <HAL_GPIO_WritePin>

#ifdef __cplusplus
	stepperJ1.StepperSetFrequency(0.0f);
 80020e4:	ed9f 0a52 	vldr	s0, [pc, #328]	; 8002230 <main+0x1c0>
 80020e8:	4852      	ldr	r0, [pc, #328]	; (8002234 <main+0x1c4>)
 80020ea:	f7fe fc21 	bl	8000930 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ1.StepperSetMicrostep(16);
 80020ee:	2110      	movs	r1, #16
 80020f0:	4850      	ldr	r0, [pc, #320]	; (8002234 <main+0x1c4>)
 80020f2:	f7fe feb9 	bl	8000e68 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ1.StepperSetRatio(3);
 80020f6:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 80020fa:	484e      	ldr	r0, [pc, #312]	; (8002234 <main+0x1c4>)
 80020fc:	f7fe fe90 	bl	8000e20 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ1.StepperEnable();
 8002100:	484c      	ldr	r0, [pc, #304]	; (8002234 <main+0x1c4>)
 8002102:	f7fe fc04 	bl	800090e <_ZN7Stepper13StepperEnableEv>
//	stepperJ2.StepperSetMicrostep(1);
//	stepperJ2.StepperSetRatio(1);
//	stepperJ1.StepperSetFrequency(15842.0f);
	stepperJ3.StepperSetFrequency(0.0f);
 8002106:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8002230 <main+0x1c0>
 800210a:	484b      	ldr	r0, [pc, #300]	; (8002238 <main+0x1c8>)
 800210c:	f7fe fc10 	bl	8000930 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ3.StepperSetMicrostep(8);
 8002110:	2108      	movs	r1, #8
 8002112:	4849      	ldr	r0, [pc, #292]	; (8002238 <main+0x1c8>)
 8002114:	f7fe fea8 	bl	8000e68 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ3.StepperSetRatio(9);
 8002118:	eeb2 0a02 	vmov.f32	s0, #34	; 0x41100000  9.0
 800211c:	4846      	ldr	r0, [pc, #280]	; (8002238 <main+0x1c8>)
 800211e:	f7fe fe7f 	bl	8000e20 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ3.StepperEnable();
 8002122:	4845      	ldr	r0, [pc, #276]	; (8002238 <main+0x1c8>)
 8002124:	f7fe fbf3 	bl	800090e <_ZN7Stepper13StepperEnableEv>

//	stepperJ4.StepperSetMicrostep(1);
//	stepperJ4.StepperSetRatio(1);
#endif

	HAL_TIM_Base_Start_IT(&htim5);
 8002128:	4844      	ldr	r0, [pc, #272]	; (800223c <main+0x1cc>)
 800212a:	f007 fa59 	bl	80095e0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 800212e:	4844      	ldr	r0, [pc, #272]	; (8002240 <main+0x1d0>)
 8002130:	f007 fa56 	bl	80095e0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8002134:	4843      	ldr	r0, [pc, #268]	; (8002244 <main+0x1d4>)
 8002136:	f007 fa53 	bl	80095e0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim12);
 800213a:	4843      	ldr	r0, [pc, #268]	; (8002248 <main+0x1d8>)
 800213c:	f007 fa50 	bl	80095e0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 8002140:	4842      	ldr	r0, [pc, #264]	; (800224c <main+0x1dc>)
 8002142:	f007 fa4d 	bl	80095e0 <HAL_TIM_Base_Start_IT>

	// Encoder
	__HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8002146:	4b42      	ldr	r3, [pc, #264]	; (8002250 <main+0x1e0>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b40      	ldr	r3, [pc, #256]	; (8002250 <main+0x1e0>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f042 0220 	orr.w	r2, r2, #32
 8002154:	601a      	str	r2, [r3, #0]
	__HAL_UART_ENABLE_IT(&huart3, UART_IT_TC);
 8002156:	4b3e      	ldr	r3, [pc, #248]	; (8002250 <main+0x1e0>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	4b3c      	ldr	r3, [pc, #240]	; (8002250 <main+0x1e0>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002164:	601a      	str	r2, [r3, #0]
//	stepperJ1.StepperOpenLoopSpeed(1.00f);

	// Backup
	fcb_joint1.Kp_p = 0.0 ;
 8002166:	4b3b      	ldr	r3, [pc, #236]	; (8002254 <main+0x1e4>)
 8002168:	f04f 0200 	mov.w	r2, #0
 800216c:	61da      	str	r2, [r3, #28]
	fcb_joint1.Kp_v = 0.0 ;
 800216e:	4b39      	ldr	r3, [pc, #228]	; (8002254 <main+0x1e4>)
 8002170:	f04f 0200 	mov.w	r2, #0
 8002174:	629a      	str	r2, [r3, #40]	; 0x28
	fcb_joint1.Ki_p = 0.0 ;
 8002176:	4b37      	ldr	r3, [pc, #220]	; (8002254 <main+0x1e4>)
 8002178:	f04f 0200 	mov.w	r2, #0
 800217c:	621a      	str	r2, [r3, #32]
	fcb_joint1.Ki_v = 0.0 ;
 800217e:	4b35      	ldr	r3, [pc, #212]	; (8002254 <main+0x1e4>)
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	62da      	str	r2, [r3, #44]	; 0x2c
	fcb_joint1.Kd_p = 0.0 ;
 8002186:	4b33      	ldr	r3, [pc, #204]	; (8002254 <main+0x1e4>)
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	625a      	str	r2, [r3, #36]	; 0x24
	fcb_joint1.Kd_p = 0.0 ;
 800218e:	4b31      	ldr	r3, [pc, #196]	; (8002254 <main+0x1e4>)
 8002190:	f04f 0200 	mov.w	r2, #0
 8002194:	625a      	str	r2, [r3, #36]	; 0x24

	fcb_joint2.Kp_p = 0.0 ;
 8002196:	4b30      	ldr	r3, [pc, #192]	; (8002258 <main+0x1e8>)
 8002198:	f04f 0200 	mov.w	r2, #0
 800219c:	61da      	str	r2, [r3, #28]
	fcb_joint2.Kp_v = 0.0 ;
 800219e:	4b2e      	ldr	r3, [pc, #184]	; (8002258 <main+0x1e8>)
 80021a0:	f04f 0200 	mov.w	r2, #0
 80021a4:	629a      	str	r2, [r3, #40]	; 0x28
	fcb_joint2.Ki_p = 0.0 ;
 80021a6:	4b2c      	ldr	r3, [pc, #176]	; (8002258 <main+0x1e8>)
 80021a8:	f04f 0200 	mov.w	r2, #0
 80021ac:	621a      	str	r2, [r3, #32]
	fcb_joint2.Ki_v = 0.0 ;
 80021ae:	4b2a      	ldr	r3, [pc, #168]	; (8002258 <main+0x1e8>)
 80021b0:	f04f 0200 	mov.w	r2, #0
 80021b4:	62da      	str	r2, [r3, #44]	; 0x2c
	fcb_joint2.Kd_p = 0.0 ;
 80021b6:	4b28      	ldr	r3, [pc, #160]	; (8002258 <main+0x1e8>)
 80021b8:	f04f 0200 	mov.w	r2, #0
 80021bc:	625a      	str	r2, [r3, #36]	; 0x24
	fcb_joint2.Kd_p = 0.0 ;
 80021be:	4b26      	ldr	r3, [pc, #152]	; (8002258 <main+0x1e8>)
 80021c0:	f04f 0200 	mov.w	r2, #0
 80021c4:	625a      	str	r2, [r3, #36]	; 0x24

	fcb_joint3.Kp_p = 0.0 ;
 80021c6:	4b25      	ldr	r3, [pc, #148]	; (800225c <main+0x1ec>)
 80021c8:	f04f 0200 	mov.w	r2, #0
 80021cc:	61da      	str	r2, [r3, #28]
	fcb_joint3.Kp_v = 0.0 ;
 80021ce:	4b23      	ldr	r3, [pc, #140]	; (800225c <main+0x1ec>)
 80021d0:	f04f 0200 	mov.w	r2, #0
 80021d4:	629a      	str	r2, [r3, #40]	; 0x28
	fcb_joint3.Ki_p = 0.0 ;
 80021d6:	4b21      	ldr	r3, [pc, #132]	; (800225c <main+0x1ec>)
 80021d8:	f04f 0200 	mov.w	r2, #0
 80021dc:	621a      	str	r2, [r3, #32]
	fcb_joint3.Ki_v = 0.0 ;
 80021de:	4b1f      	ldr	r3, [pc, #124]	; (800225c <main+0x1ec>)
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	62da      	str	r2, [r3, #44]	; 0x2c
	fcb_joint3.Kd_p = 0.0 ;
 80021e6:	4b1d      	ldr	r3, [pc, #116]	; (800225c <main+0x1ec>)
 80021e8:	f04f 0200 	mov.w	r2, #0
 80021ec:	625a      	str	r2, [r3, #36]	; 0x24
	fcb_joint3.Kd_p = 0.0 ;
 80021ee:	4b1b      	ldr	r3, [pc, #108]	; (800225c <main+0x1ec>)
 80021f0:	f04f 0200 	mov.w	r2, #0
 80021f4:	625a      	str	r2, [r3, #36]	; 0x24

	fcb_joint4.Kp_p = 0.0 ;
 80021f6:	4b1a      	ldr	r3, [pc, #104]	; (8002260 <main+0x1f0>)
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	61da      	str	r2, [r3, #28]
	fcb_joint4.Kp_v = 0.0 ;
 80021fe:	4b18      	ldr	r3, [pc, #96]	; (8002260 <main+0x1f0>)
 8002200:	f04f 0200 	mov.w	r2, #0
 8002204:	629a      	str	r2, [r3, #40]	; 0x28
	fcb_joint4.Ki_p = 0.0 ;
 8002206:	4b16      	ldr	r3, [pc, #88]	; (8002260 <main+0x1f0>)
 8002208:	f04f 0200 	mov.w	r2, #0
 800220c:	621a      	str	r2, [r3, #32]
	fcb_joint4.Ki_v = 0.0 ;
 800220e:	4b14      	ldr	r3, [pc, #80]	; (8002260 <main+0x1f0>)
 8002210:	f04f 0200 	mov.w	r2, #0
 8002214:	62da      	str	r2, [r3, #44]	; 0x2c
	fcb_joint4.Kd_p = 0.0 ;
 8002216:	4b12      	ldr	r3, [pc, #72]	; (8002260 <main+0x1f0>)
 8002218:	f04f 0200 	mov.w	r2, #0
 800221c:	625a      	str	r2, [r3, #36]	; 0x24
	fcb_joint4.Kd_p = 0.0 ;
 800221e:	4b10      	ldr	r3, [pc, #64]	; (8002260 <main+0x1f0>)
 8002220:	f04f 0200 	mov.w	r2, #0
 8002224:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8002226:	e7fe      	b.n	8002226 <main+0x1b6>
 8002228:	58020400 	.word	0x58020400
 800222c:	58021000 	.word	0x58021000
 8002230:	00000000 	.word	0x00000000
 8002234:	24000224 	.word	0x24000224
 8002238:	2400024c 	.word	0x2400024c
 800223c:	24000610 	.word	0x24000610
 8002240:	240006f4 	.word	0x240006f4
 8002244:	24000870 	.word	0x24000870
 8002248:	24000824 	.word	0x24000824
 800224c:	240007d8 	.word	0x240007d8
 8002250:	24000a3c 	.word	0x24000a3c
 8002254:	240002b0 	.word	0x240002b0
 8002258:	24000334 	.word	0x24000334
 800225c:	240003b8 	.word	0x240003b8
 8002260:	2400043c 	.word	0x2400043c

08002264 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b09c      	sub	sp, #112	; 0x70
 8002268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800226a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800226e:	224c      	movs	r2, #76	; 0x4c
 8002270:	2100      	movs	r1, #0
 8002272:	4618      	mov	r0, r3
 8002274:	f00a fe84 	bl	800cf80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002278:	1d3b      	adds	r3, r7, #4
 800227a:	2220      	movs	r2, #32
 800227c:	2100      	movs	r1, #0
 800227e:	4618      	mov	r0, r3
 8002280:	f00a fe7e 	bl	800cf80 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002284:	2002      	movs	r0, #2
 8002286:	f004 fcdf 	bl	8006c48 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800228a:	2300      	movs	r3, #0
 800228c:	603b      	str	r3, [r7, #0]
 800228e:	4b38      	ldr	r3, [pc, #224]	; (8002370 <_Z18SystemClock_Configv+0x10c>)
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	4a37      	ldr	r2, [pc, #220]	; (8002370 <_Z18SystemClock_Configv+0x10c>)
 8002294:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002298:	6193      	str	r3, [r2, #24]
 800229a:	4b35      	ldr	r3, [pc, #212]	; (8002370 <_Z18SystemClock_Configv+0x10c>)
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80022a2:	603b      	str	r3, [r7, #0]
 80022a4:	4b33      	ldr	r3, [pc, #204]	; (8002374 <_Z18SystemClock_Configv+0x110>)
 80022a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a8:	4a32      	ldr	r2, [pc, #200]	; (8002374 <_Z18SystemClock_Configv+0x110>)
 80022aa:	f043 0301 	orr.w	r3, r3, #1
 80022ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80022b0:	4b30      	ldr	r3, [pc, #192]	; (8002374 <_Z18SystemClock_Configv+0x110>)
 80022b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	603b      	str	r3, [r7, #0]
 80022ba:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80022bc:	4b2c      	ldr	r3, [pc, #176]	; (8002370 <_Z18SystemClock_Configv+0x10c>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022c8:	bf14      	ite	ne
 80022ca:	2301      	movne	r3, #1
 80022cc:	2300      	moveq	r3, #0
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d000      	beq.n	80022d6 <_Z18SystemClock_Configv+0x72>
 80022d4:	e7f2      	b.n	80022bc <_Z18SystemClock_Configv+0x58>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022d6:	2302      	movs	r3, #2
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80022da:	2301      	movs	r3, #1
 80022dc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022de:	2340      	movs	r3, #64	; 0x40
 80022e0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022e2:	2302      	movs	r3, #2
 80022e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022e6:	2300      	movs	r3, #0
 80022e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80022ea:	2304      	movs	r3, #4
 80022ec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 80022ee:	233c      	movs	r3, #60	; 0x3c
 80022f0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80022f2:	2302      	movs	r3, #2
 80022f4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80022f6:	2306      	movs	r3, #6
 80022f8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80022fa:	2302      	movs	r3, #2
 80022fc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80022fe:	230c      	movs	r3, #12
 8002300:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002302:	2300      	movs	r3, #0
 8002304:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002306:	2300      	movs	r3, #0
 8002308:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800230a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800230e:	4618      	mov	r0, r3
 8002310:	f004 fcd4 	bl	8006cbc <HAL_RCC_OscConfig>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	bf14      	ite	ne
 800231a:	2301      	movne	r3, #1
 800231c:	2300      	moveq	r3, #0
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <_Z18SystemClock_Configv+0xc4>
  {
    Error_Handler();
 8002324:	f000 f834 	bl	8002390 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002328:	233f      	movs	r3, #63	; 0x3f
 800232a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800232c:	2303      	movs	r3, #3
 800232e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002330:	2300      	movs	r3, #0
 8002332:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002334:	2308      	movs	r3, #8
 8002336:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002338:	2340      	movs	r3, #64	; 0x40
 800233a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800233c:	2340      	movs	r3, #64	; 0x40
 800233e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002340:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002344:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002346:	2340      	movs	r3, #64	; 0x40
 8002348:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800234a:	1d3b      	adds	r3, r7, #4
 800234c:	2104      	movs	r1, #4
 800234e:	4618      	mov	r0, r3
 8002350:	f005 f8e0 	bl	8007514 <HAL_RCC_ClockConfig>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	bf14      	ite	ne
 800235a:	2301      	movne	r3, #1
 800235c:	2300      	moveq	r3, #0
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <_Z18SystemClock_Configv+0x104>
  {
    Error_Handler();
 8002364:	f000 f814 	bl	8002390 <Error_Handler>
  }
}
 8002368:	bf00      	nop
 800236a:	3770      	adds	r7, #112	; 0x70
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	58024800 	.word	0x58024800
 8002374:	58000400 	.word	0x58000400

08002378 <HAL_GPIO_EXTI_Callback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {

}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	80fb      	strh	r3, [r7, #6]

}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
	...

08002390 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8002394:	2200      	movs	r2, #0
 8002396:	2101      	movs	r1, #1
 8002398:	4808      	ldr	r0, [pc, #32]	; (80023bc <Error_Handler+0x2c>)
 800239a:	f004 fc21 	bl	8006be0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800239e:	2200      	movs	r2, #0
 80023a0:	2102      	movs	r1, #2
 80023a2:	4807      	ldr	r0, [pc, #28]	; (80023c0 <Error_Handler+0x30>)
 80023a4:	f004 fc1c 	bl	8006be0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80023a8:	2201      	movs	r2, #1
 80023aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023ae:	4803      	ldr	r0, [pc, #12]	; (80023bc <Error_Handler+0x2c>)
 80023b0:	f004 fc16 	bl	8006be0 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023b4:	b672      	cpsid	i
}
 80023b6:	bf00      	nop
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80023b8:	e7fe      	b.n	80023b8 <Error_Handler+0x28>
 80023ba:	bf00      	nop
 80023bc:	58020400 	.word	0x58020400
 80023c0:	58021000 	.word	0x58021000

080023c4 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80023ce:	6038      	str	r0, [r7, #0]
      return pow(__type(__x), __type(__y));
 80023d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80023d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	ee06 3a90 	vmov	s13, r3
 80023de:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80023e2:	eeb0 1b46 	vmov.f64	d1, d6
 80023e6:	eeb0 0b47 	vmov.f64	d0, d7
 80023ea:	f00a fa5d 	bl	800c8a8 <pow>
 80023ee:	eeb0 7b40 	vmov.f64	d7, d0
    }
 80023f2:	eeb0 0b47 	vmov.f64	d0, d7
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <_Z41__static_initialization_and_destruction_0ii>:
	}
  /* USER CODE END Error_Handler_Debug */
}
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af02      	add	r7, sp, #8
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b01      	cmp	r3, #1
 800240a:	f040 80ca 	bne.w	80025a2 <_Z41__static_initialization_and_destruction_0ii+0x1a6>
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002414:	4293      	cmp	r3, r2
 8002416:	f040 80c4 	bne.w	80025a2 <_Z41__static_initialization_and_destruction_0ii+0x1a6>
AMT21 encoderJ1(&huart4, 0xD4);
 800241a:	22d4      	movs	r2, #212	; 0xd4
 800241c:	496b      	ldr	r1, [pc, #428]	; (80025cc <_Z41__static_initialization_and_destruction_0ii+0x1d0>)
 800241e:	486c      	ldr	r0, [pc, #432]	; (80025d0 <_Z41__static_initialization_and_destruction_0ii+0x1d4>)
 8002420:	f7fe f932 	bl	8000688 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
Stepper stepperJ1(&htim3, TIM_CHANNEL_1, DIR_3_GPIO_Port, DIR_3_Pin);
 8002424:	2320      	movs	r3, #32
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	4b6a      	ldr	r3, [pc, #424]	; (80025d4 <_Z41__static_initialization_and_destruction_0ii+0x1d8>)
 800242a:	2200      	movs	r2, #0
 800242c:	496a      	ldr	r1, [pc, #424]	; (80025d8 <_Z41__static_initialization_and_destruction_0ii+0x1dc>)
 800242e:	486b      	ldr	r0, [pc, #428]	; (80025dc <_Z41__static_initialization_and_destruction_0ii+0x1e0>)
 8002430:	f7fe fa1e 	bl	8000870 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
Stepper stepperJ3(&htim15, TIM_CHANNEL_2, DIR_5_GPIO_Port, DIR_5_Pin);
 8002434:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	4b69      	ldr	r3, [pc, #420]	; (80025e0 <_Z41__static_initialization_and_destruction_0ii+0x1e4>)
 800243c:	2204      	movs	r2, #4
 800243e:	4969      	ldr	r1, [pc, #420]	; (80025e4 <_Z41__static_initialization_and_destruction_0ii+0x1e8>)
 8002440:	4869      	ldr	r0, [pc, #420]	; (80025e8 <_Z41__static_initialization_and_destruction_0ii+0x1ec>)
 8002442:	f7fe fa15 	bl	8000870 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
volatile const float C2_q1 = (3.0*C0_q1) / (Time*Time);
 8002446:	4b69      	ldr	r3, [pc, #420]	; (80025ec <_Z41__static_initialization_and_destruction_0ii+0x1f0>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002450:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 8002454:	ee27 5b06 	vmul.f64	d5, d7, d6
 8002458:	4b65      	ldr	r3, [pc, #404]	; (80025f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 800245a:	ed93 7a00 	vldr	s14, [r3]
 800245e:	4b64      	ldr	r3, [pc, #400]	; (80025f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 8002460:	edd3 7a00 	vldr	s15, [r3]
 8002464:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002468:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800246c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002470:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002474:	4b5f      	ldr	r3, [pc, #380]	; (80025f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 8002476:	edc3 7a00 	vstr	s15, [r3]
volatile const float C3_q1 = (2.0*C0_q1) / (Time*Time*Time);
 800247a:	4b5c      	ldr	r3, [pc, #368]	; (80025ec <_Z41__static_initialization_and_destruction_0ii+0x1f0>)
 800247c:	edd3 7a00 	vldr	s15, [r3]
 8002480:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002484:	ee37 5b07 	vadd.f64	d5, d7, d7
 8002488:	4b59      	ldr	r3, [pc, #356]	; (80025f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 800248a:	ed93 7a00 	vldr	s14, [r3]
 800248e:	4b58      	ldr	r3, [pc, #352]	; (80025f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 8002490:	edd3 7a00 	vldr	s15, [r3]
 8002494:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002498:	4b55      	ldr	r3, [pc, #340]	; (80025f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 800249a:	edd3 7a00 	vldr	s15, [r3]
 800249e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024a2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80024a6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80024aa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80024ae:	4b52      	ldr	r3, [pc, #328]	; (80025f8 <_Z41__static_initialization_and_destruction_0ii+0x1fc>)
 80024b0:	edc3 7a00 	vstr	s15, [r3]
volatile const float C2_q3 = (3.0*C0_q3) / (Time*Time);
 80024b4:	4b51      	ldr	r3, [pc, #324]	; (80025fc <_Z41__static_initialization_and_destruction_0ii+0x200>)
 80024b6:	edd3 7a00 	vldr	s15, [r3]
 80024ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024be:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 80024c2:	ee27 5b06 	vmul.f64	d5, d7, d6
 80024c6:	4b4a      	ldr	r3, [pc, #296]	; (80025f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 80024c8:	ed93 7a00 	vldr	s14, [r3]
 80024cc:	4b48      	ldr	r3, [pc, #288]	; (80025f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 80024ce:	edd3 7a00 	vldr	s15, [r3]
 80024d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80024da:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80024de:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80024e2:	4b47      	ldr	r3, [pc, #284]	; (8002600 <_Z41__static_initialization_and_destruction_0ii+0x204>)
 80024e4:	edc3 7a00 	vstr	s15, [r3]
volatile const float C3_q3 = (2.0*C0_q3) / (Time*Time*Time);
 80024e8:	4b44      	ldr	r3, [pc, #272]	; (80025fc <_Z41__static_initialization_and_destruction_0ii+0x200>)
 80024ea:	edd3 7a00 	vldr	s15, [r3]
 80024ee:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024f2:	ee37 5b07 	vadd.f64	d5, d7, d7
 80024f6:	4b3e      	ldr	r3, [pc, #248]	; (80025f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 80024f8:	ed93 7a00 	vldr	s14, [r3]
 80024fc:	4b3c      	ldr	r3, [pc, #240]	; (80025f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 80024fe:	edd3 7a00 	vldr	s15, [r3]
 8002502:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002506:	4b3a      	ldr	r3, [pc, #232]	; (80025f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 8002508:	edd3 7a00 	vldr	s15, [r3]
 800250c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002510:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002514:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002518:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800251c:	4b39      	ldr	r3, [pc, #228]	; (8002604 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 800251e:	edc3 7a00 	vstr	s15, [r3]
volatile const float dt = sample_time_1000;
 8002522:	4b39      	ldr	r3, [pc, #228]	; (8002608 <_Z41__static_initialization_and_destruction_0ii+0x20c>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a39      	ldr	r2, [pc, #228]	; (800260c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8002528:	6013      	str	r3, [r2, #0]
volatile const float dt2 = dt*dt;
 800252a:	4b38      	ldr	r3, [pc, #224]	; (800260c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 800252c:	ed93 7a00 	vldr	s14, [r3]
 8002530:	4b36      	ldr	r3, [pc, #216]	; (800260c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8002532:	edd3 7a00 	vldr	s15, [r3]
 8002536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800253a:	4b35      	ldr	r3, [pc, #212]	; (8002610 <_Z41__static_initialization_and_destruction_0ii+0x214>)
 800253c:	edc3 7a00 	vstr	s15, [r3]
volatile const float dt3 = dt*dt*dt;
 8002540:	4b32      	ldr	r3, [pc, #200]	; (800260c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8002542:	ed93 7a00 	vldr	s14, [r3]
 8002546:	4b31      	ldr	r3, [pc, #196]	; (800260c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8002548:	edd3 7a00 	vldr	s15, [r3]
 800254c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002550:	4b2e      	ldr	r3, [pc, #184]	; (800260c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8002552:	edd3 7a00 	vldr	s15, [r3]
 8002556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800255a:	4b2e      	ldr	r3, [pc, #184]	; (8002614 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 800255c:	edc3 7a00 	vstr	s15, [r3]
volatile const float dt4 = dt*dt*dt*dt;
 8002560:	4b2a      	ldr	r3, [pc, #168]	; (800260c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8002562:	ed93 7a00 	vldr	s14, [r3]
 8002566:	4b29      	ldr	r3, [pc, #164]	; (800260c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8002568:	edd3 7a00 	vldr	s15, [r3]
 800256c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002570:	4b26      	ldr	r3, [pc, #152]	; (800260c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8002572:	edd3 7a00 	vldr	s15, [r3]
 8002576:	ee27 7a27 	vmul.f32	s14, s14, s15
 800257a:	4b24      	ldr	r3, [pc, #144]	; (800260c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 800257c:	edd3 7a00 	vldr	s15, [r3]
 8002580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002584:	4b24      	ldr	r3, [pc, #144]	; (8002618 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 8002586:	edc3 7a00 	vstr	s15, [r3]
fcb_joint fcb_joint1, fcb_joint2, fcb_joint3, fcb_joint4;
 800258a:	4824      	ldr	r0, [pc, #144]	; (800261c <_Z41__static_initialization_and_destruction_0ii+0x220>)
 800258c:	f7fe fe86 	bl	800129c <_ZN11robot_jointC1Ev>
 8002590:	4823      	ldr	r0, [pc, #140]	; (8002620 <_Z41__static_initialization_and_destruction_0ii+0x224>)
 8002592:	f7fe fe83 	bl	800129c <_ZN11robot_jointC1Ev>
 8002596:	4823      	ldr	r0, [pc, #140]	; (8002624 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 8002598:	f7fe fe80 	bl	800129c <_ZN11robot_jointC1Ev>
 800259c:	4822      	ldr	r0, [pc, #136]	; (8002628 <_Z41__static_initialization_and_destruction_0ii+0x22c>)
 800259e:	f7fe fe7d 	bl	800129c <_ZN11robot_jointC1Ev>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d10d      	bne.n	80025c4 <_Z41__static_initialization_and_destruction_0ii+0x1c8>
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d108      	bne.n	80025c4 <_Z41__static_initialization_and_destruction_0ii+0x1c8>
Stepper stepperJ3(&htim15, TIM_CHANNEL_2, DIR_5_GPIO_Port, DIR_5_Pin);
 80025b2:	480d      	ldr	r0, [pc, #52]	; (80025e8 <_Z41__static_initialization_and_destruction_0ii+0x1ec>)
 80025b4:	f7fe f9a0 	bl	80008f8 <_ZN7StepperD1Ev>
Stepper stepperJ1(&htim3, TIM_CHANNEL_1, DIR_3_GPIO_Port, DIR_3_Pin);
 80025b8:	4808      	ldr	r0, [pc, #32]	; (80025dc <_Z41__static_initialization_and_destruction_0ii+0x1e0>)
 80025ba:	f7fe f99d 	bl	80008f8 <_ZN7StepperD1Ev>
AMT21 encoderJ1(&huart4, 0xD4);
 80025be:	4804      	ldr	r0, [pc, #16]	; (80025d0 <_Z41__static_initialization_and_destruction_0ii+0x1d4>)
 80025c0:	f7fe f876 	bl	80006b0 <_ZN5AMT21D1Ev>
}
 80025c4:	bf00      	nop
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	24000bbc 	.word	0x24000bbc
 80025d0:	24000210 	.word	0x24000210
 80025d4:	58020400 	.word	0x58020400
 80025d8:	2400065c 	.word	0x2400065c
 80025dc:	24000224 	.word	0x24000224
 80025e0:	58021000 	.word	0x58021000
 80025e4:	240005c4 	.word	0x240005c4
 80025e8:	2400024c 	.word	0x2400024c
 80025ec:	24000004 	.word	0x24000004
 80025f0:	24000000 	.word	0x24000000
 80025f4:	24000284 	.word	0x24000284
 80025f8:	24000288 	.word	0x24000288
 80025fc:	24000008 	.word	0x24000008
 8002600:	2400028c 	.word	0x2400028c
 8002604:	24000290 	.word	0x24000290
 8002608:	2400000c 	.word	0x2400000c
 800260c:	24000298 	.word	0x24000298
 8002610:	2400029c 	.word	0x2400029c
 8002614:	240002a0 	.word	0x240002a0
 8002618:	240002a4 	.word	0x240002a4
 800261c:	240002b0 	.word	0x240002b0
 8002620:	24000334 	.word	0x24000334
 8002624:	240003b8 	.word	0x240003b8
 8002628:	2400043c 	.word	0x2400043c

0800262c <_GLOBAL__sub_I_TIM_MS>:
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
 8002630:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002634:	2001      	movs	r0, #1
 8002636:	f7ff fee1 	bl	80023fc <_Z41__static_initialization_and_destruction_0ii>
 800263a:	bd80      	pop	{r7, pc}

0800263c <_GLOBAL__sub_D_TIM_MS>:
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
 8002640:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002644:	2000      	movs	r0, #0
 8002646:	f7ff fed9 	bl	80023fc <_Z41__static_initialization_and_destruction_0ii>
 800264a:	bd80      	pop	{r7, pc}

0800264c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002650:	4b27      	ldr	r3, [pc, #156]	; (80026f0 <MX_SPI3_Init+0xa4>)
 8002652:	4a28      	ldr	r2, [pc, #160]	; (80026f4 <MX_SPI3_Init+0xa8>)
 8002654:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002656:	4b26      	ldr	r3, [pc, #152]	; (80026f0 <MX_SPI3_Init+0xa4>)
 8002658:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800265c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800265e:	4b24      	ldr	r3, [pc, #144]	; (80026f0 <MX_SPI3_Init+0xa4>)
 8002660:	2200      	movs	r2, #0
 8002662:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8002664:	4b22      	ldr	r3, [pc, #136]	; (80026f0 <MX_SPI3_Init+0xa4>)
 8002666:	2203      	movs	r2, #3
 8002668:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800266a:	4b21      	ldr	r3, [pc, #132]	; (80026f0 <MX_SPI3_Init+0xa4>)
 800266c:	2200      	movs	r2, #0
 800266e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002670:	4b1f      	ldr	r3, [pc, #124]	; (80026f0 <MX_SPI3_Init+0xa4>)
 8002672:	2200      	movs	r2, #0
 8002674:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002676:	4b1e      	ldr	r3, [pc, #120]	; (80026f0 <MX_SPI3_Init+0xa4>)
 8002678:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800267c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800267e:	4b1c      	ldr	r3, [pc, #112]	; (80026f0 <MX_SPI3_Init+0xa4>)
 8002680:	2200      	movs	r2, #0
 8002682:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002684:	4b1a      	ldr	r3, [pc, #104]	; (80026f0 <MX_SPI3_Init+0xa4>)
 8002686:	2200      	movs	r2, #0
 8002688:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800268a:	4b19      	ldr	r3, [pc, #100]	; (80026f0 <MX_SPI3_Init+0xa4>)
 800268c:	2200      	movs	r2, #0
 800268e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002690:	4b17      	ldr	r3, [pc, #92]	; (80026f0 <MX_SPI3_Init+0xa4>)
 8002692:	2200      	movs	r2, #0
 8002694:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8002696:	4b16      	ldr	r3, [pc, #88]	; (80026f0 <MX_SPI3_Init+0xa4>)
 8002698:	2200      	movs	r2, #0
 800269a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800269c:	4b14      	ldr	r3, [pc, #80]	; (80026f0 <MX_SPI3_Init+0xa4>)
 800269e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026a2:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80026a4:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <MX_SPI3_Init+0xa4>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80026aa:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <MX_SPI3_Init+0xa4>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80026b0:	4b0f      	ldr	r3, [pc, #60]	; (80026f0 <MX_SPI3_Init+0xa4>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80026b6:	4b0e      	ldr	r3, [pc, #56]	; (80026f0 <MX_SPI3_Init+0xa4>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80026bc:	4b0c      	ldr	r3, [pc, #48]	; (80026f0 <MX_SPI3_Init+0xa4>)
 80026be:	2200      	movs	r2, #0
 80026c0:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80026c2:	4b0b      	ldr	r3, [pc, #44]	; (80026f0 <MX_SPI3_Init+0xa4>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80026c8:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <MX_SPI3_Init+0xa4>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80026ce:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <MX_SPI3_Init+0xa4>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80026d4:	4b06      	ldr	r3, [pc, #24]	; (80026f0 <MX_SPI3_Init+0xa4>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80026da:	4805      	ldr	r0, [pc, #20]	; (80026f0 <MX_SPI3_Init+0xa4>)
 80026dc:	f006 fe08 	bl	80092f0 <HAL_SPI_Init>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_SPI3_Init+0x9e>
  {
    Error_Handler();
 80026e6:	f7ff fe53 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	240004f0 	.word	0x240004f0
 80026f4:	40003c00 	.word	0x40003c00

080026f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b0b8      	sub	sp, #224	; 0xe0
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002700:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
 8002708:	605a      	str	r2, [r3, #4]
 800270a:	609a      	str	r2, [r3, #8]
 800270c:	60da      	str	r2, [r3, #12]
 800270e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002710:	f107 0310 	add.w	r3, r7, #16
 8002714:	22bc      	movs	r2, #188	; 0xbc
 8002716:	2100      	movs	r1, #0
 8002718:	4618      	mov	r0, r3
 800271a:	f00a fc31 	bl	800cf80 <memset>
  if(spiHandle->Instance==SPI3)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a25      	ldr	r2, [pc, #148]	; (80027b8 <HAL_SPI_MspInit+0xc0>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d142      	bne.n	80027ae <HAL_SPI_MspInit+0xb6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8002728:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800272c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800272e:	2300      	movs	r3, #0
 8002730:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002732:	f107 0310 	add.w	r3, r7, #16
 8002736:	4618      	mov	r0, r3
 8002738:	f005 fa78 	bl	8007c2c <HAL_RCCEx_PeriphCLKConfig>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8002742:	f7ff fe25 	bl	8002390 <Error_Handler>
    }

    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002746:	4b1d      	ldr	r3, [pc, #116]	; (80027bc <HAL_SPI_MspInit+0xc4>)
 8002748:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800274c:	4a1b      	ldr	r2, [pc, #108]	; (80027bc <HAL_SPI_MspInit+0xc4>)
 800274e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002752:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002756:	4b19      	ldr	r3, [pc, #100]	; (80027bc <HAL_SPI_MspInit+0xc4>)
 8002758:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800275c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002764:	4b15      	ldr	r3, [pc, #84]	; (80027bc <HAL_SPI_MspInit+0xc4>)
 8002766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800276a:	4a14      	ldr	r2, [pc, #80]	; (80027bc <HAL_SPI_MspInit+0xc4>)
 800276c:	f043 0304 	orr.w	r3, r3, #4
 8002770:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002774:	4b11      	ldr	r3, [pc, #68]	; (80027bc <HAL_SPI_MspInit+0xc4>)
 8002776:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800277a:	f003 0304 	and.w	r3, r3, #4
 800277e:	60bb      	str	r3, [r7, #8]
 8002780:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002782:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002786:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278a:	2302      	movs	r3, #2
 800278c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002790:	2300      	movs	r3, #0
 8002792:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002796:	2300      	movs	r3, #0
 8002798:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800279c:	2306      	movs	r3, #6
 800279e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027a2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80027a6:	4619      	mov	r1, r3
 80027a8:	4805      	ldr	r0, [pc, #20]	; (80027c0 <HAL_SPI_MspInit+0xc8>)
 80027aa:	f004 f869 	bl	8006880 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80027ae:	bf00      	nop
 80027b0:	37e0      	adds	r7, #224	; 0xe0
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40003c00 	.word	0x40003c00
 80027bc:	58024400 	.word	0x58024400
 80027c0:	58020800 	.word	0x58020800

080027c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ca:	4b0a      	ldr	r3, [pc, #40]	; (80027f4 <HAL_MspInit+0x30>)
 80027cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80027d0:	4a08      	ldr	r2, [pc, #32]	; (80027f4 <HAL_MspInit+0x30>)
 80027d2:	f043 0302 	orr.w	r3, r3, #2
 80027d6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80027da:	4b06      	ldr	r3, [pc, #24]	; (80027f4 <HAL_MspInit+0x30>)
 80027dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80027e0:	f003 0302 	and.w	r3, r3, #2
 80027e4:	607b      	str	r3, [r7, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	58024400 	.word	0x58024400

080027f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027fc:	e7fe      	b.n	80027fc <NMI_Handler+0x4>

080027fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027fe:	b480      	push	{r7}
 8002800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002802:	e7fe      	b.n	8002802 <HardFault_Handler+0x4>

08002804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002808:	e7fe      	b.n	8002808 <MemManage_Handler+0x4>

0800280a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800280a:	b480      	push	{r7}
 800280c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800280e:	e7fe      	b.n	800280e <BusFault_Handler+0x4>

08002810 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002814:	e7fe      	b.n	8002814 <UsageFault_Handler+0x4>

08002816 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002816:	b480      	push	{r7}
 8002818:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800281a:	bf00      	nop
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002828:	bf00      	nop
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr

08002832 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002832:	b480      	push	{r7}
 8002834:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002836:	bf00      	nop
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002844:	f001 fbc6 	bl	8003fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8002848:	f001 fcff 	bl	800424a <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 800284c:	bf00      	nop
 800284e:	bd80      	pop	{r7, pc}

08002850 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 8002854:	4802      	ldr	r0, [pc, #8]	; (8002860 <DMA1_Stream0_IRQHandler+0x10>)
 8002856:	f002 fead 	bl	80055b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	24000b44 	.word	0x24000b44

08002864 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002868:	4802      	ldr	r0, [pc, #8]	; (8002874 <DMA1_Stream1_IRQHandler+0x10>)
 800286a:	f002 fea3 	bl	80055b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	240009c4 	.word	0x240009c4

08002878 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800287c:	4802      	ldr	r0, [pc, #8]	; (8002888 <DMA1_Stream2_IRQHandler+0x10>)
 800287e:	f002 fe99 	bl	80055b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002882:	bf00      	nop
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	24000acc 	.word	0x24000acc

0800288c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002890:	4802      	ldr	r0, [pc, #8]	; (800289c <DMA1_Stream3_IRQHandler+0x10>)
 8002892:	f002 fe8f 	bl	80055b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002896:	bf00      	nop
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	240008bc 	.word	0x240008bc

080028a0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80028a4:	4802      	ldr	r0, [pc, #8]	; (80028b0 <DMA1_Stream4_IRQHandler+0x10>)
 80028a6:	f002 fe85 	bl	80055b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	24000c4c 	.word	0x24000c4c

080028b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STEP_5_Pin);
 80028b8:	2040      	movs	r0, #64	; 0x40
 80028ba:	f004 f9aa 	bl	8006c12 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LM3_Pin);
 80028be:	2080      	movs	r0, #128	; 0x80
 80028c0:	f004 f9a7 	bl	8006c12 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80028c4:	bf00      	nop
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80028cc:	4802      	ldr	r0, [pc, #8]	; (80028d8 <USART3_IRQHandler+0x10>)
 80028ce:	f008 fadb 	bl	800ae88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80028d2:	bf00      	nop
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	24000a3c 	.word	0x24000a3c

080028dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LM2_Pin);
 80028e0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80028e4:	f004 f995 	bl	8006c12 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LM1_Pin);
 80028e8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80028ec:	f004 f991 	bl	8006c12 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Blue_Button_Pin_Pin);
 80028f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80028f4:	f004 f98d 	bl	8006c12 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIR_1_Pin);
 80028f8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80028fc:	f004 f989 	bl	8006c12 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002900:	bf00      	nop
 8002902:	bd80      	pop	{r7, pc}

08002904 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8002908:	4802      	ldr	r0, [pc, #8]	; (8002914 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 800290a:	f007 f851 	bl	80099b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	24000824 	.word	0x24000824

08002918 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 800291c:	4802      	ldr	r0, [pc, #8]	; (8002928 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800291e:	f007 f847 	bl	80099b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	240006a8 	.word	0x240006a8

0800292c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002930:	4802      	ldr	r0, [pc, #8]	; (800293c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8002932:	f007 f83d 	bl	80099b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8002936:	bf00      	nop
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	240007d8 	.word	0x240007d8

08002940 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002944:	4802      	ldr	r0, [pc, #8]	; (8002950 <TIM5_IRQHandler+0x10>)
 8002946:	f007 f833 	bl	80099b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	24000610 	.word	0x24000610

08002954 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002958:	4802      	ldr	r0, [pc, #8]	; (8002964 <UART4_IRQHandler+0x10>)
 800295a:	f008 fa95 	bl	800ae88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	24000bbc 	.word	0x24000bbc

08002968 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800296c:	4802      	ldr	r0, [pc, #8]	; (8002978 <TIM6_DAC_IRQHandler+0x10>)
 800296e:	f007 f81f 	bl	80099b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	240006f4 	.word	0x240006f4

0800297c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002980:	4802      	ldr	r0, [pc, #8]	; (800298c <TIM7_IRQHandler+0x10>)
 8002982:	f007 f815 	bl	80099b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	24000870 	.word	0x24000870

08002990 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8002994:	4802      	ldr	r0, [pc, #8]	; (80029a0 <UART7_IRQHandler+0x10>)
 8002996:	f008 fa77 	bl	800ae88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	24000934 	.word	0x24000934

080029a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
	return 1;
 80029a8:	2301      	movs	r3, #1
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <_kill>:

int _kill(int pid, int sig)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80029be:	f00a faa7 	bl	800cf10 <__errno>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2216      	movs	r2, #22
 80029c6:	601a      	str	r2, [r3, #0]
	return -1;
 80029c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3708      	adds	r7, #8
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <_exit>:

void _exit (int status)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80029dc:	f04f 31ff 	mov.w	r1, #4294967295
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff ffe7 	bl	80029b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80029e6:	e7fe      	b.n	80029e6 <_exit+0x12>

080029e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029f4:	2300      	movs	r3, #0
 80029f6:	617b      	str	r3, [r7, #20]
 80029f8:	e00a      	b.n	8002a10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80029fa:	f3af 8000 	nop.w
 80029fe:	4601      	mov	r1, r0
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	1c5a      	adds	r2, r3, #1
 8002a04:	60ba      	str	r2, [r7, #8]
 8002a06:	b2ca      	uxtb	r2, r1
 8002a08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	617b      	str	r3, [r7, #20]
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	dbf0      	blt.n	80029fa <_read+0x12>
	}

return len;
 8002a18:	687b      	ldr	r3, [r7, #4]
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b086      	sub	sp, #24
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	60f8      	str	r0, [r7, #12]
 8002a2a:	60b9      	str	r1, [r7, #8]
 8002a2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a2e:	2300      	movs	r3, #0
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	e009      	b.n	8002a48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	1c5a      	adds	r2, r3, #1
 8002a38:	60ba      	str	r2, [r7, #8]
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	3301      	adds	r3, #1
 8002a46:	617b      	str	r3, [r7, #20]
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	dbf1      	blt.n	8002a34 <_write+0x12>
	}
	return len;
 8002a50:	687b      	ldr	r3, [r7, #4]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3718      	adds	r7, #24
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <_close>:

int _close(int file)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
	return -1;
 8002a62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
 8002a7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a82:	605a      	str	r2, [r3, #4]
	return 0;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <_isatty>:

int _isatty(int file)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b083      	sub	sp, #12
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
	return 1;
 8002a9a:	2301      	movs	r3, #1
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
	return 0;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
	...

08002ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002acc:	4a14      	ldr	r2, [pc, #80]	; (8002b20 <_sbrk+0x5c>)
 8002ace:	4b15      	ldr	r3, [pc, #84]	; (8002b24 <_sbrk+0x60>)
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ad8:	4b13      	ldr	r3, [pc, #76]	; (8002b28 <_sbrk+0x64>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d102      	bne.n	8002ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ae0:	4b11      	ldr	r3, [pc, #68]	; (8002b28 <_sbrk+0x64>)
 8002ae2:	4a12      	ldr	r2, [pc, #72]	; (8002b2c <_sbrk+0x68>)
 8002ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ae6:	4b10      	ldr	r3, [pc, #64]	; (8002b28 <_sbrk+0x64>)
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4413      	add	r3, r2
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d207      	bcs.n	8002b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002af4:	f00a fa0c 	bl	800cf10 <__errno>
 8002af8:	4603      	mov	r3, r0
 8002afa:	220c      	movs	r2, #12
 8002afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002afe:	f04f 33ff 	mov.w	r3, #4294967295
 8002b02:	e009      	b.n	8002b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b04:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <_sbrk+0x64>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b0a:	4b07      	ldr	r3, [pc, #28]	; (8002b28 <_sbrk+0x64>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4413      	add	r3, r2
 8002b12:	4a05      	ldr	r2, [pc, #20]	; (8002b28 <_sbrk+0x64>)
 8002b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b16:	68fb      	ldr	r3, [r7, #12]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	240012d8 	.word	0x240012d8
 8002b24:	00000400 	.word	0x00000400
 8002b28:	240004c0 	.word	0x240004c0
 8002b2c:	24000cd8 	.word	0x24000cd8

08002b30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002b34:	4b39      	ldr	r3, [pc, #228]	; (8002c1c <SystemInit+0xec>)
 8002b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b3a:	4a38      	ldr	r2, [pc, #224]	; (8002c1c <SystemInit+0xec>)
 8002b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b44:	4b36      	ldr	r3, [pc, #216]	; (8002c20 <SystemInit+0xf0>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 030f 	and.w	r3, r3, #15
 8002b4c:	2b06      	cmp	r3, #6
 8002b4e:	d807      	bhi.n	8002b60 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b50:	4b33      	ldr	r3, [pc, #204]	; (8002c20 <SystemInit+0xf0>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f023 030f 	bic.w	r3, r3, #15
 8002b58:	4a31      	ldr	r2, [pc, #196]	; (8002c20 <SystemInit+0xf0>)
 8002b5a:	f043 0307 	orr.w	r3, r3, #7
 8002b5e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002b60:	4b30      	ldr	r3, [pc, #192]	; (8002c24 <SystemInit+0xf4>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a2f      	ldr	r2, [pc, #188]	; (8002c24 <SystemInit+0xf4>)
 8002b66:	f043 0301 	orr.w	r3, r3, #1
 8002b6a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002b6c:	4b2d      	ldr	r3, [pc, #180]	; (8002c24 <SystemInit+0xf4>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002b72:	4b2c      	ldr	r3, [pc, #176]	; (8002c24 <SystemInit+0xf4>)
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	492b      	ldr	r1, [pc, #172]	; (8002c24 <SystemInit+0xf4>)
 8002b78:	4b2b      	ldr	r3, [pc, #172]	; (8002c28 <SystemInit+0xf8>)
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b7e:	4b28      	ldr	r3, [pc, #160]	; (8002c20 <SystemInit+0xf0>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d007      	beq.n	8002b9a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b8a:	4b25      	ldr	r3, [pc, #148]	; (8002c20 <SystemInit+0xf0>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f023 030f 	bic.w	r3, r3, #15
 8002b92:	4a23      	ldr	r2, [pc, #140]	; (8002c20 <SystemInit+0xf0>)
 8002b94:	f043 0307 	orr.w	r3, r3, #7
 8002b98:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002b9a:	4b22      	ldr	r3, [pc, #136]	; (8002c24 <SystemInit+0xf4>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002ba0:	4b20      	ldr	r3, [pc, #128]	; (8002c24 <SystemInit+0xf4>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002ba6:	4b1f      	ldr	r3, [pc, #124]	; (8002c24 <SystemInit+0xf4>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002bac:	4b1d      	ldr	r3, [pc, #116]	; (8002c24 <SystemInit+0xf4>)
 8002bae:	4a1f      	ldr	r2, [pc, #124]	; (8002c2c <SystemInit+0xfc>)
 8002bb0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002bb2:	4b1c      	ldr	r3, [pc, #112]	; (8002c24 <SystemInit+0xf4>)
 8002bb4:	4a1e      	ldr	r2, [pc, #120]	; (8002c30 <SystemInit+0x100>)
 8002bb6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002bb8:	4b1a      	ldr	r3, [pc, #104]	; (8002c24 <SystemInit+0xf4>)
 8002bba:	4a1e      	ldr	r2, [pc, #120]	; (8002c34 <SystemInit+0x104>)
 8002bbc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002bbe:	4b19      	ldr	r3, [pc, #100]	; (8002c24 <SystemInit+0xf4>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002bc4:	4b17      	ldr	r3, [pc, #92]	; (8002c24 <SystemInit+0xf4>)
 8002bc6:	4a1b      	ldr	r2, [pc, #108]	; (8002c34 <SystemInit+0x104>)
 8002bc8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002bca:	4b16      	ldr	r3, [pc, #88]	; (8002c24 <SystemInit+0xf4>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002bd0:	4b14      	ldr	r3, [pc, #80]	; (8002c24 <SystemInit+0xf4>)
 8002bd2:	4a18      	ldr	r2, [pc, #96]	; (8002c34 <SystemInit+0x104>)
 8002bd4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002bd6:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <SystemInit+0xf4>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002bdc:	4b11      	ldr	r3, [pc, #68]	; (8002c24 <SystemInit+0xf4>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a10      	ldr	r2, [pc, #64]	; (8002c24 <SystemInit+0xf4>)
 8002be2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002be6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002be8:	4b0e      	ldr	r3, [pc, #56]	; (8002c24 <SystemInit+0xf4>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002bee:	4b12      	ldr	r3, [pc, #72]	; (8002c38 <SystemInit+0x108>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	4b12      	ldr	r3, [pc, #72]	; (8002c3c <SystemInit+0x10c>)
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002bfa:	d202      	bcs.n	8002c02 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002bfc:	4b10      	ldr	r3, [pc, #64]	; (8002c40 <SystemInit+0x110>)
 8002bfe:	2201      	movs	r2, #1
 8002c00:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002c02:	4b10      	ldr	r3, [pc, #64]	; (8002c44 <SystemInit+0x114>)
 8002c04:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002c08:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002c0a:	4b04      	ldr	r3, [pc, #16]	; (8002c1c <SystemInit+0xec>)
 8002c0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c10:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8002c12:	bf00      	nop
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	e000ed00 	.word	0xe000ed00
 8002c20:	52002000 	.word	0x52002000
 8002c24:	58024400 	.word	0x58024400
 8002c28:	eaf6ed7f 	.word	0xeaf6ed7f
 8002c2c:	02020200 	.word	0x02020200
 8002c30:	01ff0000 	.word	0x01ff0000
 8002c34:	01010280 	.word	0x01010280
 8002c38:	5c001000 	.word	0x5c001000
 8002c3c:	ffff0000 	.word	0xffff0000
 8002c40:	51008108 	.word	0x51008108
 8002c44:	52004000 	.word	0x52004000

08002c48 <MX_TIM1_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b09a      	sub	sp, #104	; 0x68
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c4e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
 8002c56:	605a      	str	r2, [r3, #4]
 8002c58:	609a      	str	r2, [r3, #8]
 8002c5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c5c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	605a      	str	r2, [r3, #4]
 8002c66:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c68:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	605a      	str	r2, [r3, #4]
 8002c72:	609a      	str	r2, [r3, #8]
 8002c74:	60da      	str	r2, [r3, #12]
 8002c76:	611a      	str	r2, [r3, #16]
 8002c78:	615a      	str	r2, [r3, #20]
 8002c7a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c7c:	1d3b      	adds	r3, r7, #4
 8002c7e:	222c      	movs	r2, #44	; 0x2c
 8002c80:	2100      	movs	r1, #0
 8002c82:	4618      	mov	r0, r3
 8002c84:	f00a f97c 	bl	800cf80 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002c88:	4b44      	ldr	r3, [pc, #272]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002c8a:	4a45      	ldr	r2, [pc, #276]	; (8002da0 <MX_TIM1_Init+0x158>)
 8002c8c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 200-1;
 8002c8e:	4b43      	ldr	r3, [pc, #268]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002c90:	22c7      	movs	r2, #199	; 0xc7
 8002c92:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c94:	4b41      	ldr	r3, [pc, #260]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000-1;
 8002c9a:	4b40      	ldr	r3, [pc, #256]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002c9c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002ca0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ca2:	4b3e      	ldr	r3, [pc, #248]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002ca8:	4b3c      	ldr	r3, [pc, #240]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002cae:	4b3b      	ldr	r3, [pc, #236]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002cb0:	2280      	movs	r2, #128	; 0x80
 8002cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002cb4:	4839      	ldr	r0, [pc, #228]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002cb6:	f006 fc3c 	bl	8009532 <HAL_TIM_Base_Init>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002cc0:	f7ff fb66 	bl	8002390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cc8:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002cca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002cce:	4619      	mov	r1, r3
 8002cd0:	4832      	ldr	r0, [pc, #200]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002cd2:	f007 f8a1 	bl	8009e18 <HAL_TIM_ConfigClockSource>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002cdc:	f7ff fb58 	bl	8002390 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002ce0:	482e      	ldr	r0, [pc, #184]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002ce2:	f006 fcf5 	bl	80096d0 <HAL_TIM_PWM_Init>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002cec:	f7ff fb50 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002cfc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d00:	4619      	mov	r1, r3
 8002d02:	4826      	ldr	r0, [pc, #152]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002d04:	f007 fddc 	bl	800a8c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002d0e:	f7ff fb3f 	bl	8002390 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d12:	2360      	movs	r3, #96	; 0x60
 8002d14:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 313;
 8002d16:	f240 1339 	movw	r3, #313	; 0x139
 8002d1a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d20:	2300      	movs	r3, #0
 8002d22:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d24:	2300      	movs	r3, #0
 8002d26:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d30:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d34:	2204      	movs	r2, #4
 8002d36:	4619      	mov	r1, r3
 8002d38:	4818      	ldr	r0, [pc, #96]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002d3a:	f006 ff59 	bl	8009bf0 <HAL_TIM_PWM_ConfigChannel>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d001      	beq.n	8002d48 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8002d44:	f7ff fb24 	bl	8002390 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d50:	2300      	movs	r3, #0
 8002d52:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d54:	2300      	movs	r3, #0
 8002d56:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d60:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002d66:	2300      	movs	r3, #0
 8002d68:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002d6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d6e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002d70:	2300      	movs	r3, #0
 8002d72:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d74:	2300      	movs	r3, #0
 8002d76:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002d78:	1d3b      	adds	r3, r7, #4
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4807      	ldr	r0, [pc, #28]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002d7e:	f007 fe2d 	bl	800a9dc <HAL_TIMEx_ConfigBreakDeadTime>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8002d88:	f7ff fb02 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002d8c:	4803      	ldr	r0, [pc, #12]	; (8002d9c <MX_TIM1_Init+0x154>)
 8002d8e:	f000 fc85 	bl	800369c <HAL_TIM_MspPostInit>

}
 8002d92:	bf00      	nop
 8002d94:	3768      	adds	r7, #104	; 0x68
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	24000740 	.word	0x24000740
 8002da0:	40010000 	.word	0x40010000

08002da4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b08e      	sub	sp, #56	; 0x38
 8002da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002daa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002dae:	2200      	movs	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]
 8002db2:	605a      	str	r2, [r3, #4]
 8002db4:	609a      	str	r2, [r3, #8]
 8002db6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002db8:	f107 031c 	add.w	r3, r7, #28
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	605a      	str	r2, [r3, #4]
 8002dc2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dc4:	463b      	mov	r3, r7
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]
 8002dca:	605a      	str	r2, [r3, #4]
 8002dcc:	609a      	str	r2, [r3, #8]
 8002dce:	60da      	str	r2, [r3, #12]
 8002dd0:	611a      	str	r2, [r3, #16]
 8002dd2:	615a      	str	r2, [r3, #20]
 8002dd4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002dd6:	4b2e      	ldr	r3, [pc, #184]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002dd8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ddc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 8002dde:	4b2c      	ldr	r3, [pc, #176]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002de0:	22c7      	movs	r2, #199	; 0xc7
 8002de2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002de4:	4b2a      	ldr	r3, [pc, #168]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000-1;
 8002dea:	4b29      	ldr	r3, [pc, #164]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002dec:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002df0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002df2:	4b27      	ldr	r3, [pc, #156]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002df8:	4b25      	ldr	r3, [pc, #148]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002dfa:	2280      	movs	r2, #128	; 0x80
 8002dfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002dfe:	4824      	ldr	r0, [pc, #144]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002e00:	f006 fb97 	bl	8009532 <HAL_TIM_Base_Init>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002e0a:	f7ff fac1 	bl	8002390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e12:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e18:	4619      	mov	r1, r3
 8002e1a:	481d      	ldr	r0, [pc, #116]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002e1c:	f006 fffc 	bl	8009e18 <HAL_TIM_ConfigClockSource>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002e26:	f7ff fab3 	bl	8002390 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002e2a:	4819      	ldr	r0, [pc, #100]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002e2c:	f006 fc50 	bl	80096d0 <HAL_TIM_PWM_Init>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002e36:	f7ff faab 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e42:	f107 031c 	add.w	r3, r7, #28
 8002e46:	4619      	mov	r1, r3
 8002e48:	4811      	ldr	r0, [pc, #68]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002e4a:	f007 fd39 	bl	800a8c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002e54:	f7ff fa9c 	bl	8002390 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e58:	2360      	movs	r3, #96	; 0x60
 8002e5a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 313;
 8002e5c:	f240 1339 	movw	r3, #313	; 0x139
 8002e60:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e62:	2300      	movs	r3, #0
 8002e64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e66:	2300      	movs	r3, #0
 8002e68:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e6a:	463b      	mov	r3, r7
 8002e6c:	2208      	movs	r2, #8
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4807      	ldr	r0, [pc, #28]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002e72:	f006 febd 	bl	8009bf0 <HAL_TIM_PWM_ConfigChannel>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8002e7c:	f7ff fa88 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002e80:	4803      	ldr	r0, [pc, #12]	; (8002e90 <MX_TIM2_Init+0xec>)
 8002e82:	f000 fc0b 	bl	800369c <HAL_TIM_MspPostInit>

}
 8002e86:	bf00      	nop
 8002e88:	3738      	adds	r7, #56	; 0x38
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	2400078c 	.word	0x2400078c

08002e94 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b08e      	sub	sp, #56	; 0x38
 8002e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	601a      	str	r2, [r3, #0]
 8002ea2:	605a      	str	r2, [r3, #4]
 8002ea4:	609a      	str	r2, [r3, #8]
 8002ea6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ea8:	f107 031c 	add.w	r3, r7, #28
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]
 8002eb0:	605a      	str	r2, [r3, #4]
 8002eb2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002eb4:	463b      	mov	r3, r7
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	605a      	str	r2, [r3, #4]
 8002ebc:	609a      	str	r2, [r3, #8]
 8002ebe:	60da      	str	r2, [r3, #12]
 8002ec0:	611a      	str	r2, [r3, #16]
 8002ec2:	615a      	str	r2, [r3, #20]
 8002ec4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ec6:	4b2d      	ldr	r3, [pc, #180]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002ec8:	4a2d      	ldr	r2, [pc, #180]	; (8002f80 <MX_TIM3_Init+0xec>)
 8002eca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 8002ecc:	4b2b      	ldr	r3, [pc, #172]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002ece:	22c7      	movs	r2, #199	; 0xc7
 8002ed0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ed2:	4b2a      	ldr	r3, [pc, #168]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2400-1;
 8002ed8:	4b28      	ldr	r3, [pc, #160]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002eda:	f640 125f 	movw	r2, #2399	; 0x95f
 8002ede:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ee0:	4b26      	ldr	r3, [pc, #152]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002ee6:	4b25      	ldr	r3, [pc, #148]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002ee8:	2280      	movs	r2, #128	; 0x80
 8002eea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002eec:	4823      	ldr	r0, [pc, #140]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002eee:	f006 fb20 	bl	8009532 <HAL_TIM_Base_Init>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d001      	beq.n	8002efc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002ef8:	f7ff fa4a 	bl	8002390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002efc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f00:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f06:	4619      	mov	r1, r3
 8002f08:	481c      	ldr	r0, [pc, #112]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002f0a:	f006 ff85 	bl	8009e18 <HAL_TIM_ConfigClockSource>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d001      	beq.n	8002f18 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002f14:	f7ff fa3c 	bl	8002390 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002f18:	4818      	ldr	r0, [pc, #96]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002f1a:	f006 fbd9 	bl	80096d0 <HAL_TIM_PWM_Init>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002f24:	f7ff fa34 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f30:	f107 031c 	add.w	r3, r7, #28
 8002f34:	4619      	mov	r1, r3
 8002f36:	4811      	ldr	r0, [pc, #68]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002f38:	f007 fcc2 	bl	800a8c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002f42:	f7ff fa25 	bl	8002390 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f46:	2360      	movs	r3, #96	; 0x60
 8002f48:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f52:	2300      	movs	r3, #0
 8002f54:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f56:	463b      	mov	r3, r7
 8002f58:	2200      	movs	r2, #0
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	4807      	ldr	r0, [pc, #28]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002f5e:	f006 fe47 	bl	8009bf0 <HAL_TIM_PWM_ConfigChannel>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002f68:	f7ff fa12 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002f6c:	4803      	ldr	r0, [pc, #12]	; (8002f7c <MX_TIM3_Init+0xe8>)
 8002f6e:	f000 fb95 	bl	800369c <HAL_TIM_MspPostInit>

}
 8002f72:	bf00      	nop
 8002f74:	3738      	adds	r7, #56	; 0x38
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	2400065c 	.word	0x2400065c
 8002f80:	40000400 	.word	0x40000400

08002f84 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b08e      	sub	sp, #56	; 0x38
 8002f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]
 8002f92:	605a      	str	r2, [r3, #4]
 8002f94:	609a      	str	r2, [r3, #8]
 8002f96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f98:	f107 031c 	add.w	r3, r7, #28
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	605a      	str	r2, [r3, #4]
 8002fa2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fa4:	463b      	mov	r3, r7
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	605a      	str	r2, [r3, #4]
 8002fac:	609a      	str	r2, [r3, #8]
 8002fae:	60da      	str	r2, [r3, #12]
 8002fb0:	611a      	str	r2, [r3, #16]
 8002fb2:	615a      	str	r2, [r3, #20]
 8002fb4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002fb6:	4b2d      	ldr	r3, [pc, #180]	; (800306c <MX_TIM4_Init+0xe8>)
 8002fb8:	4a2d      	ldr	r2, [pc, #180]	; (8003070 <MX_TIM4_Init+0xec>)
 8002fba:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 200-1;
 8002fbc:	4b2b      	ldr	r3, [pc, #172]	; (800306c <MX_TIM4_Init+0xe8>)
 8002fbe:	22c7      	movs	r2, #199	; 0xc7
 8002fc0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fc2:	4b2a      	ldr	r3, [pc, #168]	; (800306c <MX_TIM4_Init+0xe8>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 8002fc8:	4b28      	ldr	r3, [pc, #160]	; (800306c <MX_TIM4_Init+0xe8>)
 8002fca:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002fce:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fd0:	4b26      	ldr	r3, [pc, #152]	; (800306c <MX_TIM4_Init+0xe8>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002fd6:	4b25      	ldr	r3, [pc, #148]	; (800306c <MX_TIM4_Init+0xe8>)
 8002fd8:	2280      	movs	r2, #128	; 0x80
 8002fda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002fdc:	4823      	ldr	r0, [pc, #140]	; (800306c <MX_TIM4_Init+0xe8>)
 8002fde:	f006 faa8 	bl	8009532 <HAL_TIM_Base_Init>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002fe8:	f7ff f9d2 	bl	8002390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ff0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002ff2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	481c      	ldr	r0, [pc, #112]	; (800306c <MX_TIM4_Init+0xe8>)
 8002ffa:	f006 ff0d 	bl	8009e18 <HAL_TIM_ConfigClockSource>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8003004:	f7ff f9c4 	bl	8002390 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003008:	4818      	ldr	r0, [pc, #96]	; (800306c <MX_TIM4_Init+0xe8>)
 800300a:	f006 fb61 	bl	80096d0 <HAL_TIM_PWM_Init>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8003014:	f7ff f9bc 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003018:	2300      	movs	r3, #0
 800301a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800301c:	2300      	movs	r3, #0
 800301e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003020:	f107 031c 	add.w	r3, r7, #28
 8003024:	4619      	mov	r1, r3
 8003026:	4811      	ldr	r0, [pc, #68]	; (800306c <MX_TIM4_Init+0xe8>)
 8003028:	f007 fc4a 	bl	800a8c0 <HAL_TIMEx_MasterConfigSynchronization>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d001      	beq.n	8003036 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8003032:	f7ff f9ad 	bl	8002390 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003036:	2360      	movs	r3, #96	; 0x60
 8003038:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 313;
 800303a:	f240 1339 	movw	r3, #313	; 0x139
 800303e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003040:	2300      	movs	r3, #0
 8003042:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003044:	2300      	movs	r3, #0
 8003046:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003048:	463b      	mov	r3, r7
 800304a:	2208      	movs	r2, #8
 800304c:	4619      	mov	r1, r3
 800304e:	4807      	ldr	r0, [pc, #28]	; (800306c <MX_TIM4_Init+0xe8>)
 8003050:	f006 fdce 	bl	8009bf0 <HAL_TIM_PWM_ConfigChannel>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 800305a:	f7ff f999 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800305e:	4803      	ldr	r0, [pc, #12]	; (800306c <MX_TIM4_Init+0xe8>)
 8003060:	f000 fb1c 	bl	800369c <HAL_TIM_MspPostInit>

}
 8003064:	bf00      	nop
 8003066:	3738      	adds	r7, #56	; 0x38
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	24000578 	.word	0x24000578
 8003070:	40000800 	.word	0x40000800

08003074 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b088      	sub	sp, #32
 8003078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800307a:	f107 0310 	add.w	r3, r7, #16
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	605a      	str	r2, [r3, #4]
 8003084:	609a      	str	r2, [r3, #8]
 8003086:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003088:	1d3b      	adds	r3, r7, #4
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	605a      	str	r2, [r3, #4]
 8003090:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003092:	4b1d      	ldr	r3, [pc, #116]	; (8003108 <MX_TIM5_Init+0x94>)
 8003094:	4a1d      	ldr	r2, [pc, #116]	; (800310c <MX_TIM5_Init+0x98>)
 8003096:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 200-1;
 8003098:	4b1b      	ldr	r3, [pc, #108]	; (8003108 <MX_TIM5_Init+0x94>)
 800309a:	22c7      	movs	r2, #199	; 0xc7
 800309c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800309e:	4b1a      	ldr	r3, [pc, #104]	; (8003108 <MX_TIM5_Init+0x94>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 12000-1;
 80030a4:	4b18      	ldr	r3, [pc, #96]	; (8003108 <MX_TIM5_Init+0x94>)
 80030a6:	f642 62df 	movw	r2, #11999	; 0x2edf
 80030aa:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030ac:	4b16      	ldr	r3, [pc, #88]	; (8003108 <MX_TIM5_Init+0x94>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80030b2:	4b15      	ldr	r3, [pc, #84]	; (8003108 <MX_TIM5_Init+0x94>)
 80030b4:	2280      	movs	r2, #128	; 0x80
 80030b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80030b8:	4813      	ldr	r0, [pc, #76]	; (8003108 <MX_TIM5_Init+0x94>)
 80030ba:	f006 fa3a 	bl	8009532 <HAL_TIM_Base_Init>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80030c4:	f7ff f964 	bl	8002390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80030ce:	f107 0310 	add.w	r3, r7, #16
 80030d2:	4619      	mov	r1, r3
 80030d4:	480c      	ldr	r0, [pc, #48]	; (8003108 <MX_TIM5_Init+0x94>)
 80030d6:	f006 fe9f 	bl	8009e18 <HAL_TIM_ConfigClockSource>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80030e0:	f7ff f956 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030e4:	2300      	movs	r3, #0
 80030e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030e8:	2300      	movs	r3, #0
 80030ea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80030ec:	1d3b      	adds	r3, r7, #4
 80030ee:	4619      	mov	r1, r3
 80030f0:	4805      	ldr	r0, [pc, #20]	; (8003108 <MX_TIM5_Init+0x94>)
 80030f2:	f007 fbe5 	bl	800a8c0 <HAL_TIMEx_MasterConfigSynchronization>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80030fc:	f7ff f948 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003100:	bf00      	nop
 8003102:	3720      	adds	r7, #32
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	24000610 	.word	0x24000610
 800310c:	40000c00 	.word	0x40000c00

08003110 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003116:	1d3b      	adds	r3, r7, #4
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	605a      	str	r2, [r3, #4]
 800311e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003120:	4b14      	ldr	r3, [pc, #80]	; (8003174 <MX_TIM6_Init+0x64>)
 8003122:	4a15      	ldr	r2, [pc, #84]	; (8003178 <MX_TIM6_Init+0x68>)
 8003124:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 200-1;
 8003126:	4b13      	ldr	r3, [pc, #76]	; (8003174 <MX_TIM6_Init+0x64>)
 8003128:	22c7      	movs	r2, #199	; 0xc7
 800312a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800312c:	4b11      	ldr	r3, [pc, #68]	; (8003174 <MX_TIM6_Init+0x64>)
 800312e:	2200      	movs	r2, #0
 8003130:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 6000-1;
 8003132:	4b10      	ldr	r3, [pc, #64]	; (8003174 <MX_TIM6_Init+0x64>)
 8003134:	f241 726f 	movw	r2, #5999	; 0x176f
 8003138:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800313a:	4b0e      	ldr	r3, [pc, #56]	; (8003174 <MX_TIM6_Init+0x64>)
 800313c:	2280      	movs	r2, #128	; 0x80
 800313e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003140:	480c      	ldr	r0, [pc, #48]	; (8003174 <MX_TIM6_Init+0x64>)
 8003142:	f006 f9f6 	bl	8009532 <HAL_TIM_Base_Init>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800314c:	f7ff f920 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003150:	2300      	movs	r3, #0
 8003152:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003154:	2300      	movs	r3, #0
 8003156:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003158:	1d3b      	adds	r3, r7, #4
 800315a:	4619      	mov	r1, r3
 800315c:	4805      	ldr	r0, [pc, #20]	; (8003174 <MX_TIM6_Init+0x64>)
 800315e:	f007 fbaf 	bl	800a8c0 <HAL_TIMEx_MasterConfigSynchronization>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003168:	f7ff f912 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800316c:	bf00      	nop
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	240006f4 	.word	0x240006f4
 8003178:	40001000 	.word	0x40001000

0800317c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003182:	1d3b      	adds	r3, r7, #4
 8003184:	2200      	movs	r2, #0
 8003186:	601a      	str	r2, [r3, #0]
 8003188:	605a      	str	r2, [r3, #4]
 800318a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800318c:	4b14      	ldr	r3, [pc, #80]	; (80031e0 <MX_TIM7_Init+0x64>)
 800318e:	4a15      	ldr	r2, [pc, #84]	; (80031e4 <MX_TIM7_Init+0x68>)
 8003190:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 200-1;
 8003192:	4b13      	ldr	r3, [pc, #76]	; (80031e0 <MX_TIM7_Init+0x64>)
 8003194:	22c7      	movs	r2, #199	; 0xc7
 8003196:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003198:	4b11      	ldr	r3, [pc, #68]	; (80031e0 <MX_TIM7_Init+0x64>)
 800319a:	2200      	movs	r2, #0
 800319c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1200-1;
 800319e:	4b10      	ldr	r3, [pc, #64]	; (80031e0 <MX_TIM7_Init+0x64>)
 80031a0:	f240 42af 	movw	r2, #1199	; 0x4af
 80031a4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031a6:	4b0e      	ldr	r3, [pc, #56]	; (80031e0 <MX_TIM7_Init+0x64>)
 80031a8:	2280      	movs	r2, #128	; 0x80
 80031aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80031ac:	480c      	ldr	r0, [pc, #48]	; (80031e0 <MX_TIM7_Init+0x64>)
 80031ae:	f006 f9c0 	bl	8009532 <HAL_TIM_Base_Init>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80031b8:	f7ff f8ea 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031bc:	2300      	movs	r3, #0
 80031be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80031c4:	1d3b      	adds	r3, r7, #4
 80031c6:	4619      	mov	r1, r3
 80031c8:	4805      	ldr	r0, [pc, #20]	; (80031e0 <MX_TIM7_Init+0x64>)
 80031ca:	f007 fb79 	bl	800a8c0 <HAL_TIMEx_MasterConfigSynchronization>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80031d4:	f7ff f8dc 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80031d8:	bf00      	nop
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	24000870 	.word	0x24000870
 80031e4:	40001400 	.word	0x40001400

080031e8 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031ee:	463b      	mov	r3, r7
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	605a      	str	r2, [r3, #4]
 80031f6:	609a      	str	r2, [r3, #8]
 80031f8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80031fa:	4b16      	ldr	r3, [pc, #88]	; (8003254 <MX_TIM12_Init+0x6c>)
 80031fc:	4a16      	ldr	r2, [pc, #88]	; (8003258 <MX_TIM12_Init+0x70>)
 80031fe:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 200-1;
 8003200:	4b14      	ldr	r3, [pc, #80]	; (8003254 <MX_TIM12_Init+0x6c>)
 8003202:	22c7      	movs	r2, #199	; 0xc7
 8003204:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003206:	4b13      	ldr	r3, [pc, #76]	; (8003254 <MX_TIM12_Init+0x6c>)
 8003208:	2200      	movs	r2, #0
 800320a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 600-1;
 800320c:	4b11      	ldr	r3, [pc, #68]	; (8003254 <MX_TIM12_Init+0x6c>)
 800320e:	f240 2257 	movw	r2, #599	; 0x257
 8003212:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003214:	4b0f      	ldr	r3, [pc, #60]	; (8003254 <MX_TIM12_Init+0x6c>)
 8003216:	2200      	movs	r2, #0
 8003218:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800321a:	4b0e      	ldr	r3, [pc, #56]	; (8003254 <MX_TIM12_Init+0x6c>)
 800321c:	2280      	movs	r2, #128	; 0x80
 800321e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8003220:	480c      	ldr	r0, [pc, #48]	; (8003254 <MX_TIM12_Init+0x6c>)
 8003222:	f006 f986 	bl	8009532 <HAL_TIM_Base_Init>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 800322c:	f7ff f8b0 	bl	8002390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003230:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003234:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8003236:	463b      	mov	r3, r7
 8003238:	4619      	mov	r1, r3
 800323a:	4806      	ldr	r0, [pc, #24]	; (8003254 <MX_TIM12_Init+0x6c>)
 800323c:	f006 fdec 	bl	8009e18 <HAL_TIM_ConfigClockSource>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 8003246:	f7ff f8a3 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	24000824 	.word	0x24000824
 8003258:	40001800 	.word	0x40001800

0800325c <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003260:	4b0e      	ldr	r3, [pc, #56]	; (800329c <MX_TIM13_Init+0x40>)
 8003262:	4a0f      	ldr	r2, [pc, #60]	; (80032a0 <MX_TIM13_Init+0x44>)
 8003264:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 200-1;
 8003266:	4b0d      	ldr	r3, [pc, #52]	; (800329c <MX_TIM13_Init+0x40>)
 8003268:	22c7      	movs	r2, #199	; 0xc7
 800326a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800326c:	4b0b      	ldr	r3, [pc, #44]	; (800329c <MX_TIM13_Init+0x40>)
 800326e:	2200      	movs	r2, #0
 8003270:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 600-1;
 8003272:	4b0a      	ldr	r3, [pc, #40]	; (800329c <MX_TIM13_Init+0x40>)
 8003274:	f240 2257 	movw	r2, #599	; 0x257
 8003278:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800327a:	4b08      	ldr	r3, [pc, #32]	; (800329c <MX_TIM13_Init+0x40>)
 800327c:	2200      	movs	r2, #0
 800327e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003280:	4b06      	ldr	r3, [pc, #24]	; (800329c <MX_TIM13_Init+0x40>)
 8003282:	2280      	movs	r2, #128	; 0x80
 8003284:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8003286:	4805      	ldr	r0, [pc, #20]	; (800329c <MX_TIM13_Init+0x40>)
 8003288:	f006 f953 	bl	8009532 <HAL_TIM_Base_Init>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d001      	beq.n	8003296 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8003292:	f7ff f87d 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8003296:	bf00      	nop
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	240006a8 	.word	0x240006a8
 80032a0:	40001c00 	.word	0x40001c00

080032a4 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80032a8:	4b0e      	ldr	r3, [pc, #56]	; (80032e4 <MX_TIM14_Init+0x40>)
 80032aa:	4a0f      	ldr	r2, [pc, #60]	; (80032e8 <MX_TIM14_Init+0x44>)
 80032ac:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 200-1;
 80032ae:	4b0d      	ldr	r3, [pc, #52]	; (80032e4 <MX_TIM14_Init+0x40>)
 80032b0:	22c7      	movs	r2, #199	; 0xc7
 80032b2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032b4:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <MX_TIM14_Init+0x40>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 2400-1;
 80032ba:	4b0a      	ldr	r3, [pc, #40]	; (80032e4 <MX_TIM14_Init+0x40>)
 80032bc:	f640 125f 	movw	r2, #2399	; 0x95f
 80032c0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032c2:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <MX_TIM14_Init+0x40>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80032c8:	4b06      	ldr	r3, [pc, #24]	; (80032e4 <MX_TIM14_Init+0x40>)
 80032ca:	2280      	movs	r2, #128	; 0x80
 80032cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80032ce:	4805      	ldr	r0, [pc, #20]	; (80032e4 <MX_TIM14_Init+0x40>)
 80032d0:	f006 f92f 	bl	8009532 <HAL_TIM_Base_Init>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80032da:	f7ff f859 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80032de:	bf00      	nop
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	240007d8 	.word	0x240007d8
 80032e8:	40002000 	.word	0x40002000

080032ec <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b09a      	sub	sp, #104	; 0x68
 80032f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032f2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80032f6:	2200      	movs	r2, #0
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	605a      	str	r2, [r3, #4]
 80032fc:	609a      	str	r2, [r3, #8]
 80032fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003300:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800330c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	609a      	str	r2, [r3, #8]
 8003318:	60da      	str	r2, [r3, #12]
 800331a:	611a      	str	r2, [r3, #16]
 800331c:	615a      	str	r2, [r3, #20]
 800331e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003320:	1d3b      	adds	r3, r7, #4
 8003322:	222c      	movs	r2, #44	; 0x2c
 8003324:	2100      	movs	r1, #0
 8003326:	4618      	mov	r0, r3
 8003328:	f009 fe2a 	bl	800cf80 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800332c:	4b3f      	ldr	r3, [pc, #252]	; (800342c <MX_TIM15_Init+0x140>)
 800332e:	4a40      	ldr	r2, [pc, #256]	; (8003430 <MX_TIM15_Init+0x144>)
 8003330:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 240-1;
 8003332:	4b3e      	ldr	r3, [pc, #248]	; (800342c <MX_TIM15_Init+0x140>)
 8003334:	22ef      	movs	r2, #239	; 0xef
 8003336:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003338:	4b3c      	ldr	r3, [pc, #240]	; (800342c <MX_TIM15_Init+0x140>)
 800333a:	2200      	movs	r2, #0
 800333c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 20000-1;
 800333e:	4b3b      	ldr	r3, [pc, #236]	; (800342c <MX_TIM15_Init+0x140>)
 8003340:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8003344:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003346:	4b39      	ldr	r3, [pc, #228]	; (800342c <MX_TIM15_Init+0x140>)
 8003348:	2200      	movs	r2, #0
 800334a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800334c:	4b37      	ldr	r3, [pc, #220]	; (800342c <MX_TIM15_Init+0x140>)
 800334e:	2200      	movs	r2, #0
 8003350:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003352:	4b36      	ldr	r3, [pc, #216]	; (800342c <MX_TIM15_Init+0x140>)
 8003354:	2280      	movs	r2, #128	; 0x80
 8003356:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003358:	4834      	ldr	r0, [pc, #208]	; (800342c <MX_TIM15_Init+0x140>)
 800335a:	f006 f8ea 	bl	8009532 <HAL_TIM_Base_Init>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8003364:	f7ff f814 	bl	8002390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003368:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800336c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800336e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003372:	4619      	mov	r1, r3
 8003374:	482d      	ldr	r0, [pc, #180]	; (800342c <MX_TIM15_Init+0x140>)
 8003376:	f006 fd4f 	bl	8009e18 <HAL_TIM_ConfigClockSource>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 8003380:	f7ff f806 	bl	8002390 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8003384:	4829      	ldr	r0, [pc, #164]	; (800342c <MX_TIM15_Init+0x140>)
 8003386:	f006 f9a3 	bl	80096d0 <HAL_TIM_PWM_Init>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 8003390:	f7fe fffe 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003394:	2300      	movs	r3, #0
 8003396:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003398:	2300      	movs	r3, #0
 800339a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800339c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80033a0:	4619      	mov	r1, r3
 80033a2:	4822      	ldr	r0, [pc, #136]	; (800342c <MX_TIM15_Init+0x140>)
 80033a4:	f007 fa8c 	bl	800a8c0 <HAL_TIMEx_MasterConfigSynchronization>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 80033ae:	f7fe ffef 	bl	8002390 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033b2:	2360      	movs	r3, #96	; 0x60
 80033b4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 313;
 80033b6:	f240 1339 	movw	r3, #313	; 0x139
 80033ba:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033bc:	2300      	movs	r3, #0
 80033be:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80033c0:	2300      	movs	r3, #0
 80033c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033c4:	2300      	movs	r3, #0
 80033c6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80033c8:	2300      	movs	r3, #0
 80033ca:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80033cc:	2300      	movs	r3, #0
 80033ce:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80033d4:	2204      	movs	r2, #4
 80033d6:	4619      	mov	r1, r3
 80033d8:	4814      	ldr	r0, [pc, #80]	; (800342c <MX_TIM15_Init+0x140>)
 80033da:	f006 fc09 	bl	8009bf0 <HAL_TIM_PWM_ConfigChannel>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 80033e4:	f7fe ffd4 	bl	8002390 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80033e8:	2300      	movs	r3, #0
 80033ea:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80033ec:	2300      	movs	r3, #0
 80033ee:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80033f0:	2300      	movs	r3, #0
 80033f2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80033f4:	2300      	movs	r3, #0
 80033f6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80033f8:	2300      	movs	r3, #0
 80033fa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80033fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003400:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003402:	2300      	movs	r3, #0
 8003404:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003406:	2300      	movs	r3, #0
 8003408:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800340a:	1d3b      	adds	r3, r7, #4
 800340c:	4619      	mov	r1, r3
 800340e:	4807      	ldr	r0, [pc, #28]	; (800342c <MX_TIM15_Init+0x140>)
 8003410:	f007 fae4 	bl	800a9dc <HAL_TIMEx_ConfigBreakDeadTime>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 800341a:	f7fe ffb9 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800341e:	4803      	ldr	r0, [pc, #12]	; (800342c <MX_TIM15_Init+0x140>)
 8003420:	f000 f93c 	bl	800369c <HAL_TIM_MspPostInit>

}
 8003424:	bf00      	nop
 8003426:	3768      	adds	r7, #104	; 0x68
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	240005c4 	.word	0x240005c4
 8003430:	40014000 	.word	0x40014000

08003434 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08e      	sub	sp, #56	; 0x38
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a8b      	ldr	r2, [pc, #556]	; (8003670 <HAL_TIM_Base_MspInit+0x23c>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d10f      	bne.n	8003466 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003446:	4b8b      	ldr	r3, [pc, #556]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003448:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800344c:	4a89      	ldr	r2, [pc, #548]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003456:	4b87      	ldr	r3, [pc, #540]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003458:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	637b      	str	r3, [r7, #52]	; 0x34
 8003462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8003464:	e100      	b.n	8003668 <HAL_TIM_Base_MspInit+0x234>
  else if(tim_baseHandle->Instance==TIM2)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800346e:	d10f      	bne.n	8003490 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003470:	4b80      	ldr	r3, [pc, #512]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003472:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003476:	4a7f      	ldr	r2, [pc, #508]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003478:	f043 0301 	orr.w	r3, r3, #1
 800347c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003480:	4b7c      	ldr	r3, [pc, #496]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003482:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	633b      	str	r3, [r7, #48]	; 0x30
 800348c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800348e:	e0eb      	b.n	8003668 <HAL_TIM_Base_MspInit+0x234>
  else if(tim_baseHandle->Instance==TIM3)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a78      	ldr	r2, [pc, #480]	; (8003678 <HAL_TIM_Base_MspInit+0x244>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d10f      	bne.n	80034ba <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800349a:	4b76      	ldr	r3, [pc, #472]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 800349c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034a0:	4a74      	ldr	r2, [pc, #464]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80034a2:	f043 0302 	orr.w	r3, r3, #2
 80034a6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80034aa:	4b72      	ldr	r3, [pc, #456]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80034ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80034b8:	e0d6      	b.n	8003668 <HAL_TIM_Base_MspInit+0x234>
  else if(tim_baseHandle->Instance==TIM4)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a6f      	ldr	r2, [pc, #444]	; (800367c <HAL_TIM_Base_MspInit+0x248>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d10f      	bne.n	80034e4 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80034c4:	4b6b      	ldr	r3, [pc, #428]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80034c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034ca:	4a6a      	ldr	r2, [pc, #424]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80034cc:	f043 0304 	orr.w	r3, r3, #4
 80034d0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80034d4:	4b67      	ldr	r3, [pc, #412]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80034d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034da:	f003 0304 	and.w	r3, r3, #4
 80034de:	62bb      	str	r3, [r7, #40]	; 0x28
 80034e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80034e2:	e0c1      	b.n	8003668 <HAL_TIM_Base_MspInit+0x234>
  else if(tim_baseHandle->Instance==TIM5)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a65      	ldr	r2, [pc, #404]	; (8003680 <HAL_TIM_Base_MspInit+0x24c>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d117      	bne.n	800351e <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80034ee:	4b61      	ldr	r3, [pc, #388]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80034f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034f4:	4a5f      	ldr	r2, [pc, #380]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80034f6:	f043 0308 	orr.w	r3, r3, #8
 80034fa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80034fe:	4b5d      	ldr	r3, [pc, #372]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003500:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003504:	f003 0308 	and.w	r3, r3, #8
 8003508:	627b      	str	r3, [r7, #36]	; 0x24
 800350a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800350c:	2200      	movs	r2, #0
 800350e:	2100      	movs	r1, #0
 8003510:	2032      	movs	r0, #50	; 0x32
 8003512:	f000 fe66 	bl	80041e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003516:	2032      	movs	r0, #50	; 0x32
 8003518:	f000 fe7d 	bl	8004216 <HAL_NVIC_EnableIRQ>
}
 800351c:	e0a4      	b.n	8003668 <HAL_TIM_Base_MspInit+0x234>
  else if(tim_baseHandle->Instance==TIM6)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a58      	ldr	r2, [pc, #352]	; (8003684 <HAL_TIM_Base_MspInit+0x250>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d117      	bne.n	8003558 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003528:	4b52      	ldr	r3, [pc, #328]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 800352a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800352e:	4a51      	ldr	r2, [pc, #324]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003530:	f043 0310 	orr.w	r3, r3, #16
 8003534:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003538:	4b4e      	ldr	r3, [pc, #312]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 800353a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800353e:	f003 0310 	and.w	r3, r3, #16
 8003542:	623b      	str	r3, [r7, #32]
 8003544:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003546:	2200      	movs	r2, #0
 8003548:	2100      	movs	r1, #0
 800354a:	2036      	movs	r0, #54	; 0x36
 800354c:	f000 fe49 	bl	80041e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003550:	2036      	movs	r0, #54	; 0x36
 8003552:	f000 fe60 	bl	8004216 <HAL_NVIC_EnableIRQ>
}
 8003556:	e087      	b.n	8003668 <HAL_TIM_Base_MspInit+0x234>
  else if(tim_baseHandle->Instance==TIM7)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a4a      	ldr	r2, [pc, #296]	; (8003688 <HAL_TIM_Base_MspInit+0x254>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d117      	bne.n	8003592 <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003562:	4b44      	ldr	r3, [pc, #272]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003564:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003568:	4a42      	ldr	r2, [pc, #264]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 800356a:	f043 0320 	orr.w	r3, r3, #32
 800356e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003572:	4b40      	ldr	r3, [pc, #256]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003574:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	61fb      	str	r3, [r7, #28]
 800357e:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003580:	2200      	movs	r2, #0
 8003582:	2100      	movs	r1, #0
 8003584:	2037      	movs	r0, #55	; 0x37
 8003586:	f000 fe2c 	bl	80041e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800358a:	2037      	movs	r0, #55	; 0x37
 800358c:	f000 fe43 	bl	8004216 <HAL_NVIC_EnableIRQ>
}
 8003590:	e06a      	b.n	8003668 <HAL_TIM_Base_MspInit+0x234>
  else if(tim_baseHandle->Instance==TIM12)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a3d      	ldr	r2, [pc, #244]	; (800368c <HAL_TIM_Base_MspInit+0x258>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d117      	bne.n	80035cc <HAL_TIM_Base_MspInit+0x198>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800359c:	4b35      	ldr	r3, [pc, #212]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 800359e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035a2:	4a34      	ldr	r2, [pc, #208]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80035a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035a8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80035ac:	4b31      	ldr	r3, [pc, #196]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80035ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035b6:	61bb      	str	r3, [r7, #24]
 80035b8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 80035ba:	2200      	movs	r2, #0
 80035bc:	2100      	movs	r1, #0
 80035be:	202b      	movs	r0, #43	; 0x2b
 80035c0:	f000 fe0f 	bl	80041e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80035c4:	202b      	movs	r0, #43	; 0x2b
 80035c6:	f000 fe26 	bl	8004216 <HAL_NVIC_EnableIRQ>
}
 80035ca:	e04d      	b.n	8003668 <HAL_TIM_Base_MspInit+0x234>
  else if(tim_baseHandle->Instance==TIM13)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a2f      	ldr	r2, [pc, #188]	; (8003690 <HAL_TIM_Base_MspInit+0x25c>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d117      	bne.n	8003606 <HAL_TIM_Base_MspInit+0x1d2>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80035d6:	4b27      	ldr	r3, [pc, #156]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80035d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035dc:	4a25      	ldr	r2, [pc, #148]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80035de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035e2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80035e6:	4b23      	ldr	r3, [pc, #140]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 80035e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80035f4:	2200      	movs	r2, #0
 80035f6:	2100      	movs	r1, #0
 80035f8:	202c      	movs	r0, #44	; 0x2c
 80035fa:	f000 fdf2 	bl	80041e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80035fe:	202c      	movs	r0, #44	; 0x2c
 8003600:	f000 fe09 	bl	8004216 <HAL_NVIC_EnableIRQ>
}
 8003604:	e030      	b.n	8003668 <HAL_TIM_Base_MspInit+0x234>
  else if(tim_baseHandle->Instance==TIM14)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a22      	ldr	r2, [pc, #136]	; (8003694 <HAL_TIM_Base_MspInit+0x260>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d117      	bne.n	8003640 <HAL_TIM_Base_MspInit+0x20c>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003610:	4b18      	ldr	r3, [pc, #96]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003612:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003616:	4a17      	ldr	r2, [pc, #92]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800361c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003620:	4b14      	ldr	r3, [pc, #80]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003622:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800362a:	613b      	str	r3, [r7, #16]
 800362c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800362e:	2200      	movs	r2, #0
 8003630:	2100      	movs	r1, #0
 8003632:	202d      	movs	r0, #45	; 0x2d
 8003634:	f000 fdd5 	bl	80041e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003638:	202d      	movs	r0, #45	; 0x2d
 800363a:	f000 fdec 	bl	8004216 <HAL_NVIC_EnableIRQ>
}
 800363e:	e013      	b.n	8003668 <HAL_TIM_Base_MspInit+0x234>
  else if(tim_baseHandle->Instance==TIM15)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a14      	ldr	r2, [pc, #80]	; (8003698 <HAL_TIM_Base_MspInit+0x264>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d10e      	bne.n	8003668 <HAL_TIM_Base_MspInit+0x234>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800364a:	4b0a      	ldr	r3, [pc, #40]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 800364c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003650:	4a08      	ldr	r2, [pc, #32]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 8003652:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003656:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800365a:	4b06      	ldr	r3, [pc, #24]	; (8003674 <HAL_TIM_Base_MspInit+0x240>)
 800365c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003660:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003664:	60fb      	str	r3, [r7, #12]
 8003666:	68fb      	ldr	r3, [r7, #12]
}
 8003668:	bf00      	nop
 800366a:	3738      	adds	r7, #56	; 0x38
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40010000 	.word	0x40010000
 8003674:	58024400 	.word	0x58024400
 8003678:	40000400 	.word	0x40000400
 800367c:	40000800 	.word	0x40000800
 8003680:	40000c00 	.word	0x40000c00
 8003684:	40001000 	.word	0x40001000
 8003688:	40001400 	.word	0x40001400
 800368c:	40001800 	.word	0x40001800
 8003690:	40001c00 	.word	0x40001c00
 8003694:	40002000 	.word	0x40002000
 8003698:	40014000 	.word	0x40014000

0800369c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b08c      	sub	sp, #48	; 0x30
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a4:	f107 031c 	add.w	r3, r7, #28
 80036a8:	2200      	movs	r2, #0
 80036aa:	601a      	str	r2, [r3, #0]
 80036ac:	605a      	str	r2, [r3, #4]
 80036ae:	609a      	str	r2, [r3, #8]
 80036b0:	60da      	str	r2, [r3, #12]
 80036b2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a5e      	ldr	r2, [pc, #376]	; (8003834 <HAL_TIM_MspPostInit+0x198>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d120      	bne.n	8003700 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80036be:	4b5e      	ldr	r3, [pc, #376]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 80036c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036c4:	4a5c      	ldr	r2, [pc, #368]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 80036c6:	f043 0310 	orr.w	r3, r3, #16
 80036ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80036ce:	4b5a      	ldr	r3, [pc, #360]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 80036d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036d4:	f003 0310 	and.w	r3, r3, #16
 80036d8:	61bb      	str	r3, [r7, #24]
 80036da:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = STEP_1_Pin;
 80036dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036e2:	2302      	movs	r3, #2
 80036e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e6:	2300      	movs	r3, #0
 80036e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ea:	2300      	movs	r3, #0
 80036ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80036ee:	2301      	movs	r3, #1
 80036f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_1_GPIO_Port, &GPIO_InitStruct);
 80036f2:	f107 031c 	add.w	r3, r7, #28
 80036f6:	4619      	mov	r1, r3
 80036f8:	4850      	ldr	r0, [pc, #320]	; (800383c <HAL_TIM_MspPostInit+0x1a0>)
 80036fa:	f003 f8c1 	bl	8006880 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80036fe:	e094      	b.n	800382a <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM2)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003708:	d120      	bne.n	800374c <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800370a:	4b4b      	ldr	r3, [pc, #300]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 800370c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003710:	4a49      	ldr	r2, [pc, #292]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 8003712:	f043 0302 	orr.w	r3, r3, #2
 8003716:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800371a:	4b47      	ldr	r3, [pc, #284]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 800371c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	617b      	str	r3, [r7, #20]
 8003726:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEP_2_Pin;
 8003728:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800372c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800372e:	2302      	movs	r3, #2
 8003730:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003732:	2300      	movs	r3, #0
 8003734:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003736:	2300      	movs	r3, #0
 8003738:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800373a:	2301      	movs	r3, #1
 800373c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_2_GPIO_Port, &GPIO_InitStruct);
 800373e:	f107 031c 	add.w	r3, r7, #28
 8003742:	4619      	mov	r1, r3
 8003744:	483e      	ldr	r0, [pc, #248]	; (8003840 <HAL_TIM_MspPostInit+0x1a4>)
 8003746:	f003 f89b 	bl	8006880 <HAL_GPIO_Init>
}
 800374a:	e06e      	b.n	800382a <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM3)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a3c      	ldr	r2, [pc, #240]	; (8003844 <HAL_TIM_MspPostInit+0x1a8>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d11f      	bne.n	8003796 <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003756:	4b38      	ldr	r3, [pc, #224]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 8003758:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800375c:	4a36      	ldr	r2, [pc, #216]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 800375e:	f043 0301 	orr.w	r3, r3, #1
 8003762:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003766:	4b34      	ldr	r3, [pc, #208]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 8003768:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	613b      	str	r3, [r7, #16]
 8003772:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEP_3_Pin;
 8003774:	2340      	movs	r3, #64	; 0x40
 8003776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003778:	2302      	movs	r3, #2
 800377a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800377c:	2300      	movs	r3, #0
 800377e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003780:	2300      	movs	r3, #0
 8003782:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003784:	2302      	movs	r3, #2
 8003786:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_3_GPIO_Port, &GPIO_InitStruct);
 8003788:	f107 031c 	add.w	r3, r7, #28
 800378c:	4619      	mov	r1, r3
 800378e:	482e      	ldr	r0, [pc, #184]	; (8003848 <HAL_TIM_MspPostInit+0x1ac>)
 8003790:	f003 f876 	bl	8006880 <HAL_GPIO_Init>
}
 8003794:	e049      	b.n	800382a <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM4)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a2c      	ldr	r2, [pc, #176]	; (800384c <HAL_TIM_MspPostInit+0x1b0>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d120      	bne.n	80037e2 <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037a0:	4b25      	ldr	r3, [pc, #148]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 80037a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80037a6:	4a24      	ldr	r2, [pc, #144]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 80037a8:	f043 0302 	orr.w	r3, r3, #2
 80037ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80037b0:	4b21      	ldr	r3, [pc, #132]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 80037b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEP_4_Pin;
 80037be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c4:	2302      	movs	r3, #2
 80037c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c8:	2300      	movs	r3, #0
 80037ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037cc:	2300      	movs	r3, #0
 80037ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80037d0:	2302      	movs	r3, #2
 80037d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_4_GPIO_Port, &GPIO_InitStruct);
 80037d4:	f107 031c 	add.w	r3, r7, #28
 80037d8:	4619      	mov	r1, r3
 80037da:	4819      	ldr	r0, [pc, #100]	; (8003840 <HAL_TIM_MspPostInit+0x1a4>)
 80037dc:	f003 f850 	bl	8006880 <HAL_GPIO_Init>
}
 80037e0:	e023      	b.n	800382a <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM15)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a1a      	ldr	r2, [pc, #104]	; (8003850 <HAL_TIM_MspPostInit+0x1b4>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d11e      	bne.n	800382a <HAL_TIM_MspPostInit+0x18e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80037ec:	4b12      	ldr	r3, [pc, #72]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 80037ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80037f2:	4a11      	ldr	r2, [pc, #68]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 80037f4:	f043 0310 	orr.w	r3, r3, #16
 80037f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80037fc:	4b0e      	ldr	r3, [pc, #56]	; (8003838 <HAL_TIM_MspPostInit+0x19c>)
 80037fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003802:	f003 0310 	and.w	r3, r3, #16
 8003806:	60bb      	str	r3, [r7, #8]
 8003808:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STEP_5_Pin;
 800380a:	2340      	movs	r3, #64	; 0x40
 800380c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800380e:	2302      	movs	r3, #2
 8003810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003812:	2300      	movs	r3, #0
 8003814:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003816:	2300      	movs	r3, #0
 8003818:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 800381a:	2304      	movs	r3, #4
 800381c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_5_GPIO_Port, &GPIO_InitStruct);
 800381e:	f107 031c 	add.w	r3, r7, #28
 8003822:	4619      	mov	r1, r3
 8003824:	4805      	ldr	r0, [pc, #20]	; (800383c <HAL_TIM_MspPostInit+0x1a0>)
 8003826:	f003 f82b 	bl	8006880 <HAL_GPIO_Init>
}
 800382a:	bf00      	nop
 800382c:	3730      	adds	r7, #48	; 0x30
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	40010000 	.word	0x40010000
 8003838:	58024400 	.word	0x58024400
 800383c:	58021000 	.word	0x58021000
 8003840:	58020400 	.word	0x58020400
 8003844:	40000400 	.word	0x40000400
 8003848:	58020000 	.word	0x58020000
 800384c:	40000800 	.word	0x40000800
 8003850:	40014000 	.word	0x40014000

08003854 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart3_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003858:	4b25      	ldr	r3, [pc, #148]	; (80038f0 <MX_UART4_Init+0x9c>)
 800385a:	4a26      	ldr	r2, [pc, #152]	; (80038f4 <MX_UART4_Init+0xa0>)
 800385c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 2000000;
 800385e:	4b24      	ldr	r3, [pc, #144]	; (80038f0 <MX_UART4_Init+0x9c>)
 8003860:	4a25      	ldr	r2, [pc, #148]	; (80038f8 <MX_UART4_Init+0xa4>)
 8003862:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003864:	4b22      	ldr	r3, [pc, #136]	; (80038f0 <MX_UART4_Init+0x9c>)
 8003866:	2200      	movs	r2, #0
 8003868:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800386a:	4b21      	ldr	r3, [pc, #132]	; (80038f0 <MX_UART4_Init+0x9c>)
 800386c:	2200      	movs	r2, #0
 800386e:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003870:	4b1f      	ldr	r3, [pc, #124]	; (80038f0 <MX_UART4_Init+0x9c>)
 8003872:	2200      	movs	r2, #0
 8003874:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003876:	4b1e      	ldr	r3, [pc, #120]	; (80038f0 <MX_UART4_Init+0x9c>)
 8003878:	220c      	movs	r2, #12
 800387a:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800387c:	4b1c      	ldr	r3, [pc, #112]	; (80038f0 <MX_UART4_Init+0x9c>)
 800387e:	2200      	movs	r2, #0
 8003880:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003882:	4b1b      	ldr	r3, [pc, #108]	; (80038f0 <MX_UART4_Init+0x9c>)
 8003884:	2200      	movs	r2, #0
 8003886:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003888:	4b19      	ldr	r3, [pc, #100]	; (80038f0 <MX_UART4_Init+0x9c>)
 800388a:	2200      	movs	r2, #0
 800388c:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800388e:	4b18      	ldr	r3, [pc, #96]	; (80038f0 <MX_UART4_Init+0x9c>)
 8003890:	2200      	movs	r2, #0
 8003892:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8003894:	4b16      	ldr	r3, [pc, #88]	; (80038f0 <MX_UART4_Init+0x9c>)
 8003896:	2208      	movs	r2, #8
 8003898:	629a      	str	r2, [r3, #40]	; 0x28
  huart4.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 800389a:	4b15      	ldr	r3, [pc, #84]	; (80038f0 <MX_UART4_Init+0x9c>)
 800389c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80038a0:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80038a2:	4813      	ldr	r0, [pc, #76]	; (80038f0 <MX_UART4_Init+0x9c>)
 80038a4:	f007 f936 	bl	800ab14 <HAL_UART_Init>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <MX_UART4_Init+0x5e>
  {
    Error_Handler();
 80038ae:	f7fe fd6f 	bl	8002390 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 80038b2:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 80038b6:	480e      	ldr	r0, [pc, #56]	; (80038f0 <MX_UART4_Init+0x9c>)
 80038b8:	f008 fef3 	bl	800c6a2 <HAL_UARTEx_SetTxFifoThreshold>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <MX_UART4_Init+0x72>
  {
    Error_Handler();
 80038c2:	f7fe fd65 	bl	8002390 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 80038c6:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 80038ca:	4809      	ldr	r0, [pc, #36]	; (80038f0 <MX_UART4_Init+0x9c>)
 80038cc:	f008 ff27 	bl	800c71e <HAL_UARTEx_SetRxFifoThreshold>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <MX_UART4_Init+0x86>
  {
    Error_Handler();
 80038d6:	f7fe fd5b 	bl	8002390 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 80038da:	4805      	ldr	r0, [pc, #20]	; (80038f0 <MX_UART4_Init+0x9c>)
 80038dc:	f008 fe6d 	bl	800c5ba <HAL_UARTEx_EnableFifoMode>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <MX_UART4_Init+0x96>
  {
    Error_Handler();
 80038e6:	f7fe fd53 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80038ea:	bf00      	nop
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	24000bbc 	.word	0x24000bbc
 80038f4:	40004c00 	.word	0x40004c00
 80038f8:	001e8480 	.word	0x001e8480

080038fc <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8003900:	4b23      	ldr	r3, [pc, #140]	; (8003990 <MX_UART7_Init+0x94>)
 8003902:	4a24      	ldr	r2, [pc, #144]	; (8003994 <MX_UART7_Init+0x98>)
 8003904:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8003906:	4b22      	ldr	r3, [pc, #136]	; (8003990 <MX_UART7_Init+0x94>)
 8003908:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800390c:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800390e:	4b20      	ldr	r3, [pc, #128]	; (8003990 <MX_UART7_Init+0x94>)
 8003910:	2200      	movs	r2, #0
 8003912:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8003914:	4b1e      	ldr	r3, [pc, #120]	; (8003990 <MX_UART7_Init+0x94>)
 8003916:	2200      	movs	r2, #0
 8003918:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 800391a:	4b1d      	ldr	r3, [pc, #116]	; (8003990 <MX_UART7_Init+0x94>)
 800391c:	2200      	movs	r2, #0
 800391e:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8003920:	4b1b      	ldr	r3, [pc, #108]	; (8003990 <MX_UART7_Init+0x94>)
 8003922:	220c      	movs	r2, #12
 8003924:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003926:	4b1a      	ldr	r3, [pc, #104]	; (8003990 <MX_UART7_Init+0x94>)
 8003928:	2200      	movs	r2, #0
 800392a:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 800392c:	4b18      	ldr	r3, [pc, #96]	; (8003990 <MX_UART7_Init+0x94>)
 800392e:	2200      	movs	r2, #0
 8003930:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003932:	4b17      	ldr	r3, [pc, #92]	; (8003990 <MX_UART7_Init+0x94>)
 8003934:	2200      	movs	r2, #0
 8003936:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003938:	4b15      	ldr	r3, [pc, #84]	; (8003990 <MX_UART7_Init+0x94>)
 800393a:	2200      	movs	r2, #0
 800393c:	625a      	str	r2, [r3, #36]	; 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800393e:	4b14      	ldr	r3, [pc, #80]	; (8003990 <MX_UART7_Init+0x94>)
 8003940:	2200      	movs	r2, #0
 8003942:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8003944:	4812      	ldr	r0, [pc, #72]	; (8003990 <MX_UART7_Init+0x94>)
 8003946:	f007 f8e5 	bl	800ab14 <HAL_UART_Init>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8003950:	f7fe fd1e 	bl	8002390 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 8003954:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8003958:	480d      	ldr	r0, [pc, #52]	; (8003990 <MX_UART7_Init+0x94>)
 800395a:	f008 fea2 	bl	800c6a2 <HAL_UARTEx_SetTxFifoThreshold>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <MX_UART7_Init+0x6c>
  {
    Error_Handler();
 8003964:	f7fe fd14 	bl	8002390 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 8003968:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 800396c:	4808      	ldr	r0, [pc, #32]	; (8003990 <MX_UART7_Init+0x94>)
 800396e:	f008 fed6 	bl	800c71e <HAL_UARTEx_SetRxFifoThreshold>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <MX_UART7_Init+0x80>
  {
    Error_Handler();
 8003978:	f7fe fd0a 	bl	8002390 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart7) != HAL_OK)
 800397c:	4804      	ldr	r0, [pc, #16]	; (8003990 <MX_UART7_Init+0x94>)
 800397e:	f008 fe1c 	bl	800c5ba <HAL_UARTEx_EnableFifoMode>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <MX_UART7_Init+0x90>
  {
    Error_Handler();
 8003988:	f7fe fd02 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 800398c:	bf00      	nop
 800398e:	bd80      	pop	{r7, pc}
 8003990:	24000934 	.word	0x24000934
 8003994:	40007800 	.word	0x40007800

08003998 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800399c:	4b22      	ldr	r3, [pc, #136]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 800399e:	4a23      	ldr	r2, [pc, #140]	; (8003a2c <MX_USART3_UART_Init+0x94>)
 80039a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80039a2:	4b21      	ldr	r3, [pc, #132]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80039a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80039aa:	4b1f      	ldr	r3, [pc, #124]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80039b0:	4b1d      	ldr	r3, [pc, #116]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80039b6:	4b1c      	ldr	r3, [pc, #112]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80039bc:	4b1a      	ldr	r3, [pc, #104]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039be:	220c      	movs	r2, #12
 80039c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039c2:	4b19      	ldr	r3, [pc, #100]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80039c8:	4b17      	ldr	r3, [pc, #92]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039ce:	4b16      	ldr	r3, [pc, #88]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80039d4:	4b14      	ldr	r3, [pc, #80]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039da:	4b13      	ldr	r3, [pc, #76]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039dc:	2200      	movs	r2, #0
 80039de:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80039e0:	4811      	ldr	r0, [pc, #68]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039e2:	f007 f897 	bl	800ab14 <HAL_UART_Init>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80039ec:	f7fe fcd0 	bl	8002390 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80039f0:	2100      	movs	r1, #0
 80039f2:	480d      	ldr	r0, [pc, #52]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 80039f4:	f008 fe55 	bl	800c6a2 <HAL_UARTEx_SetTxFifoThreshold>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80039fe:	f7fe fcc7 	bl	8002390 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a02:	2100      	movs	r1, #0
 8003a04:	4808      	ldr	r0, [pc, #32]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 8003a06:	f008 fe8a 	bl	800c71e <HAL_UARTEx_SetRxFifoThreshold>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003a10:	f7fe fcbe 	bl	8002390 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003a14:	4804      	ldr	r0, [pc, #16]	; (8003a28 <MX_USART3_UART_Init+0x90>)
 8003a16:	f008 fe0b 	bl	800c630 <HAL_UARTEx_DisableFifoMode>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003a20:	f7fe fcb6 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003a24:	bf00      	nop
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	24000a3c 	.word	0x24000a3c
 8003a2c:	40004800 	.word	0x40004800

08003a30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b0bc      	sub	sp, #240	; 0xf0
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a38:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	605a      	str	r2, [r3, #4]
 8003a42:	609a      	str	r2, [r3, #8]
 8003a44:	60da      	str	r2, [r3, #12]
 8003a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a48:	f107 0320 	add.w	r3, r7, #32
 8003a4c:	22bc      	movs	r2, #188	; 0xbc
 8003a4e:	2100      	movs	r1, #0
 8003a50:	4618      	mov	r0, r3
 8003a52:	f009 fa95 	bl	800cf80 <memset>
  if(uartHandle->Instance==UART4)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4aa1      	ldr	r2, [pc, #644]	; (8003ce0 <HAL_UART_MspInit+0x2b0>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	f040 80b7 	bne.w	8003bd0 <HAL_UART_MspInit+0x1a0>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003a62:	2302      	movs	r3, #2
 8003a64:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003a66:	2300      	movs	r3, #0
 8003a68:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a6c:	f107 0320 	add.w	r3, r7, #32
 8003a70:	4618      	mov	r0, r3
 8003a72:	f004 f8db 	bl	8007c2c <HAL_RCCEx_PeriphCLKConfig>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d001      	beq.n	8003a80 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8003a7c:	f7fe fc88 	bl	8002390 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003a80:	4b98      	ldr	r3, [pc, #608]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003a82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003a86:	4a97      	ldr	r2, [pc, #604]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003a88:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003a8c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003a90:	4b94      	ldr	r3, [pc, #592]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003a92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003a96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a9a:	61fb      	str	r3, [r7, #28]
 8003a9c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a9e:	4b91      	ldr	r3, [pc, #580]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003aa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003aa4:	4a8f      	ldr	r2, [pc, #572]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003aa6:	f043 0308 	orr.w	r3, r3, #8
 8003aaa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003aae:	4b8d      	ldr	r3, [pc, #564]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003ab0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003ab4:	f003 0308 	and.w	r3, r3, #8
 8003ab8:	61bb      	str	r3, [r7, #24]
 8003aba:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003abc:	2303      	movs	r3, #3
 8003abe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003ad4:	2308      	movs	r3, #8
 8003ad6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ada:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003ade:	4619      	mov	r1, r3
 8003ae0:	4881      	ldr	r0, [pc, #516]	; (8003ce8 <HAL_UART_MspInit+0x2b8>)
 8003ae2:	f002 fecd 	bl	8006880 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream3;
 8003ae6:	4b81      	ldr	r3, [pc, #516]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003ae8:	4a81      	ldr	r2, [pc, #516]	; (8003cf0 <HAL_UART_MspInit+0x2c0>)
 8003aea:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8003aec:	4b7f      	ldr	r3, [pc, #508]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003aee:	223f      	movs	r2, #63	; 0x3f
 8003af0:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003af2:	4b7e      	ldr	r3, [pc, #504]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003af8:	4b7c      	ldr	r3, [pc, #496]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003afe:	4b7b      	ldr	r3, [pc, #492]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b04:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b06:	4b79      	ldr	r3, [pc, #484]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b0c:	4b77      	ldr	r3, [pc, #476]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8003b12:	4b76      	ldr	r3, [pc, #472]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003b18:	4b74      	ldr	r3, [pc, #464]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003b1e:	4b73      	ldr	r3, [pc, #460]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b20:	2204      	movs	r2, #4
 8003b22:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart4_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003b24:	4b71      	ldr	r3, [pc, #452]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b26:	2203      	movs	r2, #3
 8003b28:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart4_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003b2a:	4b70      	ldr	r3, [pc, #448]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart4_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003b30:	4b6e      	ldr	r3, [pc, #440]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b32:	2200      	movs	r2, #0
 8003b34:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8003b36:	486d      	ldr	r0, [pc, #436]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b38:	f000 fc7e 	bl	8004438 <HAL_DMA_Init>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8003b42:	f7fe fc25 	bl	8002390 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a68      	ldr	r2, [pc, #416]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b4a:	67da      	str	r2, [r3, #124]	; 0x7c
 8003b4c:	4a67      	ldr	r2, [pc, #412]	; (8003cec <HAL_UART_MspInit+0x2bc>)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8003b52:	4b68      	ldr	r3, [pc, #416]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b54:	4a68      	ldr	r2, [pc, #416]	; (8003cf8 <HAL_UART_MspInit+0x2c8>)
 8003b56:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8003b58:	4b66      	ldr	r3, [pc, #408]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b5a:	2240      	movs	r2, #64	; 0x40
 8003b5c:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b5e:	4b65      	ldr	r3, [pc, #404]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b60:	2240      	movs	r2, #64	; 0x40
 8003b62:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b64:	4b63      	ldr	r3, [pc, #396]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b6a:	4b62      	ldr	r3, [pc, #392]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b70:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b72:	4b60      	ldr	r3, [pc, #384]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b78:	4b5e      	ldr	r3, [pc, #376]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8003b7e:	4b5d      	ldr	r3, [pc, #372]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b84:	4b5b      	ldr	r3, [pc, #364]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003b8a:	4b5a      	ldr	r3, [pc, #360]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b8c:	2204      	movs	r2, #4
 8003b8e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart4_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003b90:	4b58      	ldr	r3, [pc, #352]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b92:	2203      	movs	r2, #3
 8003b94:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart4_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003b96:	4b57      	ldr	r3, [pc, #348]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart4_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003b9c:	4b55      	ldr	r3, [pc, #340]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8003ba2:	4854      	ldr	r0, [pc, #336]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003ba4:	f000 fc48 	bl	8004438 <HAL_DMA_Init>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <HAL_UART_MspInit+0x182>
    {
      Error_Handler();
 8003bae:	f7fe fbef 	bl	8002390 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a4f      	ldr	r2, [pc, #316]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003bb6:	679a      	str	r2, [r3, #120]	; 0x78
 8003bb8:	4a4e      	ldr	r2, [pc, #312]	; (8003cf4 <HAL_UART_MspInit+0x2c4>)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	2034      	movs	r0, #52	; 0x34
 8003bc4:	f000 fb0d 	bl	80041e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003bc8:	2034      	movs	r0, #52	; 0x34
 8003bca:	f000 fb24 	bl	8004216 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003bce:	e153      	b.n	8003e78 <HAL_UART_MspInit+0x448>
  else if(uartHandle->Instance==UART7)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a49      	ldr	r2, [pc, #292]	; (8003cfc <HAL_UART_MspInit+0x2cc>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	f040 8098 	bne.w	8003d0c <HAL_UART_MspInit+0x2dc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8003bdc:	2302      	movs	r3, #2
 8003bde:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003be0:	2300      	movs	r3, #0
 8003be2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003be6:	f107 0320 	add.w	r3, r7, #32
 8003bea:	4618      	mov	r0, r3
 8003bec:	f004 f81e 	bl	8007c2c <HAL_RCCEx_PeriphCLKConfig>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <HAL_UART_MspInit+0x1ca>
      Error_Handler();
 8003bf6:	f7fe fbcb 	bl	8002390 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 8003bfa:	4b3a      	ldr	r3, [pc, #232]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003bfc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c00:	4a38      	ldr	r2, [pc, #224]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003c02:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003c06:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003c0a:	4b36      	ldr	r3, [pc, #216]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003c0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c10:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003c14:	617b      	str	r3, [r7, #20]
 8003c16:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c18:	4b32      	ldr	r3, [pc, #200]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003c1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003c1e:	4a31      	ldr	r2, [pc, #196]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003c20:	f043 0310 	orr.w	r3, r3, #16
 8003c24:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003c28:	4b2e      	ldr	r3, [pc, #184]	; (8003ce4 <HAL_UART_MspInit+0x2b4>)
 8003c2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003c2e:	f003 0310 	and.w	r3, r3, #16
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003c36:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003c3a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c3e:	2302      	movs	r3, #2
 8003c40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8003c50:	2307      	movs	r3, #7
 8003c52:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c56:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	4828      	ldr	r0, [pc, #160]	; (8003d00 <HAL_UART_MspInit+0x2d0>)
 8003c5e:	f002 fe0f 	bl	8006880 <HAL_GPIO_Init>
    hdma_uart7_tx.Instance = DMA1_Stream0;
 8003c62:	4b28      	ldr	r3, [pc, #160]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003c64:	4a28      	ldr	r2, [pc, #160]	; (8003d08 <HAL_UART_MspInit+0x2d8>)
 8003c66:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 8003c68:	4b26      	ldr	r3, [pc, #152]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003c6a:	2250      	movs	r2, #80	; 0x50
 8003c6c:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c6e:	4b25      	ldr	r3, [pc, #148]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003c70:	2240      	movs	r2, #64	; 0x40
 8003c72:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c74:	4b23      	ldr	r3, [pc, #140]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c7a:	4b22      	ldr	r3, [pc, #136]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003c7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c80:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c82:	4b20      	ldr	r3, [pc, #128]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c88:	4b1e      	ldr	r3, [pc, #120]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 8003c8e:	4b1d      	ldr	r3, [pc, #116]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003c94:	4b1b      	ldr	r3, [pc, #108]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003c9a:	4b1a      	ldr	r3, [pc, #104]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003c9c:	2204      	movs	r2, #4
 8003c9e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart7_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003ca0:	4b18      	ldr	r3, [pc, #96]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003ca2:	2203      	movs	r2, #3
 8003ca4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart7_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003ca6:	4b17      	ldr	r3, [pc, #92]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart7_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003cac:	4b15      	ldr	r3, [pc, #84]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 8003cb2:	4814      	ldr	r0, [pc, #80]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003cb4:	f000 fbc0 	bl	8004438 <HAL_DMA_Init>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d001      	beq.n	8003cc2 <HAL_UART_MspInit+0x292>
      Error_Handler();
 8003cbe:	f7fe fb67 	bl	8002390 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a0f      	ldr	r2, [pc, #60]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003cc6:	679a      	str	r2, [r3, #120]	; 0x78
 8003cc8:	4a0e      	ldr	r2, [pc, #56]	; (8003d04 <HAL_UART_MspInit+0x2d4>)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	2052      	movs	r0, #82	; 0x52
 8003cd4:	f000 fa85 	bl	80041e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8003cd8:	2052      	movs	r0, #82	; 0x52
 8003cda:	f000 fa9c 	bl	8004216 <HAL_NVIC_EnableIRQ>
}
 8003cde:	e0cb      	b.n	8003e78 <HAL_UART_MspInit+0x448>
 8003ce0:	40004c00 	.word	0x40004c00
 8003ce4:	58024400 	.word	0x58024400
 8003ce8:	58020c00 	.word	0x58020c00
 8003cec:	240008bc 	.word	0x240008bc
 8003cf0:	40020058 	.word	0x40020058
 8003cf4:	24000c4c 	.word	0x24000c4c
 8003cf8:	40020070 	.word	0x40020070
 8003cfc:	40007800 	.word	0x40007800
 8003d00:	58021000 	.word	0x58021000
 8003d04:	24000b44 	.word	0x24000b44
 8003d08:	40020010 	.word	0x40020010
  else if(uartHandle->Instance==USART3)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a5b      	ldr	r2, [pc, #364]	; (8003e80 <HAL_UART_MspInit+0x450>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	f040 80b0 	bne.w	8003e78 <HAL_UART_MspInit+0x448>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003d18:	2302      	movs	r3, #2
 8003d1a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d22:	f107 0320 	add.w	r3, r7, #32
 8003d26:	4618      	mov	r0, r3
 8003d28:	f003 ff80 	bl	8007c2c <HAL_RCCEx_PeriphCLKConfig>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <HAL_UART_MspInit+0x306>
      Error_Handler();
 8003d32:	f7fe fb2d 	bl	8002390 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d36:	4b53      	ldr	r3, [pc, #332]	; (8003e84 <HAL_UART_MspInit+0x454>)
 8003d38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003d3c:	4a51      	ldr	r2, [pc, #324]	; (8003e84 <HAL_UART_MspInit+0x454>)
 8003d3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d42:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003d46:	4b4f      	ldr	r3, [pc, #316]	; (8003e84 <HAL_UART_MspInit+0x454>)
 8003d48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003d4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d50:	60fb      	str	r3, [r7, #12]
 8003d52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d54:	4b4b      	ldr	r3, [pc, #300]	; (8003e84 <HAL_UART_MspInit+0x454>)
 8003d56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d5a:	4a4a      	ldr	r2, [pc, #296]	; (8003e84 <HAL_UART_MspInit+0x454>)
 8003d5c:	f043 0308 	orr.w	r3, r3, #8
 8003d60:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003d64:	4b47      	ldr	r3, [pc, #284]	; (8003e84 <HAL_UART_MspInit+0x454>)
 8003d66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d6a:	f003 0308 	and.w	r3, r3, #8
 8003d6e:	60bb      	str	r3, [r7, #8]
 8003d70:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003d72:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003d76:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d80:	2300      	movs	r3, #0
 8003d82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d86:	2300      	movs	r3, #0
 8003d88:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003d8c:	2307      	movs	r3, #7
 8003d8e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d92:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003d96:	4619      	mov	r1, r3
 8003d98:	483b      	ldr	r0, [pc, #236]	; (8003e88 <HAL_UART_MspInit+0x458>)
 8003d9a:	f002 fd71 	bl	8006880 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003d9e:	4b3b      	ldr	r3, [pc, #236]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003da0:	4a3b      	ldr	r2, [pc, #236]	; (8003e90 <HAL_UART_MspInit+0x460>)
 8003da2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8003da4:	4b39      	ldr	r3, [pc, #228]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003da6:	222d      	movs	r2, #45	; 0x2d
 8003da8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003daa:	4b38      	ldr	r3, [pc, #224]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003db0:	4b36      	ldr	r3, [pc, #216]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003db6:	4b35      	ldr	r3, [pc, #212]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003db8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003dbc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003dbe:	4b33      	ldr	r3, [pc, #204]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003dc4:	4b31      	ldr	r3, [pc, #196]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003dca:	4b30      	ldr	r3, [pc, #192]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003dd0:	4b2e      	ldr	r3, [pc, #184]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003dd2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003dd6:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003dd8:	4b2c      	ldr	r3, [pc, #176]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003dde:	482b      	ldr	r0, [pc, #172]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003de0:	f000 fb2a 	bl	8004438 <HAL_DMA_Init>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <HAL_UART_MspInit+0x3be>
      Error_Handler();
 8003dea:	f7fe fad1 	bl	8002390 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a26      	ldr	r2, [pc, #152]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003df2:	67da      	str	r2, [r3, #124]	; 0x7c
 8003df4:	4a25      	ldr	r2, [pc, #148]	; (8003e8c <HAL_UART_MspInit+0x45c>)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream2;
 8003dfa:	4b26      	ldr	r3, [pc, #152]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003dfc:	4a26      	ldr	r2, [pc, #152]	; (8003e98 <HAL_UART_MspInit+0x468>)
 8003dfe:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8003e00:	4b24      	ldr	r3, [pc, #144]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e02:	222e      	movs	r2, #46	; 0x2e
 8003e04:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e06:	4b23      	ldr	r3, [pc, #140]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e08:	2240      	movs	r2, #64	; 0x40
 8003e0a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e0c:	4b21      	ldr	r3, [pc, #132]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e12:	4b20      	ldr	r3, [pc, #128]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e18:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e1a:	4b1e      	ldr	r3, [pc, #120]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e20:	4b1c      	ldr	r3, [pc, #112]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003e26:	4b1b      	ldr	r3, [pc, #108]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003e2c:	4b19      	ldr	r3, [pc, #100]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e2e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003e32:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003e34:	4b17      	ldr	r3, [pc, #92]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e36:	2204      	movs	r2, #4
 8003e38:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003e3a:	4b16      	ldr	r3, [pc, #88]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e3c:	2203      	movs	r2, #3
 8003e3e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003e40:	4b14      	ldr	r3, [pc, #80]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003e46:	4b13      	ldr	r3, [pc, #76]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003e4c:	4811      	ldr	r0, [pc, #68]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e4e:	f000 faf3 	bl	8004438 <HAL_DMA_Init>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <HAL_UART_MspInit+0x42c>
      Error_Handler();
 8003e58:	f7fe fa9a 	bl	8002390 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a0d      	ldr	r2, [pc, #52]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e60:	679a      	str	r2, [r3, #120]	; 0x78
 8003e62:	4a0c      	ldr	r2, [pc, #48]	; (8003e94 <HAL_UART_MspInit+0x464>)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	2027      	movs	r0, #39	; 0x27
 8003e6e:	f000 f9b8 	bl	80041e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003e72:	2027      	movs	r0, #39	; 0x27
 8003e74:	f000 f9cf 	bl	8004216 <HAL_NVIC_EnableIRQ>
}
 8003e78:	bf00      	nop
 8003e7a:	37f0      	adds	r7, #240	; 0xf0
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	40004800 	.word	0x40004800
 8003e84:	58024400 	.word	0x58024400
 8003e88:	58020c00 	.word	0x58020c00
 8003e8c:	240009c4 	.word	0x240009c4
 8003e90:	40020028 	.word	0x40020028
 8003e94:	24000acc 	.word	0x24000acc
 8003e98:	40020040 	.word	0x40020040

08003e9c <Reset_Handler>:
 8003e9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ed4 <LoopFillZerobss+0xe>
 8003ea0:	f7fe fe46 	bl	8002b30 <SystemInit>
 8003ea4:	480c      	ldr	r0, [pc, #48]	; (8003ed8 <LoopFillZerobss+0x12>)
 8003ea6:	490d      	ldr	r1, [pc, #52]	; (8003edc <LoopFillZerobss+0x16>)
 8003ea8:	4a0d      	ldr	r2, [pc, #52]	; (8003ee0 <LoopFillZerobss+0x1a>)
 8003eaa:	2300      	movs	r3, #0
 8003eac:	e002      	b.n	8003eb4 <LoopCopyDataInit>

08003eae <CopyDataInit>:
 8003eae:	58d4      	ldr	r4, [r2, r3]
 8003eb0:	50c4      	str	r4, [r0, r3]
 8003eb2:	3304      	adds	r3, #4

08003eb4 <LoopCopyDataInit>:
 8003eb4:	18c4      	adds	r4, r0, r3
 8003eb6:	428c      	cmp	r4, r1
 8003eb8:	d3f9      	bcc.n	8003eae <CopyDataInit>
 8003eba:	4a0a      	ldr	r2, [pc, #40]	; (8003ee4 <LoopFillZerobss+0x1e>)
 8003ebc:	4c0a      	ldr	r4, [pc, #40]	; (8003ee8 <LoopFillZerobss+0x22>)
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	e001      	b.n	8003ec6 <LoopFillZerobss>

08003ec2 <FillZerobss>:
 8003ec2:	6013      	str	r3, [r2, #0]
 8003ec4:	3204      	adds	r2, #4

08003ec6 <LoopFillZerobss>:
 8003ec6:	42a2      	cmp	r2, r4
 8003ec8:	d3fb      	bcc.n	8003ec2 <FillZerobss>
 8003eca:	f009 f827 	bl	800cf1c <__libc_init_array>
 8003ece:	f7fe f8cf 	bl	8002070 <main>
 8003ed2:	4770      	bx	lr
 8003ed4:	240012d8 	.word	0x240012d8
 8003ed8:	24000000 	.word	0x24000000
 8003edc:	240001f4 	.word	0x240001f4
 8003ee0:	08011504 	.word	0x08011504
 8003ee4:	240001f4 	.word	0x240001f4
 8003ee8:	24000cd8 	.word	0x24000cd8

08003eec <ADC3_IRQHandler>:
 8003eec:	e7fe      	b.n	8003eec <ADC3_IRQHandler>
	...

08003ef0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ef6:	2003      	movs	r0, #3
 8003ef8:	f000 f968 	bl	80041cc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003efc:	f003 fcc0 	bl	8007880 <HAL_RCC_GetSysClockFreq>
 8003f00:	4602      	mov	r2, r0
 8003f02:	4b15      	ldr	r3, [pc, #84]	; (8003f58 <HAL_Init+0x68>)
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	0a1b      	lsrs	r3, r3, #8
 8003f08:	f003 030f 	and.w	r3, r3, #15
 8003f0c:	4913      	ldr	r1, [pc, #76]	; (8003f5c <HAL_Init+0x6c>)
 8003f0e:	5ccb      	ldrb	r3, [r1, r3]
 8003f10:	f003 031f 	and.w	r3, r3, #31
 8003f14:	fa22 f303 	lsr.w	r3, r2, r3
 8003f18:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003f1a:	4b0f      	ldr	r3, [pc, #60]	; (8003f58 <HAL_Init+0x68>)
 8003f1c:	699b      	ldr	r3, [r3, #24]
 8003f1e:	f003 030f 	and.w	r3, r3, #15
 8003f22:	4a0e      	ldr	r2, [pc, #56]	; (8003f5c <HAL_Init+0x6c>)
 8003f24:	5cd3      	ldrb	r3, [r2, r3]
 8003f26:	f003 031f 	and.w	r3, r3, #31
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f30:	4a0b      	ldr	r2, [pc, #44]	; (8003f60 <HAL_Init+0x70>)
 8003f32:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003f34:	4a0b      	ldr	r2, [pc, #44]	; (8003f64 <HAL_Init+0x74>)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f3a:	2000      	movs	r0, #0
 8003f3c:	f000 f814 	bl	8003f68 <HAL_InitTick>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e002      	b.n	8003f50 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003f4a:	f7fe fc3b 	bl	80027c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f4e:	2300      	movs	r3, #0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3708      	adds	r7, #8
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	58024400 	.word	0x58024400
 8003f5c:	0800f810 	.word	0x0800f810
 8003f60:	24000018 	.word	0x24000018
 8003f64:	24000014 	.word	0x24000014

08003f68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003f70:	4b15      	ldr	r3, [pc, #84]	; (8003fc8 <HAL_InitTick+0x60>)
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d101      	bne.n	8003f7c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e021      	b.n	8003fc0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003f7c:	4b13      	ldr	r3, [pc, #76]	; (8003fcc <HAL_InitTick+0x64>)
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	4b11      	ldr	r3, [pc, #68]	; (8003fc8 <HAL_InitTick+0x60>)
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	4619      	mov	r1, r3
 8003f86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 f94d 	bl	8004232 <HAL_SYSTICK_Config>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e00e      	b.n	8003fc0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2b0f      	cmp	r3, #15
 8003fa6:	d80a      	bhi.n	8003fbe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fa8:	2200      	movs	r2, #0
 8003faa:	6879      	ldr	r1, [r7, #4]
 8003fac:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb0:	f000 f917 	bl	80041e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003fb4:	4a06      	ldr	r2, [pc, #24]	; (8003fd0 <HAL_InitTick+0x68>)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	e000      	b.n	8003fc0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3708      	adds	r7, #8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	24000020 	.word	0x24000020
 8003fcc:	24000014 	.word	0x24000014
 8003fd0:	2400001c 	.word	0x2400001c

08003fd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003fd8:	4b06      	ldr	r3, [pc, #24]	; (8003ff4 <HAL_IncTick+0x20>)
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	461a      	mov	r2, r3
 8003fde:	4b06      	ldr	r3, [pc, #24]	; (8003ff8 <HAL_IncTick+0x24>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	4a04      	ldr	r2, [pc, #16]	; (8003ff8 <HAL_IncTick+0x24>)
 8003fe6:	6013      	str	r3, [r2, #0]
}
 8003fe8:	bf00      	nop
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	24000020 	.word	0x24000020
 8003ff8:	24000cc4 	.word	0x24000cc4

08003ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8004000:	4b03      	ldr	r3, [pc, #12]	; (8004010 <HAL_GetTick+0x14>)
 8004002:	681b      	ldr	r3, [r3, #0]
}
 8004004:	4618      	mov	r0, r3
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	24000cc4 	.word	0x24000cc4

08004014 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004018:	4b03      	ldr	r3, [pc, #12]	; (8004028 <HAL_GetREVID+0x14>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	0c1b      	lsrs	r3, r3, #16
}
 800401e:	4618      	mov	r0, r3
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	5c001000 	.word	0x5c001000

0800402c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800403c:	4b0b      	ldr	r3, [pc, #44]	; (800406c <__NVIC_SetPriorityGrouping+0x40>)
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004048:	4013      	ands	r3, r2
 800404a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004054:	4b06      	ldr	r3, [pc, #24]	; (8004070 <__NVIC_SetPriorityGrouping+0x44>)
 8004056:	4313      	orrs	r3, r2
 8004058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800405a:	4a04      	ldr	r2, [pc, #16]	; (800406c <__NVIC_SetPriorityGrouping+0x40>)
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	60d3      	str	r3, [r2, #12]
}
 8004060:	bf00      	nop
 8004062:	3714      	adds	r7, #20
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr
 800406c:	e000ed00 	.word	0xe000ed00
 8004070:	05fa0000 	.word	0x05fa0000

08004074 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004078:	4b04      	ldr	r3, [pc, #16]	; (800408c <__NVIC_GetPriorityGrouping+0x18>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	0a1b      	lsrs	r3, r3, #8
 800407e:	f003 0307 	and.w	r3, r3, #7
}
 8004082:	4618      	mov	r0, r3
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr
 800408c:	e000ed00 	.word	0xe000ed00

08004090 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	4603      	mov	r3, r0
 8004098:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800409a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	db0b      	blt.n	80040ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040a2:	88fb      	ldrh	r3, [r7, #6]
 80040a4:	f003 021f 	and.w	r2, r3, #31
 80040a8:	4907      	ldr	r1, [pc, #28]	; (80040c8 <__NVIC_EnableIRQ+0x38>)
 80040aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040ae:	095b      	lsrs	r3, r3, #5
 80040b0:	2001      	movs	r0, #1
 80040b2:	fa00 f202 	lsl.w	r2, r0, r2
 80040b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040ba:	bf00      	nop
 80040bc:	370c      	adds	r7, #12
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	e000e100 	.word	0xe000e100

080040cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	4603      	mov	r3, r0
 80040d4:	6039      	str	r1, [r7, #0]
 80040d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80040d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	db0a      	blt.n	80040f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	b2da      	uxtb	r2, r3
 80040e4:	490c      	ldr	r1, [pc, #48]	; (8004118 <__NVIC_SetPriority+0x4c>)
 80040e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040ea:	0112      	lsls	r2, r2, #4
 80040ec:	b2d2      	uxtb	r2, r2
 80040ee:	440b      	add	r3, r1
 80040f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040f4:	e00a      	b.n	800410c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	b2da      	uxtb	r2, r3
 80040fa:	4908      	ldr	r1, [pc, #32]	; (800411c <__NVIC_SetPriority+0x50>)
 80040fc:	88fb      	ldrh	r3, [r7, #6]
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	3b04      	subs	r3, #4
 8004104:	0112      	lsls	r2, r2, #4
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	440b      	add	r3, r1
 800410a:	761a      	strb	r2, [r3, #24]
}
 800410c:	bf00      	nop
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr
 8004118:	e000e100 	.word	0xe000e100
 800411c:	e000ed00 	.word	0xe000ed00

08004120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004120:	b480      	push	{r7}
 8004122:	b089      	sub	sp, #36	; 0x24
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	f1c3 0307 	rsb	r3, r3, #7
 800413a:	2b04      	cmp	r3, #4
 800413c:	bf28      	it	cs
 800413e:	2304      	movcs	r3, #4
 8004140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	3304      	adds	r3, #4
 8004146:	2b06      	cmp	r3, #6
 8004148:	d902      	bls.n	8004150 <NVIC_EncodePriority+0x30>
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	3b03      	subs	r3, #3
 800414e:	e000      	b.n	8004152 <NVIC_EncodePriority+0x32>
 8004150:	2300      	movs	r3, #0
 8004152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004154:	f04f 32ff 	mov.w	r2, #4294967295
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	fa02 f303 	lsl.w	r3, r2, r3
 800415e:	43da      	mvns	r2, r3
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	401a      	ands	r2, r3
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004168:	f04f 31ff 	mov.w	r1, #4294967295
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	fa01 f303 	lsl.w	r3, r1, r3
 8004172:	43d9      	mvns	r1, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004178:	4313      	orrs	r3, r2
         );
}
 800417a:	4618      	mov	r0, r3
 800417c:	3724      	adds	r7, #36	; 0x24
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
	...

08004188 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3b01      	subs	r3, #1
 8004194:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004198:	d301      	bcc.n	800419e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800419a:	2301      	movs	r3, #1
 800419c:	e00f      	b.n	80041be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800419e:	4a0a      	ldr	r2, [pc, #40]	; (80041c8 <SysTick_Config+0x40>)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	3b01      	subs	r3, #1
 80041a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041a6:	210f      	movs	r1, #15
 80041a8:	f04f 30ff 	mov.w	r0, #4294967295
 80041ac:	f7ff ff8e 	bl	80040cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041b0:	4b05      	ldr	r3, [pc, #20]	; (80041c8 <SysTick_Config+0x40>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041b6:	4b04      	ldr	r3, [pc, #16]	; (80041c8 <SysTick_Config+0x40>)
 80041b8:	2207      	movs	r2, #7
 80041ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	e000e010 	.word	0xe000e010

080041cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f7ff ff29 	bl	800402c <__NVIC_SetPriorityGrouping>
}
 80041da:	bf00      	nop
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b086      	sub	sp, #24
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	4603      	mov	r3, r0
 80041ea:	60b9      	str	r1, [r7, #8]
 80041ec:	607a      	str	r2, [r7, #4]
 80041ee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80041f0:	f7ff ff40 	bl	8004074 <__NVIC_GetPriorityGrouping>
 80041f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	68b9      	ldr	r1, [r7, #8]
 80041fa:	6978      	ldr	r0, [r7, #20]
 80041fc:	f7ff ff90 	bl	8004120 <NVIC_EncodePriority>
 8004200:	4602      	mov	r2, r0
 8004202:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004206:	4611      	mov	r1, r2
 8004208:	4618      	mov	r0, r3
 800420a:	f7ff ff5f 	bl	80040cc <__NVIC_SetPriority>
}
 800420e:	bf00      	nop
 8004210:	3718      	adds	r7, #24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b082      	sub	sp, #8
 800421a:	af00      	add	r7, sp, #0
 800421c:	4603      	mov	r3, r0
 800421e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004220:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004224:	4618      	mov	r0, r3
 8004226:	f7ff ff33 	bl	8004090 <__NVIC_EnableIRQ>
}
 800422a:	bf00      	nop
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b082      	sub	sp, #8
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f7ff ffa4 	bl	8004188 <SysTick_Config>
 8004240:	4603      	mov	r3, r0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}

0800424a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800424a:	b580      	push	{r7, lr}
 800424c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800424e:	f000 f802 	bl	8004256 <HAL_SYSTICK_Callback>
}
 8004252:	bf00      	nop
 8004254:	bd80      	pop	{r7, pc}

08004256 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8004256:	b480      	push	{r7}
 8004258:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800425a:	bf00      	nop
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e054      	b.n	8004320 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	7f5b      	ldrb	r3, [r3, #29]
 800427a:	b2db      	uxtb	r3, r3
 800427c:	2b00      	cmp	r3, #0
 800427e:	d105      	bne.n	800428c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7fc fe70 	bl	8000f6c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	791b      	ldrb	r3, [r3, #4]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10c      	bne.n	80042b4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a22      	ldr	r2, [pc, #136]	; (8004328 <HAL_CRC_Init+0xc4>)
 80042a0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	689a      	ldr	r2, [r3, #8]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 0218 	bic.w	r2, r2, #24
 80042b0:	609a      	str	r2, [r3, #8]
 80042b2:	e00c      	b.n	80042ce <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6899      	ldr	r1, [r3, #8]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	461a      	mov	r2, r3
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f834 	bl	800432c <HAL_CRCEx_Polynomial_Set>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e028      	b.n	8004320 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	795b      	ldrb	r3, [r3, #5]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d105      	bne.n	80042e2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f04f 32ff 	mov.w	r2, #4294967295
 80042de:	611a      	str	r2, [r3, #16]
 80042e0:	e004      	b.n	80042ec <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6912      	ldr	r2, [r2, #16]
 80042ea:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	695a      	ldr	r2, [r3, #20]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	430a      	orrs	r2, r1
 8004300:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	699a      	ldr	r2, [r3, #24]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3708      	adds	r7, #8
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	04c11db7 	.word	0x04c11db7

0800432c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800432c:	b480      	push	{r7}
 800432e:	b087      	sub	sp, #28
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004338:	2300      	movs	r3, #0
 800433a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800433c:	231f      	movs	r3, #31
 800433e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004340:	bf00      	nop
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1e5a      	subs	r2, r3, #1
 8004346:	613a      	str	r2, [r7, #16]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d009      	beq.n	8004360 <HAL_CRCEx_Polynomial_Set+0x34>
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	f003 031f 	and.w	r3, r3, #31
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	fa22 f303 	lsr.w	r3, r2, r3
 8004358:	f003 0301 	and.w	r3, r3, #1
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0f0      	beq.n	8004342 <HAL_CRCEx_Polynomial_Set+0x16>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2b18      	cmp	r3, #24
 8004364:	d846      	bhi.n	80043f4 <HAL_CRCEx_Polynomial_Set+0xc8>
 8004366:	a201      	add	r2, pc, #4	; (adr r2, 800436c <HAL_CRCEx_Polynomial_Set+0x40>)
 8004368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800436c:	080043fb 	.word	0x080043fb
 8004370:	080043f5 	.word	0x080043f5
 8004374:	080043f5 	.word	0x080043f5
 8004378:	080043f5 	.word	0x080043f5
 800437c:	080043f5 	.word	0x080043f5
 8004380:	080043f5 	.word	0x080043f5
 8004384:	080043f5 	.word	0x080043f5
 8004388:	080043f5 	.word	0x080043f5
 800438c:	080043e9 	.word	0x080043e9
 8004390:	080043f5 	.word	0x080043f5
 8004394:	080043f5 	.word	0x080043f5
 8004398:	080043f5 	.word	0x080043f5
 800439c:	080043f5 	.word	0x080043f5
 80043a0:	080043f5 	.word	0x080043f5
 80043a4:	080043f5 	.word	0x080043f5
 80043a8:	080043f5 	.word	0x080043f5
 80043ac:	080043dd 	.word	0x080043dd
 80043b0:	080043f5 	.word	0x080043f5
 80043b4:	080043f5 	.word	0x080043f5
 80043b8:	080043f5 	.word	0x080043f5
 80043bc:	080043f5 	.word	0x080043f5
 80043c0:	080043f5 	.word	0x080043f5
 80043c4:	080043f5 	.word	0x080043f5
 80043c8:	080043f5 	.word	0x080043f5
 80043cc:	080043d1 	.word	0x080043d1
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	2b06      	cmp	r3, #6
 80043d4:	d913      	bls.n	80043fe <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80043da:	e010      	b.n	80043fe <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	2b07      	cmp	r3, #7
 80043e0:	d90f      	bls.n	8004402 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80043e6:	e00c      	b.n	8004402 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	2b0f      	cmp	r3, #15
 80043ec:	d90b      	bls.n	8004406 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80043f2:	e008      	b.n	8004406 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	75fb      	strb	r3, [r7, #23]
      break;
 80043f8:	e006      	b.n	8004408 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80043fa:	bf00      	nop
 80043fc:	e004      	b.n	8004408 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80043fe:	bf00      	nop
 8004400:	e002      	b.n	8004408 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004402:	bf00      	nop
 8004404:	e000      	b.n	8004408 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004406:	bf00      	nop
  }
  if (status == HAL_OK)
 8004408:	7dfb      	ldrb	r3, [r7, #23]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d10d      	bne.n	800442a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68ba      	ldr	r2, [r7, #8]
 8004414:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f023 0118 	bic.w	r1, r3, #24
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	430a      	orrs	r2, r1
 8004428:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800442a:	7dfb      	ldrb	r3, [r7, #23]
}
 800442c:	4618      	mov	r0, r3
 800442e:	371c      	adds	r7, #28
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004440:	f7ff fddc 	bl	8003ffc <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e316      	b.n	8004a7e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a66      	ldr	r2, [pc, #408]	; (80045f0 <HAL_DMA_Init+0x1b8>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d04a      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a65      	ldr	r2, [pc, #404]	; (80045f4 <HAL_DMA_Init+0x1bc>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d045      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a63      	ldr	r2, [pc, #396]	; (80045f8 <HAL_DMA_Init+0x1c0>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d040      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a62      	ldr	r2, [pc, #392]	; (80045fc <HAL_DMA_Init+0x1c4>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d03b      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a60      	ldr	r2, [pc, #384]	; (8004600 <HAL_DMA_Init+0x1c8>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d036      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a5f      	ldr	r2, [pc, #380]	; (8004604 <HAL_DMA_Init+0x1cc>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d031      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a5d      	ldr	r2, [pc, #372]	; (8004608 <HAL_DMA_Init+0x1d0>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d02c      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a5c      	ldr	r2, [pc, #368]	; (800460c <HAL_DMA_Init+0x1d4>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d027      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a5a      	ldr	r2, [pc, #360]	; (8004610 <HAL_DMA_Init+0x1d8>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d022      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a59      	ldr	r2, [pc, #356]	; (8004614 <HAL_DMA_Init+0x1dc>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d01d      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a57      	ldr	r2, [pc, #348]	; (8004618 <HAL_DMA_Init+0x1e0>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d018      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a56      	ldr	r2, [pc, #344]	; (800461c <HAL_DMA_Init+0x1e4>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d013      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a54      	ldr	r2, [pc, #336]	; (8004620 <HAL_DMA_Init+0x1e8>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d00e      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a53      	ldr	r2, [pc, #332]	; (8004624 <HAL_DMA_Init+0x1ec>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d009      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a51      	ldr	r2, [pc, #324]	; (8004628 <HAL_DMA_Init+0x1f0>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d004      	beq.n	80044f0 <HAL_DMA_Init+0xb8>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a50      	ldr	r2, [pc, #320]	; (800462c <HAL_DMA_Init+0x1f4>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d101      	bne.n	80044f4 <HAL_DMA_Init+0xbc>
 80044f0:	2301      	movs	r3, #1
 80044f2:	e000      	b.n	80044f6 <HAL_DMA_Init+0xbe>
 80044f4:	2300      	movs	r3, #0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f000 813b 	beq.w	8004772 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a37      	ldr	r2, [pc, #220]	; (80045f0 <HAL_DMA_Init+0x1b8>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d04a      	beq.n	80045ac <HAL_DMA_Init+0x174>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a36      	ldr	r2, [pc, #216]	; (80045f4 <HAL_DMA_Init+0x1bc>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d045      	beq.n	80045ac <HAL_DMA_Init+0x174>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a34      	ldr	r2, [pc, #208]	; (80045f8 <HAL_DMA_Init+0x1c0>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d040      	beq.n	80045ac <HAL_DMA_Init+0x174>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a33      	ldr	r2, [pc, #204]	; (80045fc <HAL_DMA_Init+0x1c4>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d03b      	beq.n	80045ac <HAL_DMA_Init+0x174>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a31      	ldr	r2, [pc, #196]	; (8004600 <HAL_DMA_Init+0x1c8>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d036      	beq.n	80045ac <HAL_DMA_Init+0x174>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a30      	ldr	r2, [pc, #192]	; (8004604 <HAL_DMA_Init+0x1cc>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d031      	beq.n	80045ac <HAL_DMA_Init+0x174>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a2e      	ldr	r2, [pc, #184]	; (8004608 <HAL_DMA_Init+0x1d0>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d02c      	beq.n	80045ac <HAL_DMA_Init+0x174>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a2d      	ldr	r2, [pc, #180]	; (800460c <HAL_DMA_Init+0x1d4>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d027      	beq.n	80045ac <HAL_DMA_Init+0x174>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a2b      	ldr	r2, [pc, #172]	; (8004610 <HAL_DMA_Init+0x1d8>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d022      	beq.n	80045ac <HAL_DMA_Init+0x174>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a2a      	ldr	r2, [pc, #168]	; (8004614 <HAL_DMA_Init+0x1dc>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d01d      	beq.n	80045ac <HAL_DMA_Init+0x174>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a28      	ldr	r2, [pc, #160]	; (8004618 <HAL_DMA_Init+0x1e0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d018      	beq.n	80045ac <HAL_DMA_Init+0x174>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a27      	ldr	r2, [pc, #156]	; (800461c <HAL_DMA_Init+0x1e4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d013      	beq.n	80045ac <HAL_DMA_Init+0x174>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a25      	ldr	r2, [pc, #148]	; (8004620 <HAL_DMA_Init+0x1e8>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d00e      	beq.n	80045ac <HAL_DMA_Init+0x174>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a24      	ldr	r2, [pc, #144]	; (8004624 <HAL_DMA_Init+0x1ec>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d009      	beq.n	80045ac <HAL_DMA_Init+0x174>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a22      	ldr	r2, [pc, #136]	; (8004628 <HAL_DMA_Init+0x1f0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d004      	beq.n	80045ac <HAL_DMA_Init+0x174>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a21      	ldr	r2, [pc, #132]	; (800462c <HAL_DMA_Init+0x1f4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d108      	bne.n	80045be <HAL_DMA_Init+0x186>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 0201 	bic.w	r2, r2, #1
 80045ba:	601a      	str	r2, [r3, #0]
 80045bc:	e007      	b.n	80045ce <HAL_DMA_Init+0x196>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 0201 	bic.w	r2, r2, #1
 80045cc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80045ce:	e02f      	b.n	8004630 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045d0:	f7ff fd14 	bl	8003ffc <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b05      	cmp	r3, #5
 80045dc:	d928      	bls.n	8004630 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2220      	movs	r2, #32
 80045e2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2203      	movs	r2, #3
 80045e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e246      	b.n	8004a7e <HAL_DMA_Init+0x646>
 80045f0:	40020010 	.word	0x40020010
 80045f4:	40020028 	.word	0x40020028
 80045f8:	40020040 	.word	0x40020040
 80045fc:	40020058 	.word	0x40020058
 8004600:	40020070 	.word	0x40020070
 8004604:	40020088 	.word	0x40020088
 8004608:	400200a0 	.word	0x400200a0
 800460c:	400200b8 	.word	0x400200b8
 8004610:	40020410 	.word	0x40020410
 8004614:	40020428 	.word	0x40020428
 8004618:	40020440 	.word	0x40020440
 800461c:	40020458 	.word	0x40020458
 8004620:	40020470 	.word	0x40020470
 8004624:	40020488 	.word	0x40020488
 8004628:	400204a0 	.word	0x400204a0
 800462c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1c8      	bne.n	80045d0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	4b83      	ldr	r3, [pc, #524]	; (8004858 <HAL_DMA_Init+0x420>)
 800464a:	4013      	ands	r3, r2
 800464c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004656:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004662:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	699b      	ldr	r3, [r3, #24]
 8004668:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800466e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	4313      	orrs	r3, r2
 800467a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	2b04      	cmp	r3, #4
 8004682:	d107      	bne.n	8004694 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468c:	4313      	orrs	r3, r2
 800468e:	697a      	ldr	r2, [r7, #20]
 8004690:	4313      	orrs	r3, r2
 8004692:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004694:	4b71      	ldr	r3, [pc, #452]	; (800485c <HAL_DMA_Init+0x424>)
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	4b71      	ldr	r3, [pc, #452]	; (8004860 <HAL_DMA_Init+0x428>)
 800469a:	4013      	ands	r3, r2
 800469c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046a0:	d328      	bcc.n	80046f4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2b28      	cmp	r3, #40	; 0x28
 80046a8:	d903      	bls.n	80046b2 <HAL_DMA_Init+0x27a>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2b2e      	cmp	r3, #46	; 0x2e
 80046b0:	d917      	bls.n	80046e2 <HAL_DMA_Init+0x2aa>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b3e      	cmp	r3, #62	; 0x3e
 80046b8:	d903      	bls.n	80046c2 <HAL_DMA_Init+0x28a>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	2b42      	cmp	r3, #66	; 0x42
 80046c0:	d90f      	bls.n	80046e2 <HAL_DMA_Init+0x2aa>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2b46      	cmp	r3, #70	; 0x46
 80046c8:	d903      	bls.n	80046d2 <HAL_DMA_Init+0x29a>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	2b48      	cmp	r3, #72	; 0x48
 80046d0:	d907      	bls.n	80046e2 <HAL_DMA_Init+0x2aa>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	2b4e      	cmp	r3, #78	; 0x4e
 80046d8:	d905      	bls.n	80046e6 <HAL_DMA_Init+0x2ae>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	2b52      	cmp	r3, #82	; 0x52
 80046e0:	d801      	bhi.n	80046e6 <HAL_DMA_Init+0x2ae>
 80046e2:	2301      	movs	r3, #1
 80046e4:	e000      	b.n	80046e8 <HAL_DMA_Init+0x2b0>
 80046e6:	2300      	movs	r3, #0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d003      	beq.n	80046f4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046f2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	f023 0307 	bic.w	r3, r3, #7
 800470a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	4313      	orrs	r3, r2
 8004714:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471a:	2b04      	cmp	r3, #4
 800471c:	d117      	bne.n	800474e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004722:	697a      	ldr	r2, [r7, #20]
 8004724:	4313      	orrs	r3, r2
 8004726:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800472c:	2b00      	cmp	r3, #0
 800472e:	d00e      	beq.n	800474e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f001 ff1b 	bl	800656c <DMA_CheckFifoParam>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d008      	beq.n	800474e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2240      	movs	r2, #64	; 0x40
 8004740:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e197      	b.n	8004a7e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f001 fe56 	bl	8006408 <DMA_CalcBaseAndBitshift>
 800475c:	4603      	mov	r3, r0
 800475e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004764:	f003 031f 	and.w	r3, r3, #31
 8004768:	223f      	movs	r2, #63	; 0x3f
 800476a:	409a      	lsls	r2, r3
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	609a      	str	r2, [r3, #8]
 8004770:	e0cd      	b.n	800490e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a3b      	ldr	r2, [pc, #236]	; (8004864 <HAL_DMA_Init+0x42c>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d022      	beq.n	80047c2 <HAL_DMA_Init+0x38a>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a39      	ldr	r2, [pc, #228]	; (8004868 <HAL_DMA_Init+0x430>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d01d      	beq.n	80047c2 <HAL_DMA_Init+0x38a>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a38      	ldr	r2, [pc, #224]	; (800486c <HAL_DMA_Init+0x434>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d018      	beq.n	80047c2 <HAL_DMA_Init+0x38a>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a36      	ldr	r2, [pc, #216]	; (8004870 <HAL_DMA_Init+0x438>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d013      	beq.n	80047c2 <HAL_DMA_Init+0x38a>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a35      	ldr	r2, [pc, #212]	; (8004874 <HAL_DMA_Init+0x43c>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d00e      	beq.n	80047c2 <HAL_DMA_Init+0x38a>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a33      	ldr	r2, [pc, #204]	; (8004878 <HAL_DMA_Init+0x440>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d009      	beq.n	80047c2 <HAL_DMA_Init+0x38a>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a32      	ldr	r2, [pc, #200]	; (800487c <HAL_DMA_Init+0x444>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d004      	beq.n	80047c2 <HAL_DMA_Init+0x38a>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a30      	ldr	r2, [pc, #192]	; (8004880 <HAL_DMA_Init+0x448>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d101      	bne.n	80047c6 <HAL_DMA_Init+0x38e>
 80047c2:	2301      	movs	r3, #1
 80047c4:	e000      	b.n	80047c8 <HAL_DMA_Init+0x390>
 80047c6:	2300      	movs	r3, #0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f000 8097 	beq.w	80048fc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a24      	ldr	r2, [pc, #144]	; (8004864 <HAL_DMA_Init+0x42c>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d021      	beq.n	800481c <HAL_DMA_Init+0x3e4>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a22      	ldr	r2, [pc, #136]	; (8004868 <HAL_DMA_Init+0x430>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d01c      	beq.n	800481c <HAL_DMA_Init+0x3e4>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a21      	ldr	r2, [pc, #132]	; (800486c <HAL_DMA_Init+0x434>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d017      	beq.n	800481c <HAL_DMA_Init+0x3e4>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a1f      	ldr	r2, [pc, #124]	; (8004870 <HAL_DMA_Init+0x438>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d012      	beq.n	800481c <HAL_DMA_Init+0x3e4>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a1e      	ldr	r2, [pc, #120]	; (8004874 <HAL_DMA_Init+0x43c>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d00d      	beq.n	800481c <HAL_DMA_Init+0x3e4>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a1c      	ldr	r2, [pc, #112]	; (8004878 <HAL_DMA_Init+0x440>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d008      	beq.n	800481c <HAL_DMA_Init+0x3e4>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a1b      	ldr	r2, [pc, #108]	; (800487c <HAL_DMA_Init+0x444>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d003      	beq.n	800481c <HAL_DMA_Init+0x3e4>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a19      	ldr	r2, [pc, #100]	; (8004880 <HAL_DMA_Init+0x448>)
 800481a:	4293      	cmp	r3, r2
 800481c:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2202      	movs	r2, #2
 8004822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	4b12      	ldr	r3, [pc, #72]	; (8004884 <HAL_DMA_Init+0x44c>)
 800483a:	4013      	ands	r3, r2
 800483c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	2b40      	cmp	r3, #64	; 0x40
 8004844:	d020      	beq.n	8004888 <HAL_DMA_Init+0x450>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	2b80      	cmp	r3, #128	; 0x80
 800484c:	d102      	bne.n	8004854 <HAL_DMA_Init+0x41c>
 800484e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004852:	e01a      	b.n	800488a <HAL_DMA_Init+0x452>
 8004854:	2300      	movs	r3, #0
 8004856:	e018      	b.n	800488a <HAL_DMA_Init+0x452>
 8004858:	fe10803f 	.word	0xfe10803f
 800485c:	5c001000 	.word	0x5c001000
 8004860:	ffff0000 	.word	0xffff0000
 8004864:	58025408 	.word	0x58025408
 8004868:	5802541c 	.word	0x5802541c
 800486c:	58025430 	.word	0x58025430
 8004870:	58025444 	.word	0x58025444
 8004874:	58025458 	.word	0x58025458
 8004878:	5802546c 	.word	0x5802546c
 800487c:	58025480 	.word	0x58025480
 8004880:	58025494 	.word	0x58025494
 8004884:	fffe000f 	.word	0xfffe000f
 8004888:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	68d2      	ldr	r2, [r2, #12]
 800488e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004890:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004898:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80048a0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80048a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	69db      	ldr	r3, [r3, #28]
 80048ae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80048b0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a1b      	ldr	r3, [r3, #32]
 80048b6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80048b8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	4313      	orrs	r3, r2
 80048be:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	461a      	mov	r2, r3
 80048ce:	4b6e      	ldr	r3, [pc, #440]	; (8004a88 <HAL_DMA_Init+0x650>)
 80048d0:	4413      	add	r3, r2
 80048d2:	4a6e      	ldr	r2, [pc, #440]	; (8004a8c <HAL_DMA_Init+0x654>)
 80048d4:	fba2 2303 	umull	r2, r3, r2, r3
 80048d8:	091b      	lsrs	r3, r3, #4
 80048da:	009a      	lsls	r2, r3, #2
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f001 fd91 	bl	8006408 <DMA_CalcBaseAndBitshift>
 80048e6:	4603      	mov	r3, r0
 80048e8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ee:	f003 031f 	and.w	r3, r3, #31
 80048f2:	2201      	movs	r2, #1
 80048f4:	409a      	lsls	r2, r3
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	605a      	str	r2, [r3, #4]
 80048fa:	e008      	b.n	800490e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2240      	movs	r2, #64	; 0x40
 8004900:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2203      	movs	r2, #3
 8004906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e0b7      	b.n	8004a7e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a5f      	ldr	r2, [pc, #380]	; (8004a90 <HAL_DMA_Init+0x658>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d072      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a5d      	ldr	r2, [pc, #372]	; (8004a94 <HAL_DMA_Init+0x65c>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d06d      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a5c      	ldr	r2, [pc, #368]	; (8004a98 <HAL_DMA_Init+0x660>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d068      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a5a      	ldr	r2, [pc, #360]	; (8004a9c <HAL_DMA_Init+0x664>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d063      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a59      	ldr	r2, [pc, #356]	; (8004aa0 <HAL_DMA_Init+0x668>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d05e      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a57      	ldr	r2, [pc, #348]	; (8004aa4 <HAL_DMA_Init+0x66c>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d059      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a56      	ldr	r2, [pc, #344]	; (8004aa8 <HAL_DMA_Init+0x670>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d054      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a54      	ldr	r2, [pc, #336]	; (8004aac <HAL_DMA_Init+0x674>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d04f      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a53      	ldr	r2, [pc, #332]	; (8004ab0 <HAL_DMA_Init+0x678>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d04a      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a51      	ldr	r2, [pc, #324]	; (8004ab4 <HAL_DMA_Init+0x67c>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d045      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a50      	ldr	r2, [pc, #320]	; (8004ab8 <HAL_DMA_Init+0x680>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d040      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a4e      	ldr	r2, [pc, #312]	; (8004abc <HAL_DMA_Init+0x684>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d03b      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a4d      	ldr	r2, [pc, #308]	; (8004ac0 <HAL_DMA_Init+0x688>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d036      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a4b      	ldr	r2, [pc, #300]	; (8004ac4 <HAL_DMA_Init+0x68c>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d031      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a4a      	ldr	r2, [pc, #296]	; (8004ac8 <HAL_DMA_Init+0x690>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d02c      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a48      	ldr	r2, [pc, #288]	; (8004acc <HAL_DMA_Init+0x694>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d027      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a47      	ldr	r2, [pc, #284]	; (8004ad0 <HAL_DMA_Init+0x698>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d022      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a45      	ldr	r2, [pc, #276]	; (8004ad4 <HAL_DMA_Init+0x69c>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d01d      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a44      	ldr	r2, [pc, #272]	; (8004ad8 <HAL_DMA_Init+0x6a0>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d018      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a42      	ldr	r2, [pc, #264]	; (8004adc <HAL_DMA_Init+0x6a4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d013      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a41      	ldr	r2, [pc, #260]	; (8004ae0 <HAL_DMA_Init+0x6a8>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d00e      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a3f      	ldr	r2, [pc, #252]	; (8004ae4 <HAL_DMA_Init+0x6ac>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d009      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a3e      	ldr	r2, [pc, #248]	; (8004ae8 <HAL_DMA_Init+0x6b0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d004      	beq.n	80049fe <HAL_DMA_Init+0x5c6>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a3c      	ldr	r2, [pc, #240]	; (8004aec <HAL_DMA_Init+0x6b4>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d101      	bne.n	8004a02 <HAL_DMA_Init+0x5ca>
 80049fe:	2301      	movs	r3, #1
 8004a00:	e000      	b.n	8004a04 <HAL_DMA_Init+0x5cc>
 8004a02:	2300      	movs	r3, #0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d032      	beq.n	8004a6e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f001 fe2b 	bl	8006664 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	2b80      	cmp	r3, #128	; 0x80
 8004a14:	d102      	bne.n	8004a1c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685a      	ldr	r2, [r3, #4]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a24:	b2d2      	uxtb	r2, r2
 8004a26:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004a30:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d010      	beq.n	8004a5c <HAL_DMA_Init+0x624>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b08      	cmp	r3, #8
 8004a40:	d80c      	bhi.n	8004a5c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f001 fea8 	bl	8006798 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004a58:	605a      	str	r2, [r3, #4]
 8004a5a:	e008      	b.n	8004a6e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3718      	adds	r7, #24
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	a7fdabf8 	.word	0xa7fdabf8
 8004a8c:	cccccccd 	.word	0xcccccccd
 8004a90:	40020010 	.word	0x40020010
 8004a94:	40020028 	.word	0x40020028
 8004a98:	40020040 	.word	0x40020040
 8004a9c:	40020058 	.word	0x40020058
 8004aa0:	40020070 	.word	0x40020070
 8004aa4:	40020088 	.word	0x40020088
 8004aa8:	400200a0 	.word	0x400200a0
 8004aac:	400200b8 	.word	0x400200b8
 8004ab0:	40020410 	.word	0x40020410
 8004ab4:	40020428 	.word	0x40020428
 8004ab8:	40020440 	.word	0x40020440
 8004abc:	40020458 	.word	0x40020458
 8004ac0:	40020470 	.word	0x40020470
 8004ac4:	40020488 	.word	0x40020488
 8004ac8:	400204a0 	.word	0x400204a0
 8004acc:	400204b8 	.word	0x400204b8
 8004ad0:	58025408 	.word	0x58025408
 8004ad4:	5802541c 	.word	0x5802541c
 8004ad8:	58025430 	.word	0x58025430
 8004adc:	58025444 	.word	0x58025444
 8004ae0:	58025458 	.word	0x58025458
 8004ae4:	5802546c 	.word	0x5802546c
 8004ae8:	58025480 	.word	0x58025480
 8004aec:	58025494 	.word	0x58025494

08004af0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b086      	sub	sp, #24
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004af8:	f7ff fa80 	bl	8003ffc <HAL_GetTick>
 8004afc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d101      	bne.n	8004b08 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e2dc      	b.n	80050c2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d008      	beq.n	8004b26 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2280      	movs	r2, #128	; 0x80
 8004b18:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e2cd      	b.n	80050c2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a76      	ldr	r2, [pc, #472]	; (8004d04 <HAL_DMA_Abort+0x214>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d04a      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a74      	ldr	r2, [pc, #464]	; (8004d08 <HAL_DMA_Abort+0x218>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d045      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a73      	ldr	r2, [pc, #460]	; (8004d0c <HAL_DMA_Abort+0x21c>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d040      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a71      	ldr	r2, [pc, #452]	; (8004d10 <HAL_DMA_Abort+0x220>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d03b      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a70      	ldr	r2, [pc, #448]	; (8004d14 <HAL_DMA_Abort+0x224>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d036      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a6e      	ldr	r2, [pc, #440]	; (8004d18 <HAL_DMA_Abort+0x228>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d031      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a6d      	ldr	r2, [pc, #436]	; (8004d1c <HAL_DMA_Abort+0x22c>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d02c      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a6b      	ldr	r2, [pc, #428]	; (8004d20 <HAL_DMA_Abort+0x230>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d027      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a6a      	ldr	r2, [pc, #424]	; (8004d24 <HAL_DMA_Abort+0x234>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d022      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a68      	ldr	r2, [pc, #416]	; (8004d28 <HAL_DMA_Abort+0x238>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d01d      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a67      	ldr	r2, [pc, #412]	; (8004d2c <HAL_DMA_Abort+0x23c>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d018      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a65      	ldr	r2, [pc, #404]	; (8004d30 <HAL_DMA_Abort+0x240>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d013      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a64      	ldr	r2, [pc, #400]	; (8004d34 <HAL_DMA_Abort+0x244>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d00e      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a62      	ldr	r2, [pc, #392]	; (8004d38 <HAL_DMA_Abort+0x248>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d009      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a61      	ldr	r2, [pc, #388]	; (8004d3c <HAL_DMA_Abort+0x24c>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d004      	beq.n	8004bc6 <HAL_DMA_Abort+0xd6>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a5f      	ldr	r2, [pc, #380]	; (8004d40 <HAL_DMA_Abort+0x250>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d101      	bne.n	8004bca <HAL_DMA_Abort+0xda>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e000      	b.n	8004bcc <HAL_DMA_Abort+0xdc>
 8004bca:	2300      	movs	r3, #0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d013      	beq.n	8004bf8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f022 021e 	bic.w	r2, r2, #30
 8004bde:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695a      	ldr	r2, [r3, #20]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bee:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	617b      	str	r3, [r7, #20]
 8004bf6:	e00a      	b.n	8004c0e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 020e 	bic.w	r2, r2, #14
 8004c06:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a3c      	ldr	r2, [pc, #240]	; (8004d04 <HAL_DMA_Abort+0x214>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d072      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a3a      	ldr	r2, [pc, #232]	; (8004d08 <HAL_DMA_Abort+0x218>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d06d      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a39      	ldr	r2, [pc, #228]	; (8004d0c <HAL_DMA_Abort+0x21c>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d068      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a37      	ldr	r2, [pc, #220]	; (8004d10 <HAL_DMA_Abort+0x220>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d063      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a36      	ldr	r2, [pc, #216]	; (8004d14 <HAL_DMA_Abort+0x224>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d05e      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a34      	ldr	r2, [pc, #208]	; (8004d18 <HAL_DMA_Abort+0x228>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d059      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a33      	ldr	r2, [pc, #204]	; (8004d1c <HAL_DMA_Abort+0x22c>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d054      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a31      	ldr	r2, [pc, #196]	; (8004d20 <HAL_DMA_Abort+0x230>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d04f      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a30      	ldr	r2, [pc, #192]	; (8004d24 <HAL_DMA_Abort+0x234>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d04a      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a2e      	ldr	r2, [pc, #184]	; (8004d28 <HAL_DMA_Abort+0x238>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d045      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a2d      	ldr	r2, [pc, #180]	; (8004d2c <HAL_DMA_Abort+0x23c>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d040      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a2b      	ldr	r2, [pc, #172]	; (8004d30 <HAL_DMA_Abort+0x240>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d03b      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a2a      	ldr	r2, [pc, #168]	; (8004d34 <HAL_DMA_Abort+0x244>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d036      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a28      	ldr	r2, [pc, #160]	; (8004d38 <HAL_DMA_Abort+0x248>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d031      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a27      	ldr	r2, [pc, #156]	; (8004d3c <HAL_DMA_Abort+0x24c>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d02c      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a25      	ldr	r2, [pc, #148]	; (8004d40 <HAL_DMA_Abort+0x250>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d027      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a24      	ldr	r2, [pc, #144]	; (8004d44 <HAL_DMA_Abort+0x254>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d022      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a22      	ldr	r2, [pc, #136]	; (8004d48 <HAL_DMA_Abort+0x258>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d01d      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a21      	ldr	r2, [pc, #132]	; (8004d4c <HAL_DMA_Abort+0x25c>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d018      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a1f      	ldr	r2, [pc, #124]	; (8004d50 <HAL_DMA_Abort+0x260>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d013      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a1e      	ldr	r2, [pc, #120]	; (8004d54 <HAL_DMA_Abort+0x264>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d00e      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a1c      	ldr	r2, [pc, #112]	; (8004d58 <HAL_DMA_Abort+0x268>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d009      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a1b      	ldr	r2, [pc, #108]	; (8004d5c <HAL_DMA_Abort+0x26c>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d004      	beq.n	8004cfe <HAL_DMA_Abort+0x20e>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a19      	ldr	r2, [pc, #100]	; (8004d60 <HAL_DMA_Abort+0x270>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d132      	bne.n	8004d64 <HAL_DMA_Abort+0x274>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e031      	b.n	8004d66 <HAL_DMA_Abort+0x276>
 8004d02:	bf00      	nop
 8004d04:	40020010 	.word	0x40020010
 8004d08:	40020028 	.word	0x40020028
 8004d0c:	40020040 	.word	0x40020040
 8004d10:	40020058 	.word	0x40020058
 8004d14:	40020070 	.word	0x40020070
 8004d18:	40020088 	.word	0x40020088
 8004d1c:	400200a0 	.word	0x400200a0
 8004d20:	400200b8 	.word	0x400200b8
 8004d24:	40020410 	.word	0x40020410
 8004d28:	40020428 	.word	0x40020428
 8004d2c:	40020440 	.word	0x40020440
 8004d30:	40020458 	.word	0x40020458
 8004d34:	40020470 	.word	0x40020470
 8004d38:	40020488 	.word	0x40020488
 8004d3c:	400204a0 	.word	0x400204a0
 8004d40:	400204b8 	.word	0x400204b8
 8004d44:	58025408 	.word	0x58025408
 8004d48:	5802541c 	.word	0x5802541c
 8004d4c:	58025430 	.word	0x58025430
 8004d50:	58025444 	.word	0x58025444
 8004d54:	58025458 	.word	0x58025458
 8004d58:	5802546c 	.word	0x5802546c
 8004d5c:	58025480 	.word	0x58025480
 8004d60:	58025494 	.word	0x58025494
 8004d64:	2300      	movs	r3, #0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d007      	beq.n	8004d7a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d78:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a6d      	ldr	r2, [pc, #436]	; (8004f34 <HAL_DMA_Abort+0x444>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d04a      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a6b      	ldr	r2, [pc, #428]	; (8004f38 <HAL_DMA_Abort+0x448>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d045      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a6a      	ldr	r2, [pc, #424]	; (8004f3c <HAL_DMA_Abort+0x44c>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d040      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a68      	ldr	r2, [pc, #416]	; (8004f40 <HAL_DMA_Abort+0x450>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d03b      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a67      	ldr	r2, [pc, #412]	; (8004f44 <HAL_DMA_Abort+0x454>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d036      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a65      	ldr	r2, [pc, #404]	; (8004f48 <HAL_DMA_Abort+0x458>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d031      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a64      	ldr	r2, [pc, #400]	; (8004f4c <HAL_DMA_Abort+0x45c>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d02c      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a62      	ldr	r2, [pc, #392]	; (8004f50 <HAL_DMA_Abort+0x460>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d027      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a61      	ldr	r2, [pc, #388]	; (8004f54 <HAL_DMA_Abort+0x464>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d022      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a5f      	ldr	r2, [pc, #380]	; (8004f58 <HAL_DMA_Abort+0x468>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d01d      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a5e      	ldr	r2, [pc, #376]	; (8004f5c <HAL_DMA_Abort+0x46c>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d018      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a5c      	ldr	r2, [pc, #368]	; (8004f60 <HAL_DMA_Abort+0x470>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d013      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a5b      	ldr	r2, [pc, #364]	; (8004f64 <HAL_DMA_Abort+0x474>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d00e      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a59      	ldr	r2, [pc, #356]	; (8004f68 <HAL_DMA_Abort+0x478>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d009      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a58      	ldr	r2, [pc, #352]	; (8004f6c <HAL_DMA_Abort+0x47c>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d004      	beq.n	8004e1a <HAL_DMA_Abort+0x32a>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a56      	ldr	r2, [pc, #344]	; (8004f70 <HAL_DMA_Abort+0x480>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d108      	bne.n	8004e2c <HAL_DMA_Abort+0x33c>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f022 0201 	bic.w	r2, r2, #1
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	e007      	b.n	8004e3c <HAL_DMA_Abort+0x34c>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 0201 	bic.w	r2, r2, #1
 8004e3a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004e3c:	e013      	b.n	8004e66 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004e3e:	f7ff f8dd 	bl	8003ffc <HAL_GetTick>
 8004e42:	4602      	mov	r2, r0
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	2b05      	cmp	r3, #5
 8004e4a:	d90c      	bls.n	8004e66 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2203      	movs	r2, #3
 8004e56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e12d      	b.n	80050c2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1e5      	bne.n	8004e3e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a2f      	ldr	r2, [pc, #188]	; (8004f34 <HAL_DMA_Abort+0x444>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d04a      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a2d      	ldr	r2, [pc, #180]	; (8004f38 <HAL_DMA_Abort+0x448>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d045      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a2c      	ldr	r2, [pc, #176]	; (8004f3c <HAL_DMA_Abort+0x44c>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d040      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a2a      	ldr	r2, [pc, #168]	; (8004f40 <HAL_DMA_Abort+0x450>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d03b      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a29      	ldr	r2, [pc, #164]	; (8004f44 <HAL_DMA_Abort+0x454>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d036      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a27      	ldr	r2, [pc, #156]	; (8004f48 <HAL_DMA_Abort+0x458>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d031      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a26      	ldr	r2, [pc, #152]	; (8004f4c <HAL_DMA_Abort+0x45c>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d02c      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a24      	ldr	r2, [pc, #144]	; (8004f50 <HAL_DMA_Abort+0x460>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d027      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a23      	ldr	r2, [pc, #140]	; (8004f54 <HAL_DMA_Abort+0x464>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d022      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a21      	ldr	r2, [pc, #132]	; (8004f58 <HAL_DMA_Abort+0x468>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d01d      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a20      	ldr	r2, [pc, #128]	; (8004f5c <HAL_DMA_Abort+0x46c>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d018      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1e      	ldr	r2, [pc, #120]	; (8004f60 <HAL_DMA_Abort+0x470>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d013      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1d      	ldr	r2, [pc, #116]	; (8004f64 <HAL_DMA_Abort+0x474>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d00e      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a1b      	ldr	r2, [pc, #108]	; (8004f68 <HAL_DMA_Abort+0x478>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d009      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a1a      	ldr	r2, [pc, #104]	; (8004f6c <HAL_DMA_Abort+0x47c>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d004      	beq.n	8004f12 <HAL_DMA_Abort+0x422>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a18      	ldr	r2, [pc, #96]	; (8004f70 <HAL_DMA_Abort+0x480>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d101      	bne.n	8004f16 <HAL_DMA_Abort+0x426>
 8004f12:	2301      	movs	r3, #1
 8004f14:	e000      	b.n	8004f18 <HAL_DMA_Abort+0x428>
 8004f16:	2300      	movs	r3, #0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d02b      	beq.n	8004f74 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f20:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f26:	f003 031f 	and.w	r3, r3, #31
 8004f2a:	223f      	movs	r2, #63	; 0x3f
 8004f2c:	409a      	lsls	r2, r3
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	609a      	str	r2, [r3, #8]
 8004f32:	e02a      	b.n	8004f8a <HAL_DMA_Abort+0x49a>
 8004f34:	40020010 	.word	0x40020010
 8004f38:	40020028 	.word	0x40020028
 8004f3c:	40020040 	.word	0x40020040
 8004f40:	40020058 	.word	0x40020058
 8004f44:	40020070 	.word	0x40020070
 8004f48:	40020088 	.word	0x40020088
 8004f4c:	400200a0 	.word	0x400200a0
 8004f50:	400200b8 	.word	0x400200b8
 8004f54:	40020410 	.word	0x40020410
 8004f58:	40020428 	.word	0x40020428
 8004f5c:	40020440 	.word	0x40020440
 8004f60:	40020458 	.word	0x40020458
 8004f64:	40020470 	.word	0x40020470
 8004f68:	40020488 	.word	0x40020488
 8004f6c:	400204a0 	.word	0x400204a0
 8004f70:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f78:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f7e:	f003 031f 	and.w	r3, r3, #31
 8004f82:	2201      	movs	r2, #1
 8004f84:	409a      	lsls	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a4f      	ldr	r2, [pc, #316]	; (80050cc <HAL_DMA_Abort+0x5dc>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d072      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a4d      	ldr	r2, [pc, #308]	; (80050d0 <HAL_DMA_Abort+0x5e0>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d06d      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a4c      	ldr	r2, [pc, #304]	; (80050d4 <HAL_DMA_Abort+0x5e4>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d068      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a4a      	ldr	r2, [pc, #296]	; (80050d8 <HAL_DMA_Abort+0x5e8>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d063      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a49      	ldr	r2, [pc, #292]	; (80050dc <HAL_DMA_Abort+0x5ec>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d05e      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a47      	ldr	r2, [pc, #284]	; (80050e0 <HAL_DMA_Abort+0x5f0>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d059      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a46      	ldr	r2, [pc, #280]	; (80050e4 <HAL_DMA_Abort+0x5f4>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d054      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a44      	ldr	r2, [pc, #272]	; (80050e8 <HAL_DMA_Abort+0x5f8>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d04f      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a43      	ldr	r2, [pc, #268]	; (80050ec <HAL_DMA_Abort+0x5fc>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d04a      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a41      	ldr	r2, [pc, #260]	; (80050f0 <HAL_DMA_Abort+0x600>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d045      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a40      	ldr	r2, [pc, #256]	; (80050f4 <HAL_DMA_Abort+0x604>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d040      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a3e      	ldr	r2, [pc, #248]	; (80050f8 <HAL_DMA_Abort+0x608>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d03b      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a3d      	ldr	r2, [pc, #244]	; (80050fc <HAL_DMA_Abort+0x60c>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d036      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a3b      	ldr	r2, [pc, #236]	; (8005100 <HAL_DMA_Abort+0x610>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d031      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a3a      	ldr	r2, [pc, #232]	; (8005104 <HAL_DMA_Abort+0x614>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d02c      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a38      	ldr	r2, [pc, #224]	; (8005108 <HAL_DMA_Abort+0x618>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d027      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a37      	ldr	r2, [pc, #220]	; (800510c <HAL_DMA_Abort+0x61c>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d022      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a35      	ldr	r2, [pc, #212]	; (8005110 <HAL_DMA_Abort+0x620>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d01d      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a34      	ldr	r2, [pc, #208]	; (8005114 <HAL_DMA_Abort+0x624>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d018      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a32      	ldr	r2, [pc, #200]	; (8005118 <HAL_DMA_Abort+0x628>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d013      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a31      	ldr	r2, [pc, #196]	; (800511c <HAL_DMA_Abort+0x62c>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d00e      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a2f      	ldr	r2, [pc, #188]	; (8005120 <HAL_DMA_Abort+0x630>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d009      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a2e      	ldr	r2, [pc, #184]	; (8005124 <HAL_DMA_Abort+0x634>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d004      	beq.n	800507a <HAL_DMA_Abort+0x58a>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a2c      	ldr	r2, [pc, #176]	; (8005128 <HAL_DMA_Abort+0x638>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d101      	bne.n	800507e <HAL_DMA_Abort+0x58e>
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <HAL_DMA_Abort+0x590>
 800507e:	2300      	movs	r3, #0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d015      	beq.n	80050b0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800508c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00c      	beq.n	80050b0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80050a4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80050ae:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3718      	adds	r7, #24
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	40020010 	.word	0x40020010
 80050d0:	40020028 	.word	0x40020028
 80050d4:	40020040 	.word	0x40020040
 80050d8:	40020058 	.word	0x40020058
 80050dc:	40020070 	.word	0x40020070
 80050e0:	40020088 	.word	0x40020088
 80050e4:	400200a0 	.word	0x400200a0
 80050e8:	400200b8 	.word	0x400200b8
 80050ec:	40020410 	.word	0x40020410
 80050f0:	40020428 	.word	0x40020428
 80050f4:	40020440 	.word	0x40020440
 80050f8:	40020458 	.word	0x40020458
 80050fc:	40020470 	.word	0x40020470
 8005100:	40020488 	.word	0x40020488
 8005104:	400204a0 	.word	0x400204a0
 8005108:	400204b8 	.word	0x400204b8
 800510c:	58025408 	.word	0x58025408
 8005110:	5802541c 	.word	0x5802541c
 8005114:	58025430 	.word	0x58025430
 8005118:	58025444 	.word	0x58025444
 800511c:	58025458 	.word	0x58025458
 8005120:	5802546c 	.word	0x5802546c
 8005124:	58025480 	.word	0x58025480
 8005128:	58025494 	.word	0x58025494

0800512c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e205      	b.n	800554a <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d004      	beq.n	8005154 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2280      	movs	r2, #128	; 0x80
 800514e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e1fa      	b.n	800554a <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a8c      	ldr	r2, [pc, #560]	; (800538c <HAL_DMA_Abort_IT+0x260>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d04a      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a8b      	ldr	r2, [pc, #556]	; (8005390 <HAL_DMA_Abort_IT+0x264>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d045      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a89      	ldr	r2, [pc, #548]	; (8005394 <HAL_DMA_Abort_IT+0x268>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d040      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a88      	ldr	r2, [pc, #544]	; (8005398 <HAL_DMA_Abort_IT+0x26c>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d03b      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a86      	ldr	r2, [pc, #536]	; (800539c <HAL_DMA_Abort_IT+0x270>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d036      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a85      	ldr	r2, [pc, #532]	; (80053a0 <HAL_DMA_Abort_IT+0x274>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d031      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a83      	ldr	r2, [pc, #524]	; (80053a4 <HAL_DMA_Abort_IT+0x278>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d02c      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a82      	ldr	r2, [pc, #520]	; (80053a8 <HAL_DMA_Abort_IT+0x27c>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d027      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a80      	ldr	r2, [pc, #512]	; (80053ac <HAL_DMA_Abort_IT+0x280>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d022      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a7f      	ldr	r2, [pc, #508]	; (80053b0 <HAL_DMA_Abort_IT+0x284>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d01d      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a7d      	ldr	r2, [pc, #500]	; (80053b4 <HAL_DMA_Abort_IT+0x288>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d018      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a7c      	ldr	r2, [pc, #496]	; (80053b8 <HAL_DMA_Abort_IT+0x28c>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d013      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a7a      	ldr	r2, [pc, #488]	; (80053bc <HAL_DMA_Abort_IT+0x290>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d00e      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a79      	ldr	r2, [pc, #484]	; (80053c0 <HAL_DMA_Abort_IT+0x294>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d009      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a77      	ldr	r2, [pc, #476]	; (80053c4 <HAL_DMA_Abort_IT+0x298>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d004      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc8>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a76      	ldr	r2, [pc, #472]	; (80053c8 <HAL_DMA_Abort_IT+0x29c>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d101      	bne.n	80051f8 <HAL_DMA_Abort_IT+0xcc>
 80051f4:	2301      	movs	r3, #1
 80051f6:	e000      	b.n	80051fa <HAL_DMA_Abort_IT+0xce>
 80051f8:	2300      	movs	r3, #0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d065      	beq.n	80052ca <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2204      	movs	r2, #4
 8005202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a60      	ldr	r2, [pc, #384]	; (800538c <HAL_DMA_Abort_IT+0x260>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d04a      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a5e      	ldr	r2, [pc, #376]	; (8005390 <HAL_DMA_Abort_IT+0x264>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d045      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a5d      	ldr	r2, [pc, #372]	; (8005394 <HAL_DMA_Abort_IT+0x268>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d040      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a5b      	ldr	r2, [pc, #364]	; (8005398 <HAL_DMA_Abort_IT+0x26c>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d03b      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a5a      	ldr	r2, [pc, #360]	; (800539c <HAL_DMA_Abort_IT+0x270>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d036      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a58      	ldr	r2, [pc, #352]	; (80053a0 <HAL_DMA_Abort_IT+0x274>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d031      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a57      	ldr	r2, [pc, #348]	; (80053a4 <HAL_DMA_Abort_IT+0x278>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d02c      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a55      	ldr	r2, [pc, #340]	; (80053a8 <HAL_DMA_Abort_IT+0x27c>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d027      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a54      	ldr	r2, [pc, #336]	; (80053ac <HAL_DMA_Abort_IT+0x280>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d022      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a52      	ldr	r2, [pc, #328]	; (80053b0 <HAL_DMA_Abort_IT+0x284>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d01d      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a51      	ldr	r2, [pc, #324]	; (80053b4 <HAL_DMA_Abort_IT+0x288>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d018      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a4f      	ldr	r2, [pc, #316]	; (80053b8 <HAL_DMA_Abort_IT+0x28c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d013      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a4e      	ldr	r2, [pc, #312]	; (80053bc <HAL_DMA_Abort_IT+0x290>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d00e      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a4c      	ldr	r2, [pc, #304]	; (80053c0 <HAL_DMA_Abort_IT+0x294>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d009      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a4b      	ldr	r2, [pc, #300]	; (80053c4 <HAL_DMA_Abort_IT+0x298>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d004      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x17a>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a49      	ldr	r2, [pc, #292]	; (80053c8 <HAL_DMA_Abort_IT+0x29c>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d108      	bne.n	80052b8 <HAL_DMA_Abort_IT+0x18c>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f022 0201 	bic.w	r2, r2, #1
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	e147      	b.n	8005548 <HAL_DMA_Abort_IT+0x41c>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f022 0201 	bic.w	r2, r2, #1
 80052c6:	601a      	str	r2, [r3, #0]
 80052c8:	e13e      	b.n	8005548 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f022 020e 	bic.w	r2, r2, #14
 80052d8:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a2b      	ldr	r2, [pc, #172]	; (800538c <HAL_DMA_Abort_IT+0x260>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d04a      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a29      	ldr	r2, [pc, #164]	; (8005390 <HAL_DMA_Abort_IT+0x264>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d045      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a28      	ldr	r2, [pc, #160]	; (8005394 <HAL_DMA_Abort_IT+0x268>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d040      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a26      	ldr	r2, [pc, #152]	; (8005398 <HAL_DMA_Abort_IT+0x26c>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d03b      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a25      	ldr	r2, [pc, #148]	; (800539c <HAL_DMA_Abort_IT+0x270>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d036      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a23      	ldr	r2, [pc, #140]	; (80053a0 <HAL_DMA_Abort_IT+0x274>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d031      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a22      	ldr	r2, [pc, #136]	; (80053a4 <HAL_DMA_Abort_IT+0x278>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d02c      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a20      	ldr	r2, [pc, #128]	; (80053a8 <HAL_DMA_Abort_IT+0x27c>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d027      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a1f      	ldr	r2, [pc, #124]	; (80053ac <HAL_DMA_Abort_IT+0x280>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d022      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a1d      	ldr	r2, [pc, #116]	; (80053b0 <HAL_DMA_Abort_IT+0x284>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d01d      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a1c      	ldr	r2, [pc, #112]	; (80053b4 <HAL_DMA_Abort_IT+0x288>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d018      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a1a      	ldr	r2, [pc, #104]	; (80053b8 <HAL_DMA_Abort_IT+0x28c>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d013      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a19      	ldr	r2, [pc, #100]	; (80053bc <HAL_DMA_Abort_IT+0x290>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d00e      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a17      	ldr	r2, [pc, #92]	; (80053c0 <HAL_DMA_Abort_IT+0x294>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d009      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a16      	ldr	r2, [pc, #88]	; (80053c4 <HAL_DMA_Abort_IT+0x298>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d004      	beq.n	800537a <HAL_DMA_Abort_IT+0x24e>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a14      	ldr	r2, [pc, #80]	; (80053c8 <HAL_DMA_Abort_IT+0x29c>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d128      	bne.n	80053cc <HAL_DMA_Abort_IT+0x2a0>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f022 0201 	bic.w	r2, r2, #1
 8005388:	601a      	str	r2, [r3, #0]
 800538a:	e027      	b.n	80053dc <HAL_DMA_Abort_IT+0x2b0>
 800538c:	40020010 	.word	0x40020010
 8005390:	40020028 	.word	0x40020028
 8005394:	40020040 	.word	0x40020040
 8005398:	40020058 	.word	0x40020058
 800539c:	40020070 	.word	0x40020070
 80053a0:	40020088 	.word	0x40020088
 80053a4:	400200a0 	.word	0x400200a0
 80053a8:	400200b8 	.word	0x400200b8
 80053ac:	40020410 	.word	0x40020410
 80053b0:	40020428 	.word	0x40020428
 80053b4:	40020440 	.word	0x40020440
 80053b8:	40020458 	.word	0x40020458
 80053bc:	40020470 	.word	0x40020470
 80053c0:	40020488 	.word	0x40020488
 80053c4:	400204a0 	.word	0x400204a0
 80053c8:	400204b8 	.word	0x400204b8
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f022 0201 	bic.w	r2, r2, #1
 80053da:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a5c      	ldr	r2, [pc, #368]	; (8005554 <HAL_DMA_Abort_IT+0x428>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d072      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a5b      	ldr	r2, [pc, #364]	; (8005558 <HAL_DMA_Abort_IT+0x42c>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d06d      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a59      	ldr	r2, [pc, #356]	; (800555c <HAL_DMA_Abort_IT+0x430>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d068      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a58      	ldr	r2, [pc, #352]	; (8005560 <HAL_DMA_Abort_IT+0x434>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d063      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a56      	ldr	r2, [pc, #344]	; (8005564 <HAL_DMA_Abort_IT+0x438>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d05e      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a55      	ldr	r2, [pc, #340]	; (8005568 <HAL_DMA_Abort_IT+0x43c>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d059      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a53      	ldr	r2, [pc, #332]	; (800556c <HAL_DMA_Abort_IT+0x440>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d054      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a52      	ldr	r2, [pc, #328]	; (8005570 <HAL_DMA_Abort_IT+0x444>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d04f      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a50      	ldr	r2, [pc, #320]	; (8005574 <HAL_DMA_Abort_IT+0x448>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d04a      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a4f      	ldr	r2, [pc, #316]	; (8005578 <HAL_DMA_Abort_IT+0x44c>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d045      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a4d      	ldr	r2, [pc, #308]	; (800557c <HAL_DMA_Abort_IT+0x450>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d040      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a4c      	ldr	r2, [pc, #304]	; (8005580 <HAL_DMA_Abort_IT+0x454>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d03b      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a4a      	ldr	r2, [pc, #296]	; (8005584 <HAL_DMA_Abort_IT+0x458>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d036      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a49      	ldr	r2, [pc, #292]	; (8005588 <HAL_DMA_Abort_IT+0x45c>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d031      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a47      	ldr	r2, [pc, #284]	; (800558c <HAL_DMA_Abort_IT+0x460>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d02c      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a46      	ldr	r2, [pc, #280]	; (8005590 <HAL_DMA_Abort_IT+0x464>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d027      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a44      	ldr	r2, [pc, #272]	; (8005594 <HAL_DMA_Abort_IT+0x468>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d022      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a43      	ldr	r2, [pc, #268]	; (8005598 <HAL_DMA_Abort_IT+0x46c>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d01d      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a41      	ldr	r2, [pc, #260]	; (800559c <HAL_DMA_Abort_IT+0x470>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d018      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a40      	ldr	r2, [pc, #256]	; (80055a0 <HAL_DMA_Abort_IT+0x474>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d013      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a3e      	ldr	r2, [pc, #248]	; (80055a4 <HAL_DMA_Abort_IT+0x478>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d00e      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a3d      	ldr	r2, [pc, #244]	; (80055a8 <HAL_DMA_Abort_IT+0x47c>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d009      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a3b      	ldr	r2, [pc, #236]	; (80055ac <HAL_DMA_Abort_IT+0x480>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d004      	beq.n	80054cc <HAL_DMA_Abort_IT+0x3a0>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a3a      	ldr	r2, [pc, #232]	; (80055b0 <HAL_DMA_Abort_IT+0x484>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d101      	bne.n	80054d0 <HAL_DMA_Abort_IT+0x3a4>
 80054cc:	2301      	movs	r3, #1
 80054ce:	e000      	b.n	80054d2 <HAL_DMA_Abort_IT+0x3a6>
 80054d0:	2300      	movs	r3, #0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d028      	beq.n	8005528 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054e4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ea:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054f0:	f003 031f 	and.w	r3, r3, #31
 80054f4:	2201      	movs	r2, #1
 80054f6:	409a      	lsls	r2, r3
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005504:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00c      	beq.n	8005528 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005518:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800551c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005526:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800553c:	2b00      	cmp	r3, #0
 800553e:	d003      	beq.n	8005548 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	40020010 	.word	0x40020010
 8005558:	40020028 	.word	0x40020028
 800555c:	40020040 	.word	0x40020040
 8005560:	40020058 	.word	0x40020058
 8005564:	40020070 	.word	0x40020070
 8005568:	40020088 	.word	0x40020088
 800556c:	400200a0 	.word	0x400200a0
 8005570:	400200b8 	.word	0x400200b8
 8005574:	40020410 	.word	0x40020410
 8005578:	40020428 	.word	0x40020428
 800557c:	40020440 	.word	0x40020440
 8005580:	40020458 	.word	0x40020458
 8005584:	40020470 	.word	0x40020470
 8005588:	40020488 	.word	0x40020488
 800558c:	400204a0 	.word	0x400204a0
 8005590:	400204b8 	.word	0x400204b8
 8005594:	58025408 	.word	0x58025408
 8005598:	5802541c 	.word	0x5802541c
 800559c:	58025430 	.word	0x58025430
 80055a0:	58025444 	.word	0x58025444
 80055a4:	58025458 	.word	0x58025458
 80055a8:	5802546c 	.word	0x5802546c
 80055ac:	58025480 	.word	0x58025480
 80055b0:	58025494 	.word	0x58025494

080055b4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b08a      	sub	sp, #40	; 0x28
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80055c0:	4b67      	ldr	r3, [pc, #412]	; (8005760 <HAL_DMA_IRQHandler+0x1ac>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a67      	ldr	r2, [pc, #412]	; (8005764 <HAL_DMA_IRQHandler+0x1b0>)
 80055c6:	fba2 2303 	umull	r2, r3, r2, r3
 80055ca:	0a9b      	lsrs	r3, r3, #10
 80055cc:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a5f      	ldr	r2, [pc, #380]	; (8005768 <HAL_DMA_IRQHandler+0x1b4>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d04a      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a5d      	ldr	r2, [pc, #372]	; (800576c <HAL_DMA_IRQHandler+0x1b8>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d045      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a5c      	ldr	r2, [pc, #368]	; (8005770 <HAL_DMA_IRQHandler+0x1bc>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d040      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a5a      	ldr	r2, [pc, #360]	; (8005774 <HAL_DMA_IRQHandler+0x1c0>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d03b      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a59      	ldr	r2, [pc, #356]	; (8005778 <HAL_DMA_IRQHandler+0x1c4>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d036      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a57      	ldr	r2, [pc, #348]	; (800577c <HAL_DMA_IRQHandler+0x1c8>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d031      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a56      	ldr	r2, [pc, #344]	; (8005780 <HAL_DMA_IRQHandler+0x1cc>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d02c      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a54      	ldr	r2, [pc, #336]	; (8005784 <HAL_DMA_IRQHandler+0x1d0>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d027      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a53      	ldr	r2, [pc, #332]	; (8005788 <HAL_DMA_IRQHandler+0x1d4>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d022      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a51      	ldr	r2, [pc, #324]	; (800578c <HAL_DMA_IRQHandler+0x1d8>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d01d      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a50      	ldr	r2, [pc, #320]	; (8005790 <HAL_DMA_IRQHandler+0x1dc>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d018      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a4e      	ldr	r2, [pc, #312]	; (8005794 <HAL_DMA_IRQHandler+0x1e0>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d013      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a4d      	ldr	r2, [pc, #308]	; (8005798 <HAL_DMA_IRQHandler+0x1e4>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d00e      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a4b      	ldr	r2, [pc, #300]	; (800579c <HAL_DMA_IRQHandler+0x1e8>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d009      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a4a      	ldr	r2, [pc, #296]	; (80057a0 <HAL_DMA_IRQHandler+0x1ec>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d004      	beq.n	8005686 <HAL_DMA_IRQHandler+0xd2>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a48      	ldr	r2, [pc, #288]	; (80057a4 <HAL_DMA_IRQHandler+0x1f0>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d101      	bne.n	800568a <HAL_DMA_IRQHandler+0xd6>
 8005686:	2301      	movs	r3, #1
 8005688:	e000      	b.n	800568c <HAL_DMA_IRQHandler+0xd8>
 800568a:	2300      	movs	r3, #0
 800568c:	2b00      	cmp	r3, #0
 800568e:	f000 842b 	beq.w	8005ee8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005696:	f003 031f 	and.w	r3, r3, #31
 800569a:	2208      	movs	r2, #8
 800569c:	409a      	lsls	r2, r3
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	4013      	ands	r3, r2
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f000 80a2 	beq.w	80057ec <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a2e      	ldr	r2, [pc, #184]	; (8005768 <HAL_DMA_IRQHandler+0x1b4>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d04a      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a2d      	ldr	r2, [pc, #180]	; (800576c <HAL_DMA_IRQHandler+0x1b8>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d045      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a2b      	ldr	r2, [pc, #172]	; (8005770 <HAL_DMA_IRQHandler+0x1bc>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d040      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a2a      	ldr	r2, [pc, #168]	; (8005774 <HAL_DMA_IRQHandler+0x1c0>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d03b      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a28      	ldr	r2, [pc, #160]	; (8005778 <HAL_DMA_IRQHandler+0x1c4>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d036      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a27      	ldr	r2, [pc, #156]	; (800577c <HAL_DMA_IRQHandler+0x1c8>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d031      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a25      	ldr	r2, [pc, #148]	; (8005780 <HAL_DMA_IRQHandler+0x1cc>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d02c      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a24      	ldr	r2, [pc, #144]	; (8005784 <HAL_DMA_IRQHandler+0x1d0>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d027      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a22      	ldr	r2, [pc, #136]	; (8005788 <HAL_DMA_IRQHandler+0x1d4>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d022      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a21      	ldr	r2, [pc, #132]	; (800578c <HAL_DMA_IRQHandler+0x1d8>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d01d      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a1f      	ldr	r2, [pc, #124]	; (8005790 <HAL_DMA_IRQHandler+0x1dc>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d018      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a1e      	ldr	r2, [pc, #120]	; (8005794 <HAL_DMA_IRQHandler+0x1e0>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d013      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a1c      	ldr	r2, [pc, #112]	; (8005798 <HAL_DMA_IRQHandler+0x1e4>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d00e      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a1b      	ldr	r2, [pc, #108]	; (800579c <HAL_DMA_IRQHandler+0x1e8>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d009      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a19      	ldr	r2, [pc, #100]	; (80057a0 <HAL_DMA_IRQHandler+0x1ec>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d004      	beq.n	8005748 <HAL_DMA_IRQHandler+0x194>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a18      	ldr	r2, [pc, #96]	; (80057a4 <HAL_DMA_IRQHandler+0x1f0>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d12f      	bne.n	80057a8 <HAL_DMA_IRQHandler+0x1f4>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0304 	and.w	r3, r3, #4
 8005752:	2b00      	cmp	r3, #0
 8005754:	bf14      	ite	ne
 8005756:	2301      	movne	r3, #1
 8005758:	2300      	moveq	r3, #0
 800575a:	b2db      	uxtb	r3, r3
 800575c:	e02e      	b.n	80057bc <HAL_DMA_IRQHandler+0x208>
 800575e:	bf00      	nop
 8005760:	24000014 	.word	0x24000014
 8005764:	1b4e81b5 	.word	0x1b4e81b5
 8005768:	40020010 	.word	0x40020010
 800576c:	40020028 	.word	0x40020028
 8005770:	40020040 	.word	0x40020040
 8005774:	40020058 	.word	0x40020058
 8005778:	40020070 	.word	0x40020070
 800577c:	40020088 	.word	0x40020088
 8005780:	400200a0 	.word	0x400200a0
 8005784:	400200b8 	.word	0x400200b8
 8005788:	40020410 	.word	0x40020410
 800578c:	40020428 	.word	0x40020428
 8005790:	40020440 	.word	0x40020440
 8005794:	40020458 	.word	0x40020458
 8005798:	40020470 	.word	0x40020470
 800579c:	40020488 	.word	0x40020488
 80057a0:	400204a0 	.word	0x400204a0
 80057a4:	400204b8 	.word	0x400204b8
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0308 	and.w	r3, r3, #8
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	bf14      	ite	ne
 80057b6:	2301      	movne	r3, #1
 80057b8:	2300      	moveq	r3, #0
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d015      	beq.n	80057ec <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f022 0204 	bic.w	r2, r2, #4
 80057ce:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057d4:	f003 031f 	and.w	r3, r3, #31
 80057d8:	2208      	movs	r2, #8
 80057da:	409a      	lsls	r2, r3
 80057dc:	6a3b      	ldr	r3, [r7, #32]
 80057de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e4:	f043 0201 	orr.w	r2, r3, #1
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057f0:	f003 031f 	and.w	r3, r3, #31
 80057f4:	69ba      	ldr	r2, [r7, #24]
 80057f6:	fa22 f303 	lsr.w	r3, r2, r3
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d06e      	beq.n	80058e0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a69      	ldr	r2, [pc, #420]	; (80059ac <HAL_DMA_IRQHandler+0x3f8>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d04a      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a67      	ldr	r2, [pc, #412]	; (80059b0 <HAL_DMA_IRQHandler+0x3fc>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d045      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a66      	ldr	r2, [pc, #408]	; (80059b4 <HAL_DMA_IRQHandler+0x400>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d040      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a64      	ldr	r2, [pc, #400]	; (80059b8 <HAL_DMA_IRQHandler+0x404>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d03b      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a63      	ldr	r2, [pc, #396]	; (80059bc <HAL_DMA_IRQHandler+0x408>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d036      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a61      	ldr	r2, [pc, #388]	; (80059c0 <HAL_DMA_IRQHandler+0x40c>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d031      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a60      	ldr	r2, [pc, #384]	; (80059c4 <HAL_DMA_IRQHandler+0x410>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d02c      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a5e      	ldr	r2, [pc, #376]	; (80059c8 <HAL_DMA_IRQHandler+0x414>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d027      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a5d      	ldr	r2, [pc, #372]	; (80059cc <HAL_DMA_IRQHandler+0x418>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d022      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a5b      	ldr	r2, [pc, #364]	; (80059d0 <HAL_DMA_IRQHandler+0x41c>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d01d      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a5a      	ldr	r2, [pc, #360]	; (80059d4 <HAL_DMA_IRQHandler+0x420>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d018      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a58      	ldr	r2, [pc, #352]	; (80059d8 <HAL_DMA_IRQHandler+0x424>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d013      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a57      	ldr	r2, [pc, #348]	; (80059dc <HAL_DMA_IRQHandler+0x428>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d00e      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a55      	ldr	r2, [pc, #340]	; (80059e0 <HAL_DMA_IRQHandler+0x42c>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d009      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a54      	ldr	r2, [pc, #336]	; (80059e4 <HAL_DMA_IRQHandler+0x430>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d004      	beq.n	80058a2 <HAL_DMA_IRQHandler+0x2ee>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a52      	ldr	r2, [pc, #328]	; (80059e8 <HAL_DMA_IRQHandler+0x434>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d10a      	bne.n	80058b8 <HAL_DMA_IRQHandler+0x304>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	bf14      	ite	ne
 80058b0:	2301      	movne	r3, #1
 80058b2:	2300      	moveq	r3, #0
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	e003      	b.n	80058c0 <HAL_DMA_IRQHandler+0x30c>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2300      	movs	r3, #0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d00d      	beq.n	80058e0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058c8:	f003 031f 	and.w	r3, r3, #31
 80058cc:	2201      	movs	r2, #1
 80058ce:	409a      	lsls	r2, r3
 80058d0:	6a3b      	ldr	r3, [r7, #32]
 80058d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058d8:	f043 0202 	orr.w	r2, r3, #2
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058e4:	f003 031f 	and.w	r3, r3, #31
 80058e8:	2204      	movs	r2, #4
 80058ea:	409a      	lsls	r2, r3
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	4013      	ands	r3, r2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 808f 	beq.w	8005a14 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a2c      	ldr	r2, [pc, #176]	; (80059ac <HAL_DMA_IRQHandler+0x3f8>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d04a      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a2a      	ldr	r2, [pc, #168]	; (80059b0 <HAL_DMA_IRQHandler+0x3fc>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d045      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a29      	ldr	r2, [pc, #164]	; (80059b4 <HAL_DMA_IRQHandler+0x400>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d040      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a27      	ldr	r2, [pc, #156]	; (80059b8 <HAL_DMA_IRQHandler+0x404>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d03b      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a26      	ldr	r2, [pc, #152]	; (80059bc <HAL_DMA_IRQHandler+0x408>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d036      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a24      	ldr	r2, [pc, #144]	; (80059c0 <HAL_DMA_IRQHandler+0x40c>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d031      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a23      	ldr	r2, [pc, #140]	; (80059c4 <HAL_DMA_IRQHandler+0x410>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d02c      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a21      	ldr	r2, [pc, #132]	; (80059c8 <HAL_DMA_IRQHandler+0x414>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d027      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a20      	ldr	r2, [pc, #128]	; (80059cc <HAL_DMA_IRQHandler+0x418>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d022      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a1e      	ldr	r2, [pc, #120]	; (80059d0 <HAL_DMA_IRQHandler+0x41c>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d01d      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a1d      	ldr	r2, [pc, #116]	; (80059d4 <HAL_DMA_IRQHandler+0x420>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d018      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a1b      	ldr	r2, [pc, #108]	; (80059d8 <HAL_DMA_IRQHandler+0x424>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d013      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a1a      	ldr	r2, [pc, #104]	; (80059dc <HAL_DMA_IRQHandler+0x428>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d00e      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a18      	ldr	r2, [pc, #96]	; (80059e0 <HAL_DMA_IRQHandler+0x42c>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d009      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a17      	ldr	r2, [pc, #92]	; (80059e4 <HAL_DMA_IRQHandler+0x430>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d004      	beq.n	8005996 <HAL_DMA_IRQHandler+0x3e2>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a15      	ldr	r2, [pc, #84]	; (80059e8 <HAL_DMA_IRQHandler+0x434>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d12a      	bne.n	80059ec <HAL_DMA_IRQHandler+0x438>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	bf14      	ite	ne
 80059a4:	2301      	movne	r3, #1
 80059a6:	2300      	moveq	r3, #0
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	e023      	b.n	80059f4 <HAL_DMA_IRQHandler+0x440>
 80059ac:	40020010 	.word	0x40020010
 80059b0:	40020028 	.word	0x40020028
 80059b4:	40020040 	.word	0x40020040
 80059b8:	40020058 	.word	0x40020058
 80059bc:	40020070 	.word	0x40020070
 80059c0:	40020088 	.word	0x40020088
 80059c4:	400200a0 	.word	0x400200a0
 80059c8:	400200b8 	.word	0x400200b8
 80059cc:	40020410 	.word	0x40020410
 80059d0:	40020428 	.word	0x40020428
 80059d4:	40020440 	.word	0x40020440
 80059d8:	40020458 	.word	0x40020458
 80059dc:	40020470 	.word	0x40020470
 80059e0:	40020488 	.word	0x40020488
 80059e4:	400204a0 	.word	0x400204a0
 80059e8:	400204b8 	.word	0x400204b8
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2300      	movs	r3, #0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00d      	beq.n	8005a14 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059fc:	f003 031f 	and.w	r3, r3, #31
 8005a00:	2204      	movs	r2, #4
 8005a02:	409a      	lsls	r2, r3
 8005a04:	6a3b      	ldr	r3, [r7, #32]
 8005a06:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a0c:	f043 0204 	orr.w	r2, r3, #4
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a18:	f003 031f 	and.w	r3, r3, #31
 8005a1c:	2210      	movs	r2, #16
 8005a1e:	409a      	lsls	r2, r3
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	4013      	ands	r3, r2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f000 80a6 	beq.w	8005b76 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a85      	ldr	r2, [pc, #532]	; (8005c44 <HAL_DMA_IRQHandler+0x690>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d04a      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a83      	ldr	r2, [pc, #524]	; (8005c48 <HAL_DMA_IRQHandler+0x694>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d045      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a82      	ldr	r2, [pc, #520]	; (8005c4c <HAL_DMA_IRQHandler+0x698>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d040      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a80      	ldr	r2, [pc, #512]	; (8005c50 <HAL_DMA_IRQHandler+0x69c>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d03b      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a7f      	ldr	r2, [pc, #508]	; (8005c54 <HAL_DMA_IRQHandler+0x6a0>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d036      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a7d      	ldr	r2, [pc, #500]	; (8005c58 <HAL_DMA_IRQHandler+0x6a4>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d031      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a7c      	ldr	r2, [pc, #496]	; (8005c5c <HAL_DMA_IRQHandler+0x6a8>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d02c      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a7a      	ldr	r2, [pc, #488]	; (8005c60 <HAL_DMA_IRQHandler+0x6ac>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d027      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a79      	ldr	r2, [pc, #484]	; (8005c64 <HAL_DMA_IRQHandler+0x6b0>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d022      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a77      	ldr	r2, [pc, #476]	; (8005c68 <HAL_DMA_IRQHandler+0x6b4>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d01d      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a76      	ldr	r2, [pc, #472]	; (8005c6c <HAL_DMA_IRQHandler+0x6b8>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d018      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a74      	ldr	r2, [pc, #464]	; (8005c70 <HAL_DMA_IRQHandler+0x6bc>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d013      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a73      	ldr	r2, [pc, #460]	; (8005c74 <HAL_DMA_IRQHandler+0x6c0>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d00e      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a71      	ldr	r2, [pc, #452]	; (8005c78 <HAL_DMA_IRQHandler+0x6c4>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d009      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a70      	ldr	r2, [pc, #448]	; (8005c7c <HAL_DMA_IRQHandler+0x6c8>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d004      	beq.n	8005aca <HAL_DMA_IRQHandler+0x516>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a6e      	ldr	r2, [pc, #440]	; (8005c80 <HAL_DMA_IRQHandler+0x6cc>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d10a      	bne.n	8005ae0 <HAL_DMA_IRQHandler+0x52c>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0308 	and.w	r3, r3, #8
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	bf14      	ite	ne
 8005ad8:	2301      	movne	r3, #1
 8005ada:	2300      	moveq	r3, #0
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	e009      	b.n	8005af4 <HAL_DMA_IRQHandler+0x540>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0304 	and.w	r3, r3, #4
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	bf14      	ite	ne
 8005aee:	2301      	movne	r3, #1
 8005af0:	2300      	moveq	r3, #0
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d03e      	beq.n	8005b76 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005afc:	f003 031f 	and.w	r3, r3, #31
 8005b00:	2210      	movs	r2, #16
 8005b02:	409a      	lsls	r2, r3
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d018      	beq.n	8005b48 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d108      	bne.n	8005b36 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d024      	beq.n	8005b76 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	4798      	blx	r3
 8005b34:	e01f      	b.n	8005b76 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d01b      	beq.n	8005b76 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	4798      	blx	r3
 8005b46:	e016      	b.n	8005b76 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d107      	bne.n	8005b66 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f022 0208 	bic.w	r2, r2, #8
 8005b64:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d003      	beq.n	8005b76 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b7a:	f003 031f 	and.w	r3, r3, #31
 8005b7e:	2220      	movs	r2, #32
 8005b80:	409a      	lsls	r2, r3
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	4013      	ands	r3, r2
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f000 8110 	beq.w	8005dac <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a2c      	ldr	r2, [pc, #176]	; (8005c44 <HAL_DMA_IRQHandler+0x690>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d04a      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a2b      	ldr	r2, [pc, #172]	; (8005c48 <HAL_DMA_IRQHandler+0x694>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d045      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a29      	ldr	r2, [pc, #164]	; (8005c4c <HAL_DMA_IRQHandler+0x698>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d040      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a28      	ldr	r2, [pc, #160]	; (8005c50 <HAL_DMA_IRQHandler+0x69c>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d03b      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a26      	ldr	r2, [pc, #152]	; (8005c54 <HAL_DMA_IRQHandler+0x6a0>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d036      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a25      	ldr	r2, [pc, #148]	; (8005c58 <HAL_DMA_IRQHandler+0x6a4>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d031      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a23      	ldr	r2, [pc, #140]	; (8005c5c <HAL_DMA_IRQHandler+0x6a8>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d02c      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a22      	ldr	r2, [pc, #136]	; (8005c60 <HAL_DMA_IRQHandler+0x6ac>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d027      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a20      	ldr	r2, [pc, #128]	; (8005c64 <HAL_DMA_IRQHandler+0x6b0>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d022      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a1f      	ldr	r2, [pc, #124]	; (8005c68 <HAL_DMA_IRQHandler+0x6b4>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d01d      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a1d      	ldr	r2, [pc, #116]	; (8005c6c <HAL_DMA_IRQHandler+0x6b8>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d018      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a1c      	ldr	r2, [pc, #112]	; (8005c70 <HAL_DMA_IRQHandler+0x6bc>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d013      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a1a      	ldr	r2, [pc, #104]	; (8005c74 <HAL_DMA_IRQHandler+0x6c0>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d00e      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a19      	ldr	r2, [pc, #100]	; (8005c78 <HAL_DMA_IRQHandler+0x6c4>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d009      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a17      	ldr	r2, [pc, #92]	; (8005c7c <HAL_DMA_IRQHandler+0x6c8>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d004      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x678>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a16      	ldr	r2, [pc, #88]	; (8005c80 <HAL_DMA_IRQHandler+0x6cc>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d12b      	bne.n	8005c84 <HAL_DMA_IRQHandler+0x6d0>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0310 	and.w	r3, r3, #16
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	bf14      	ite	ne
 8005c3a:	2301      	movne	r3, #1
 8005c3c:	2300      	moveq	r3, #0
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	e02a      	b.n	8005c98 <HAL_DMA_IRQHandler+0x6e4>
 8005c42:	bf00      	nop
 8005c44:	40020010 	.word	0x40020010
 8005c48:	40020028 	.word	0x40020028
 8005c4c:	40020040 	.word	0x40020040
 8005c50:	40020058 	.word	0x40020058
 8005c54:	40020070 	.word	0x40020070
 8005c58:	40020088 	.word	0x40020088
 8005c5c:	400200a0 	.word	0x400200a0
 8005c60:	400200b8 	.word	0x400200b8
 8005c64:	40020410 	.word	0x40020410
 8005c68:	40020428 	.word	0x40020428
 8005c6c:	40020440 	.word	0x40020440
 8005c70:	40020458 	.word	0x40020458
 8005c74:	40020470 	.word	0x40020470
 8005c78:	40020488 	.word	0x40020488
 8005c7c:	400204a0 	.word	0x400204a0
 8005c80:	400204b8 	.word	0x400204b8
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0302 	and.w	r3, r3, #2
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	bf14      	ite	ne
 8005c92:	2301      	movne	r3, #1
 8005c94:	2300      	moveq	r3, #0
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	f000 8087 	beq.w	8005dac <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ca2:	f003 031f 	and.w	r3, r3, #31
 8005ca6:	2220      	movs	r2, #32
 8005ca8:	409a      	lsls	r2, r3
 8005caa:	6a3b      	ldr	r3, [r7, #32]
 8005cac:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b04      	cmp	r3, #4
 8005cb8:	d139      	bne.n	8005d2e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f022 0216 	bic.w	r2, r2, #22
 8005cc8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	695a      	ldr	r2, [r3, #20]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cd8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d103      	bne.n	8005cea <HAL_DMA_IRQHandler+0x736>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d007      	beq.n	8005cfa <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 0208 	bic.w	r2, r2, #8
 8005cf8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cfe:	f003 031f 	and.w	r3, r3, #31
 8005d02:	223f      	movs	r2, #63	; 0x3f
 8005d04:	409a      	lsls	r2, r3
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f000 834a 	beq.w	80063b8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	4798      	blx	r3
          }
          return;
 8005d2c:	e344      	b.n	80063b8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d018      	beq.n	8005d6e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d108      	bne.n	8005d5c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d02c      	beq.n	8005dac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	4798      	blx	r3
 8005d5a:	e027      	b.n	8005dac <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d023      	beq.n	8005dac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	4798      	blx	r3
 8005d6c:	e01e      	b.n	8005dac <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d10f      	bne.n	8005d9c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f022 0210 	bic.w	r2, r2, #16
 8005d8a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d003      	beq.n	8005dac <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f000 8306 	beq.w	80063c2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	f000 8088 	beq.w	8005ed4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2204      	movs	r2, #4
 8005dc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a7a      	ldr	r2, [pc, #488]	; (8005fbc <HAL_DMA_IRQHandler+0xa08>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d04a      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a79      	ldr	r2, [pc, #484]	; (8005fc0 <HAL_DMA_IRQHandler+0xa0c>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d045      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a77      	ldr	r2, [pc, #476]	; (8005fc4 <HAL_DMA_IRQHandler+0xa10>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d040      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a76      	ldr	r2, [pc, #472]	; (8005fc8 <HAL_DMA_IRQHandler+0xa14>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d03b      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a74      	ldr	r2, [pc, #464]	; (8005fcc <HAL_DMA_IRQHandler+0xa18>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d036      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a73      	ldr	r2, [pc, #460]	; (8005fd0 <HAL_DMA_IRQHandler+0xa1c>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d031      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a71      	ldr	r2, [pc, #452]	; (8005fd4 <HAL_DMA_IRQHandler+0xa20>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d02c      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a70      	ldr	r2, [pc, #448]	; (8005fd8 <HAL_DMA_IRQHandler+0xa24>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d027      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a6e      	ldr	r2, [pc, #440]	; (8005fdc <HAL_DMA_IRQHandler+0xa28>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d022      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a6d      	ldr	r2, [pc, #436]	; (8005fe0 <HAL_DMA_IRQHandler+0xa2c>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d01d      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a6b      	ldr	r2, [pc, #428]	; (8005fe4 <HAL_DMA_IRQHandler+0xa30>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d018      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a6a      	ldr	r2, [pc, #424]	; (8005fe8 <HAL_DMA_IRQHandler+0xa34>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d013      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a68      	ldr	r2, [pc, #416]	; (8005fec <HAL_DMA_IRQHandler+0xa38>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00e      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a67      	ldr	r2, [pc, #412]	; (8005ff0 <HAL_DMA_IRQHandler+0xa3c>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d009      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a65      	ldr	r2, [pc, #404]	; (8005ff4 <HAL_DMA_IRQHandler+0xa40>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d004      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x8b8>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a64      	ldr	r2, [pc, #400]	; (8005ff8 <HAL_DMA_IRQHandler+0xa44>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d108      	bne.n	8005e7e <HAL_DMA_IRQHandler+0x8ca>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f022 0201 	bic.w	r2, r2, #1
 8005e7a:	601a      	str	r2, [r3, #0]
 8005e7c:	e007      	b.n	8005e8e <HAL_DMA_IRQHandler+0x8da>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f022 0201 	bic.w	r2, r2, #1
 8005e8c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	3301      	adds	r3, #1
 8005e92:	60fb      	str	r3, [r7, #12]
 8005e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d307      	bcc.n	8005eaa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0301 	and.w	r3, r3, #1
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1f2      	bne.n	8005e8e <HAL_DMA_IRQHandler+0x8da>
 8005ea8:	e000      	b.n	8005eac <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005eaa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 0301 	and.w	r3, r3, #1
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d004      	beq.n	8005ec4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2203      	movs	r2, #3
 8005ebe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8005ec2:	e003      	b.n	8005ecc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f000 8272 	beq.w	80063c2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	4798      	blx	r3
 8005ee6:	e26c      	b.n	80063c2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a43      	ldr	r2, [pc, #268]	; (8005ffc <HAL_DMA_IRQHandler+0xa48>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d022      	beq.n	8005f38 <HAL_DMA_IRQHandler+0x984>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a42      	ldr	r2, [pc, #264]	; (8006000 <HAL_DMA_IRQHandler+0xa4c>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d01d      	beq.n	8005f38 <HAL_DMA_IRQHandler+0x984>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a40      	ldr	r2, [pc, #256]	; (8006004 <HAL_DMA_IRQHandler+0xa50>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d018      	beq.n	8005f38 <HAL_DMA_IRQHandler+0x984>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a3f      	ldr	r2, [pc, #252]	; (8006008 <HAL_DMA_IRQHandler+0xa54>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d013      	beq.n	8005f38 <HAL_DMA_IRQHandler+0x984>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a3d      	ldr	r2, [pc, #244]	; (800600c <HAL_DMA_IRQHandler+0xa58>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d00e      	beq.n	8005f38 <HAL_DMA_IRQHandler+0x984>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a3c      	ldr	r2, [pc, #240]	; (8006010 <HAL_DMA_IRQHandler+0xa5c>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d009      	beq.n	8005f38 <HAL_DMA_IRQHandler+0x984>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a3a      	ldr	r2, [pc, #232]	; (8006014 <HAL_DMA_IRQHandler+0xa60>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d004      	beq.n	8005f38 <HAL_DMA_IRQHandler+0x984>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a39      	ldr	r2, [pc, #228]	; (8006018 <HAL_DMA_IRQHandler+0xa64>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d101      	bne.n	8005f3c <HAL_DMA_IRQHandler+0x988>
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e000      	b.n	8005f3e <HAL_DMA_IRQHandler+0x98a>
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	f000 823f 	beq.w	80063c2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f50:	f003 031f 	and.w	r3, r3, #31
 8005f54:	2204      	movs	r2, #4
 8005f56:	409a      	lsls	r2, r3
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 80cd 	beq.w	80060fc <HAL_DMA_IRQHandler+0xb48>
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	f003 0304 	and.w	r3, r3, #4
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	f000 80c7 	beq.w	80060fc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f72:	f003 031f 	and.w	r3, r3, #31
 8005f76:	2204      	movs	r2, #4
 8005f78:	409a      	lsls	r2, r3
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d049      	beq.n	800601c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d109      	bne.n	8005fa6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f000 8210 	beq.w	80063bc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005fa4:	e20a      	b.n	80063bc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	f000 8206 	beq.w	80063bc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005fb8:	e200      	b.n	80063bc <HAL_DMA_IRQHandler+0xe08>
 8005fba:	bf00      	nop
 8005fbc:	40020010 	.word	0x40020010
 8005fc0:	40020028 	.word	0x40020028
 8005fc4:	40020040 	.word	0x40020040
 8005fc8:	40020058 	.word	0x40020058
 8005fcc:	40020070 	.word	0x40020070
 8005fd0:	40020088 	.word	0x40020088
 8005fd4:	400200a0 	.word	0x400200a0
 8005fd8:	400200b8 	.word	0x400200b8
 8005fdc:	40020410 	.word	0x40020410
 8005fe0:	40020428 	.word	0x40020428
 8005fe4:	40020440 	.word	0x40020440
 8005fe8:	40020458 	.word	0x40020458
 8005fec:	40020470 	.word	0x40020470
 8005ff0:	40020488 	.word	0x40020488
 8005ff4:	400204a0 	.word	0x400204a0
 8005ff8:	400204b8 	.word	0x400204b8
 8005ffc:	58025408 	.word	0x58025408
 8006000:	5802541c 	.word	0x5802541c
 8006004:	58025430 	.word	0x58025430
 8006008:	58025444 	.word	0x58025444
 800600c:	58025458 	.word	0x58025458
 8006010:	5802546c 	.word	0x5802546c
 8006014:	58025480 	.word	0x58025480
 8006018:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	f003 0320 	and.w	r3, r3, #32
 8006022:	2b00      	cmp	r3, #0
 8006024:	d160      	bne.n	80060e8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a8c      	ldr	r2, [pc, #560]	; (800625c <HAL_DMA_IRQHandler+0xca8>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d04a      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a8a      	ldr	r2, [pc, #552]	; (8006260 <HAL_DMA_IRQHandler+0xcac>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d045      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a89      	ldr	r2, [pc, #548]	; (8006264 <HAL_DMA_IRQHandler+0xcb0>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d040      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a87      	ldr	r2, [pc, #540]	; (8006268 <HAL_DMA_IRQHandler+0xcb4>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d03b      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a86      	ldr	r2, [pc, #536]	; (800626c <HAL_DMA_IRQHandler+0xcb8>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d036      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a84      	ldr	r2, [pc, #528]	; (8006270 <HAL_DMA_IRQHandler+0xcbc>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d031      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a83      	ldr	r2, [pc, #524]	; (8006274 <HAL_DMA_IRQHandler+0xcc0>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d02c      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a81      	ldr	r2, [pc, #516]	; (8006278 <HAL_DMA_IRQHandler+0xcc4>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d027      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a80      	ldr	r2, [pc, #512]	; (800627c <HAL_DMA_IRQHandler+0xcc8>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d022      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a7e      	ldr	r2, [pc, #504]	; (8006280 <HAL_DMA_IRQHandler+0xccc>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d01d      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a7d      	ldr	r2, [pc, #500]	; (8006284 <HAL_DMA_IRQHandler+0xcd0>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d018      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a7b      	ldr	r2, [pc, #492]	; (8006288 <HAL_DMA_IRQHandler+0xcd4>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d013      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a7a      	ldr	r2, [pc, #488]	; (800628c <HAL_DMA_IRQHandler+0xcd8>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d00e      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a78      	ldr	r2, [pc, #480]	; (8006290 <HAL_DMA_IRQHandler+0xcdc>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d009      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a77      	ldr	r2, [pc, #476]	; (8006294 <HAL_DMA_IRQHandler+0xce0>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d004      	beq.n	80060c6 <HAL_DMA_IRQHandler+0xb12>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a75      	ldr	r2, [pc, #468]	; (8006298 <HAL_DMA_IRQHandler+0xce4>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d108      	bne.n	80060d8 <HAL_DMA_IRQHandler+0xb24>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f022 0208 	bic.w	r2, r2, #8
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	e007      	b.n	80060e8 <HAL_DMA_IRQHandler+0xb34>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f022 0204 	bic.w	r2, r2, #4
 80060e6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f000 8165 	beq.w	80063bc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80060fa:	e15f      	b.n	80063bc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006100:	f003 031f 	and.w	r3, r3, #31
 8006104:	2202      	movs	r2, #2
 8006106:	409a      	lsls	r2, r3
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	4013      	ands	r3, r2
 800610c:	2b00      	cmp	r3, #0
 800610e:	f000 80c5 	beq.w	800629c <HAL_DMA_IRQHandler+0xce8>
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	f003 0302 	and.w	r3, r3, #2
 8006118:	2b00      	cmp	r3, #0
 800611a:	f000 80bf 	beq.w	800629c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006122:	f003 031f 	and.w	r3, r3, #31
 8006126:	2202      	movs	r2, #2
 8006128:	409a      	lsls	r2, r3
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006134:	2b00      	cmp	r3, #0
 8006136:	d018      	beq.n	800616a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800613e:	2b00      	cmp	r3, #0
 8006140:	d109      	bne.n	8006156 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006146:	2b00      	cmp	r3, #0
 8006148:	f000 813a 	beq.w	80063c0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006154:	e134      	b.n	80063c0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 8130 	beq.w	80063c0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006168:	e12a      	b.n	80063c0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	f003 0320 	and.w	r3, r3, #32
 8006170:	2b00      	cmp	r3, #0
 8006172:	d168      	bne.n	8006246 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a38      	ldr	r2, [pc, #224]	; (800625c <HAL_DMA_IRQHandler+0xca8>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d04a      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a37      	ldr	r2, [pc, #220]	; (8006260 <HAL_DMA_IRQHandler+0xcac>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d045      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a35      	ldr	r2, [pc, #212]	; (8006264 <HAL_DMA_IRQHandler+0xcb0>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d040      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a34      	ldr	r2, [pc, #208]	; (8006268 <HAL_DMA_IRQHandler+0xcb4>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d03b      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a32      	ldr	r2, [pc, #200]	; (800626c <HAL_DMA_IRQHandler+0xcb8>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d036      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a31      	ldr	r2, [pc, #196]	; (8006270 <HAL_DMA_IRQHandler+0xcbc>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d031      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a2f      	ldr	r2, [pc, #188]	; (8006274 <HAL_DMA_IRQHandler+0xcc0>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d02c      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a2e      	ldr	r2, [pc, #184]	; (8006278 <HAL_DMA_IRQHandler+0xcc4>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d027      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a2c      	ldr	r2, [pc, #176]	; (800627c <HAL_DMA_IRQHandler+0xcc8>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d022      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a2b      	ldr	r2, [pc, #172]	; (8006280 <HAL_DMA_IRQHandler+0xccc>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d01d      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a29      	ldr	r2, [pc, #164]	; (8006284 <HAL_DMA_IRQHandler+0xcd0>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d018      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a28      	ldr	r2, [pc, #160]	; (8006288 <HAL_DMA_IRQHandler+0xcd4>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d013      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a26      	ldr	r2, [pc, #152]	; (800628c <HAL_DMA_IRQHandler+0xcd8>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d00e      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a25      	ldr	r2, [pc, #148]	; (8006290 <HAL_DMA_IRQHandler+0xcdc>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d009      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a23      	ldr	r2, [pc, #140]	; (8006294 <HAL_DMA_IRQHandler+0xce0>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d004      	beq.n	8006214 <HAL_DMA_IRQHandler+0xc60>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a22      	ldr	r2, [pc, #136]	; (8006298 <HAL_DMA_IRQHandler+0xce4>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d108      	bne.n	8006226 <HAL_DMA_IRQHandler+0xc72>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f022 0214 	bic.w	r2, r2, #20
 8006222:	601a      	str	r2, [r3, #0]
 8006224:	e007      	b.n	8006236 <HAL_DMA_IRQHandler+0xc82>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f022 020a 	bic.w	r2, r2, #10
 8006234:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2201      	movs	r2, #1
 800623a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800624a:	2b00      	cmp	r3, #0
 800624c:	f000 80b8 	beq.w	80063c0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006258:	e0b2      	b.n	80063c0 <HAL_DMA_IRQHandler+0xe0c>
 800625a:	bf00      	nop
 800625c:	40020010 	.word	0x40020010
 8006260:	40020028 	.word	0x40020028
 8006264:	40020040 	.word	0x40020040
 8006268:	40020058 	.word	0x40020058
 800626c:	40020070 	.word	0x40020070
 8006270:	40020088 	.word	0x40020088
 8006274:	400200a0 	.word	0x400200a0
 8006278:	400200b8 	.word	0x400200b8
 800627c:	40020410 	.word	0x40020410
 8006280:	40020428 	.word	0x40020428
 8006284:	40020440 	.word	0x40020440
 8006288:	40020458 	.word	0x40020458
 800628c:	40020470 	.word	0x40020470
 8006290:	40020488 	.word	0x40020488
 8006294:	400204a0 	.word	0x400204a0
 8006298:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062a0:	f003 031f 	and.w	r3, r3, #31
 80062a4:	2208      	movs	r2, #8
 80062a6:	409a      	lsls	r2, r3
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	4013      	ands	r3, r2
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f000 8088 	beq.w	80063c2 <HAL_DMA_IRQHandler+0xe0e>
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	f003 0308 	and.w	r3, r3, #8
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 8082 	beq.w	80063c2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a41      	ldr	r2, [pc, #260]	; (80063c8 <HAL_DMA_IRQHandler+0xe14>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d04a      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a3f      	ldr	r2, [pc, #252]	; (80063cc <HAL_DMA_IRQHandler+0xe18>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d045      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a3e      	ldr	r2, [pc, #248]	; (80063d0 <HAL_DMA_IRQHandler+0xe1c>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d040      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a3c      	ldr	r2, [pc, #240]	; (80063d4 <HAL_DMA_IRQHandler+0xe20>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d03b      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a3b      	ldr	r2, [pc, #236]	; (80063d8 <HAL_DMA_IRQHandler+0xe24>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d036      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a39      	ldr	r2, [pc, #228]	; (80063dc <HAL_DMA_IRQHandler+0xe28>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d031      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a38      	ldr	r2, [pc, #224]	; (80063e0 <HAL_DMA_IRQHandler+0xe2c>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d02c      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a36      	ldr	r2, [pc, #216]	; (80063e4 <HAL_DMA_IRQHandler+0xe30>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d027      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a35      	ldr	r2, [pc, #212]	; (80063e8 <HAL_DMA_IRQHandler+0xe34>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d022      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a33      	ldr	r2, [pc, #204]	; (80063ec <HAL_DMA_IRQHandler+0xe38>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d01d      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a32      	ldr	r2, [pc, #200]	; (80063f0 <HAL_DMA_IRQHandler+0xe3c>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d018      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a30      	ldr	r2, [pc, #192]	; (80063f4 <HAL_DMA_IRQHandler+0xe40>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d013      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a2f      	ldr	r2, [pc, #188]	; (80063f8 <HAL_DMA_IRQHandler+0xe44>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d00e      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a2d      	ldr	r2, [pc, #180]	; (80063fc <HAL_DMA_IRQHandler+0xe48>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d009      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a2c      	ldr	r2, [pc, #176]	; (8006400 <HAL_DMA_IRQHandler+0xe4c>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d004      	beq.n	800635e <HAL_DMA_IRQHandler+0xdaa>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a2a      	ldr	r2, [pc, #168]	; (8006404 <HAL_DMA_IRQHandler+0xe50>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d108      	bne.n	8006370 <HAL_DMA_IRQHandler+0xdbc>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 021c 	bic.w	r2, r2, #28
 800636c:	601a      	str	r2, [r3, #0]
 800636e:	e007      	b.n	8006380 <HAL_DMA_IRQHandler+0xdcc>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f022 020e 	bic.w	r2, r2, #14
 800637e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006384:	f003 031f 	and.w	r3, r3, #31
 8006388:	2201      	movs	r2, #1
 800638a:	409a      	lsls	r2, r3
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2201      	movs	r2, #1
 800639a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d009      	beq.n	80063c2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	4798      	blx	r3
 80063b6:	e004      	b.n	80063c2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80063b8:	bf00      	nop
 80063ba:	e002      	b.n	80063c2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80063bc:	bf00      	nop
 80063be:	e000      	b.n	80063c2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80063c0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80063c2:	3728      	adds	r7, #40	; 0x28
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	40020010 	.word	0x40020010
 80063cc:	40020028 	.word	0x40020028
 80063d0:	40020040 	.word	0x40020040
 80063d4:	40020058 	.word	0x40020058
 80063d8:	40020070 	.word	0x40020070
 80063dc:	40020088 	.word	0x40020088
 80063e0:	400200a0 	.word	0x400200a0
 80063e4:	400200b8 	.word	0x400200b8
 80063e8:	40020410 	.word	0x40020410
 80063ec:	40020428 	.word	0x40020428
 80063f0:	40020440 	.word	0x40020440
 80063f4:	40020458 	.word	0x40020458
 80063f8:	40020470 	.word	0x40020470
 80063fc:	40020488 	.word	0x40020488
 8006400:	400204a0 	.word	0x400204a0
 8006404:	400204b8 	.word	0x400204b8

08006408 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006408:	b480      	push	{r7}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a42      	ldr	r2, [pc, #264]	; (8006520 <DMA_CalcBaseAndBitshift+0x118>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d04a      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a41      	ldr	r2, [pc, #260]	; (8006524 <DMA_CalcBaseAndBitshift+0x11c>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d045      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a3f      	ldr	r2, [pc, #252]	; (8006528 <DMA_CalcBaseAndBitshift+0x120>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d040      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a3e      	ldr	r2, [pc, #248]	; (800652c <DMA_CalcBaseAndBitshift+0x124>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d03b      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a3c      	ldr	r2, [pc, #240]	; (8006530 <DMA_CalcBaseAndBitshift+0x128>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d036      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a3b      	ldr	r2, [pc, #236]	; (8006534 <DMA_CalcBaseAndBitshift+0x12c>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d031      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a39      	ldr	r2, [pc, #228]	; (8006538 <DMA_CalcBaseAndBitshift+0x130>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d02c      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a38      	ldr	r2, [pc, #224]	; (800653c <DMA_CalcBaseAndBitshift+0x134>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d027      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a36      	ldr	r2, [pc, #216]	; (8006540 <DMA_CalcBaseAndBitshift+0x138>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d022      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a35      	ldr	r2, [pc, #212]	; (8006544 <DMA_CalcBaseAndBitshift+0x13c>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d01d      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a33      	ldr	r2, [pc, #204]	; (8006548 <DMA_CalcBaseAndBitshift+0x140>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d018      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a32      	ldr	r2, [pc, #200]	; (800654c <DMA_CalcBaseAndBitshift+0x144>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d013      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a30      	ldr	r2, [pc, #192]	; (8006550 <DMA_CalcBaseAndBitshift+0x148>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d00e      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a2f      	ldr	r2, [pc, #188]	; (8006554 <DMA_CalcBaseAndBitshift+0x14c>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d009      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a2d      	ldr	r2, [pc, #180]	; (8006558 <DMA_CalcBaseAndBitshift+0x150>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d004      	beq.n	80064b0 <DMA_CalcBaseAndBitshift+0xa8>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a2c      	ldr	r2, [pc, #176]	; (800655c <DMA_CalcBaseAndBitshift+0x154>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d101      	bne.n	80064b4 <DMA_CalcBaseAndBitshift+0xac>
 80064b0:	2301      	movs	r3, #1
 80064b2:	e000      	b.n	80064b6 <DMA_CalcBaseAndBitshift+0xae>
 80064b4:	2300      	movs	r3, #0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d024      	beq.n	8006504 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	3b10      	subs	r3, #16
 80064c2:	4a27      	ldr	r2, [pc, #156]	; (8006560 <DMA_CalcBaseAndBitshift+0x158>)
 80064c4:	fba2 2303 	umull	r2, r3, r2, r3
 80064c8:	091b      	lsrs	r3, r3, #4
 80064ca:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f003 0307 	and.w	r3, r3, #7
 80064d2:	4a24      	ldr	r2, [pc, #144]	; (8006564 <DMA_CalcBaseAndBitshift+0x15c>)
 80064d4:	5cd3      	ldrb	r3, [r2, r3]
 80064d6:	461a      	mov	r2, r3
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2b03      	cmp	r3, #3
 80064e0:	d908      	bls.n	80064f4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	461a      	mov	r2, r3
 80064e8:	4b1f      	ldr	r3, [pc, #124]	; (8006568 <DMA_CalcBaseAndBitshift+0x160>)
 80064ea:	4013      	ands	r3, r2
 80064ec:	1d1a      	adds	r2, r3, #4
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	659a      	str	r2, [r3, #88]	; 0x58
 80064f2:	e00d      	b.n	8006510 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	461a      	mov	r2, r3
 80064fa:	4b1b      	ldr	r3, [pc, #108]	; (8006568 <DMA_CalcBaseAndBitshift+0x160>)
 80064fc:	4013      	ands	r3, r2
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	6593      	str	r3, [r2, #88]	; 0x58
 8006502:	e005      	b.n	8006510 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006514:	4618      	mov	r0, r3
 8006516:	3714      	adds	r7, #20
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr
 8006520:	40020010 	.word	0x40020010
 8006524:	40020028 	.word	0x40020028
 8006528:	40020040 	.word	0x40020040
 800652c:	40020058 	.word	0x40020058
 8006530:	40020070 	.word	0x40020070
 8006534:	40020088 	.word	0x40020088
 8006538:	400200a0 	.word	0x400200a0
 800653c:	400200b8 	.word	0x400200b8
 8006540:	40020410 	.word	0x40020410
 8006544:	40020428 	.word	0x40020428
 8006548:	40020440 	.word	0x40020440
 800654c:	40020458 	.word	0x40020458
 8006550:	40020470 	.word	0x40020470
 8006554:	40020488 	.word	0x40020488
 8006558:	400204a0 	.word	0x400204a0
 800655c:	400204b8 	.word	0x400204b8
 8006560:	aaaaaaab 	.word	0xaaaaaaab
 8006564:	0800f820 	.word	0x0800f820
 8006568:	fffffc00 	.word	0xfffffc00

0800656c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800656c:	b480      	push	{r7}
 800656e:	b085      	sub	sp, #20
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006574:	2300      	movs	r3, #0
 8006576:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	699b      	ldr	r3, [r3, #24]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d120      	bne.n	80065c2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006584:	2b03      	cmp	r3, #3
 8006586:	d858      	bhi.n	800663a <DMA_CheckFifoParam+0xce>
 8006588:	a201      	add	r2, pc, #4	; (adr r2, 8006590 <DMA_CheckFifoParam+0x24>)
 800658a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658e:	bf00      	nop
 8006590:	080065a1 	.word	0x080065a1
 8006594:	080065b3 	.word	0x080065b3
 8006598:	080065a1 	.word	0x080065a1
 800659c:	0800663b 	.word	0x0800663b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d048      	beq.n	800663e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80065b0:	e045      	b.n	800663e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80065ba:	d142      	bne.n	8006642 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80065c0:	e03f      	b.n	8006642 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	699b      	ldr	r3, [r3, #24]
 80065c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065ca:	d123      	bne.n	8006614 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d0:	2b03      	cmp	r3, #3
 80065d2:	d838      	bhi.n	8006646 <DMA_CheckFifoParam+0xda>
 80065d4:	a201      	add	r2, pc, #4	; (adr r2, 80065dc <DMA_CheckFifoParam+0x70>)
 80065d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065da:	bf00      	nop
 80065dc:	080065ed 	.word	0x080065ed
 80065e0:	080065f3 	.word	0x080065f3
 80065e4:	080065ed 	.word	0x080065ed
 80065e8:	08006605 	.word	0x08006605
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	73fb      	strb	r3, [r7, #15]
        break;
 80065f0:	e030      	b.n	8006654 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d025      	beq.n	800664a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006602:	e022      	b.n	800664a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006608:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800660c:	d11f      	bne.n	800664e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006612:	e01c      	b.n	800664e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006618:	2b02      	cmp	r3, #2
 800661a:	d902      	bls.n	8006622 <DMA_CheckFifoParam+0xb6>
 800661c:	2b03      	cmp	r3, #3
 800661e:	d003      	beq.n	8006628 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006620:	e018      	b.n	8006654 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	73fb      	strb	r3, [r7, #15]
        break;
 8006626:	e015      	b.n	8006654 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800662c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00e      	beq.n	8006652 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	73fb      	strb	r3, [r7, #15]
    break;
 8006638:	e00b      	b.n	8006652 <DMA_CheckFifoParam+0xe6>
        break;
 800663a:	bf00      	nop
 800663c:	e00a      	b.n	8006654 <DMA_CheckFifoParam+0xe8>
        break;
 800663e:	bf00      	nop
 8006640:	e008      	b.n	8006654 <DMA_CheckFifoParam+0xe8>
        break;
 8006642:	bf00      	nop
 8006644:	e006      	b.n	8006654 <DMA_CheckFifoParam+0xe8>
        break;
 8006646:	bf00      	nop
 8006648:	e004      	b.n	8006654 <DMA_CheckFifoParam+0xe8>
        break;
 800664a:	bf00      	nop
 800664c:	e002      	b.n	8006654 <DMA_CheckFifoParam+0xe8>
        break;
 800664e:	bf00      	nop
 8006650:	e000      	b.n	8006654 <DMA_CheckFifoParam+0xe8>
    break;
 8006652:	bf00      	nop
    }
  }

  return status;
 8006654:	7bfb      	ldrb	r3, [r7, #15]
}
 8006656:	4618      	mov	r0, r3
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop

08006664 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006664:	b480      	push	{r7}
 8006666:	b085      	sub	sp, #20
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a38      	ldr	r2, [pc, #224]	; (8006758 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d022      	beq.n	80066c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a36      	ldr	r2, [pc, #216]	; (800675c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d01d      	beq.n	80066c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a35      	ldr	r2, [pc, #212]	; (8006760 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d018      	beq.n	80066c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a33      	ldr	r2, [pc, #204]	; (8006764 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d013      	beq.n	80066c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a32      	ldr	r2, [pc, #200]	; (8006768 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d00e      	beq.n	80066c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a30      	ldr	r2, [pc, #192]	; (800676c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d009      	beq.n	80066c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a2f      	ldr	r2, [pc, #188]	; (8006770 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d004      	beq.n	80066c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a2d      	ldr	r2, [pc, #180]	; (8006774 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d101      	bne.n	80066c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80066c2:	2301      	movs	r3, #1
 80066c4:	e000      	b.n	80066c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80066c6:	2300      	movs	r3, #0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d01a      	beq.n	8006702 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	3b08      	subs	r3, #8
 80066d4:	4a28      	ldr	r2, [pc, #160]	; (8006778 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80066d6:	fba2 2303 	umull	r2, r3, r2, r3
 80066da:	091b      	lsrs	r3, r3, #4
 80066dc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	4b26      	ldr	r3, [pc, #152]	; (800677c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80066e2:	4413      	add	r3, r2
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	461a      	mov	r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a24      	ldr	r2, [pc, #144]	; (8006780 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80066f0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f003 031f 	and.w	r3, r3, #31
 80066f8:	2201      	movs	r2, #1
 80066fa:	409a      	lsls	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006700:	e024      	b.n	800674c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	b2db      	uxtb	r3, r3
 8006708:	3b10      	subs	r3, #16
 800670a:	4a1e      	ldr	r2, [pc, #120]	; (8006784 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800670c:	fba2 2303 	umull	r2, r3, r2, r3
 8006710:	091b      	lsrs	r3, r3, #4
 8006712:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	4a1c      	ldr	r2, [pc, #112]	; (8006788 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d806      	bhi.n	800672a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	4a1b      	ldr	r2, [pc, #108]	; (800678c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d902      	bls.n	800672a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	3308      	adds	r3, #8
 8006728:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	4b18      	ldr	r3, [pc, #96]	; (8006790 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800672e:	4413      	add	r3, r2
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	461a      	mov	r2, r3
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a16      	ldr	r2, [pc, #88]	; (8006794 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800673c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f003 031f 	and.w	r3, r3, #31
 8006744:	2201      	movs	r2, #1
 8006746:	409a      	lsls	r2, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800674c:	bf00      	nop
 800674e:	3714      	adds	r7, #20
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr
 8006758:	58025408 	.word	0x58025408
 800675c:	5802541c 	.word	0x5802541c
 8006760:	58025430 	.word	0x58025430
 8006764:	58025444 	.word	0x58025444
 8006768:	58025458 	.word	0x58025458
 800676c:	5802546c 	.word	0x5802546c
 8006770:	58025480 	.word	0x58025480
 8006774:	58025494 	.word	0x58025494
 8006778:	cccccccd 	.word	0xcccccccd
 800677c:	16009600 	.word	0x16009600
 8006780:	58025880 	.word	0x58025880
 8006784:	aaaaaaab 	.word	0xaaaaaaab
 8006788:	400204b8 	.word	0x400204b8
 800678c:	4002040f 	.word	0x4002040f
 8006790:	10008200 	.word	0x10008200
 8006794:	40020880 	.word	0x40020880

08006798 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d04a      	beq.n	8006844 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2b08      	cmp	r3, #8
 80067b2:	d847      	bhi.n	8006844 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a25      	ldr	r2, [pc, #148]	; (8006850 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d022      	beq.n	8006804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a24      	ldr	r2, [pc, #144]	; (8006854 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d01d      	beq.n	8006804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a22      	ldr	r2, [pc, #136]	; (8006858 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d018      	beq.n	8006804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a21      	ldr	r2, [pc, #132]	; (800685c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d013      	beq.n	8006804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a1f      	ldr	r2, [pc, #124]	; (8006860 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d00e      	beq.n	8006804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a1e      	ldr	r2, [pc, #120]	; (8006864 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d009      	beq.n	8006804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a1c      	ldr	r2, [pc, #112]	; (8006868 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d004      	beq.n	8006804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a1b      	ldr	r2, [pc, #108]	; (800686c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d101      	bne.n	8006808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006804:	2301      	movs	r3, #1
 8006806:	e000      	b.n	800680a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006808:	2300      	movs	r3, #0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d00a      	beq.n	8006824 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	4b17      	ldr	r3, [pc, #92]	; (8006870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006812:	4413      	add	r3, r2
 8006814:	009b      	lsls	r3, r3, #2
 8006816:	461a      	mov	r2, r3
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a15      	ldr	r2, [pc, #84]	; (8006874 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006820:	671a      	str	r2, [r3, #112]	; 0x70
 8006822:	e009      	b.n	8006838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006824:	68fa      	ldr	r2, [r7, #12]
 8006826:	4b14      	ldr	r3, [pc, #80]	; (8006878 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006828:	4413      	add	r3, r2
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	461a      	mov	r2, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a11      	ldr	r2, [pc, #68]	; (800687c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006836:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	3b01      	subs	r3, #1
 800683c:	2201      	movs	r2, #1
 800683e:	409a      	lsls	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8006844:	bf00      	nop
 8006846:	3714      	adds	r7, #20
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr
 8006850:	58025408 	.word	0x58025408
 8006854:	5802541c 	.word	0x5802541c
 8006858:	58025430 	.word	0x58025430
 800685c:	58025444 	.word	0x58025444
 8006860:	58025458 	.word	0x58025458
 8006864:	5802546c 	.word	0x5802546c
 8006868:	58025480 	.word	0x58025480
 800686c:	58025494 	.word	0x58025494
 8006870:	1600963f 	.word	0x1600963f
 8006874:	58025940 	.word	0x58025940
 8006878:	1000823f 	.word	0x1000823f
 800687c:	40020940 	.word	0x40020940

08006880 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006880:	b480      	push	{r7}
 8006882:	b089      	sub	sp, #36	; 0x24
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800688a:	2300      	movs	r3, #0
 800688c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800688e:	4b89      	ldr	r3, [pc, #548]	; (8006ab4 <HAL_GPIO_Init+0x234>)
 8006890:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006892:	e194      	b.n	8006bbe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	2101      	movs	r1, #1
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	fa01 f303 	lsl.w	r3, r1, r3
 80068a0:	4013      	ands	r3, r2
 80068a2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	f000 8186 	beq.w	8006bb8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	f003 0303 	and.w	r3, r3, #3
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d005      	beq.n	80068c4 <HAL_GPIO_Init+0x44>
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	f003 0303 	and.w	r3, r3, #3
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d130      	bne.n	8006926 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	005b      	lsls	r3, r3, #1
 80068ce:	2203      	movs	r2, #3
 80068d0:	fa02 f303 	lsl.w	r3, r2, r3
 80068d4:	43db      	mvns	r3, r3
 80068d6:	69ba      	ldr	r2, [r7, #24]
 80068d8:	4013      	ands	r3, r2
 80068da:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	68da      	ldr	r2, [r3, #12]
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	005b      	lsls	r3, r3, #1
 80068e4:	fa02 f303 	lsl.w	r3, r2, r3
 80068e8:	69ba      	ldr	r2, [r7, #24]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	69ba      	ldr	r2, [r7, #24]
 80068f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80068fa:	2201      	movs	r2, #1
 80068fc:	69fb      	ldr	r3, [r7, #28]
 80068fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006902:	43db      	mvns	r3, r3
 8006904:	69ba      	ldr	r2, [r7, #24]
 8006906:	4013      	ands	r3, r2
 8006908:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	091b      	lsrs	r3, r3, #4
 8006910:	f003 0201 	and.w	r2, r3, #1
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	fa02 f303 	lsl.w	r3, r2, r3
 800691a:	69ba      	ldr	r2, [r7, #24]
 800691c:	4313      	orrs	r3, r2
 800691e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	69ba      	ldr	r2, [r7, #24]
 8006924:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f003 0303 	and.w	r3, r3, #3
 800692e:	2b03      	cmp	r3, #3
 8006930:	d017      	beq.n	8006962 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	005b      	lsls	r3, r3, #1
 800693c:	2203      	movs	r2, #3
 800693e:	fa02 f303 	lsl.w	r3, r2, r3
 8006942:	43db      	mvns	r3, r3
 8006944:	69ba      	ldr	r2, [r7, #24]
 8006946:	4013      	ands	r3, r2
 8006948:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	689a      	ldr	r2, [r3, #8]
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	005b      	lsls	r3, r3, #1
 8006952:	fa02 f303 	lsl.w	r3, r2, r3
 8006956:	69ba      	ldr	r2, [r7, #24]
 8006958:	4313      	orrs	r3, r2
 800695a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	69ba      	ldr	r2, [r7, #24]
 8006960:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	f003 0303 	and.w	r3, r3, #3
 800696a:	2b02      	cmp	r3, #2
 800696c:	d123      	bne.n	80069b6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	08da      	lsrs	r2, r3, #3
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	3208      	adds	r2, #8
 8006976:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800697a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	f003 0307 	and.w	r3, r3, #7
 8006982:	009b      	lsls	r3, r3, #2
 8006984:	220f      	movs	r2, #15
 8006986:	fa02 f303 	lsl.w	r3, r2, r3
 800698a:	43db      	mvns	r3, r3
 800698c:	69ba      	ldr	r2, [r7, #24]
 800698e:	4013      	ands	r3, r2
 8006990:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	691a      	ldr	r2, [r3, #16]
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	f003 0307 	and.w	r3, r3, #7
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	fa02 f303 	lsl.w	r3, r2, r3
 80069a2:	69ba      	ldr	r2, [r7, #24]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	08da      	lsrs	r2, r3, #3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	3208      	adds	r2, #8
 80069b0:	69b9      	ldr	r1, [r7, #24]
 80069b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	005b      	lsls	r3, r3, #1
 80069c0:	2203      	movs	r2, #3
 80069c2:	fa02 f303 	lsl.w	r3, r2, r3
 80069c6:	43db      	mvns	r3, r3
 80069c8:	69ba      	ldr	r2, [r7, #24]
 80069ca:	4013      	ands	r3, r2
 80069cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	f003 0203 	and.w	r2, r3, #3
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	005b      	lsls	r3, r3, #1
 80069da:	fa02 f303 	lsl.w	r3, r2, r3
 80069de:	69ba      	ldr	r2, [r7, #24]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	69ba      	ldr	r2, [r7, #24]
 80069e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	f000 80e0 	beq.w	8006bb8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80069f8:	4b2f      	ldr	r3, [pc, #188]	; (8006ab8 <HAL_GPIO_Init+0x238>)
 80069fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80069fe:	4a2e      	ldr	r2, [pc, #184]	; (8006ab8 <HAL_GPIO_Init+0x238>)
 8006a00:	f043 0302 	orr.w	r3, r3, #2
 8006a04:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006a08:	4b2b      	ldr	r3, [pc, #172]	; (8006ab8 <HAL_GPIO_Init+0x238>)
 8006a0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006a0e:	f003 0302 	and.w	r3, r3, #2
 8006a12:	60fb      	str	r3, [r7, #12]
 8006a14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006a16:	4a29      	ldr	r2, [pc, #164]	; (8006abc <HAL_GPIO_Init+0x23c>)
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	089b      	lsrs	r3, r3, #2
 8006a1c:	3302      	adds	r3, #2
 8006a1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	f003 0303 	and.w	r3, r3, #3
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	220f      	movs	r2, #15
 8006a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a32:	43db      	mvns	r3, r3
 8006a34:	69ba      	ldr	r2, [r7, #24]
 8006a36:	4013      	ands	r3, r2
 8006a38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4a20      	ldr	r2, [pc, #128]	; (8006ac0 <HAL_GPIO_Init+0x240>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d052      	beq.n	8006ae8 <HAL_GPIO_Init+0x268>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a1f      	ldr	r2, [pc, #124]	; (8006ac4 <HAL_GPIO_Init+0x244>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d031      	beq.n	8006aae <HAL_GPIO_Init+0x22e>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a1e      	ldr	r2, [pc, #120]	; (8006ac8 <HAL_GPIO_Init+0x248>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d02b      	beq.n	8006aaa <HAL_GPIO_Init+0x22a>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a1d      	ldr	r2, [pc, #116]	; (8006acc <HAL_GPIO_Init+0x24c>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d025      	beq.n	8006aa6 <HAL_GPIO_Init+0x226>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a1c      	ldr	r2, [pc, #112]	; (8006ad0 <HAL_GPIO_Init+0x250>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d01f      	beq.n	8006aa2 <HAL_GPIO_Init+0x222>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a1b      	ldr	r2, [pc, #108]	; (8006ad4 <HAL_GPIO_Init+0x254>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d019      	beq.n	8006a9e <HAL_GPIO_Init+0x21e>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a1a      	ldr	r2, [pc, #104]	; (8006ad8 <HAL_GPIO_Init+0x258>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d013      	beq.n	8006a9a <HAL_GPIO_Init+0x21a>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a19      	ldr	r2, [pc, #100]	; (8006adc <HAL_GPIO_Init+0x25c>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d00d      	beq.n	8006a96 <HAL_GPIO_Init+0x216>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a18      	ldr	r2, [pc, #96]	; (8006ae0 <HAL_GPIO_Init+0x260>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d007      	beq.n	8006a92 <HAL_GPIO_Init+0x212>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a17      	ldr	r2, [pc, #92]	; (8006ae4 <HAL_GPIO_Init+0x264>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d101      	bne.n	8006a8e <HAL_GPIO_Init+0x20e>
 8006a8a:	2309      	movs	r3, #9
 8006a8c:	e02d      	b.n	8006aea <HAL_GPIO_Init+0x26a>
 8006a8e:	230a      	movs	r3, #10
 8006a90:	e02b      	b.n	8006aea <HAL_GPIO_Init+0x26a>
 8006a92:	2308      	movs	r3, #8
 8006a94:	e029      	b.n	8006aea <HAL_GPIO_Init+0x26a>
 8006a96:	2307      	movs	r3, #7
 8006a98:	e027      	b.n	8006aea <HAL_GPIO_Init+0x26a>
 8006a9a:	2306      	movs	r3, #6
 8006a9c:	e025      	b.n	8006aea <HAL_GPIO_Init+0x26a>
 8006a9e:	2305      	movs	r3, #5
 8006aa0:	e023      	b.n	8006aea <HAL_GPIO_Init+0x26a>
 8006aa2:	2304      	movs	r3, #4
 8006aa4:	e021      	b.n	8006aea <HAL_GPIO_Init+0x26a>
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e01f      	b.n	8006aea <HAL_GPIO_Init+0x26a>
 8006aaa:	2302      	movs	r3, #2
 8006aac:	e01d      	b.n	8006aea <HAL_GPIO_Init+0x26a>
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e01b      	b.n	8006aea <HAL_GPIO_Init+0x26a>
 8006ab2:	bf00      	nop
 8006ab4:	58000080 	.word	0x58000080
 8006ab8:	58024400 	.word	0x58024400
 8006abc:	58000400 	.word	0x58000400
 8006ac0:	58020000 	.word	0x58020000
 8006ac4:	58020400 	.word	0x58020400
 8006ac8:	58020800 	.word	0x58020800
 8006acc:	58020c00 	.word	0x58020c00
 8006ad0:	58021000 	.word	0x58021000
 8006ad4:	58021400 	.word	0x58021400
 8006ad8:	58021800 	.word	0x58021800
 8006adc:	58021c00 	.word	0x58021c00
 8006ae0:	58022000 	.word	0x58022000
 8006ae4:	58022400 	.word	0x58022400
 8006ae8:	2300      	movs	r3, #0
 8006aea:	69fa      	ldr	r2, [r7, #28]
 8006aec:	f002 0203 	and.w	r2, r2, #3
 8006af0:	0092      	lsls	r2, r2, #2
 8006af2:	4093      	lsls	r3, r2
 8006af4:	69ba      	ldr	r2, [r7, #24]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006afa:	4938      	ldr	r1, [pc, #224]	; (8006bdc <HAL_GPIO_Init+0x35c>)
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	089b      	lsrs	r3, r3, #2
 8006b00:	3302      	adds	r3, #2
 8006b02:	69ba      	ldr	r2, [r7, #24]
 8006b04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006b08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	43db      	mvns	r3, r3
 8006b14:	69ba      	ldr	r2, [r7, #24]
 8006b16:	4013      	ands	r3, r2
 8006b18:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006b26:	69ba      	ldr	r2, [r7, #24]
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006b2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006b36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	43db      	mvns	r3, r3
 8006b42:	69ba      	ldr	r2, [r7, #24]
 8006b44:	4013      	ands	r3, r2
 8006b46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d003      	beq.n	8006b5c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006b54:	69ba      	ldr	r2, [r7, #24]
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006b5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006b60:	69bb      	ldr	r3, [r7, #24]
 8006b62:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	43db      	mvns	r3, r3
 8006b6e:	69ba      	ldr	r2, [r7, #24]
 8006b70:	4013      	ands	r3, r2
 8006b72:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d003      	beq.n	8006b88 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006b80:	69ba      	ldr	r2, [r7, #24]
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	69ba      	ldr	r2, [r7, #24]
 8006b8c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	43db      	mvns	r3, r3
 8006b98:	69ba      	ldr	r2, [r7, #24]
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006baa:	69ba      	ldr	r2, [r7, #24]
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	69ba      	ldr	r2, [r7, #24]
 8006bb6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	69fb      	ldr	r3, [r7, #28]
 8006bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f47f ae63 	bne.w	8006894 <HAL_GPIO_Init+0x14>
  }
}
 8006bce:	bf00      	nop
 8006bd0:	bf00      	nop
 8006bd2:	3724      	adds	r7, #36	; 0x24
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr
 8006bdc:	58000400 	.word	0x58000400

08006be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	460b      	mov	r3, r1
 8006bea:	807b      	strh	r3, [r7, #2]
 8006bec:	4613      	mov	r3, r2
 8006bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006bf0:	787b      	ldrb	r3, [r7, #1]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d003      	beq.n	8006bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006bf6:	887a      	ldrh	r2, [r7, #2]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006bfc:	e003      	b.n	8006c06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006bfe:	887b      	ldrh	r3, [r7, #2]
 8006c00:	041a      	lsls	r2, r3, #16
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	619a      	str	r2, [r3, #24]
}
 8006c06:	bf00      	nop
 8006c08:	370c      	adds	r7, #12
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr

08006c12 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006c12:	b580      	push	{r7, lr}
 8006c14:	b082      	sub	sp, #8
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	4603      	mov	r3, r0
 8006c1a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8006c1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c20:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006c24:	88fb      	ldrh	r3, [r7, #6]
 8006c26:	4013      	ands	r3, r2
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d008      	beq.n	8006c3e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006c2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c30:	88fb      	ldrh	r3, [r7, #6]
 8006c32:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006c36:	88fb      	ldrh	r3, [r7, #6]
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7fb fb9d 	bl	8002378 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8006c3e:	bf00      	nop
 8006c40:	3708      	adds	r7, #8
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
	...

08006c48 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006c50:	4b19      	ldr	r3, [pc, #100]	; (8006cb8 <HAL_PWREx_ConfigSupply+0x70>)
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	f003 0304 	and.w	r3, r3, #4
 8006c58:	2b04      	cmp	r3, #4
 8006c5a:	d00a      	beq.n	8006c72 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006c5c:	4b16      	ldr	r3, [pc, #88]	; (8006cb8 <HAL_PWREx_ConfigSupply+0x70>)
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	f003 0307 	and.w	r3, r3, #7
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d001      	beq.n	8006c6e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e01f      	b.n	8006cae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	e01d      	b.n	8006cae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006c72:	4b11      	ldr	r3, [pc, #68]	; (8006cb8 <HAL_PWREx_ConfigSupply+0x70>)
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	f023 0207 	bic.w	r2, r3, #7
 8006c7a:	490f      	ldr	r1, [pc, #60]	; (8006cb8 <HAL_PWREx_ConfigSupply+0x70>)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006c82:	f7fd f9bb 	bl	8003ffc <HAL_GetTick>
 8006c86:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006c88:	e009      	b.n	8006c9e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006c8a:	f7fd f9b7 	bl	8003ffc <HAL_GetTick>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c98:	d901      	bls.n	8006c9e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e007      	b.n	8006cae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006c9e:	4b06      	ldr	r3, [pc, #24]	; (8006cb8 <HAL_PWREx_ConfigSupply+0x70>)
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ca6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006caa:	d1ee      	bne.n	8006c8a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	58024800 	.word	0x58024800

08006cbc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b08c      	sub	sp, #48	; 0x30
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d102      	bne.n	8006cd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	f000 bc1c 	b.w	8007508 <HAL_RCC_OscConfig+0x84c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 0301 	and.w	r3, r3, #1
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	f000 8087 	beq.w	8006dec <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006cde:	4b9e      	ldr	r3, [pc, #632]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006ce8:	4b9b      	ldr	r3, [pc, #620]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cec:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf0:	2b10      	cmp	r3, #16
 8006cf2:	d007      	beq.n	8006d04 <HAL_RCC_OscConfig+0x48>
 8006cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf6:	2b18      	cmp	r3, #24
 8006cf8:	d110      	bne.n	8006d1c <HAL_RCC_OscConfig+0x60>
 8006cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cfc:	f003 0303 	and.w	r3, r3, #3
 8006d00:	2b02      	cmp	r3, #2
 8006d02:	d10b      	bne.n	8006d1c <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d04:	4b94      	ldr	r3, [pc, #592]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d06c      	beq.n	8006dea <HAL_RCC_OscConfig+0x12e>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d168      	bne.n	8006dea <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e3f5      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d24:	d106      	bne.n	8006d34 <HAL_RCC_OscConfig+0x78>
 8006d26:	4b8c      	ldr	r3, [pc, #560]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a8b      	ldr	r2, [pc, #556]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d30:	6013      	str	r3, [r2, #0]
 8006d32:	e02e      	b.n	8006d92 <HAL_RCC_OscConfig+0xd6>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10c      	bne.n	8006d56 <HAL_RCC_OscConfig+0x9a>
 8006d3c:	4b86      	ldr	r3, [pc, #536]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a85      	ldr	r2, [pc, #532]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d46:	6013      	str	r3, [r2, #0]
 8006d48:	4b83      	ldr	r3, [pc, #524]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a82      	ldr	r2, [pc, #520]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d52:	6013      	str	r3, [r2, #0]
 8006d54:	e01d      	b.n	8006d92 <HAL_RCC_OscConfig+0xd6>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d5e:	d10c      	bne.n	8006d7a <HAL_RCC_OscConfig+0xbe>
 8006d60:	4b7d      	ldr	r3, [pc, #500]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a7c      	ldr	r2, [pc, #496]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d6a:	6013      	str	r3, [r2, #0]
 8006d6c:	4b7a      	ldr	r3, [pc, #488]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a79      	ldr	r2, [pc, #484]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d76:	6013      	str	r3, [r2, #0]
 8006d78:	e00b      	b.n	8006d92 <HAL_RCC_OscConfig+0xd6>
 8006d7a:	4b77      	ldr	r3, [pc, #476]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a76      	ldr	r2, [pc, #472]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d84:	6013      	str	r3, [r2, #0]
 8006d86:	4b74      	ldr	r3, [pc, #464]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a73      	ldr	r2, [pc, #460]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006d8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d90:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d013      	beq.n	8006dc2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d9a:	f7fd f92f 	bl	8003ffc <HAL_GetTick>
 8006d9e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006da0:	e008      	b.n	8006db4 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006da2:	f7fd f92b 	bl	8003ffc <HAL_GetTick>
 8006da6:	4602      	mov	r2, r0
 8006da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	2b64      	cmp	r3, #100	; 0x64
 8006dae:	d901      	bls.n	8006db4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e3a9      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006db4:	4b68      	ldr	r3, [pc, #416]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d0f0      	beq.n	8006da2 <HAL_RCC_OscConfig+0xe6>
 8006dc0:	e014      	b.n	8006dec <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dc2:	f7fd f91b 	bl	8003ffc <HAL_GetTick>
 8006dc6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006dc8:	e008      	b.n	8006ddc <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006dca:	f7fd f917 	bl	8003ffc <HAL_GetTick>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd2:	1ad3      	subs	r3, r2, r3
 8006dd4:	2b64      	cmp	r3, #100	; 0x64
 8006dd6:	d901      	bls.n	8006ddc <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8006dd8:	2303      	movs	r3, #3
 8006dda:	e395      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006ddc:	4b5e      	ldr	r3, [pc, #376]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1f0      	bne.n	8006dca <HAL_RCC_OscConfig+0x10e>
 8006de8:	e000      	b.n	8006dec <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f003 0302 	and.w	r3, r3, #2
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f000 80ca 	beq.w	8006f8e <HAL_RCC_OscConfig+0x2d2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dfa:	4b57      	ldr	r3, [pc, #348]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e02:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006e04:	4b54      	ldr	r3, [pc, #336]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e08:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006e0a:	6a3b      	ldr	r3, [r7, #32]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d007      	beq.n	8006e20 <HAL_RCC_OscConfig+0x164>
 8006e10:	6a3b      	ldr	r3, [r7, #32]
 8006e12:	2b18      	cmp	r3, #24
 8006e14:	d156      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x208>
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	f003 0303 	and.w	r3, r3, #3
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d151      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e20:	4b4d      	ldr	r3, [pc, #308]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f003 0304 	and.w	r3, r3, #4
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d005      	beq.n	8006e38 <HAL_RCC_OscConfig+0x17c>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d101      	bne.n	8006e38 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	e367      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006e38:	4b47      	ldr	r3, [pc, #284]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f023 0219 	bic.w	r2, r3, #25
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	4944      	ldr	r1, [pc, #272]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006e46:	4313      	orrs	r3, r2
 8006e48:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006e4a:	f7fd f8d7 	bl	8003ffc <HAL_GetTick>
 8006e4e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e50:	e008      	b.n	8006e64 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e52:	f7fd f8d3 	bl	8003ffc <HAL_GetTick>
 8006e56:	4602      	mov	r2, r0
 8006e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e5a:	1ad3      	subs	r3, r2, r3
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	d901      	bls.n	8006e64 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e351      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e64:	4b3c      	ldr	r3, [pc, #240]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0304 	and.w	r3, r3, #4
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d0f0      	beq.n	8006e52 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e70:	f7fd f8d0 	bl	8004014 <HAL_GetREVID>
 8006e74:	4603      	mov	r3, r0
 8006e76:	f241 0203 	movw	r2, #4099	; 0x1003
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d817      	bhi.n	8006eae <HAL_RCC_OscConfig+0x1f2>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	2b40      	cmp	r3, #64	; 0x40
 8006e84:	d108      	bne.n	8006e98 <HAL_RCC_OscConfig+0x1dc>
 8006e86:	4b34      	ldr	r3, [pc, #208]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006e8e:	4a32      	ldr	r2, [pc, #200]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e94:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e96:	e07a      	b.n	8006f8e <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e98:	4b2f      	ldr	r3, [pc, #188]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	691b      	ldr	r3, [r3, #16]
 8006ea4:	031b      	lsls	r3, r3, #12
 8006ea6:	492c      	ldr	r1, [pc, #176]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006eac:	e06f      	b.n	8006f8e <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eae:	4b2a      	ldr	r3, [pc, #168]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	691b      	ldr	r3, [r3, #16]
 8006eba:	061b      	lsls	r3, r3, #24
 8006ebc:	4926      	ldr	r1, [pc, #152]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ec2:	e064      	b.n	8006f8e <HAL_RCC_OscConfig+0x2d2>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d047      	beq.n	8006f5c <HAL_RCC_OscConfig+0x2a0>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006ecc:	4b22      	ldr	r3, [pc, #136]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f023 0219 	bic.w	r2, r3, #25
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	491f      	ldr	r1, [pc, #124]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006eda:	4313      	orrs	r3, r2
 8006edc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ede:	f7fd f88d 	bl	8003ffc <HAL_GetTick>
 8006ee2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ee4:	e008      	b.n	8006ef8 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ee6:	f7fd f889 	bl	8003ffc <HAL_GetTick>
 8006eea:	4602      	mov	r2, r0
 8006eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d901      	bls.n	8006ef8 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8006ef4:	2303      	movs	r3, #3
 8006ef6:	e307      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ef8:	4b17      	ldr	r3, [pc, #92]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0304 	and.w	r3, r3, #4
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d0f0      	beq.n	8006ee6 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f04:	f7fd f886 	bl	8004014 <HAL_GetREVID>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	f241 0203 	movw	r2, #4099	; 0x1003
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d817      	bhi.n	8006f42 <HAL_RCC_OscConfig+0x286>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	2b40      	cmp	r3, #64	; 0x40
 8006f18:	d108      	bne.n	8006f2c <HAL_RCC_OscConfig+0x270>
 8006f1a:	4b0f      	ldr	r3, [pc, #60]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006f22:	4a0d      	ldr	r2, [pc, #52]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f28:	6053      	str	r3, [r2, #4]
 8006f2a:	e030      	b.n	8006f8e <HAL_RCC_OscConfig+0x2d2>
 8006f2c:	4b0a      	ldr	r3, [pc, #40]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	031b      	lsls	r3, r3, #12
 8006f3a:	4907      	ldr	r1, [pc, #28]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	604b      	str	r3, [r1, #4]
 8006f40:	e025      	b.n	8006f8e <HAL_RCC_OscConfig+0x2d2>
 8006f42:	4b05      	ldr	r3, [pc, #20]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	061b      	lsls	r3, r3, #24
 8006f50:	4901      	ldr	r1, [pc, #4]	; (8006f58 <HAL_RCC_OscConfig+0x29c>)
 8006f52:	4313      	orrs	r3, r2
 8006f54:	604b      	str	r3, [r1, #4]
 8006f56:	e01a      	b.n	8006f8e <HAL_RCC_OscConfig+0x2d2>
 8006f58:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f5c:	4b9e      	ldr	r3, [pc, #632]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a9d      	ldr	r2, [pc, #628]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8006f62:	f023 0301 	bic.w	r3, r3, #1
 8006f66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f68:	f7fd f848 	bl	8003ffc <HAL_GetTick>
 8006f6c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006f6e:	e008      	b.n	8006f82 <HAL_RCC_OscConfig+0x2c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f70:	f7fd f844 	bl	8003ffc <HAL_GetTick>
 8006f74:	4602      	mov	r2, r0
 8006f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d901      	bls.n	8006f82 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8006f7e:	2303      	movs	r3, #3
 8006f80:	e2c2      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006f82:	4b95      	ldr	r3, [pc, #596]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f003 0304 	and.w	r3, r3, #4
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d1f0      	bne.n	8006f70 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 0310 	and.w	r3, r3, #16
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	f000 80a9 	beq.w	80070ee <HAL_RCC_OscConfig+0x432>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f9c:	4b8e      	ldr	r3, [pc, #568]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8006f9e:	691b      	ldr	r3, [r3, #16]
 8006fa0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006fa4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006fa6:	4b8c      	ldr	r3, [pc, #560]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8006fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006faa:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	2b08      	cmp	r3, #8
 8006fb0:	d007      	beq.n	8006fc2 <HAL_RCC_OscConfig+0x306>
 8006fb2:	69bb      	ldr	r3, [r7, #24]
 8006fb4:	2b18      	cmp	r3, #24
 8006fb6:	d13a      	bne.n	800702e <HAL_RCC_OscConfig+0x372>
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	f003 0303 	and.w	r3, r3, #3
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d135      	bne.n	800702e <HAL_RCC_OscConfig+0x372>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006fc2:	4b85      	ldr	r3, [pc, #532]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d005      	beq.n	8006fda <HAL_RCC_OscConfig+0x31e>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	69db      	ldr	r3, [r3, #28]
 8006fd2:	2b80      	cmp	r3, #128	; 0x80
 8006fd4:	d001      	beq.n	8006fda <HAL_RCC_OscConfig+0x31e>
      {
        return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e296      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006fda:	f7fd f81b 	bl	8004014 <HAL_GetREVID>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	f241 0203 	movw	r2, #4099	; 0x1003
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d817      	bhi.n	8007018 <HAL_RCC_OscConfig+0x35c>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a1b      	ldr	r3, [r3, #32]
 8006fec:	2b20      	cmp	r3, #32
 8006fee:	d108      	bne.n	8007002 <HAL_RCC_OscConfig+0x346>
 8006ff0:	4b79      	ldr	r3, [pc, #484]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006ff8:	4a77      	ldr	r2, [pc, #476]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8006ffa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ffe:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007000:	e075      	b.n	80070ee <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007002:	4b75      	ldr	r3, [pc, #468]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a1b      	ldr	r3, [r3, #32]
 800700e:	069b      	lsls	r3, r3, #26
 8007010:	4971      	ldr	r1, [pc, #452]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007012:	4313      	orrs	r3, r2
 8007014:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007016:	e06a      	b.n	80070ee <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007018:	4b6f      	ldr	r3, [pc, #444]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 800701a:	68db      	ldr	r3, [r3, #12]
 800701c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6a1b      	ldr	r3, [r3, #32]
 8007024:	061b      	lsls	r3, r3, #24
 8007026:	496c      	ldr	r1, [pc, #432]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007028:	4313      	orrs	r3, r2
 800702a:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800702c:	e05f      	b.n	80070ee <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	69db      	ldr	r3, [r3, #28]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d042      	beq.n	80070bc <HAL_RCC_OscConfig+0x400>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007036:	4b68      	ldr	r3, [pc, #416]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a67      	ldr	r2, [pc, #412]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 800703c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007042:	f7fc ffdb 	bl	8003ffc <HAL_GetTick>
 8007046:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007048:	e008      	b.n	800705c <HAL_RCC_OscConfig+0x3a0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800704a:	f7fc ffd7 	bl	8003ffc <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d901      	bls.n	800705c <HAL_RCC_OscConfig+0x3a0>
          {
            return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e255      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800705c:	4b5e      	ldr	r3, [pc, #376]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007064:	2b00      	cmp	r3, #0
 8007066:	d0f0      	beq.n	800704a <HAL_RCC_OscConfig+0x38e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007068:	f7fc ffd4 	bl	8004014 <HAL_GetREVID>
 800706c:	4603      	mov	r3, r0
 800706e:	f241 0203 	movw	r2, #4099	; 0x1003
 8007072:	4293      	cmp	r3, r2
 8007074:	d817      	bhi.n	80070a6 <HAL_RCC_OscConfig+0x3ea>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a1b      	ldr	r3, [r3, #32]
 800707a:	2b20      	cmp	r3, #32
 800707c:	d108      	bne.n	8007090 <HAL_RCC_OscConfig+0x3d4>
 800707e:	4b56      	ldr	r3, [pc, #344]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007086:	4a54      	ldr	r2, [pc, #336]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007088:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800708c:	6053      	str	r3, [r2, #4]
 800708e:	e02e      	b.n	80070ee <HAL_RCC_OscConfig+0x432>
 8007090:	4b51      	ldr	r3, [pc, #324]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a1b      	ldr	r3, [r3, #32]
 800709c:	069b      	lsls	r3, r3, #26
 800709e:	494e      	ldr	r1, [pc, #312]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 80070a0:	4313      	orrs	r3, r2
 80070a2:	604b      	str	r3, [r1, #4]
 80070a4:	e023      	b.n	80070ee <HAL_RCC_OscConfig+0x432>
 80070a6:	4b4c      	ldr	r3, [pc, #304]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a1b      	ldr	r3, [r3, #32]
 80070b2:	061b      	lsls	r3, r3, #24
 80070b4:	4948      	ldr	r1, [pc, #288]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 80070b6:	4313      	orrs	r3, r2
 80070b8:	60cb      	str	r3, [r1, #12]
 80070ba:	e018      	b.n	80070ee <HAL_RCC_OscConfig+0x432>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80070bc:	4b46      	ldr	r3, [pc, #280]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a45      	ldr	r2, [pc, #276]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 80070c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070c8:	f7fc ff98 	bl	8003ffc <HAL_GetTick>
 80070cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80070ce:	e008      	b.n	80070e2 <HAL_RCC_OscConfig+0x426>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80070d0:	f7fc ff94 	bl	8003ffc <HAL_GetTick>
 80070d4:	4602      	mov	r2, r0
 80070d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	2b02      	cmp	r3, #2
 80070dc:	d901      	bls.n	80070e2 <HAL_RCC_OscConfig+0x426>
          {
            return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e212      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80070e2:	4b3d      	ldr	r3, [pc, #244]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d1f0      	bne.n	80070d0 <HAL_RCC_OscConfig+0x414>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 0308 	and.w	r3, r3, #8
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d036      	beq.n	8007168 <HAL_RCC_OscConfig+0x4ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d019      	beq.n	8007136 <HAL_RCC_OscConfig+0x47a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007102:	4b35      	ldr	r3, [pc, #212]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007104:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007106:	4a34      	ldr	r2, [pc, #208]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007108:	f043 0301 	orr.w	r3, r3, #1
 800710c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800710e:	f7fc ff75 	bl	8003ffc <HAL_GetTick>
 8007112:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007114:	e008      	b.n	8007128 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007116:	f7fc ff71 	bl	8003ffc <HAL_GetTick>
 800711a:	4602      	mov	r2, r0
 800711c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711e:	1ad3      	subs	r3, r2, r3
 8007120:	2b02      	cmp	r3, #2
 8007122:	d901      	bls.n	8007128 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8007124:	2303      	movs	r3, #3
 8007126:	e1ef      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007128:	4b2b      	ldr	r3, [pc, #172]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 800712a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800712c:	f003 0302 	and.w	r3, r3, #2
 8007130:	2b00      	cmp	r3, #0
 8007132:	d0f0      	beq.n	8007116 <HAL_RCC_OscConfig+0x45a>
 8007134:	e018      	b.n	8007168 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007136:	4b28      	ldr	r3, [pc, #160]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007138:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800713a:	4a27      	ldr	r2, [pc, #156]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 800713c:	f023 0301 	bic.w	r3, r3, #1
 8007140:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007142:	f7fc ff5b 	bl	8003ffc <HAL_GetTick>
 8007146:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007148:	e008      	b.n	800715c <HAL_RCC_OscConfig+0x4a0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800714a:	f7fc ff57 	bl	8003ffc <HAL_GetTick>
 800714e:	4602      	mov	r2, r0
 8007150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	2b02      	cmp	r3, #2
 8007156:	d901      	bls.n	800715c <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8007158:	2303      	movs	r3, #3
 800715a:	e1d5      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800715c:	4b1e      	ldr	r3, [pc, #120]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 800715e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007160:	f003 0302 	and.w	r3, r3, #2
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1f0      	bne.n	800714a <HAL_RCC_OscConfig+0x48e>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f003 0320 	and.w	r3, r3, #32
 8007170:	2b00      	cmp	r3, #0
 8007172:	d039      	beq.n	80071e8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d019      	beq.n	80071b0 <HAL_RCC_OscConfig+0x4f4>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800717c:	4b16      	ldr	r3, [pc, #88]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a15      	ldr	r2, [pc, #84]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 8007182:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007186:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007188:	f7fc ff38 	bl	8003ffc <HAL_GetTick>
 800718c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800718e:	e008      	b.n	80071a2 <HAL_RCC_OscConfig+0x4e6>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007190:	f7fc ff34 	bl	8003ffc <HAL_GetTick>
 8007194:	4602      	mov	r2, r0
 8007196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007198:	1ad3      	subs	r3, r2, r3
 800719a:	2b02      	cmp	r3, #2
 800719c:	d901      	bls.n	80071a2 <HAL_RCC_OscConfig+0x4e6>
        {
          return HAL_TIMEOUT;
 800719e:	2303      	movs	r3, #3
 80071a0:	e1b2      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80071a2:	4b0d      	ldr	r3, [pc, #52]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d0f0      	beq.n	8007190 <HAL_RCC_OscConfig+0x4d4>
 80071ae:	e01b      	b.n	80071e8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80071b0:	4b09      	ldr	r3, [pc, #36]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a08      	ldr	r2, [pc, #32]	; (80071d8 <HAL_RCC_OscConfig+0x51c>)
 80071b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071ba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80071bc:	f7fc ff1e 	bl	8003ffc <HAL_GetTick>
 80071c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80071c2:	e00b      	b.n	80071dc <HAL_RCC_OscConfig+0x520>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80071c4:	f7fc ff1a 	bl	8003ffc <HAL_GetTick>
 80071c8:	4602      	mov	r2, r0
 80071ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d904      	bls.n	80071dc <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e198      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
 80071d6:	bf00      	nop
 80071d8:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80071dc:	4ba3      	ldr	r3, [pc, #652]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d1ed      	bne.n	80071c4 <HAL_RCC_OscConfig+0x508>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f003 0304 	and.w	r3, r3, #4
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	f000 8081 	beq.w	80072f8 <HAL_RCC_OscConfig+0x63c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80071f6:	4b9e      	ldr	r3, [pc, #632]	; (8007470 <HAL_RCC_OscConfig+0x7b4>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a9d      	ldr	r2, [pc, #628]	; (8007470 <HAL_RCC_OscConfig+0x7b4>)
 80071fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007200:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007202:	f7fc fefb 	bl	8003ffc <HAL_GetTick>
 8007206:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007208:	e008      	b.n	800721c <HAL_RCC_OscConfig+0x560>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800720a:	f7fc fef7 	bl	8003ffc <HAL_GetTick>
 800720e:	4602      	mov	r2, r0
 8007210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007212:	1ad3      	subs	r3, r2, r3
 8007214:	2b64      	cmp	r3, #100	; 0x64
 8007216:	d901      	bls.n	800721c <HAL_RCC_OscConfig+0x560>
      {
        return HAL_TIMEOUT;
 8007218:	2303      	movs	r3, #3
 800721a:	e175      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800721c:	4b94      	ldr	r3, [pc, #592]	; (8007470 <HAL_RCC_OscConfig+0x7b4>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007224:	2b00      	cmp	r3, #0
 8007226:	d0f0      	beq.n	800720a <HAL_RCC_OscConfig+0x54e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	2b01      	cmp	r3, #1
 800722e:	d106      	bne.n	800723e <HAL_RCC_OscConfig+0x582>
 8007230:	4b8e      	ldr	r3, [pc, #568]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007234:	4a8d      	ldr	r2, [pc, #564]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007236:	f043 0301 	orr.w	r3, r3, #1
 800723a:	6713      	str	r3, [r2, #112]	; 0x70
 800723c:	e02d      	b.n	800729a <HAL_RCC_OscConfig+0x5de>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d10c      	bne.n	8007260 <HAL_RCC_OscConfig+0x5a4>
 8007246:	4b89      	ldr	r3, [pc, #548]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800724a:	4a88      	ldr	r2, [pc, #544]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 800724c:	f023 0301 	bic.w	r3, r3, #1
 8007250:	6713      	str	r3, [r2, #112]	; 0x70
 8007252:	4b86      	ldr	r3, [pc, #536]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007256:	4a85      	ldr	r2, [pc, #532]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007258:	f023 0304 	bic.w	r3, r3, #4
 800725c:	6713      	str	r3, [r2, #112]	; 0x70
 800725e:	e01c      	b.n	800729a <HAL_RCC_OscConfig+0x5de>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	2b05      	cmp	r3, #5
 8007266:	d10c      	bne.n	8007282 <HAL_RCC_OscConfig+0x5c6>
 8007268:	4b80      	ldr	r3, [pc, #512]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 800726a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800726c:	4a7f      	ldr	r2, [pc, #508]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 800726e:	f043 0304 	orr.w	r3, r3, #4
 8007272:	6713      	str	r3, [r2, #112]	; 0x70
 8007274:	4b7d      	ldr	r3, [pc, #500]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007278:	4a7c      	ldr	r2, [pc, #496]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 800727a:	f043 0301 	orr.w	r3, r3, #1
 800727e:	6713      	str	r3, [r2, #112]	; 0x70
 8007280:	e00b      	b.n	800729a <HAL_RCC_OscConfig+0x5de>
 8007282:	4b7a      	ldr	r3, [pc, #488]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007286:	4a79      	ldr	r2, [pc, #484]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007288:	f023 0301 	bic.w	r3, r3, #1
 800728c:	6713      	str	r3, [r2, #112]	; 0x70
 800728e:	4b77      	ldr	r3, [pc, #476]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007292:	4a76      	ldr	r2, [pc, #472]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007294:	f023 0304 	bic.w	r3, r3, #4
 8007298:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d015      	beq.n	80072ce <HAL_RCC_OscConfig+0x612>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072a2:	f7fc feab 	bl	8003ffc <HAL_GetTick>
 80072a6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80072a8:	e00a      	b.n	80072c0 <HAL_RCC_OscConfig+0x604>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80072aa:	f7fc fea7 	bl	8003ffc <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d901      	bls.n	80072c0 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_TIMEOUT;
 80072bc:	2303      	movs	r3, #3
 80072be:	e123      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80072c0:	4b6a      	ldr	r3, [pc, #424]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80072c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072c4:	f003 0302 	and.w	r3, r3, #2
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d0ee      	beq.n	80072aa <HAL_RCC_OscConfig+0x5ee>
 80072cc:	e014      	b.n	80072f8 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072ce:	f7fc fe95 	bl	8003ffc <HAL_GetTick>
 80072d2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80072d4:	e00a      	b.n	80072ec <HAL_RCC_OscConfig+0x630>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80072d6:	f7fc fe91 	bl	8003ffc <HAL_GetTick>
 80072da:	4602      	mov	r2, r0
 80072dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d901      	bls.n	80072ec <HAL_RCC_OscConfig+0x630>
        {
          return HAL_TIMEOUT;
 80072e8:	2303      	movs	r3, #3
 80072ea:	e10d      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80072ec:	4b5f      	ldr	r3, [pc, #380]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80072ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072f0:	f003 0302 	and.w	r3, r3, #2
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d1ee      	bne.n	80072d6 <HAL_RCC_OscConfig+0x61a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f000 8102 	beq.w	8007506 <HAL_RCC_OscConfig+0x84a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007302:	4b5a      	ldr	r3, [pc, #360]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007304:	691b      	ldr	r3, [r3, #16]
 8007306:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800730a:	2b18      	cmp	r3, #24
 800730c:	f000 80bd 	beq.w	800748a <HAL_RCC_OscConfig+0x7ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007314:	2b02      	cmp	r3, #2
 8007316:	f040 8095 	bne.w	8007444 <HAL_RCC_OscConfig+0x788>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800731a:	4b54      	ldr	r3, [pc, #336]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a53      	ldr	r2, [pc, #332]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007320:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007324:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007326:	f7fc fe69 	bl	8003ffc <HAL_GetTick>
 800732a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800732c:	e008      	b.n	8007340 <HAL_RCC_OscConfig+0x684>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800732e:	f7fc fe65 	bl	8003ffc <HAL_GetTick>
 8007332:	4602      	mov	r2, r0
 8007334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	2b02      	cmp	r3, #2
 800733a:	d901      	bls.n	8007340 <HAL_RCC_OscConfig+0x684>
          {
            return HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	e0e3      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007340:	4b4a      	ldr	r3, [pc, #296]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1f0      	bne.n	800732e <HAL_RCC_OscConfig+0x672>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800734c:	4b47      	ldr	r3, [pc, #284]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 800734e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007350:	4b48      	ldr	r3, [pc, #288]	; (8007474 <HAL_RCC_OscConfig+0x7b8>)
 8007352:	4013      	ands	r3, r2
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800735c:	0112      	lsls	r2, r2, #4
 800735e:	430a      	orrs	r2, r1
 8007360:	4942      	ldr	r1, [pc, #264]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007362:	4313      	orrs	r3, r2
 8007364:	628b      	str	r3, [r1, #40]	; 0x28
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800736a:	3b01      	subs	r3, #1
 800736c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007374:	3b01      	subs	r3, #1
 8007376:	025b      	lsls	r3, r3, #9
 8007378:	b29b      	uxth	r3, r3
 800737a:	431a      	orrs	r2, r3
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007380:	3b01      	subs	r3, #1
 8007382:	041b      	lsls	r3, r3, #16
 8007384:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007388:	431a      	orrs	r2, r3
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800738e:	3b01      	subs	r3, #1
 8007390:	061b      	lsls	r3, r3, #24
 8007392:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007396:	4935      	ldr	r1, [pc, #212]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007398:	4313      	orrs	r3, r2
 800739a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800739c:	4b33      	ldr	r3, [pc, #204]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 800739e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073a0:	4a32      	ldr	r2, [pc, #200]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073a2:	f023 0301 	bic.w	r3, r3, #1
 80073a6:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80073a8:	4b30      	ldr	r3, [pc, #192]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80073ac:	4b32      	ldr	r3, [pc, #200]	; (8007478 <HAL_RCC_OscConfig+0x7bc>)
 80073ae:	4013      	ands	r3, r2
 80073b0:	687a      	ldr	r2, [r7, #4]
 80073b2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80073b4:	00d2      	lsls	r2, r2, #3
 80073b6:	492d      	ldr	r1, [pc, #180]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073b8:	4313      	orrs	r3, r2
 80073ba:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80073bc:	4b2b      	ldr	r3, [pc, #172]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c0:	f023 020c 	bic.w	r2, r3, #12
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c8:	4928      	ldr	r1, [pc, #160]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073ca:	4313      	orrs	r3, r2
 80073cc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80073ce:	4b27      	ldr	r3, [pc, #156]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073d2:	f023 0202 	bic.w	r2, r3, #2
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073da:	4924      	ldr	r1, [pc, #144]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073dc:	4313      	orrs	r3, r2
 80073de:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80073e0:	4b22      	ldr	r3, [pc, #136]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e4:	4a21      	ldr	r2, [pc, #132]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073ea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073ec:	4b1f      	ldr	r3, [pc, #124]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073f0:	4a1e      	ldr	r2, [pc, #120]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073f6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80073f8:	4b1c      	ldr	r3, [pc, #112]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073fc:	4a1b      	ldr	r2, [pc, #108]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 80073fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007402:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8007404:	4b19      	ldr	r3, [pc, #100]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007408:	4a18      	ldr	r2, [pc, #96]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 800740a:	f043 0301 	orr.w	r3, r3, #1
 800740e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007410:	4b16      	ldr	r3, [pc, #88]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a15      	ldr	r2, [pc, #84]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007416:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800741a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800741c:	f7fc fdee 	bl	8003ffc <HAL_GetTick>
 8007420:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007422:	e008      	b.n	8007436 <HAL_RCC_OscConfig+0x77a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007424:	f7fc fdea 	bl	8003ffc <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	2b02      	cmp	r3, #2
 8007430:	d901      	bls.n	8007436 <HAL_RCC_OscConfig+0x77a>
          {
            return HAL_TIMEOUT;
 8007432:	2303      	movs	r3, #3
 8007434:	e068      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007436:	4b0d      	ldr	r3, [pc, #52]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d0f0      	beq.n	8007424 <HAL_RCC_OscConfig+0x768>
 8007442:	e060      	b.n	8007506 <HAL_RCC_OscConfig+0x84a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007444:	4b09      	ldr	r3, [pc, #36]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a08      	ldr	r2, [pc, #32]	; (800746c <HAL_RCC_OscConfig+0x7b0>)
 800744a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800744e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007450:	f7fc fdd4 	bl	8003ffc <HAL_GetTick>
 8007454:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007456:	e011      	b.n	800747c <HAL_RCC_OscConfig+0x7c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007458:	f7fc fdd0 	bl	8003ffc <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	2b02      	cmp	r3, #2
 8007464:	d90a      	bls.n	800747c <HAL_RCC_OscConfig+0x7c0>
          {
            return HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	e04e      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
 800746a:	bf00      	nop
 800746c:	58024400 	.word	0x58024400
 8007470:	58024800 	.word	0x58024800
 8007474:	fffffc0c 	.word	0xfffffc0c
 8007478:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800747c:	4b24      	ldr	r3, [pc, #144]	; (8007510 <HAL_RCC_OscConfig+0x854>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1e7      	bne.n	8007458 <HAL_RCC_OscConfig+0x79c>
 8007488:	e03d      	b.n	8007506 <HAL_RCC_OscConfig+0x84a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800748a:	4b21      	ldr	r3, [pc, #132]	; (8007510 <HAL_RCC_OscConfig+0x854>)
 800748c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800748e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007490:	4b1f      	ldr	r3, [pc, #124]	; (8007510 <HAL_RCC_OscConfig+0x854>)
 8007492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007494:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749a:	2b01      	cmp	r3, #1
 800749c:	d031      	beq.n	8007502 <HAL_RCC_OscConfig+0x846>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	f003 0203 	and.w	r2, r3, #3
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d12a      	bne.n	8007502 <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	091b      	lsrs	r3, r3, #4
 80074b0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d122      	bne.n	8007502 <HAL_RCC_OscConfig+0x846>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074c6:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d11a      	bne.n	8007502 <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	0a5b      	lsrs	r3, r3, #9
 80074d0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074d8:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80074da:	429a      	cmp	r2, r3
 80074dc:	d111      	bne.n	8007502 <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	0c1b      	lsrs	r3, r3, #16
 80074e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ea:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d108      	bne.n	8007502 <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	0e1b      	lsrs	r3, r3, #24
 80074f4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074fc:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80074fe:	429a      	cmp	r2, r3
 8007500:	d001      	beq.n	8007506 <HAL_RCC_OscConfig+0x84a>
      {
        return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e000      	b.n	8007508 <HAL_RCC_OscConfig+0x84c>
      }
    }
  }
  return HAL_OK;
 8007506:	2300      	movs	r3, #0
}
 8007508:	4618      	mov	r0, r3
 800750a:	3730      	adds	r7, #48	; 0x30
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	58024400 	.word	0x58024400

08007514 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b086      	sub	sp, #24
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d101      	bne.n	8007528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e19c      	b.n	8007862 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007528:	4b8a      	ldr	r3, [pc, #552]	; (8007754 <HAL_RCC_ClockConfig+0x240>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 030f 	and.w	r3, r3, #15
 8007530:	683a      	ldr	r2, [r7, #0]
 8007532:	429a      	cmp	r2, r3
 8007534:	d910      	bls.n	8007558 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007536:	4b87      	ldr	r3, [pc, #540]	; (8007754 <HAL_RCC_ClockConfig+0x240>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f023 020f 	bic.w	r2, r3, #15
 800753e:	4985      	ldr	r1, [pc, #532]	; (8007754 <HAL_RCC_ClockConfig+0x240>)
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	4313      	orrs	r3, r2
 8007544:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007546:	4b83      	ldr	r3, [pc, #524]	; (8007754 <HAL_RCC_ClockConfig+0x240>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f003 030f 	and.w	r3, r3, #15
 800754e:	683a      	ldr	r2, [r7, #0]
 8007550:	429a      	cmp	r2, r3
 8007552:	d001      	beq.n	8007558 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	e184      	b.n	8007862 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f003 0304 	and.w	r3, r3, #4
 8007560:	2b00      	cmp	r3, #0
 8007562:	d010      	beq.n	8007586 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	691a      	ldr	r2, [r3, #16]
 8007568:	4b7b      	ldr	r3, [pc, #492]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007570:	429a      	cmp	r2, r3
 8007572:	d908      	bls.n	8007586 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007574:	4b78      	ldr	r3, [pc, #480]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007576:	699b      	ldr	r3, [r3, #24]
 8007578:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	691b      	ldr	r3, [r3, #16]
 8007580:	4975      	ldr	r1, [pc, #468]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007582:	4313      	orrs	r3, r2
 8007584:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f003 0308 	and.w	r3, r3, #8
 800758e:	2b00      	cmp	r3, #0
 8007590:	d010      	beq.n	80075b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	695a      	ldr	r2, [r3, #20]
 8007596:	4b70      	ldr	r3, [pc, #448]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007598:	69db      	ldr	r3, [r3, #28]
 800759a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800759e:	429a      	cmp	r2, r3
 80075a0:	d908      	bls.n	80075b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80075a2:	4b6d      	ldr	r3, [pc, #436]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 80075a4:	69db      	ldr	r3, [r3, #28]
 80075a6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	496a      	ldr	r1, [pc, #424]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 80075b0:	4313      	orrs	r3, r2
 80075b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 0310 	and.w	r3, r3, #16
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d010      	beq.n	80075e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	699a      	ldr	r2, [r3, #24]
 80075c4:	4b64      	ldr	r3, [pc, #400]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 80075c6:	69db      	ldr	r3, [r3, #28]
 80075c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d908      	bls.n	80075e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80075d0:	4b61      	ldr	r3, [pc, #388]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 80075d2:	69db      	ldr	r3, [r3, #28]
 80075d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	699b      	ldr	r3, [r3, #24]
 80075dc:	495e      	ldr	r1, [pc, #376]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 80075de:	4313      	orrs	r3, r2
 80075e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f003 0320 	and.w	r3, r3, #32
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d010      	beq.n	8007610 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	69da      	ldr	r2, [r3, #28]
 80075f2:	4b59      	ldr	r3, [pc, #356]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 80075f4:	6a1b      	ldr	r3, [r3, #32]
 80075f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d908      	bls.n	8007610 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80075fe:	4b56      	ldr	r3, [pc, #344]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007600:	6a1b      	ldr	r3, [r3, #32]
 8007602:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	69db      	ldr	r3, [r3, #28]
 800760a:	4953      	ldr	r1, [pc, #332]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 800760c:	4313      	orrs	r3, r2
 800760e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f003 0302 	and.w	r3, r3, #2
 8007618:	2b00      	cmp	r3, #0
 800761a:	d010      	beq.n	800763e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	68da      	ldr	r2, [r3, #12]
 8007620:	4b4d      	ldr	r3, [pc, #308]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007622:	699b      	ldr	r3, [r3, #24]
 8007624:	f003 030f 	and.w	r3, r3, #15
 8007628:	429a      	cmp	r2, r3
 800762a:	d908      	bls.n	800763e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800762c:	4b4a      	ldr	r3, [pc, #296]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	f023 020f 	bic.w	r2, r3, #15
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	68db      	ldr	r3, [r3, #12]
 8007638:	4947      	ldr	r1, [pc, #284]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 800763a:	4313      	orrs	r3, r2
 800763c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d055      	beq.n	80076f6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800764a:	4b43      	ldr	r3, [pc, #268]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 800764c:	699b      	ldr	r3, [r3, #24]
 800764e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	4940      	ldr	r1, [pc, #256]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007658:	4313      	orrs	r3, r2
 800765a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	2b02      	cmp	r3, #2
 8007662:	d107      	bne.n	8007674 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007664:	4b3c      	ldr	r3, [pc, #240]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800766c:	2b00      	cmp	r3, #0
 800766e:	d121      	bne.n	80076b4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	e0f6      	b.n	8007862 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	2b03      	cmp	r3, #3
 800767a:	d107      	bne.n	800768c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800767c:	4b36      	ldr	r3, [pc, #216]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007684:	2b00      	cmp	r3, #0
 8007686:	d115      	bne.n	80076b4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	e0ea      	b.n	8007862 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	2b01      	cmp	r3, #1
 8007692:	d107      	bne.n	80076a4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007694:	4b30      	ldr	r3, [pc, #192]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800769c:	2b00      	cmp	r3, #0
 800769e:	d109      	bne.n	80076b4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	e0de      	b.n	8007862 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80076a4:	4b2c      	ldr	r3, [pc, #176]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 0304 	and.w	r3, r3, #4
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d101      	bne.n	80076b4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e0d6      	b.n	8007862 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80076b4:	4b28      	ldr	r3, [pc, #160]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 80076b6:	691b      	ldr	r3, [r3, #16]
 80076b8:	f023 0207 	bic.w	r2, r3, #7
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	4925      	ldr	r1, [pc, #148]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 80076c2:	4313      	orrs	r3, r2
 80076c4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076c6:	f7fc fc99 	bl	8003ffc <HAL_GetTick>
 80076ca:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076cc:	e00a      	b.n	80076e4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076ce:	f7fc fc95 	bl	8003ffc <HAL_GetTick>
 80076d2:	4602      	mov	r2, r0
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	1ad3      	subs	r3, r2, r3
 80076d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80076dc:	4293      	cmp	r3, r2
 80076de:	d901      	bls.n	80076e4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80076e0:	2303      	movs	r3, #3
 80076e2:	e0be      	b.n	8007862 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076e4:	4b1c      	ldr	r3, [pc, #112]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	00db      	lsls	r3, r3, #3
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d1eb      	bne.n	80076ce <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f003 0302 	and.w	r3, r3, #2
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d010      	beq.n	8007724 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	68da      	ldr	r2, [r3, #12]
 8007706:	4b14      	ldr	r3, [pc, #80]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007708:	699b      	ldr	r3, [r3, #24]
 800770a:	f003 030f 	and.w	r3, r3, #15
 800770e:	429a      	cmp	r2, r3
 8007710:	d208      	bcs.n	8007724 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007712:	4b11      	ldr	r3, [pc, #68]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007714:	699b      	ldr	r3, [r3, #24]
 8007716:	f023 020f 	bic.w	r2, r3, #15
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	68db      	ldr	r3, [r3, #12]
 800771e:	490e      	ldr	r1, [pc, #56]	; (8007758 <HAL_RCC_ClockConfig+0x244>)
 8007720:	4313      	orrs	r3, r2
 8007722:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007724:	4b0b      	ldr	r3, [pc, #44]	; (8007754 <HAL_RCC_ClockConfig+0x240>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 030f 	and.w	r3, r3, #15
 800772c:	683a      	ldr	r2, [r7, #0]
 800772e:	429a      	cmp	r2, r3
 8007730:	d214      	bcs.n	800775c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007732:	4b08      	ldr	r3, [pc, #32]	; (8007754 <HAL_RCC_ClockConfig+0x240>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f023 020f 	bic.w	r2, r3, #15
 800773a:	4906      	ldr	r1, [pc, #24]	; (8007754 <HAL_RCC_ClockConfig+0x240>)
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	4313      	orrs	r3, r2
 8007740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007742:	4b04      	ldr	r3, [pc, #16]	; (8007754 <HAL_RCC_ClockConfig+0x240>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 030f 	and.w	r3, r3, #15
 800774a:	683a      	ldr	r2, [r7, #0]
 800774c:	429a      	cmp	r2, r3
 800774e:	d005      	beq.n	800775c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e086      	b.n	8007862 <HAL_RCC_ClockConfig+0x34e>
 8007754:	52002000 	.word	0x52002000
 8007758:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 0304 	and.w	r3, r3, #4
 8007764:	2b00      	cmp	r3, #0
 8007766:	d010      	beq.n	800778a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	691a      	ldr	r2, [r3, #16]
 800776c:	4b3f      	ldr	r3, [pc, #252]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 800776e:	699b      	ldr	r3, [r3, #24]
 8007770:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007774:	429a      	cmp	r2, r3
 8007776:	d208      	bcs.n	800778a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007778:	4b3c      	ldr	r3, [pc, #240]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 800777a:	699b      	ldr	r3, [r3, #24]
 800777c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	691b      	ldr	r3, [r3, #16]
 8007784:	4939      	ldr	r1, [pc, #228]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 8007786:	4313      	orrs	r3, r2
 8007788:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f003 0308 	and.w	r3, r3, #8
 8007792:	2b00      	cmp	r3, #0
 8007794:	d010      	beq.n	80077b8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	695a      	ldr	r2, [r3, #20]
 800779a:	4b34      	ldr	r3, [pc, #208]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 800779c:	69db      	ldr	r3, [r3, #28]
 800779e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d208      	bcs.n	80077b8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80077a6:	4b31      	ldr	r3, [pc, #196]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 80077a8:	69db      	ldr	r3, [r3, #28]
 80077aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	695b      	ldr	r3, [r3, #20]
 80077b2:	492e      	ldr	r1, [pc, #184]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 80077b4:	4313      	orrs	r3, r2
 80077b6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 0310 	and.w	r3, r3, #16
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d010      	beq.n	80077e6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	699a      	ldr	r2, [r3, #24]
 80077c8:	4b28      	ldr	r3, [pc, #160]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 80077ca:	69db      	ldr	r3, [r3, #28]
 80077cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d208      	bcs.n	80077e6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80077d4:	4b25      	ldr	r3, [pc, #148]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 80077d6:	69db      	ldr	r3, [r3, #28]
 80077d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	699b      	ldr	r3, [r3, #24]
 80077e0:	4922      	ldr	r1, [pc, #136]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 80077e2:	4313      	orrs	r3, r2
 80077e4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 0320 	and.w	r3, r3, #32
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d010      	beq.n	8007814 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	69da      	ldr	r2, [r3, #28]
 80077f6:	4b1d      	ldr	r3, [pc, #116]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 80077f8:	6a1b      	ldr	r3, [r3, #32]
 80077fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80077fe:	429a      	cmp	r2, r3
 8007800:	d208      	bcs.n	8007814 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007802:	4b1a      	ldr	r3, [pc, #104]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 8007804:	6a1b      	ldr	r3, [r3, #32]
 8007806:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	69db      	ldr	r3, [r3, #28]
 800780e:	4917      	ldr	r1, [pc, #92]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 8007810:	4313      	orrs	r3, r2
 8007812:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007814:	f000 f834 	bl	8007880 <HAL_RCC_GetSysClockFreq>
 8007818:	4602      	mov	r2, r0
 800781a:	4b14      	ldr	r3, [pc, #80]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	0a1b      	lsrs	r3, r3, #8
 8007820:	f003 030f 	and.w	r3, r3, #15
 8007824:	4912      	ldr	r1, [pc, #72]	; (8007870 <HAL_RCC_ClockConfig+0x35c>)
 8007826:	5ccb      	ldrb	r3, [r1, r3]
 8007828:	f003 031f 	and.w	r3, r3, #31
 800782c:	fa22 f303 	lsr.w	r3, r2, r3
 8007830:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007832:	4b0e      	ldr	r3, [pc, #56]	; (800786c <HAL_RCC_ClockConfig+0x358>)
 8007834:	699b      	ldr	r3, [r3, #24]
 8007836:	f003 030f 	and.w	r3, r3, #15
 800783a:	4a0d      	ldr	r2, [pc, #52]	; (8007870 <HAL_RCC_ClockConfig+0x35c>)
 800783c:	5cd3      	ldrb	r3, [r2, r3]
 800783e:	f003 031f 	and.w	r3, r3, #31
 8007842:	693a      	ldr	r2, [r7, #16]
 8007844:	fa22 f303 	lsr.w	r3, r2, r3
 8007848:	4a0a      	ldr	r2, [pc, #40]	; (8007874 <HAL_RCC_ClockConfig+0x360>)
 800784a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800784c:	4a0a      	ldr	r2, [pc, #40]	; (8007878 <HAL_RCC_ClockConfig+0x364>)
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8007852:	4b0a      	ldr	r3, [pc, #40]	; (800787c <HAL_RCC_ClockConfig+0x368>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4618      	mov	r0, r3
 8007858:	f7fc fb86 	bl	8003f68 <HAL_InitTick>
 800785c:	4603      	mov	r3, r0
 800785e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007860:	7bfb      	ldrb	r3, [r7, #15]
}
 8007862:	4618      	mov	r0, r3
 8007864:	3718      	adds	r7, #24
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	58024400 	.word	0x58024400
 8007870:	0800f810 	.word	0x0800f810
 8007874:	24000018 	.word	0x24000018
 8007878:	24000014 	.word	0x24000014
 800787c:	2400001c 	.word	0x2400001c

08007880 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007880:	b480      	push	{r7}
 8007882:	b089      	sub	sp, #36	; 0x24
 8007884:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007886:	4bb3      	ldr	r3, [pc, #716]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800788e:	2b18      	cmp	r3, #24
 8007890:	f200 8155 	bhi.w	8007b3e <HAL_RCC_GetSysClockFreq+0x2be>
 8007894:	a201      	add	r2, pc, #4	; (adr r2, 800789c <HAL_RCC_GetSysClockFreq+0x1c>)
 8007896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789a:	bf00      	nop
 800789c:	08007901 	.word	0x08007901
 80078a0:	08007b3f 	.word	0x08007b3f
 80078a4:	08007b3f 	.word	0x08007b3f
 80078a8:	08007b3f 	.word	0x08007b3f
 80078ac:	08007b3f 	.word	0x08007b3f
 80078b0:	08007b3f 	.word	0x08007b3f
 80078b4:	08007b3f 	.word	0x08007b3f
 80078b8:	08007b3f 	.word	0x08007b3f
 80078bc:	08007927 	.word	0x08007927
 80078c0:	08007b3f 	.word	0x08007b3f
 80078c4:	08007b3f 	.word	0x08007b3f
 80078c8:	08007b3f 	.word	0x08007b3f
 80078cc:	08007b3f 	.word	0x08007b3f
 80078d0:	08007b3f 	.word	0x08007b3f
 80078d4:	08007b3f 	.word	0x08007b3f
 80078d8:	08007b3f 	.word	0x08007b3f
 80078dc:	0800792d 	.word	0x0800792d
 80078e0:	08007b3f 	.word	0x08007b3f
 80078e4:	08007b3f 	.word	0x08007b3f
 80078e8:	08007b3f 	.word	0x08007b3f
 80078ec:	08007b3f 	.word	0x08007b3f
 80078f0:	08007b3f 	.word	0x08007b3f
 80078f4:	08007b3f 	.word	0x08007b3f
 80078f8:	08007b3f 	.word	0x08007b3f
 80078fc:	08007933 	.word	0x08007933
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007900:	4b94      	ldr	r3, [pc, #592]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f003 0320 	and.w	r3, r3, #32
 8007908:	2b00      	cmp	r3, #0
 800790a:	d009      	beq.n	8007920 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800790c:	4b91      	ldr	r3, [pc, #580]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	08db      	lsrs	r3, r3, #3
 8007912:	f003 0303 	and.w	r3, r3, #3
 8007916:	4a90      	ldr	r2, [pc, #576]	; (8007b58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007918:	fa22 f303 	lsr.w	r3, r2, r3
 800791c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800791e:	e111      	b.n	8007b44 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007920:	4b8d      	ldr	r3, [pc, #564]	; (8007b58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007922:	61bb      	str	r3, [r7, #24]
    break;
 8007924:	e10e      	b.n	8007b44 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007926:	4b8d      	ldr	r3, [pc, #564]	; (8007b5c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007928:	61bb      	str	r3, [r7, #24]
    break;
 800792a:	e10b      	b.n	8007b44 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800792c:	4b8c      	ldr	r3, [pc, #560]	; (8007b60 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800792e:	61bb      	str	r3, [r7, #24]
    break;
 8007930:	e108      	b.n	8007b44 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007932:	4b88      	ldr	r3, [pc, #544]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007936:	f003 0303 	and.w	r3, r3, #3
 800793a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800793c:	4b85      	ldr	r3, [pc, #532]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800793e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007940:	091b      	lsrs	r3, r3, #4
 8007942:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007946:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007948:	4b82      	ldr	r3, [pc, #520]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800794a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800794c:	f003 0301 	and.w	r3, r3, #1
 8007950:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007952:	4b80      	ldr	r3, [pc, #512]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007956:	08db      	lsrs	r3, r3, #3
 8007958:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800795c:	68fa      	ldr	r2, [r7, #12]
 800795e:	fb02 f303 	mul.w	r3, r2, r3
 8007962:	ee07 3a90 	vmov	s15, r3
 8007966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800796a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	2b00      	cmp	r3, #0
 8007972:	f000 80e1 	beq.w	8007b38 <HAL_RCC_GetSysClockFreq+0x2b8>
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	2b02      	cmp	r3, #2
 800797a:	f000 8083 	beq.w	8007a84 <HAL_RCC_GetSysClockFreq+0x204>
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	2b02      	cmp	r3, #2
 8007982:	f200 80a1 	bhi.w	8007ac8 <HAL_RCC_GetSysClockFreq+0x248>
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d003      	beq.n	8007994 <HAL_RCC_GetSysClockFreq+0x114>
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	2b01      	cmp	r3, #1
 8007990:	d056      	beq.n	8007a40 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007992:	e099      	b.n	8007ac8 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007994:	4b6f      	ldr	r3, [pc, #444]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f003 0320 	and.w	r3, r3, #32
 800799c:	2b00      	cmp	r3, #0
 800799e:	d02d      	beq.n	80079fc <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80079a0:	4b6c      	ldr	r3, [pc, #432]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	08db      	lsrs	r3, r3, #3
 80079a6:	f003 0303 	and.w	r3, r3, #3
 80079aa:	4a6b      	ldr	r2, [pc, #428]	; (8007b58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80079ac:	fa22 f303 	lsr.w	r3, r2, r3
 80079b0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	ee07 3a90 	vmov	s15, r3
 80079b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	ee07 3a90 	vmov	s15, r3
 80079c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079ca:	4b62      	ldr	r3, [pc, #392]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80079cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079d2:	ee07 3a90 	vmov	s15, r3
 80079d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079da:	ed97 6a02 	vldr	s12, [r7, #8]
 80079de:	eddf 5a61 	vldr	s11, [pc, #388]	; 8007b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 80079e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80079ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079f6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80079fa:	e087      	b.n	8007b0c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	ee07 3a90 	vmov	s15, r3
 8007a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a06:	eddf 6a58 	vldr	s13, [pc, #352]	; 8007b68 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007a0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a0e:	4b51      	ldr	r3, [pc, #324]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a16:	ee07 3a90 	vmov	s15, r3
 8007a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007a22:	eddf 5a50 	vldr	s11, [pc, #320]	; 8007b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007a26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a3e:	e065      	b.n	8007b0c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	ee07 3a90 	vmov	s15, r3
 8007a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a4a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007b6c <HAL_RCC_GetSysClockFreq+0x2ec>
 8007a4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a52:	4b40      	ldr	r3, [pc, #256]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a5a:	ee07 3a90 	vmov	s15, r3
 8007a5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a62:	ed97 6a02 	vldr	s12, [r7, #8]
 8007a66:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8007b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007a6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a82:	e043      	b.n	8007b0c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007a84:	693b      	ldr	r3, [r7, #16]
 8007a86:	ee07 3a90 	vmov	s15, r3
 8007a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a8e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8007b70 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007a92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a96:	4b2f      	ldr	r3, [pc, #188]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a9e:	ee07 3a90 	vmov	s15, r3
 8007aa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007aa6:	ed97 6a02 	vldr	s12, [r7, #8]
 8007aaa:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007aae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ab2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ab6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007aba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ac2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ac6:	e021      	b.n	8007b0c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	ee07 3a90 	vmov	s15, r3
 8007ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ad2:	eddf 6a26 	vldr	s13, [pc, #152]	; 8007b6c <HAL_RCC_GetSysClockFreq+0x2ec>
 8007ad6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ada:	4b1e      	ldr	r3, [pc, #120]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ae2:	ee07 3a90 	vmov	s15, r3
 8007ae6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007aea:	ed97 6a02 	vldr	s12, [r7, #8]
 8007aee:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8007b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007af2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007af6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007afa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007afe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b0a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007b0c:	4b11      	ldr	r3, [pc, #68]	; (8007b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b10:	0a5b      	lsrs	r3, r3, #9
 8007b12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b16:	3301      	adds	r3, #1
 8007b18:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	ee07 3a90 	vmov	s15, r3
 8007b20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007b24:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b30:	ee17 3a90 	vmov	r3, s15
 8007b34:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007b36:	e005      	b.n	8007b44 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8007b38:	2300      	movs	r3, #0
 8007b3a:	61bb      	str	r3, [r7, #24]
    break;
 8007b3c:	e002      	b.n	8007b44 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8007b3e:	4b07      	ldr	r3, [pc, #28]	; (8007b5c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007b40:	61bb      	str	r3, [r7, #24]
    break;
 8007b42:	bf00      	nop
  }

  return sysclockfreq;
 8007b44:	69bb      	ldr	r3, [r7, #24]
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3724      	adds	r7, #36	; 0x24
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop
 8007b54:	58024400 	.word	0x58024400
 8007b58:	03d09000 	.word	0x03d09000
 8007b5c:	003d0900 	.word	0x003d0900
 8007b60:	02dc6c00 	.word	0x02dc6c00
 8007b64:	46000000 	.word	0x46000000
 8007b68:	4c742400 	.word	0x4c742400
 8007b6c:	4a742400 	.word	0x4a742400
 8007b70:	4c371b00 	.word	0x4c371b00

08007b74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b082      	sub	sp, #8
 8007b78:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007b7a:	f7ff fe81 	bl	8007880 <HAL_RCC_GetSysClockFreq>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	4b10      	ldr	r3, [pc, #64]	; (8007bc4 <HAL_RCC_GetHCLKFreq+0x50>)
 8007b82:	699b      	ldr	r3, [r3, #24]
 8007b84:	0a1b      	lsrs	r3, r3, #8
 8007b86:	f003 030f 	and.w	r3, r3, #15
 8007b8a:	490f      	ldr	r1, [pc, #60]	; (8007bc8 <HAL_RCC_GetHCLKFreq+0x54>)
 8007b8c:	5ccb      	ldrb	r3, [r1, r3]
 8007b8e:	f003 031f 	and.w	r3, r3, #31
 8007b92:	fa22 f303 	lsr.w	r3, r2, r3
 8007b96:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007b98:	4b0a      	ldr	r3, [pc, #40]	; (8007bc4 <HAL_RCC_GetHCLKFreq+0x50>)
 8007b9a:	699b      	ldr	r3, [r3, #24]
 8007b9c:	f003 030f 	and.w	r3, r3, #15
 8007ba0:	4a09      	ldr	r2, [pc, #36]	; (8007bc8 <HAL_RCC_GetHCLKFreq+0x54>)
 8007ba2:	5cd3      	ldrb	r3, [r2, r3]
 8007ba4:	f003 031f 	and.w	r3, r3, #31
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	fa22 f303 	lsr.w	r3, r2, r3
 8007bae:	4a07      	ldr	r2, [pc, #28]	; (8007bcc <HAL_RCC_GetHCLKFreq+0x58>)
 8007bb0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007bb2:	4a07      	ldr	r2, [pc, #28]	; (8007bd0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007bb8:	4b04      	ldr	r3, [pc, #16]	; (8007bcc <HAL_RCC_GetHCLKFreq+0x58>)
 8007bba:	681b      	ldr	r3, [r3, #0]
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3708      	adds	r7, #8
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	58024400 	.word	0x58024400
 8007bc8:	0800f810 	.word	0x0800f810
 8007bcc:	24000018 	.word	0x24000018
 8007bd0:	24000014 	.word	0x24000014

08007bd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007bd8:	f7ff ffcc 	bl	8007b74 <HAL_RCC_GetHCLKFreq>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	4b06      	ldr	r3, [pc, #24]	; (8007bf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	091b      	lsrs	r3, r3, #4
 8007be4:	f003 0307 	and.w	r3, r3, #7
 8007be8:	4904      	ldr	r1, [pc, #16]	; (8007bfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8007bea:	5ccb      	ldrb	r3, [r1, r3]
 8007bec:	f003 031f 	and.w	r3, r3, #31
 8007bf0:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	bd80      	pop	{r7, pc}
 8007bf8:	58024400 	.word	0x58024400
 8007bfc:	0800f810 	.word	0x0800f810

08007c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007c04:	f7ff ffb6 	bl	8007b74 <HAL_RCC_GetHCLKFreq>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	4b06      	ldr	r3, [pc, #24]	; (8007c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c0c:	69db      	ldr	r3, [r3, #28]
 8007c0e:	0a1b      	lsrs	r3, r3, #8
 8007c10:	f003 0307 	and.w	r3, r3, #7
 8007c14:	4904      	ldr	r1, [pc, #16]	; (8007c28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007c16:	5ccb      	ldrb	r3, [r1, r3]
 8007c18:	f003 031f 	and.w	r3, r3, #31
 8007c1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	58024400 	.word	0x58024400
 8007c28:	0800f810 	.word	0x0800f810

08007c2c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b086      	sub	sp, #24
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007c34:	2300      	movs	r3, #0
 8007c36:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007c38:	2300      	movs	r3, #0
 8007c3a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d03f      	beq.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c4c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007c50:	d02a      	beq.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007c52:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007c56:	d824      	bhi.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007c58:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007c5c:	d018      	beq.n	8007c90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007c5e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007c62:	d81e      	bhi.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d003      	beq.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007c68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c6c:	d007      	beq.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007c6e:	e018      	b.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c70:	4bab      	ldr	r3, [pc, #684]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c74:	4aaa      	ldr	r2, [pc, #680]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c7a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007c7c:	e015      	b.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	3304      	adds	r3, #4
 8007c82:	2102      	movs	r1, #2
 8007c84:	4618      	mov	r0, r3
 8007c86:	f001 f9cf 	bl	8009028 <RCCEx_PLL2_Config>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007c8e:	e00c      	b.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	3324      	adds	r3, #36	; 0x24
 8007c94:	2102      	movs	r1, #2
 8007c96:	4618      	mov	r0, r3
 8007c98:	f001 fa78 	bl	800918c <RCCEx_PLL3_Config>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007ca0:	e003      	b.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	75fb      	strb	r3, [r7, #23]
      break;
 8007ca6:	e000      	b.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007ca8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007caa:	7dfb      	ldrb	r3, [r7, #23]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d109      	bne.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007cb0:	4b9b      	ldr	r3, [pc, #620]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cbc:	4998      	ldr	r1, [pc, #608]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	650b      	str	r3, [r1, #80]	; 0x50
 8007cc2:	e001      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cc4:	7dfb      	ldrb	r3, [r7, #23]
 8007cc6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d03d      	beq.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cd8:	2b04      	cmp	r3, #4
 8007cda:	d826      	bhi.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007cdc:	a201      	add	r2, pc, #4	; (adr r2, 8007ce4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8007cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce2:	bf00      	nop
 8007ce4:	08007cf9 	.word	0x08007cf9
 8007ce8:	08007d07 	.word	0x08007d07
 8007cec:	08007d19 	.word	0x08007d19
 8007cf0:	08007d31 	.word	0x08007d31
 8007cf4:	08007d31 	.word	0x08007d31
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cf8:	4b89      	ldr	r3, [pc, #548]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cfc:	4a88      	ldr	r2, [pc, #544]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d02:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007d04:	e015      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	3304      	adds	r3, #4
 8007d0a:	2100      	movs	r1, #0
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f001 f98b 	bl	8009028 <RCCEx_PLL2_Config>
 8007d12:	4603      	mov	r3, r0
 8007d14:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007d16:	e00c      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	3324      	adds	r3, #36	; 0x24
 8007d1c:	2100      	movs	r1, #0
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f001 fa34 	bl	800918c <RCCEx_PLL3_Config>
 8007d24:	4603      	mov	r3, r0
 8007d26:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007d28:	e003      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	75fb      	strb	r3, [r7, #23]
      break;
 8007d2e:	e000      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d32:	7dfb      	ldrb	r3, [r7, #23]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d109      	bne.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007d38:	4b79      	ldr	r3, [pc, #484]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d3c:	f023 0207 	bic.w	r2, r3, #7
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d44:	4976      	ldr	r1, [pc, #472]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d46:	4313      	orrs	r3, r2
 8007d48:	650b      	str	r3, [r1, #80]	; 0x50
 8007d4a:	e001      	b.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d4c:	7dfb      	ldrb	r3, [r7, #23]
 8007d4e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d042      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d64:	d02b      	beq.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0x192>
 8007d66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d6a:	d825      	bhi.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007d6c:	2bc0      	cmp	r3, #192	; 0xc0
 8007d6e:	d028      	beq.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007d70:	2bc0      	cmp	r3, #192	; 0xc0
 8007d72:	d821      	bhi.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007d74:	2b80      	cmp	r3, #128	; 0x80
 8007d76:	d016      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8007d78:	2b80      	cmp	r3, #128	; 0x80
 8007d7a:	d81d      	bhi.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d002      	beq.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8007d80:	2b40      	cmp	r3, #64	; 0x40
 8007d82:	d007      	beq.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8007d84:	e018      	b.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d86:	4b66      	ldr	r3, [pc, #408]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d8a:	4a65      	ldr	r2, [pc, #404]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d90:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007d92:	e017      	b.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	3304      	adds	r3, #4
 8007d98:	2100      	movs	r1, #0
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f001 f944 	bl	8009028 <RCCEx_PLL2_Config>
 8007da0:	4603      	mov	r3, r0
 8007da2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007da4:	e00e      	b.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	3324      	adds	r3, #36	; 0x24
 8007daa:	2100      	movs	r1, #0
 8007dac:	4618      	mov	r0, r3
 8007dae:	f001 f9ed 	bl	800918c <RCCEx_PLL3_Config>
 8007db2:	4603      	mov	r3, r0
 8007db4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007db6:	e005      	b.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	75fb      	strb	r3, [r7, #23]
      break;
 8007dbc:	e002      	b.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8007dbe:	bf00      	nop
 8007dc0:	e000      	b.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8007dc2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007dc4:	7dfb      	ldrb	r3, [r7, #23]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d109      	bne.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007dca:	4b55      	ldr	r3, [pc, #340]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007dcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dce:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dd6:	4952      	ldr	r1, [pc, #328]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	650b      	str	r3, [r1, #80]	; 0x50
 8007ddc:	e001      	b.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dde:	7dfb      	ldrb	r3, [r7, #23]
 8007de0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d049      	beq.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007df4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007df8:	d030      	beq.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x230>
 8007dfa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007dfe:	d82a      	bhi.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007e00:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e04:	d02c      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8007e06:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e0a:	d824      	bhi.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007e0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e10:	d018      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8007e12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e16:	d81e      	bhi.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d003      	beq.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007e1c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e20:	d007      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007e22:	e018      	b.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e24:	4b3e      	ldr	r3, [pc, #248]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e28:	4a3d      	ldr	r2, [pc, #244]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007e2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e2e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007e30:	e017      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	3304      	adds	r3, #4
 8007e36:	2100      	movs	r1, #0
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f001 f8f5 	bl	8009028 <RCCEx_PLL2_Config>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007e42:	e00e      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	3324      	adds	r3, #36	; 0x24
 8007e48:	2100      	movs	r1, #0
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f001 f99e 	bl	800918c <RCCEx_PLL3_Config>
 8007e50:	4603      	mov	r3, r0
 8007e52:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007e54:	e005      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	75fb      	strb	r3, [r7, #23]
      break;
 8007e5a:	e002      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007e5c:	bf00      	nop
 8007e5e:	e000      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007e60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e62:	7dfb      	ldrb	r3, [r7, #23]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d10a      	bne.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007e68:	4b2d      	ldr	r3, [pc, #180]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e6c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007e76:	492a      	ldr	r1, [pc, #168]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	658b      	str	r3, [r1, #88]	; 0x58
 8007e7c:	e001      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e7e:	7dfb      	ldrb	r3, [r7, #23]
 8007e80:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d04c      	beq.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007e94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007e98:	d030      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8007e9a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007e9e:	d82a      	bhi.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007ea0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007ea4:	d02c      	beq.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8007ea6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007eaa:	d824      	bhi.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007eac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007eb0:	d018      	beq.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8007eb2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007eb6:	d81e      	bhi.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d003      	beq.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007ebc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007ec0:	d007      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8007ec2:	e018      	b.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ec4:	4b16      	ldr	r3, [pc, #88]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ec8:	4a15      	ldr	r2, [pc, #84]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007eca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ece:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007ed0:	e017      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	3304      	adds	r3, #4
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f001 f8a5 	bl	8009028 <RCCEx_PLL2_Config>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007ee2:	e00e      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	3324      	adds	r3, #36	; 0x24
 8007ee8:	2100      	movs	r1, #0
 8007eea:	4618      	mov	r0, r3
 8007eec:	f001 f94e 	bl	800918c <RCCEx_PLL3_Config>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007ef4:	e005      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	75fb      	strb	r3, [r7, #23]
      break;
 8007efa:	e002      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007efc:	bf00      	nop
 8007efe:	e000      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007f00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f02:	7dfb      	ldrb	r3, [r7, #23]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d10d      	bne.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007f08:	4b05      	ldr	r3, [pc, #20]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f0c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007f16:	4902      	ldr	r1, [pc, #8]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	658b      	str	r3, [r1, #88]	; 0x58
 8007f1c:	e004      	b.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8007f1e:	bf00      	nop
 8007f20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f24:	7dfb      	ldrb	r3, [r7, #23]
 8007f26:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d032      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f38:	2b30      	cmp	r3, #48	; 0x30
 8007f3a:	d01c      	beq.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007f3c:	2b30      	cmp	r3, #48	; 0x30
 8007f3e:	d817      	bhi.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007f40:	2b20      	cmp	r3, #32
 8007f42:	d00c      	beq.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007f44:	2b20      	cmp	r3, #32
 8007f46:	d813      	bhi.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d016      	beq.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007f4c:	2b10      	cmp	r3, #16
 8007f4e:	d10f      	bne.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f50:	4baf      	ldr	r3, [pc, #700]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f54:	4aae      	ldr	r2, [pc, #696]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007f5a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007f5c:	e00e      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	3304      	adds	r3, #4
 8007f62:	2102      	movs	r1, #2
 8007f64:	4618      	mov	r0, r3
 8007f66:	f001 f85f 	bl	8009028 <RCCEx_PLL2_Config>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007f6e:	e005      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007f70:	2301      	movs	r3, #1
 8007f72:	75fb      	strb	r3, [r7, #23]
      break;
 8007f74:	e002      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8007f76:	bf00      	nop
 8007f78:	e000      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8007f7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f7c:	7dfb      	ldrb	r3, [r7, #23]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d109      	bne.n	8007f96 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007f82:	4ba3      	ldr	r3, [pc, #652]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f86:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f8e:	49a0      	ldr	r1, [pc, #640]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f90:	4313      	orrs	r3, r2
 8007f92:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007f94:	e001      	b.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f96:	7dfb      	ldrb	r3, [r7, #23]
 8007f98:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d047      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007faa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fae:	d030      	beq.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8007fb0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fb4:	d82a      	bhi.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007fb6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007fba:	d02c      	beq.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8007fbc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007fc0:	d824      	bhi.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007fc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fc6:	d018      	beq.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8007fc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fcc:	d81e      	bhi.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d003      	beq.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8007fd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fd6:	d007      	beq.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8007fd8:	e018      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fda:	4b8d      	ldr	r3, [pc, #564]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fde:	4a8c      	ldr	r2, [pc, #560]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007fe0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007fe4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007fe6:	e017      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	3304      	adds	r3, #4
 8007fec:	2100      	movs	r1, #0
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f001 f81a 	bl	8009028 <RCCEx_PLL2_Config>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007ff8:	e00e      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	3324      	adds	r3, #36	; 0x24
 8007ffe:	2100      	movs	r1, #0
 8008000:	4618      	mov	r0, r3
 8008002:	f001 f8c3 	bl	800918c <RCCEx_PLL3_Config>
 8008006:	4603      	mov	r3, r0
 8008008:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800800a:	e005      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	75fb      	strb	r3, [r7, #23]
      break;
 8008010:	e002      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8008012:	bf00      	nop
 8008014:	e000      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8008016:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008018:	7dfb      	ldrb	r3, [r7, #23]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d109      	bne.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800801e:	4b7c      	ldr	r3, [pc, #496]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008022:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800802a:	4979      	ldr	r1, [pc, #484]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800802c:	4313      	orrs	r3, r2
 800802e:	650b      	str	r3, [r1, #80]	; 0x50
 8008030:	e001      	b.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008032:	7dfb      	ldrb	r3, [r7, #23]
 8008034:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800803e:	2b00      	cmp	r3, #0
 8008040:	d049      	beq.n	80080d6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008046:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800804a:	d02e      	beq.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x47e>
 800804c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008050:	d828      	bhi.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8008052:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008056:	d02a      	beq.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0x482>
 8008058:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800805c:	d822      	bhi.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800805e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008062:	d026      	beq.n	80080b2 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8008064:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008068:	d81c      	bhi.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800806a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800806e:	d010      	beq.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8008070:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008074:	d816      	bhi.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8008076:	2b00      	cmp	r3, #0
 8008078:	d01d      	beq.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 800807a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800807e:	d111      	bne.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	3304      	adds	r3, #4
 8008084:	2101      	movs	r1, #1
 8008086:	4618      	mov	r0, r3
 8008088:	f000 ffce 	bl	8009028 <RCCEx_PLL2_Config>
 800808c:	4603      	mov	r3, r0
 800808e:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8008090:	e012      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	3324      	adds	r3, #36	; 0x24
 8008096:	2101      	movs	r1, #1
 8008098:	4618      	mov	r0, r3
 800809a:	f001 f877 	bl	800918c <RCCEx_PLL3_Config>
 800809e:	4603      	mov	r3, r0
 80080a0:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80080a2:	e009      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80080a4:	2301      	movs	r3, #1
 80080a6:	75fb      	strb	r3, [r7, #23]
      break;
 80080a8:	e006      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80080aa:	bf00      	nop
 80080ac:	e004      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80080ae:	bf00      	nop
 80080b0:	e002      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80080b2:	bf00      	nop
 80080b4:	e000      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80080b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80080b8:	7dfb      	ldrb	r3, [r7, #23]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d109      	bne.n	80080d2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80080be:	4b54      	ldr	r3, [pc, #336]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80080c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080c2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080ca:	4951      	ldr	r1, [pc, #324]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80080cc:	4313      	orrs	r3, r2
 80080ce:	650b      	str	r3, [r1, #80]	; 0x50
 80080d0:	e001      	b.n	80080d6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080d2:	7dfb      	ldrb	r3, [r7, #23]
 80080d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d04b      	beq.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80080e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80080ec:	d02e      	beq.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x520>
 80080ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80080f2:	d828      	bhi.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80080f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080f8:	d02a      	beq.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80080fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080fe:	d822      	bhi.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008100:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008104:	d026      	beq.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8008106:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800810a:	d81c      	bhi.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800810c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008110:	d010      	beq.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8008112:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008116:	d816      	bhi.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008118:	2b00      	cmp	r3, #0
 800811a:	d01d      	beq.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 800811c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008120:	d111      	bne.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	3304      	adds	r3, #4
 8008126:	2101      	movs	r1, #1
 8008128:	4618      	mov	r0, r3
 800812a:	f000 ff7d 	bl	8009028 <RCCEx_PLL2_Config>
 800812e:	4603      	mov	r3, r0
 8008130:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008132:	e012      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	3324      	adds	r3, #36	; 0x24
 8008138:	2101      	movs	r1, #1
 800813a:	4618      	mov	r0, r3
 800813c:	f001 f826 	bl	800918c <RCCEx_PLL3_Config>
 8008140:	4603      	mov	r3, r0
 8008142:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008144:	e009      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	75fb      	strb	r3, [r7, #23]
      break;
 800814a:	e006      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800814c:	bf00      	nop
 800814e:	e004      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008150:	bf00      	nop
 8008152:	e002      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008154:	bf00      	nop
 8008156:	e000      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008158:	bf00      	nop
    }

    if(ret == HAL_OK)
 800815a:	7dfb      	ldrb	r3, [r7, #23]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d10a      	bne.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008160:	4b2b      	ldr	r3, [pc, #172]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008164:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800816e:	4928      	ldr	r1, [pc, #160]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008170:	4313      	orrs	r3, r2
 8008172:	658b      	str	r3, [r1, #88]	; 0x58
 8008174:	e001      	b.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008176:	7dfb      	ldrb	r3, [r7, #23]
 8008178:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008182:	2b00      	cmp	r3, #0
 8008184:	d02f      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800818a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800818e:	d00e      	beq.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x582>
 8008190:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008194:	d814      	bhi.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8008196:	2b00      	cmp	r3, #0
 8008198:	d015      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800819a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800819e:	d10f      	bne.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081a0:	4b1b      	ldr	r3, [pc, #108]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80081a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a4:	4a1a      	ldr	r2, [pc, #104]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80081a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80081ac:	e00c      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	3304      	adds	r3, #4
 80081b2:	2101      	movs	r1, #1
 80081b4:	4618      	mov	r0, r3
 80081b6:	f000 ff37 	bl	8009028 <RCCEx_PLL2_Config>
 80081ba:	4603      	mov	r3, r0
 80081bc:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80081be:	e003      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80081c0:	2301      	movs	r3, #1
 80081c2:	75fb      	strb	r3, [r7, #23]
      break;
 80081c4:	e000      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80081c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80081c8:	7dfb      	ldrb	r3, [r7, #23]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d109      	bne.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80081ce:	4b10      	ldr	r3, [pc, #64]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80081d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081d2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081da:	490d      	ldr	r1, [pc, #52]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80081dc:	4313      	orrs	r3, r2
 80081de:	650b      	str	r3, [r1, #80]	; 0x50
 80081e0:	e001      	b.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081e2:	7dfb      	ldrb	r3, [r7, #23]
 80081e4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d033      	beq.n	800825a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081f6:	2b03      	cmp	r3, #3
 80081f8:	d81c      	bhi.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80081fa:	a201      	add	r2, pc, #4	; (adr r2, 8008200 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80081fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008200:	0800823b 	.word	0x0800823b
 8008204:	08008215 	.word	0x08008215
 8008208:	08008223 	.word	0x08008223
 800820c:	0800823b 	.word	0x0800823b
 8008210:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008214:	4bb8      	ldr	r3, [pc, #736]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008218:	4ab7      	ldr	r2, [pc, #732]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800821a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800821e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008220:	e00c      	b.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	3304      	adds	r3, #4
 8008226:	2102      	movs	r1, #2
 8008228:	4618      	mov	r0, r3
 800822a:	f000 fefd 	bl	8009028 <RCCEx_PLL2_Config>
 800822e:	4603      	mov	r3, r0
 8008230:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008232:	e003      	b.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	75fb      	strb	r3, [r7, #23]
      break;
 8008238:	e000      	b.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800823a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800823c:	7dfb      	ldrb	r3, [r7, #23]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d109      	bne.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008242:	4bad      	ldr	r3, [pc, #692]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008246:	f023 0203 	bic.w	r2, r3, #3
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800824e:	49aa      	ldr	r1, [pc, #680]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008250:	4313      	orrs	r3, r2
 8008252:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008254:	e001      	b.n	800825a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008256:	7dfb      	ldrb	r3, [r7, #23]
 8008258:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008262:	2b00      	cmp	r3, #0
 8008264:	f000 8086 	beq.w	8008374 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008268:	4ba4      	ldr	r3, [pc, #656]	; (80084fc <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4aa3      	ldr	r2, [pc, #652]	; (80084fc <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800826e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008272:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008274:	f7fb fec2 	bl	8003ffc <HAL_GetTick>
 8008278:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800827a:	e009      	b.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800827c:	f7fb febe 	bl	8003ffc <HAL_GetTick>
 8008280:	4602      	mov	r2, r0
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	1ad3      	subs	r3, r2, r3
 8008286:	2b64      	cmp	r3, #100	; 0x64
 8008288:	d902      	bls.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	75fb      	strb	r3, [r7, #23]
        break;
 800828e:	e005      	b.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008290:	4b9a      	ldr	r3, [pc, #616]	; (80084fc <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008298:	2b00      	cmp	r3, #0
 800829a:	d0ef      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800829c:	7dfb      	ldrb	r3, [r7, #23]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d166      	bne.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80082a2:	4b95      	ldr	r3, [pc, #596]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80082ac:	4053      	eors	r3, r2
 80082ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d013      	beq.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80082b6:	4b90      	ldr	r3, [pc, #576]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082be:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80082c0:	4b8d      	ldr	r3, [pc, #564]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082c4:	4a8c      	ldr	r2, [pc, #560]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082ca:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80082cc:	4b8a      	ldr	r3, [pc, #552]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082d0:	4a89      	ldr	r2, [pc, #548]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082d6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80082d8:	4a87      	ldr	r2, [pc, #540]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80082e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082e8:	d115      	bne.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082ea:	f7fb fe87 	bl	8003ffc <HAL_GetTick>
 80082ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80082f0:	e00b      	b.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082f2:	f7fb fe83 	bl	8003ffc <HAL_GetTick>
 80082f6:	4602      	mov	r2, r0
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	1ad3      	subs	r3, r2, r3
 80082fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008300:	4293      	cmp	r3, r2
 8008302:	d902      	bls.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8008304:	2303      	movs	r3, #3
 8008306:	75fb      	strb	r3, [r7, #23]
            break;
 8008308:	e005      	b.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800830a:	4b7b      	ldr	r3, [pc, #492]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800830c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800830e:	f003 0302 	and.w	r3, r3, #2
 8008312:	2b00      	cmp	r3, #0
 8008314:	d0ed      	beq.n	80082f2 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8008316:	7dfb      	ldrb	r3, [r7, #23]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d126      	bne.n	800836a <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008326:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800832a:	d10d      	bne.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800832c:	4b72      	ldr	r3, [pc, #456]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800832e:	691b      	ldr	r3, [r3, #16]
 8008330:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800833a:	0919      	lsrs	r1, r3, #4
 800833c:	4b70      	ldr	r3, [pc, #448]	; (8008500 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800833e:	400b      	ands	r3, r1
 8008340:	496d      	ldr	r1, [pc, #436]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008342:	4313      	orrs	r3, r2
 8008344:	610b      	str	r3, [r1, #16]
 8008346:	e005      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8008348:	4b6b      	ldr	r3, [pc, #428]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800834a:	691b      	ldr	r3, [r3, #16]
 800834c:	4a6a      	ldr	r2, [pc, #424]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800834e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008352:	6113      	str	r3, [r2, #16]
 8008354:	4b68      	ldr	r3, [pc, #416]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008356:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800835e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008362:	4965      	ldr	r1, [pc, #404]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008364:	4313      	orrs	r3, r2
 8008366:	670b      	str	r3, [r1, #112]	; 0x70
 8008368:	e004      	b.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800836a:	7dfb      	ldrb	r3, [r7, #23]
 800836c:	75bb      	strb	r3, [r7, #22]
 800836e:	e001      	b.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008370:	7dfb      	ldrb	r3, [r7, #23]
 8008372:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 0301 	and.w	r3, r3, #1
 800837c:	2b00      	cmp	r3, #0
 800837e:	d07e      	beq.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008384:	2b28      	cmp	r3, #40	; 0x28
 8008386:	d867      	bhi.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8008388:	a201      	add	r2, pc, #4	; (adr r2, 8008390 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800838a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800838e:	bf00      	nop
 8008390:	0800845f 	.word	0x0800845f
 8008394:	08008459 	.word	0x08008459
 8008398:	08008459 	.word	0x08008459
 800839c:	08008459 	.word	0x08008459
 80083a0:	08008459 	.word	0x08008459
 80083a4:	08008459 	.word	0x08008459
 80083a8:	08008459 	.word	0x08008459
 80083ac:	08008459 	.word	0x08008459
 80083b0:	08008435 	.word	0x08008435
 80083b4:	08008459 	.word	0x08008459
 80083b8:	08008459 	.word	0x08008459
 80083bc:	08008459 	.word	0x08008459
 80083c0:	08008459 	.word	0x08008459
 80083c4:	08008459 	.word	0x08008459
 80083c8:	08008459 	.word	0x08008459
 80083cc:	08008459 	.word	0x08008459
 80083d0:	08008447 	.word	0x08008447
 80083d4:	08008459 	.word	0x08008459
 80083d8:	08008459 	.word	0x08008459
 80083dc:	08008459 	.word	0x08008459
 80083e0:	08008459 	.word	0x08008459
 80083e4:	08008459 	.word	0x08008459
 80083e8:	08008459 	.word	0x08008459
 80083ec:	08008459 	.word	0x08008459
 80083f0:	0800845f 	.word	0x0800845f
 80083f4:	08008459 	.word	0x08008459
 80083f8:	08008459 	.word	0x08008459
 80083fc:	08008459 	.word	0x08008459
 8008400:	08008459 	.word	0x08008459
 8008404:	08008459 	.word	0x08008459
 8008408:	08008459 	.word	0x08008459
 800840c:	08008459 	.word	0x08008459
 8008410:	0800845f 	.word	0x0800845f
 8008414:	08008459 	.word	0x08008459
 8008418:	08008459 	.word	0x08008459
 800841c:	08008459 	.word	0x08008459
 8008420:	08008459 	.word	0x08008459
 8008424:	08008459 	.word	0x08008459
 8008428:	08008459 	.word	0x08008459
 800842c:	08008459 	.word	0x08008459
 8008430:	0800845f 	.word	0x0800845f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	3304      	adds	r3, #4
 8008438:	2101      	movs	r1, #1
 800843a:	4618      	mov	r0, r3
 800843c:	f000 fdf4 	bl	8009028 <RCCEx_PLL2_Config>
 8008440:	4603      	mov	r3, r0
 8008442:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008444:	e00c      	b.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	3324      	adds	r3, #36	; 0x24
 800844a:	2101      	movs	r1, #1
 800844c:	4618      	mov	r0, r3
 800844e:	f000 fe9d 	bl	800918c <RCCEx_PLL3_Config>
 8008452:	4603      	mov	r3, r0
 8008454:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008456:	e003      	b.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008458:	2301      	movs	r3, #1
 800845a:	75fb      	strb	r3, [r7, #23]
      break;
 800845c:	e000      	b.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 800845e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008460:	7dfb      	ldrb	r3, [r7, #23]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d109      	bne.n	800847a <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008466:	4b24      	ldr	r3, [pc, #144]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800846a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008472:	4921      	ldr	r1, [pc, #132]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008474:	4313      	orrs	r3, r2
 8008476:	654b      	str	r3, [r1, #84]	; 0x54
 8008478:	e001      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800847a:	7dfb      	ldrb	r3, [r7, #23]
 800847c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 0302 	and.w	r3, r3, #2
 8008486:	2b00      	cmp	r3, #0
 8008488:	d03e      	beq.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800848e:	2b05      	cmp	r3, #5
 8008490:	d820      	bhi.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8008492:	a201      	add	r2, pc, #4	; (adr r2, 8008498 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8008494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008498:	080084db 	.word	0x080084db
 800849c:	080084b1 	.word	0x080084b1
 80084a0:	080084c3 	.word	0x080084c3
 80084a4:	080084db 	.word	0x080084db
 80084a8:	080084db 	.word	0x080084db
 80084ac:	080084db 	.word	0x080084db
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	3304      	adds	r3, #4
 80084b4:	2101      	movs	r1, #1
 80084b6:	4618      	mov	r0, r3
 80084b8:	f000 fdb6 	bl	8009028 <RCCEx_PLL2_Config>
 80084bc:	4603      	mov	r3, r0
 80084be:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80084c0:	e00c      	b.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	3324      	adds	r3, #36	; 0x24
 80084c6:	2101      	movs	r1, #1
 80084c8:	4618      	mov	r0, r3
 80084ca:	f000 fe5f 	bl	800918c <RCCEx_PLL3_Config>
 80084ce:	4603      	mov	r3, r0
 80084d0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80084d2:	e003      	b.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80084d4:	2301      	movs	r3, #1
 80084d6:	75fb      	strb	r3, [r7, #23]
      break;
 80084d8:	e000      	b.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 80084da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80084dc:	7dfb      	ldrb	r3, [r7, #23]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d110      	bne.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80084e2:	4b05      	ldr	r3, [pc, #20]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80084e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084e6:	f023 0207 	bic.w	r2, r3, #7
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80084ee:	4902      	ldr	r1, [pc, #8]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80084f0:	4313      	orrs	r3, r2
 80084f2:	654b      	str	r3, [r1, #84]	; 0x54
 80084f4:	e008      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80084f6:	bf00      	nop
 80084f8:	58024400 	.word	0x58024400
 80084fc:	58024800 	.word	0x58024800
 8008500:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008504:	7dfb      	ldrb	r3, [r7, #23]
 8008506:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f003 0304 	and.w	r3, r3, #4
 8008510:	2b00      	cmp	r3, #0
 8008512:	d039      	beq.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800851a:	2b05      	cmp	r3, #5
 800851c:	d820      	bhi.n	8008560 <HAL_RCCEx_PeriphCLKConfig+0x934>
 800851e:	a201      	add	r2, pc, #4	; (adr r2, 8008524 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8008520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008524:	08008567 	.word	0x08008567
 8008528:	0800853d 	.word	0x0800853d
 800852c:	0800854f 	.word	0x0800854f
 8008530:	08008567 	.word	0x08008567
 8008534:	08008567 	.word	0x08008567
 8008538:	08008567 	.word	0x08008567
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	3304      	adds	r3, #4
 8008540:	2101      	movs	r1, #1
 8008542:	4618      	mov	r0, r3
 8008544:	f000 fd70 	bl	8009028 <RCCEx_PLL2_Config>
 8008548:	4603      	mov	r3, r0
 800854a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800854c:	e00c      	b.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	3324      	adds	r3, #36	; 0x24
 8008552:	2101      	movs	r1, #1
 8008554:	4618      	mov	r0, r3
 8008556:	f000 fe19 	bl	800918c <RCCEx_PLL3_Config>
 800855a:	4603      	mov	r3, r0
 800855c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800855e:	e003      	b.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	75fb      	strb	r3, [r7, #23]
      break;
 8008564:	e000      	b.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8008566:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008568:	7dfb      	ldrb	r3, [r7, #23]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d10a      	bne.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800856e:	4bb7      	ldr	r3, [pc, #732]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008572:	f023 0207 	bic.w	r2, r3, #7
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800857c:	49b3      	ldr	r1, [pc, #716]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800857e:	4313      	orrs	r3, r2
 8008580:	658b      	str	r3, [r1, #88]	; 0x58
 8008582:	e001      	b.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008584:	7dfb      	ldrb	r3, [r7, #23]
 8008586:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f003 0320 	and.w	r3, r3, #32
 8008590:	2b00      	cmp	r3, #0
 8008592:	d04b      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800859a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800859e:	d02e      	beq.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 80085a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80085a4:	d828      	bhi.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80085a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085aa:	d02a      	beq.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80085ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085b0:	d822      	bhi.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80085b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80085b6:	d026      	beq.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80085b8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80085bc:	d81c      	bhi.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80085be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085c2:	d010      	beq.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80085c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085c8:	d816      	bhi.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d01d      	beq.n	800860a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80085ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085d2:	d111      	bne.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	3304      	adds	r3, #4
 80085d8:	2100      	movs	r1, #0
 80085da:	4618      	mov	r0, r3
 80085dc:	f000 fd24 	bl	8009028 <RCCEx_PLL2_Config>
 80085e0:	4603      	mov	r3, r0
 80085e2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80085e4:	e012      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	3324      	adds	r3, #36	; 0x24
 80085ea:	2102      	movs	r1, #2
 80085ec:	4618      	mov	r0, r3
 80085ee:	f000 fdcd 	bl	800918c <RCCEx_PLL3_Config>
 80085f2:	4603      	mov	r3, r0
 80085f4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80085f6:	e009      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	75fb      	strb	r3, [r7, #23]
      break;
 80085fc:	e006      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80085fe:	bf00      	nop
 8008600:	e004      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008602:	bf00      	nop
 8008604:	e002      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008606:	bf00      	nop
 8008608:	e000      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800860a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800860c:	7dfb      	ldrb	r3, [r7, #23]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d10a      	bne.n	8008628 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008612:	4b8e      	ldr	r3, [pc, #568]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008616:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008620:	498a      	ldr	r1, [pc, #552]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008622:	4313      	orrs	r3, r2
 8008624:	654b      	str	r3, [r1, #84]	; 0x54
 8008626:	e001      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008628:	7dfb      	ldrb	r3, [r7, #23]
 800862a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008634:	2b00      	cmp	r3, #0
 8008636:	d04b      	beq.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800863e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008642:	d02e      	beq.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8008644:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008648:	d828      	bhi.n	800869c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800864a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800864e:	d02a      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8008650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008654:	d822      	bhi.n	800869c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008656:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800865a:	d026      	beq.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800865c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008660:	d81c      	bhi.n	800869c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008662:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008666:	d010      	beq.n	800868a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8008668:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800866c:	d816      	bhi.n	800869c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800866e:	2b00      	cmp	r3, #0
 8008670:	d01d      	beq.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8008672:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008676:	d111      	bne.n	800869c <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	3304      	adds	r3, #4
 800867c:	2100      	movs	r1, #0
 800867e:	4618      	mov	r0, r3
 8008680:	f000 fcd2 	bl	8009028 <RCCEx_PLL2_Config>
 8008684:	4603      	mov	r3, r0
 8008686:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008688:	e012      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	3324      	adds	r3, #36	; 0x24
 800868e:	2102      	movs	r1, #2
 8008690:	4618      	mov	r0, r3
 8008692:	f000 fd7b 	bl	800918c <RCCEx_PLL3_Config>
 8008696:	4603      	mov	r3, r0
 8008698:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800869a:	e009      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800869c:	2301      	movs	r3, #1
 800869e:	75fb      	strb	r3, [r7, #23]
      break;
 80086a0:	e006      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80086a2:	bf00      	nop
 80086a4:	e004      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80086a6:	bf00      	nop
 80086a8:	e002      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80086aa:	bf00      	nop
 80086ac:	e000      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80086ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80086b0:	7dfb      	ldrb	r3, [r7, #23]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d10a      	bne.n	80086cc <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80086b6:	4b65      	ldr	r3, [pc, #404]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80086b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086ba:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80086c4:	4961      	ldr	r1, [pc, #388]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80086c6:	4313      	orrs	r3, r2
 80086c8:	658b      	str	r3, [r1, #88]	; 0x58
 80086ca:	e001      	b.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086cc:	7dfb      	ldrb	r3, [r7, #23]
 80086ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d04b      	beq.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80086e2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80086e6:	d02e      	beq.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 80086e8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80086ec:	d828      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80086ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086f2:	d02a      	beq.n	800874a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 80086f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086f8:	d822      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80086fa:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80086fe:	d026      	beq.n	800874e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8008700:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008704:	d81c      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008706:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800870a:	d010      	beq.n	800872e <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800870c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008710:	d816      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008712:	2b00      	cmp	r3, #0
 8008714:	d01d      	beq.n	8008752 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8008716:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800871a:	d111      	bne.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	3304      	adds	r3, #4
 8008720:	2100      	movs	r1, #0
 8008722:	4618      	mov	r0, r3
 8008724:	f000 fc80 	bl	8009028 <RCCEx_PLL2_Config>
 8008728:	4603      	mov	r3, r0
 800872a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800872c:	e012      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	3324      	adds	r3, #36	; 0x24
 8008732:	2102      	movs	r1, #2
 8008734:	4618      	mov	r0, r3
 8008736:	f000 fd29 	bl	800918c <RCCEx_PLL3_Config>
 800873a:	4603      	mov	r3, r0
 800873c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800873e:	e009      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	75fb      	strb	r3, [r7, #23]
      break;
 8008744:	e006      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008746:	bf00      	nop
 8008748:	e004      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800874a:	bf00      	nop
 800874c:	e002      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800874e:	bf00      	nop
 8008750:	e000      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008752:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008754:	7dfb      	ldrb	r3, [r7, #23]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d10a      	bne.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800875a:	4b3c      	ldr	r3, [pc, #240]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800875c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800875e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008768:	4938      	ldr	r1, [pc, #224]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800876a:	4313      	orrs	r3, r2
 800876c:	658b      	str	r3, [r1, #88]	; 0x58
 800876e:	e001      	b.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008770:	7dfb      	ldrb	r3, [r7, #23]
 8008772:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0308 	and.w	r3, r3, #8
 800877c:	2b00      	cmp	r3, #0
 800877e:	d01a      	beq.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008786:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800878a:	d10a      	bne.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	3324      	adds	r3, #36	; 0x24
 8008790:	2102      	movs	r1, #2
 8008792:	4618      	mov	r0, r3
 8008794:	f000 fcfa 	bl	800918c <RCCEx_PLL3_Config>
 8008798:	4603      	mov	r3, r0
 800879a:	2b00      	cmp	r3, #0
 800879c:	d001      	beq.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80087a2:	4b2a      	ldr	r3, [pc, #168]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80087a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087a6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80087b0:	4926      	ldr	r1, [pc, #152]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80087b2:	4313      	orrs	r3, r2
 80087b4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f003 0310 	and.w	r3, r3, #16
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d01a      	beq.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087cc:	d10a      	bne.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	3324      	adds	r3, #36	; 0x24
 80087d2:	2102      	movs	r1, #2
 80087d4:	4618      	mov	r0, r3
 80087d6:	f000 fcd9 	bl	800918c <RCCEx_PLL3_Config>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d001      	beq.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 80087e0:	2301      	movs	r3, #1
 80087e2:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80087e4:	4b19      	ldr	r3, [pc, #100]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80087e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087f2:	4916      	ldr	r1, [pc, #88]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80087f4:	4313      	orrs	r3, r2
 80087f6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008800:	2b00      	cmp	r3, #0
 8008802:	d036      	beq.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800880a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800880e:	d01f      	beq.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8008810:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008814:	d817      	bhi.n	8008846 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8008816:	2b00      	cmp	r3, #0
 8008818:	d003      	beq.n	8008822 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800881a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800881e:	d009      	beq.n	8008834 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8008820:	e011      	b.n	8008846 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	3304      	adds	r3, #4
 8008826:	2100      	movs	r1, #0
 8008828:	4618      	mov	r0, r3
 800882a:	f000 fbfd 	bl	8009028 <RCCEx_PLL2_Config>
 800882e:	4603      	mov	r3, r0
 8008830:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008832:	e00e      	b.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	3324      	adds	r3, #36	; 0x24
 8008838:	2102      	movs	r1, #2
 800883a:	4618      	mov	r0, r3
 800883c:	f000 fca6 	bl	800918c <RCCEx_PLL3_Config>
 8008840:	4603      	mov	r3, r0
 8008842:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008844:	e005      	b.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008846:	2301      	movs	r3, #1
 8008848:	75fb      	strb	r3, [r7, #23]
      break;
 800884a:	e002      	b.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 800884c:	58024400 	.word	0x58024400
      break;
 8008850:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008852:	7dfb      	ldrb	r3, [r7, #23]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d10a      	bne.n	800886e <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008858:	4b93      	ldr	r3, [pc, #588]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800885a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800885c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008866:	4990      	ldr	r1, [pc, #576]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008868:	4313      	orrs	r3, r2
 800886a:	658b      	str	r3, [r1, #88]	; 0x58
 800886c:	e001      	b.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800886e:	7dfb      	ldrb	r3, [r7, #23]
 8008870:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800887a:	2b00      	cmp	r3, #0
 800887c:	d033      	beq.n	80088e6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008884:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008888:	d01c      	beq.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 800888a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800888e:	d816      	bhi.n	80088be <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8008890:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008894:	d003      	beq.n	800889e <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8008896:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800889a:	d007      	beq.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0xc80>
 800889c:	e00f      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800889e:	4b82      	ldr	r3, [pc, #520]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a2:	4a81      	ldr	r2, [pc, #516]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80088a8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80088aa:	e00c      	b.n	80088c6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	3324      	adds	r3, #36	; 0x24
 80088b0:	2101      	movs	r1, #1
 80088b2:	4618      	mov	r0, r3
 80088b4:	f000 fc6a 	bl	800918c <RCCEx_PLL3_Config>
 80088b8:	4603      	mov	r3, r0
 80088ba:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80088bc:	e003      	b.n	80088c6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	75fb      	strb	r3, [r7, #23]
      break;
 80088c2:	e000      	b.n	80088c6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 80088c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80088c6:	7dfb      	ldrb	r3, [r7, #23]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d10a      	bne.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80088cc:	4b76      	ldr	r3, [pc, #472]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088da:	4973      	ldr	r1, [pc, #460]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088dc:	4313      	orrs	r3, r2
 80088de:	654b      	str	r3, [r1, #84]	; 0x54
 80088e0:	e001      	b.n	80088e6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088e2:	7dfb      	ldrb	r3, [r7, #23]
 80088e4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d029      	beq.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d003      	beq.n	8008902 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 80088fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088fe:	d007      	beq.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8008900:	e00f      	b.n	8008922 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008902:	4b69      	ldr	r3, [pc, #420]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008906:	4a68      	ldr	r2, [pc, #416]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800890c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800890e:	e00b      	b.n	8008928 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	3304      	adds	r3, #4
 8008914:	2102      	movs	r1, #2
 8008916:	4618      	mov	r0, r3
 8008918:	f000 fb86 	bl	8009028 <RCCEx_PLL2_Config>
 800891c:	4603      	mov	r3, r0
 800891e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008920:	e002      	b.n	8008928 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	75fb      	strb	r3, [r7, #23]
      break;
 8008926:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008928:	7dfb      	ldrb	r3, [r7, #23]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d109      	bne.n	8008942 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800892e:	4b5e      	ldr	r3, [pc, #376]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008932:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800893a:	495b      	ldr	r1, [pc, #364]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800893c:	4313      	orrs	r3, r2
 800893e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008940:	e001      	b.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008942:	7dfb      	ldrb	r3, [r7, #23]
 8008944:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800894e:	2b00      	cmp	r3, #0
 8008950:	d00a      	beq.n	8008968 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	3324      	adds	r3, #36	; 0x24
 8008956:	2102      	movs	r1, #2
 8008958:	4618      	mov	r0, r3
 800895a:	f000 fc17 	bl	800918c <RCCEx_PLL3_Config>
 800895e:	4603      	mov	r3, r0
 8008960:	2b00      	cmp	r3, #0
 8008962:	d001      	beq.n	8008968 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8008964:	2301      	movs	r3, #1
 8008966:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008970:	2b00      	cmp	r3, #0
 8008972:	d030      	beq.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008978:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800897c:	d017      	beq.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800897e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008982:	d811      	bhi.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8008984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008988:	d013      	beq.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800898a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800898e:	d80b      	bhi.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8008990:	2b00      	cmp	r3, #0
 8008992:	d010      	beq.n	80089b6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8008994:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008998:	d106      	bne.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800899a:	4b43      	ldr	r3, [pc, #268]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800899c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800899e:	4a42      	ldr	r2, [pc, #264]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80089a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80089a4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80089a6:	e007      	b.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	75fb      	strb	r3, [r7, #23]
      break;
 80089ac:	e004      	b.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80089ae:	bf00      	nop
 80089b0:	e002      	b.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80089b2:	bf00      	nop
 80089b4:	e000      	b.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80089b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80089b8:	7dfb      	ldrb	r3, [r7, #23]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d109      	bne.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80089be:	4b3a      	ldr	r3, [pc, #232]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80089c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089ca:	4937      	ldr	r1, [pc, #220]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80089cc:	4313      	orrs	r3, r2
 80089ce:	654b      	str	r3, [r1, #84]	; 0x54
 80089d0:	e001      	b.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089d2:	7dfb      	ldrb	r3, [r7, #23]
 80089d4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d008      	beq.n	80089f4 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80089e2:	4b31      	ldr	r3, [pc, #196]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80089e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089ee:	492e      	ldr	r1, [pc, #184]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80089f0:	4313      	orrs	r3, r2
 80089f2:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d009      	beq.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008a00:	4b29      	ldr	r3, [pc, #164]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a02:	691b      	ldr	r3, [r3, #16]
 8008a04:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008a0e:	4926      	ldr	r1, [pc, #152]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a10:	4313      	orrs	r3, r2
 8008a12:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d008      	beq.n	8008a32 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008a20:	4b21      	ldr	r3, [pc, #132]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a24:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a2c:	491e      	ldr	r1, [pc, #120]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d00d      	beq.n	8008a5a <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008a3e:	4b1a      	ldr	r3, [pc, #104]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a40:	691b      	ldr	r3, [r3, #16]
 8008a42:	4a19      	ldr	r2, [pc, #100]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a44:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008a48:	6113      	str	r3, [r2, #16]
 8008a4a:	4b17      	ldr	r3, [pc, #92]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a4c:	691a      	ldr	r2, [r3, #16]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8008a54:	4914      	ldr	r1, [pc, #80]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a56:	4313      	orrs	r3, r2
 8008a58:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	da08      	bge.n	8008a74 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008a62:	4b11      	ldr	r3, [pc, #68]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a66:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a6e:	490e      	ldr	r1, [pc, #56]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a70:	4313      	orrs	r3, r2
 8008a72:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d009      	beq.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008a80:	4b09      	ldr	r3, [pc, #36]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a84:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a8e:	4906      	ldr	r1, [pc, #24]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a90:	4313      	orrs	r3, r2
 8008a92:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8008a94:	7dbb      	ldrb	r3, [r7, #22]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d101      	bne.n	8008a9e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	e000      	b.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8008a9e:	2301      	movs	r3, #1
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3718      	adds	r7, #24
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}
 8008aa8:	58024400 	.word	0x58024400

08008aac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008ab0:	f7ff f860 	bl	8007b74 <HAL_RCC_GetHCLKFreq>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	4b06      	ldr	r3, [pc, #24]	; (8008ad0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008ab8:	6a1b      	ldr	r3, [r3, #32]
 8008aba:	091b      	lsrs	r3, r3, #4
 8008abc:	f003 0307 	and.w	r3, r3, #7
 8008ac0:	4904      	ldr	r1, [pc, #16]	; (8008ad4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008ac2:	5ccb      	ldrb	r3, [r1, r3]
 8008ac4:	f003 031f 	and.w	r3, r3, #31
 8008ac8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	bd80      	pop	{r7, pc}
 8008ad0:	58024400 	.word	0x58024400
 8008ad4:	0800f810 	.word	0x0800f810

08008ad8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b089      	sub	sp, #36	; 0x24
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ae0:	4ba1      	ldr	r3, [pc, #644]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ae4:	f003 0303 	and.w	r3, r3, #3
 8008ae8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008aea:	4b9f      	ldr	r3, [pc, #636]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aee:	0b1b      	lsrs	r3, r3, #12
 8008af0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008af4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008af6:	4b9c      	ldr	r3, [pc, #624]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008afa:	091b      	lsrs	r3, r3, #4
 8008afc:	f003 0301 	and.w	r3, r3, #1
 8008b00:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008b02:	4b99      	ldr	r3, [pc, #612]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b06:	08db      	lsrs	r3, r3, #3
 8008b08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b0c:	693a      	ldr	r2, [r7, #16]
 8008b0e:	fb02 f303 	mul.w	r3, r2, r3
 8008b12:	ee07 3a90 	vmov	s15, r3
 8008b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b1a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	f000 8111 	beq.w	8008d48 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	2b02      	cmp	r3, #2
 8008b2a:	f000 8083 	beq.w	8008c34 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008b2e:	69bb      	ldr	r3, [r7, #24]
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	f200 80a1 	bhi.w	8008c78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008b36:	69bb      	ldr	r3, [r7, #24]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d003      	beq.n	8008b44 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d056      	beq.n	8008bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008b42:	e099      	b.n	8008c78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b44:	4b88      	ldr	r3, [pc, #544]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f003 0320 	and.w	r3, r3, #32
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d02d      	beq.n	8008bac <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008b50:	4b85      	ldr	r3, [pc, #532]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	08db      	lsrs	r3, r3, #3
 8008b56:	f003 0303 	and.w	r3, r3, #3
 8008b5a:	4a84      	ldr	r2, [pc, #528]	; (8008d6c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b60:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	ee07 3a90 	vmov	s15, r3
 8008b68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	ee07 3a90 	vmov	s15, r3
 8008b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b7a:	4b7b      	ldr	r3, [pc, #492]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b82:	ee07 3a90 	vmov	s15, r3
 8008b86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b8e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008b92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008b9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ba6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008baa:	e087      	b.n	8008cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	ee07 3a90 	vmov	s15, r3
 8008bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bb6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008d74 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bbe:	4b6a      	ldr	r3, [pc, #424]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bc6:	ee07 3a90 	vmov	s15, r3
 8008bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bce:	ed97 6a03 	vldr	s12, [r7, #12]
 8008bd2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008bee:	e065      	b.n	8008cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	ee07 3a90 	vmov	s15, r3
 8008bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bfa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c02:	4b59      	ldr	r3, [pc, #356]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c0a:	ee07 3a90 	vmov	s15, r3
 8008c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c12:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c16:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c2e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c32:	e043      	b.n	8008cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	ee07 3a90 	vmov	s15, r3
 8008c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c3e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008d7c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c46:	4b48      	ldr	r3, [pc, #288]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c4e:	ee07 3a90 	vmov	s15, r3
 8008c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c56:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c5a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c72:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c76:	e021      	b.n	8008cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	ee07 3a90 	vmov	s15, r3
 8008c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c82:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c8a:	4b37      	ldr	r3, [pc, #220]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c92:	ee07 3a90 	vmov	s15, r3
 8008c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c9e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008caa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cb6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008cba:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008cbc:	4b2a      	ldr	r3, [pc, #168]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cc0:	0a5b      	lsrs	r3, r3, #9
 8008cc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cc6:	ee07 3a90 	vmov	s15, r3
 8008cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008cd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008cd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8008cda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ce2:	ee17 2a90 	vmov	r2, s15
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008cea:	4b1f      	ldr	r3, [pc, #124]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cee:	0c1b      	lsrs	r3, r3, #16
 8008cf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cf4:	ee07 3a90 	vmov	s15, r3
 8008cf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cfc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008d00:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d04:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d10:	ee17 2a90 	vmov	r2, s15
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008d18:	4b13      	ldr	r3, [pc, #76]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d1c:	0e1b      	lsrs	r3, r3, #24
 8008d1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d22:	ee07 3a90 	vmov	s15, r3
 8008d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008d2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d32:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d3e:	ee17 2a90 	vmov	r2, s15
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008d46:	e008      	b.n	8008d5a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	609a      	str	r2, [r3, #8]
}
 8008d5a:	bf00      	nop
 8008d5c:	3724      	adds	r7, #36	; 0x24
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr
 8008d66:	bf00      	nop
 8008d68:	58024400 	.word	0x58024400
 8008d6c:	03d09000 	.word	0x03d09000
 8008d70:	46000000 	.word	0x46000000
 8008d74:	4c742400 	.word	0x4c742400
 8008d78:	4a742400 	.word	0x4a742400
 8008d7c:	4c371b00 	.word	0x4c371b00

08008d80 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b089      	sub	sp, #36	; 0x24
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d88:	4ba1      	ldr	r3, [pc, #644]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d8c:	f003 0303 	and.w	r3, r3, #3
 8008d90:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8008d92:	4b9f      	ldr	r3, [pc, #636]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d96:	0d1b      	lsrs	r3, r3, #20
 8008d98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008d9c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008d9e:	4b9c      	ldr	r3, [pc, #624]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008da2:	0a1b      	lsrs	r3, r3, #8
 8008da4:	f003 0301 	and.w	r3, r3, #1
 8008da8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008daa:	4b99      	ldr	r3, [pc, #612]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dae:	08db      	lsrs	r3, r3, #3
 8008db0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008db4:	693a      	ldr	r2, [r7, #16]
 8008db6:	fb02 f303 	mul.w	r3, r2, r3
 8008dba:	ee07 3a90 	vmov	s15, r3
 8008dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dc2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	f000 8111 	beq.w	8008ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008dce:	69bb      	ldr	r3, [r7, #24]
 8008dd0:	2b02      	cmp	r3, #2
 8008dd2:	f000 8083 	beq.w	8008edc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008dd6:	69bb      	ldr	r3, [r7, #24]
 8008dd8:	2b02      	cmp	r3, #2
 8008dda:	f200 80a1 	bhi.w	8008f20 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d003      	beq.n	8008dec <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d056      	beq.n	8008e98 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008dea:	e099      	b.n	8008f20 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008dec:	4b88      	ldr	r3, [pc, #544]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f003 0320 	and.w	r3, r3, #32
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d02d      	beq.n	8008e54 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008df8:	4b85      	ldr	r3, [pc, #532]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	08db      	lsrs	r3, r3, #3
 8008dfe:	f003 0303 	and.w	r3, r3, #3
 8008e02:	4a84      	ldr	r2, [pc, #528]	; (8009014 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008e04:	fa22 f303 	lsr.w	r3, r2, r3
 8008e08:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	ee07 3a90 	vmov	s15, r3
 8008e10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	ee07 3a90 	vmov	s15, r3
 8008e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e22:	4b7b      	ldr	r3, [pc, #492]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e2a:	ee07 3a90 	vmov	s15, r3
 8008e2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e32:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e36:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008e3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e4e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008e52:	e087      	b.n	8008f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	ee07 3a90 	vmov	s15, r3
 8008e5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e5e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800901c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008e62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e66:	4b6a      	ldr	r3, [pc, #424]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e6e:	ee07 3a90 	vmov	s15, r3
 8008e72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e76:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e7a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008e7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e92:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008e96:	e065      	b.n	8008f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	ee07 3a90 	vmov	s15, r3
 8008e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ea2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009020 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008eaa:	4b59      	ldr	r3, [pc, #356]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eb2:	ee07 3a90 	vmov	s15, r3
 8008eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008eba:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ebe:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008eca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ed6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008eda:	e043      	b.n	8008f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	ee07 3a90 	vmov	s15, r3
 8008ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ee6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008eee:	4b48      	ldr	r3, [pc, #288]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ef6:	ee07 3a90 	vmov	s15, r3
 8008efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008efe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f02:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008f1e:	e021      	b.n	8008f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	ee07 3a90 	vmov	s15, r3
 8008f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f2a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009020 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f32:	4b37      	ldr	r3, [pc, #220]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f3a:	ee07 3a90 	vmov	s15, r3
 8008f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f42:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f46:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f5e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008f62:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008f64:	4b2a      	ldr	r3, [pc, #168]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f68:	0a5b      	lsrs	r3, r3, #9
 8008f6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f6e:	ee07 3a90 	vmov	s15, r3
 8008f72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f76:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008f7a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f7e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f8a:	ee17 2a90 	vmov	r2, s15
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008f92:	4b1f      	ldr	r3, [pc, #124]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f96:	0c1b      	lsrs	r3, r3, #16
 8008f98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f9c:	ee07 3a90 	vmov	s15, r3
 8008fa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fa4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008fa8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fac:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fb8:	ee17 2a90 	vmov	r2, s15
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008fc0:	4b13      	ldr	r3, [pc, #76]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fc4:	0e1b      	lsrs	r3, r3, #24
 8008fc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fca:	ee07 3a90 	vmov	s15, r3
 8008fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fd2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008fd6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fda:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fe2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fe6:	ee17 2a90 	vmov	r2, s15
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008fee:	e008      	b.n	8009002 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2200      	movs	r2, #0
 8009000:	609a      	str	r2, [r3, #8]
}
 8009002:	bf00      	nop
 8009004:	3724      	adds	r7, #36	; 0x24
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop
 8009010:	58024400 	.word	0x58024400
 8009014:	03d09000 	.word	0x03d09000
 8009018:	46000000 	.word	0x46000000
 800901c:	4c742400 	.word	0x4c742400
 8009020:	4a742400 	.word	0x4a742400
 8009024:	4c371b00 	.word	0x4c371b00

08009028 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b084      	sub	sp, #16
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
 8009030:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009032:	2300      	movs	r3, #0
 8009034:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009036:	4b53      	ldr	r3, [pc, #332]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800903a:	f003 0303 	and.w	r3, r3, #3
 800903e:	2b03      	cmp	r3, #3
 8009040:	d101      	bne.n	8009046 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	e099      	b.n	800917a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009046:	4b4f      	ldr	r3, [pc, #316]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a4e      	ldr	r2, [pc, #312]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800904c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009050:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009052:	f7fa ffd3 	bl	8003ffc <HAL_GetTick>
 8009056:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009058:	e008      	b.n	800906c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800905a:	f7fa ffcf 	bl	8003ffc <HAL_GetTick>
 800905e:	4602      	mov	r2, r0
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	1ad3      	subs	r3, r2, r3
 8009064:	2b02      	cmp	r3, #2
 8009066:	d901      	bls.n	800906c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009068:	2303      	movs	r3, #3
 800906a:	e086      	b.n	800917a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800906c:	4b45      	ldr	r3, [pc, #276]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009074:	2b00      	cmp	r3, #0
 8009076:	d1f0      	bne.n	800905a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009078:	4b42      	ldr	r3, [pc, #264]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800907a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800907c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	031b      	lsls	r3, r3, #12
 8009086:	493f      	ldr	r1, [pc, #252]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009088:	4313      	orrs	r3, r2
 800908a:	628b      	str	r3, [r1, #40]	; 0x28
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	3b01      	subs	r3, #1
 8009092:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	3b01      	subs	r3, #1
 800909c:	025b      	lsls	r3, r3, #9
 800909e:	b29b      	uxth	r3, r3
 80090a0:	431a      	orrs	r2, r3
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	68db      	ldr	r3, [r3, #12]
 80090a6:	3b01      	subs	r3, #1
 80090a8:	041b      	lsls	r3, r3, #16
 80090aa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80090ae:	431a      	orrs	r2, r3
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	691b      	ldr	r3, [r3, #16]
 80090b4:	3b01      	subs	r3, #1
 80090b6:	061b      	lsls	r3, r3, #24
 80090b8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80090bc:	4931      	ldr	r1, [pc, #196]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090be:	4313      	orrs	r3, r2
 80090c0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80090c2:	4b30      	ldr	r3, [pc, #192]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090c6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	695b      	ldr	r3, [r3, #20]
 80090ce:	492d      	ldr	r1, [pc, #180]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090d0:	4313      	orrs	r3, r2
 80090d2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80090d4:	4b2b      	ldr	r3, [pc, #172]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090d8:	f023 0220 	bic.w	r2, r3, #32
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	699b      	ldr	r3, [r3, #24]
 80090e0:	4928      	ldr	r1, [pc, #160]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090e2:	4313      	orrs	r3, r2
 80090e4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80090e6:	4b27      	ldr	r3, [pc, #156]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090ea:	4a26      	ldr	r2, [pc, #152]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090ec:	f023 0310 	bic.w	r3, r3, #16
 80090f0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80090f2:	4b24      	ldr	r3, [pc, #144]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80090f6:	4b24      	ldr	r3, [pc, #144]	; (8009188 <RCCEx_PLL2_Config+0x160>)
 80090f8:	4013      	ands	r3, r2
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	69d2      	ldr	r2, [r2, #28]
 80090fe:	00d2      	lsls	r2, r2, #3
 8009100:	4920      	ldr	r1, [pc, #128]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009102:	4313      	orrs	r3, r2
 8009104:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009106:	4b1f      	ldr	r3, [pc, #124]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800910a:	4a1e      	ldr	r2, [pc, #120]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800910c:	f043 0310 	orr.w	r3, r3, #16
 8009110:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d106      	bne.n	8009126 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009118:	4b1a      	ldr	r3, [pc, #104]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800911a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800911c:	4a19      	ldr	r2, [pc, #100]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800911e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009122:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009124:	e00f      	b.n	8009146 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	2b01      	cmp	r3, #1
 800912a:	d106      	bne.n	800913a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800912c:	4b15      	ldr	r3, [pc, #84]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800912e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009130:	4a14      	ldr	r2, [pc, #80]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009136:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009138:	e005      	b.n	8009146 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800913a:	4b12      	ldr	r3, [pc, #72]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800913c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800913e:	4a11      	ldr	r2, [pc, #68]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009140:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009144:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009146:	4b0f      	ldr	r3, [pc, #60]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	4a0e      	ldr	r2, [pc, #56]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800914c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009150:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009152:	f7fa ff53 	bl	8003ffc <HAL_GetTick>
 8009156:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009158:	e008      	b.n	800916c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800915a:	f7fa ff4f 	bl	8003ffc <HAL_GetTick>
 800915e:	4602      	mov	r2, r0
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	1ad3      	subs	r3, r2, r3
 8009164:	2b02      	cmp	r3, #2
 8009166:	d901      	bls.n	800916c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009168:	2303      	movs	r3, #3
 800916a:	e006      	b.n	800917a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800916c:	4b05      	ldr	r3, [pc, #20]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009174:	2b00      	cmp	r3, #0
 8009176:	d0f0      	beq.n	800915a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009178:	7bfb      	ldrb	r3, [r7, #15]
}
 800917a:	4618      	mov	r0, r3
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
 8009182:	bf00      	nop
 8009184:	58024400 	.word	0x58024400
 8009188:	ffff0007 	.word	0xffff0007

0800918c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009196:	2300      	movs	r3, #0
 8009198:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800919a:	4b53      	ldr	r3, [pc, #332]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 800919c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800919e:	f003 0303 	and.w	r3, r3, #3
 80091a2:	2b03      	cmp	r3, #3
 80091a4:	d101      	bne.n	80091aa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e099      	b.n	80092de <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80091aa:	4b4f      	ldr	r3, [pc, #316]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4a4e      	ldr	r2, [pc, #312]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80091b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80091b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091b6:	f7fa ff21 	bl	8003ffc <HAL_GetTick>
 80091ba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80091bc:	e008      	b.n	80091d0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80091be:	f7fa ff1d 	bl	8003ffc <HAL_GetTick>
 80091c2:	4602      	mov	r2, r0
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	1ad3      	subs	r3, r2, r3
 80091c8:	2b02      	cmp	r3, #2
 80091ca:	d901      	bls.n	80091d0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80091cc:	2303      	movs	r3, #3
 80091ce:	e086      	b.n	80092de <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80091d0:	4b45      	ldr	r3, [pc, #276]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d1f0      	bne.n	80091be <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80091dc:	4b42      	ldr	r3, [pc, #264]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80091de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091e0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	051b      	lsls	r3, r3, #20
 80091ea:	493f      	ldr	r1, [pc, #252]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80091ec:	4313      	orrs	r3, r2
 80091ee:	628b      	str	r3, [r1, #40]	; 0x28
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	3b01      	subs	r3, #1
 80091f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	3b01      	subs	r3, #1
 8009200:	025b      	lsls	r3, r3, #9
 8009202:	b29b      	uxth	r3, r3
 8009204:	431a      	orrs	r2, r3
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	3b01      	subs	r3, #1
 800920c:	041b      	lsls	r3, r3, #16
 800920e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009212:	431a      	orrs	r2, r3
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	691b      	ldr	r3, [r3, #16]
 8009218:	3b01      	subs	r3, #1
 800921a:	061b      	lsls	r3, r3, #24
 800921c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009220:	4931      	ldr	r1, [pc, #196]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009222:	4313      	orrs	r3, r2
 8009224:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009226:	4b30      	ldr	r3, [pc, #192]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800922a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	695b      	ldr	r3, [r3, #20]
 8009232:	492d      	ldr	r1, [pc, #180]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009234:	4313      	orrs	r3, r2
 8009236:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009238:	4b2b      	ldr	r3, [pc, #172]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 800923a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800923c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	699b      	ldr	r3, [r3, #24]
 8009244:	4928      	ldr	r1, [pc, #160]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009246:	4313      	orrs	r3, r2
 8009248:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800924a:	4b27      	ldr	r3, [pc, #156]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 800924c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800924e:	4a26      	ldr	r2, [pc, #152]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009250:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009254:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009256:	4b24      	ldr	r3, [pc, #144]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009258:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800925a:	4b24      	ldr	r3, [pc, #144]	; (80092ec <RCCEx_PLL3_Config+0x160>)
 800925c:	4013      	ands	r3, r2
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	69d2      	ldr	r2, [r2, #28]
 8009262:	00d2      	lsls	r2, r2, #3
 8009264:	4920      	ldr	r1, [pc, #128]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009266:	4313      	orrs	r3, r2
 8009268:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800926a:	4b1f      	ldr	r3, [pc, #124]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 800926c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800926e:	4a1e      	ldr	r2, [pc, #120]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009274:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d106      	bne.n	800928a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800927c:	4b1a      	ldr	r3, [pc, #104]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 800927e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009280:	4a19      	ldr	r2, [pc, #100]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009282:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009286:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009288:	e00f      	b.n	80092aa <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d106      	bne.n	800929e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009290:	4b15      	ldr	r3, [pc, #84]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009294:	4a14      	ldr	r2, [pc, #80]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009296:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800929a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800929c:	e005      	b.n	80092aa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800929e:	4b12      	ldr	r3, [pc, #72]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80092a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a2:	4a11      	ldr	r2, [pc, #68]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80092a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80092a8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80092aa:	4b0f      	ldr	r3, [pc, #60]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a0e      	ldr	r2, [pc, #56]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80092b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092b6:	f7fa fea1 	bl	8003ffc <HAL_GetTick>
 80092ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80092bc:	e008      	b.n	80092d0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80092be:	f7fa fe9d 	bl	8003ffc <HAL_GetTick>
 80092c2:	4602      	mov	r2, r0
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	1ad3      	subs	r3, r2, r3
 80092c8:	2b02      	cmp	r3, #2
 80092ca:	d901      	bls.n	80092d0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80092cc:	2303      	movs	r3, #3
 80092ce:	e006      	b.n	80092de <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80092d0:	4b05      	ldr	r3, [pc, #20]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d0f0      	beq.n	80092be <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80092dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	bf00      	nop
 80092e8:	58024400 	.word	0x58024400
 80092ec:	ffff0007 	.word	0xffff0007

080092f0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b084      	sub	sp, #16
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d101      	bne.n	8009302 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80092fe:	2301      	movs	r3, #1
 8009300:	e0f1      	b.n	80094e6 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2200      	movs	r2, #0
 8009306:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a78      	ldr	r2, [pc, #480]	; (80094f0 <HAL_SPI_Init+0x200>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d00f      	beq.n	8009332 <HAL_SPI_Init+0x42>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a77      	ldr	r2, [pc, #476]	; (80094f4 <HAL_SPI_Init+0x204>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d00a      	beq.n	8009332 <HAL_SPI_Init+0x42>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a75      	ldr	r2, [pc, #468]	; (80094f8 <HAL_SPI_Init+0x208>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d005      	beq.n	8009332 <HAL_SPI_Init+0x42>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	68db      	ldr	r3, [r3, #12]
 800932a:	2b0f      	cmp	r3, #15
 800932c:	d901      	bls.n	8009332 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800932e:	2301      	movs	r3, #1
 8009330:	e0d9      	b.n	80094e6 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 f8e2 	bl	80094fc <SPI_GetPacketSize>
 8009338:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a6c      	ldr	r2, [pc, #432]	; (80094f0 <HAL_SPI_Init+0x200>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d00c      	beq.n	800935e <HAL_SPI_Init+0x6e>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a6a      	ldr	r2, [pc, #424]	; (80094f4 <HAL_SPI_Init+0x204>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d007      	beq.n	800935e <HAL_SPI_Init+0x6e>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a69      	ldr	r2, [pc, #420]	; (80094f8 <HAL_SPI_Init+0x208>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d002      	beq.n	800935e <HAL_SPI_Init+0x6e>
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2b08      	cmp	r3, #8
 800935c:	d811      	bhi.n	8009382 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009362:	4a63      	ldr	r2, [pc, #396]	; (80094f0 <HAL_SPI_Init+0x200>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d009      	beq.n	800937c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a61      	ldr	r2, [pc, #388]	; (80094f4 <HAL_SPI_Init+0x204>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d004      	beq.n	800937c <HAL_SPI_Init+0x8c>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a60      	ldr	r2, [pc, #384]	; (80094f8 <HAL_SPI_Init+0x208>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d104      	bne.n	8009386 <HAL_SPI_Init+0x96>
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	2b10      	cmp	r3, #16
 8009380:	d901      	bls.n	8009386 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8009382:	2301      	movs	r3, #1
 8009384:	e0af      	b.n	80094e6 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800938c:	b2db      	uxtb	r3, r3
 800938e:	2b00      	cmp	r3, #0
 8009390:	d106      	bne.n	80093a0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2200      	movs	r2, #0
 8009396:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f7f9 f9ac 	bl	80026f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2202      	movs	r2, #2
 80093a4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	681a      	ldr	r2, [r3, #0]
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f022 0201 	bic.w	r2, r2, #1
 80093b6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	689b      	ldr	r3, [r3, #8]
 80093be:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80093c2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	699b      	ldr	r3, [r3, #24]
 80093c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80093cc:	d119      	bne.n	8009402 <HAL_SPI_Init+0x112>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	685b      	ldr	r3, [r3, #4]
 80093d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80093d6:	d103      	bne.n	80093e0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d008      	beq.n	80093f2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d10c      	bne.n	8009402 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80093ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80093f0:	d107      	bne.n	8009402 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009400:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	69da      	ldr	r2, [r3, #28]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800940a:	431a      	orrs	r2, r3
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	431a      	orrs	r2, r3
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009414:	ea42 0103 	orr.w	r1, r2, r3
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	68da      	ldr	r2, [r3, #12]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	430a      	orrs	r2, r1
 8009422:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800942c:	431a      	orrs	r2, r3
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009432:	431a      	orrs	r2, r3
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	699b      	ldr	r3, [r3, #24]
 8009438:	431a      	orrs	r2, r3
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	691b      	ldr	r3, [r3, #16]
 800943e:	431a      	orrs	r2, r3
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	695b      	ldr	r3, [r3, #20]
 8009444:	431a      	orrs	r2, r3
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6a1b      	ldr	r3, [r3, #32]
 800944a:	431a      	orrs	r2, r3
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	431a      	orrs	r2, r3
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009456:	431a      	orrs	r2, r3
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	431a      	orrs	r2, r3
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009462:	ea42 0103 	orr.w	r1, r2, r3
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	430a      	orrs	r2, r1
 8009470:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d113      	bne.n	80094a2 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	689b      	ldr	r3, [r3, #8]
 8009480:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800948c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	689b      	ldr	r3, [r3, #8]
 8009494:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80094a0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f022 0201 	bic.w	r2, r2, #1
 80094b0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d00a      	beq.n	80094d4 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	68db      	ldr	r3, [r3, #12]
 80094c4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	430a      	orrs	r2, r1
 80094d2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2200      	movs	r2, #0
 80094d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2201      	movs	r2, #1
 80094e0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3710      	adds	r7, #16
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	40013000 	.word	0x40013000
 80094f4:	40003800 	.word	0x40003800
 80094f8:	40003c00 	.word	0x40003c00

080094fc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b085      	sub	sp, #20
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009508:	095b      	lsrs	r3, r3, #5
 800950a:	3301      	adds	r3, #1
 800950c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	68db      	ldr	r3, [r3, #12]
 8009512:	3301      	adds	r3, #1
 8009514:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	3307      	adds	r3, #7
 800951a:	08db      	lsrs	r3, r3, #3
 800951c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	68fa      	ldr	r2, [r7, #12]
 8009522:	fb02 f303 	mul.w	r3, r2, r3
}
 8009526:	4618      	mov	r0, r3
 8009528:	3714      	adds	r7, #20
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr

08009532 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b082      	sub	sp, #8
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d101      	bne.n	8009544 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009540:	2301      	movs	r3, #1
 8009542:	e049      	b.n	80095d8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800954a:	b2db      	uxtb	r3, r3
 800954c:	2b00      	cmp	r3, #0
 800954e:	d106      	bne.n	800955e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2200      	movs	r2, #0
 8009554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f7f9 ff6b 	bl	8003434 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2202      	movs	r2, #2
 8009562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681a      	ldr	r2, [r3, #0]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	3304      	adds	r3, #4
 800956e:	4619      	mov	r1, r3
 8009570:	4610      	mov	r0, r2
 8009572:	f000 fd71 	bl	800a058 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2201      	movs	r2, #1
 800957a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2201      	movs	r2, #1
 8009582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2201      	movs	r2, #1
 800958a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2201      	movs	r2, #1
 8009592:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2201      	movs	r2, #1
 800959a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2201      	movs	r2, #1
 80095a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2201      	movs	r2, #1
 80095aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2201      	movs	r2, #1
 80095b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2201      	movs	r2, #1
 80095ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2201      	movs	r2, #1
 80095c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2201      	movs	r2, #1
 80095ca:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2201      	movs	r2, #1
 80095d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80095d6:	2300      	movs	r3, #0
}
 80095d8:	4618      	mov	r0, r3
 80095da:	3708      	adds	r7, #8
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}

080095e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b085      	sub	sp, #20
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095ee:	b2db      	uxtb	r3, r3
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d001      	beq.n	80095f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80095f4:	2301      	movs	r3, #1
 80095f6:	e054      	b.n	80096a2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2202      	movs	r2, #2
 80095fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	68da      	ldr	r2, [r3, #12]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f042 0201 	orr.w	r2, r2, #1
 800960e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a26      	ldr	r2, [pc, #152]	; (80096b0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d022      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x80>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009622:	d01d      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x80>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a22      	ldr	r2, [pc, #136]	; (80096b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d018      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x80>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a21      	ldr	r2, [pc, #132]	; (80096b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d013      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x80>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a1f      	ldr	r2, [pc, #124]	; (80096bc <HAL_TIM_Base_Start_IT+0xdc>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d00e      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x80>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	4a1e      	ldr	r2, [pc, #120]	; (80096c0 <HAL_TIM_Base_Start_IT+0xe0>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d009      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x80>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a1c      	ldr	r2, [pc, #112]	; (80096c4 <HAL_TIM_Base_Start_IT+0xe4>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d004      	beq.n	8009660 <HAL_TIM_Base_Start_IT+0x80>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a1b      	ldr	r2, [pc, #108]	; (80096c8 <HAL_TIM_Base_Start_IT+0xe8>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d115      	bne.n	800968c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	689a      	ldr	r2, [r3, #8]
 8009666:	4b19      	ldr	r3, [pc, #100]	; (80096cc <HAL_TIM_Base_Start_IT+0xec>)
 8009668:	4013      	ands	r3, r2
 800966a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2b06      	cmp	r3, #6
 8009670:	d015      	beq.n	800969e <HAL_TIM_Base_Start_IT+0xbe>
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009678:	d011      	beq.n	800969e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	681a      	ldr	r2, [r3, #0]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f042 0201 	orr.w	r2, r2, #1
 8009688:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800968a:	e008      	b.n	800969e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f042 0201 	orr.w	r2, r2, #1
 800969a:	601a      	str	r2, [r3, #0]
 800969c:	e000      	b.n	80096a0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800969e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80096a0:	2300      	movs	r3, #0
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3714      	adds	r7, #20
 80096a6:	46bd      	mov	sp, r7
 80096a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ac:	4770      	bx	lr
 80096ae:	bf00      	nop
 80096b0:	40010000 	.word	0x40010000
 80096b4:	40000400 	.word	0x40000400
 80096b8:	40000800 	.word	0x40000800
 80096bc:	40000c00 	.word	0x40000c00
 80096c0:	40010400 	.word	0x40010400
 80096c4:	40001800 	.word	0x40001800
 80096c8:	40014000 	.word	0x40014000
 80096cc:	00010007 	.word	0x00010007

080096d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b082      	sub	sp, #8
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d101      	bne.n	80096e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80096de:	2301      	movs	r3, #1
 80096e0:	e049      	b.n	8009776 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096e8:	b2db      	uxtb	r3, r3
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d106      	bne.n	80096fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2200      	movs	r2, #0
 80096f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 f841 	bl	800977e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2202      	movs	r2, #2
 8009700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681a      	ldr	r2, [r3, #0]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	3304      	adds	r3, #4
 800970c:	4619      	mov	r1, r3
 800970e:	4610      	mov	r0, r2
 8009710:	f000 fca2 	bl	800a058 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2201      	movs	r2, #1
 8009718:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2201      	movs	r2, #1
 8009720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2201      	movs	r2, #1
 8009728:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2201      	movs	r2, #1
 8009730:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2201      	movs	r2, #1
 8009740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2201      	movs	r2, #1
 8009748:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2201      	movs	r2, #1
 8009750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2201      	movs	r2, #1
 8009760:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2201      	movs	r2, #1
 8009768:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2201      	movs	r2, #1
 8009770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009774:	2300      	movs	r3, #0
}
 8009776:	4618      	mov	r0, r3
 8009778:	3708      	adds	r7, #8
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}

0800977e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800977e:	b480      	push	{r7}
 8009780:	b083      	sub	sp, #12
 8009782:	af00      	add	r7, sp, #0
 8009784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009786:	bf00      	nop
 8009788:	370c      	adds	r7, #12
 800978a:	46bd      	mov	sp, r7
 800978c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009790:	4770      	bx	lr
	...

08009794 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b084      	sub	sp, #16
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
 800979c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d109      	bne.n	80097b8 <HAL_TIM_PWM_Start+0x24>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80097aa:	b2db      	uxtb	r3, r3
 80097ac:	2b01      	cmp	r3, #1
 80097ae:	bf14      	ite	ne
 80097b0:	2301      	movne	r3, #1
 80097b2:	2300      	moveq	r3, #0
 80097b4:	b2db      	uxtb	r3, r3
 80097b6:	e03c      	b.n	8009832 <HAL_TIM_PWM_Start+0x9e>
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	2b04      	cmp	r3, #4
 80097bc:	d109      	bne.n	80097d2 <HAL_TIM_PWM_Start+0x3e>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80097c4:	b2db      	uxtb	r3, r3
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	bf14      	ite	ne
 80097ca:	2301      	movne	r3, #1
 80097cc:	2300      	moveq	r3, #0
 80097ce:	b2db      	uxtb	r3, r3
 80097d0:	e02f      	b.n	8009832 <HAL_TIM_PWM_Start+0x9e>
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	2b08      	cmp	r3, #8
 80097d6:	d109      	bne.n	80097ec <HAL_TIM_PWM_Start+0x58>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80097de:	b2db      	uxtb	r3, r3
 80097e0:	2b01      	cmp	r3, #1
 80097e2:	bf14      	ite	ne
 80097e4:	2301      	movne	r3, #1
 80097e6:	2300      	moveq	r3, #0
 80097e8:	b2db      	uxtb	r3, r3
 80097ea:	e022      	b.n	8009832 <HAL_TIM_PWM_Start+0x9e>
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	2b0c      	cmp	r3, #12
 80097f0:	d109      	bne.n	8009806 <HAL_TIM_PWM_Start+0x72>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80097f8:	b2db      	uxtb	r3, r3
 80097fa:	2b01      	cmp	r3, #1
 80097fc:	bf14      	ite	ne
 80097fe:	2301      	movne	r3, #1
 8009800:	2300      	moveq	r3, #0
 8009802:	b2db      	uxtb	r3, r3
 8009804:	e015      	b.n	8009832 <HAL_TIM_PWM_Start+0x9e>
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	2b10      	cmp	r3, #16
 800980a:	d109      	bne.n	8009820 <HAL_TIM_PWM_Start+0x8c>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009812:	b2db      	uxtb	r3, r3
 8009814:	2b01      	cmp	r3, #1
 8009816:	bf14      	ite	ne
 8009818:	2301      	movne	r3, #1
 800981a:	2300      	moveq	r3, #0
 800981c:	b2db      	uxtb	r3, r3
 800981e:	e008      	b.n	8009832 <HAL_TIM_PWM_Start+0x9e>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009826:	b2db      	uxtb	r3, r3
 8009828:	2b01      	cmp	r3, #1
 800982a:	bf14      	ite	ne
 800982c:	2301      	movne	r3, #1
 800982e:	2300      	moveq	r3, #0
 8009830:	b2db      	uxtb	r3, r3
 8009832:	2b00      	cmp	r3, #0
 8009834:	d001      	beq.n	800983a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009836:	2301      	movs	r3, #1
 8009838:	e0a1      	b.n	800997e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d104      	bne.n	800984a <HAL_TIM_PWM_Start+0xb6>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2202      	movs	r2, #2
 8009844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009848:	e023      	b.n	8009892 <HAL_TIM_PWM_Start+0xfe>
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	2b04      	cmp	r3, #4
 800984e:	d104      	bne.n	800985a <HAL_TIM_PWM_Start+0xc6>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2202      	movs	r2, #2
 8009854:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009858:	e01b      	b.n	8009892 <HAL_TIM_PWM_Start+0xfe>
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	2b08      	cmp	r3, #8
 800985e:	d104      	bne.n	800986a <HAL_TIM_PWM_Start+0xd6>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2202      	movs	r2, #2
 8009864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009868:	e013      	b.n	8009892 <HAL_TIM_PWM_Start+0xfe>
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	2b0c      	cmp	r3, #12
 800986e:	d104      	bne.n	800987a <HAL_TIM_PWM_Start+0xe6>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2202      	movs	r2, #2
 8009874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009878:	e00b      	b.n	8009892 <HAL_TIM_PWM_Start+0xfe>
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	2b10      	cmp	r3, #16
 800987e:	d104      	bne.n	800988a <HAL_TIM_PWM_Start+0xf6>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2202      	movs	r2, #2
 8009884:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009888:	e003      	b.n	8009892 <HAL_TIM_PWM_Start+0xfe>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2202      	movs	r2, #2
 800988e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	2201      	movs	r2, #1
 8009898:	6839      	ldr	r1, [r7, #0]
 800989a:	4618      	mov	r0, r3
 800989c:	f000 ffea 	bl	800a874 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	4a38      	ldr	r2, [pc, #224]	; (8009988 <HAL_TIM_PWM_Start+0x1f4>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d013      	beq.n	80098d2 <HAL_TIM_PWM_Start+0x13e>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	4a37      	ldr	r2, [pc, #220]	; (800998c <HAL_TIM_PWM_Start+0x1f8>)
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d00e      	beq.n	80098d2 <HAL_TIM_PWM_Start+0x13e>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	4a35      	ldr	r2, [pc, #212]	; (8009990 <HAL_TIM_PWM_Start+0x1fc>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d009      	beq.n	80098d2 <HAL_TIM_PWM_Start+0x13e>
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4a34      	ldr	r2, [pc, #208]	; (8009994 <HAL_TIM_PWM_Start+0x200>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d004      	beq.n	80098d2 <HAL_TIM_PWM_Start+0x13e>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a32      	ldr	r2, [pc, #200]	; (8009998 <HAL_TIM_PWM_Start+0x204>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d101      	bne.n	80098d6 <HAL_TIM_PWM_Start+0x142>
 80098d2:	2301      	movs	r3, #1
 80098d4:	e000      	b.n	80098d8 <HAL_TIM_PWM_Start+0x144>
 80098d6:	2300      	movs	r3, #0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d007      	beq.n	80098ec <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80098ea:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a25      	ldr	r2, [pc, #148]	; (8009988 <HAL_TIM_PWM_Start+0x1f4>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d022      	beq.n	800993c <HAL_TIM_PWM_Start+0x1a8>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098fe:	d01d      	beq.n	800993c <HAL_TIM_PWM_Start+0x1a8>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a25      	ldr	r2, [pc, #148]	; (800999c <HAL_TIM_PWM_Start+0x208>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d018      	beq.n	800993c <HAL_TIM_PWM_Start+0x1a8>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a24      	ldr	r2, [pc, #144]	; (80099a0 <HAL_TIM_PWM_Start+0x20c>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d013      	beq.n	800993c <HAL_TIM_PWM_Start+0x1a8>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a22      	ldr	r2, [pc, #136]	; (80099a4 <HAL_TIM_PWM_Start+0x210>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d00e      	beq.n	800993c <HAL_TIM_PWM_Start+0x1a8>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a1a      	ldr	r2, [pc, #104]	; (800998c <HAL_TIM_PWM_Start+0x1f8>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d009      	beq.n	800993c <HAL_TIM_PWM_Start+0x1a8>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a1e      	ldr	r2, [pc, #120]	; (80099a8 <HAL_TIM_PWM_Start+0x214>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d004      	beq.n	800993c <HAL_TIM_PWM_Start+0x1a8>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a16      	ldr	r2, [pc, #88]	; (8009990 <HAL_TIM_PWM_Start+0x1fc>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d115      	bne.n	8009968 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	689a      	ldr	r2, [r3, #8]
 8009942:	4b1a      	ldr	r3, [pc, #104]	; (80099ac <HAL_TIM_PWM_Start+0x218>)
 8009944:	4013      	ands	r3, r2
 8009946:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2b06      	cmp	r3, #6
 800994c:	d015      	beq.n	800997a <HAL_TIM_PWM_Start+0x1e6>
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009954:	d011      	beq.n	800997a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f042 0201 	orr.w	r2, r2, #1
 8009964:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009966:	e008      	b.n	800997a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681a      	ldr	r2, [r3, #0]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f042 0201 	orr.w	r2, r2, #1
 8009976:	601a      	str	r2, [r3, #0]
 8009978:	e000      	b.n	800997c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800997a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800997c:	2300      	movs	r3, #0
}
 800997e:	4618      	mov	r0, r3
 8009980:	3710      	adds	r7, #16
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}
 8009986:	bf00      	nop
 8009988:	40010000 	.word	0x40010000
 800998c:	40010400 	.word	0x40010400
 8009990:	40014000 	.word	0x40014000
 8009994:	40014400 	.word	0x40014400
 8009998:	40014800 	.word	0x40014800
 800999c:	40000400 	.word	0x40000400
 80099a0:	40000800 	.word	0x40000800
 80099a4:	40000c00 	.word	0x40000c00
 80099a8:	40001800 	.word	0x40001800
 80099ac:	00010007 	.word	0x00010007

080099b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b082      	sub	sp, #8
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	691b      	ldr	r3, [r3, #16]
 80099be:	f003 0302 	and.w	r3, r3, #2
 80099c2:	2b02      	cmp	r3, #2
 80099c4:	d122      	bne.n	8009a0c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	68db      	ldr	r3, [r3, #12]
 80099cc:	f003 0302 	and.w	r3, r3, #2
 80099d0:	2b02      	cmp	r3, #2
 80099d2:	d11b      	bne.n	8009a0c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f06f 0202 	mvn.w	r2, #2
 80099dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2201      	movs	r2, #1
 80099e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	699b      	ldr	r3, [r3, #24]
 80099ea:	f003 0303 	and.w	r3, r3, #3
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d003      	beq.n	80099fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f000 fb12 	bl	800a01c <HAL_TIM_IC_CaptureCallback>
 80099f8:	e005      	b.n	8009a06 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f000 fb04 	bl	800a008 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f000 fb15 	bl	800a030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	691b      	ldr	r3, [r3, #16]
 8009a12:	f003 0304 	and.w	r3, r3, #4
 8009a16:	2b04      	cmp	r3, #4
 8009a18:	d122      	bne.n	8009a60 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	68db      	ldr	r3, [r3, #12]
 8009a20:	f003 0304 	and.w	r3, r3, #4
 8009a24:	2b04      	cmp	r3, #4
 8009a26:	d11b      	bne.n	8009a60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f06f 0204 	mvn.w	r2, #4
 8009a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2202      	movs	r2, #2
 8009a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	699b      	ldr	r3, [r3, #24]
 8009a3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d003      	beq.n	8009a4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 fae8 	bl	800a01c <HAL_TIM_IC_CaptureCallback>
 8009a4c:	e005      	b.n	8009a5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 fada 	bl	800a008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f000 faeb 	bl	800a030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	691b      	ldr	r3, [r3, #16]
 8009a66:	f003 0308 	and.w	r3, r3, #8
 8009a6a:	2b08      	cmp	r3, #8
 8009a6c:	d122      	bne.n	8009ab4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	68db      	ldr	r3, [r3, #12]
 8009a74:	f003 0308 	and.w	r3, r3, #8
 8009a78:	2b08      	cmp	r3, #8
 8009a7a:	d11b      	bne.n	8009ab4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f06f 0208 	mvn.w	r2, #8
 8009a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2204      	movs	r2, #4
 8009a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	69db      	ldr	r3, [r3, #28]
 8009a92:	f003 0303 	and.w	r3, r3, #3
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d003      	beq.n	8009aa2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 fabe 	bl	800a01c <HAL_TIM_IC_CaptureCallback>
 8009aa0:	e005      	b.n	8009aae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 fab0 	bl	800a008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f000 fac1 	bl	800a030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	691b      	ldr	r3, [r3, #16]
 8009aba:	f003 0310 	and.w	r3, r3, #16
 8009abe:	2b10      	cmp	r3, #16
 8009ac0:	d122      	bne.n	8009b08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	68db      	ldr	r3, [r3, #12]
 8009ac8:	f003 0310 	and.w	r3, r3, #16
 8009acc:	2b10      	cmp	r3, #16
 8009ace:	d11b      	bne.n	8009b08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f06f 0210 	mvn.w	r2, #16
 8009ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2208      	movs	r2, #8
 8009ade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	69db      	ldr	r3, [r3, #28]
 8009ae6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d003      	beq.n	8009af6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f000 fa94 	bl	800a01c <HAL_TIM_IC_CaptureCallback>
 8009af4:	e005      	b.n	8009b02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f000 fa86 	bl	800a008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f000 fa97 	bl	800a030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2200      	movs	r2, #0
 8009b06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	691b      	ldr	r3, [r3, #16]
 8009b0e:	f003 0301 	and.w	r3, r3, #1
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d10e      	bne.n	8009b34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	68db      	ldr	r3, [r3, #12]
 8009b1c:	f003 0301 	and.w	r3, r3, #1
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d107      	bne.n	8009b34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f06f 0201 	mvn.w	r2, #1
 8009b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f7f8 f80a 	bl	8001b48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	691b      	ldr	r3, [r3, #16]
 8009b3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b3e:	2b80      	cmp	r3, #128	; 0x80
 8009b40:	d10e      	bne.n	8009b60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	68db      	ldr	r3, [r3, #12]
 8009b48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b4c:	2b80      	cmp	r3, #128	; 0x80
 8009b4e:	d107      	bne.n	8009b60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f000 ffc6 	bl	800aaec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	691b      	ldr	r3, [r3, #16]
 8009b66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b6e:	d10e      	bne.n	8009b8e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	68db      	ldr	r3, [r3, #12]
 8009b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b7a:	2b80      	cmp	r3, #128	; 0x80
 8009b7c:	d107      	bne.n	8009b8e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009b86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 ffb9 	bl	800ab00 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	691b      	ldr	r3, [r3, #16]
 8009b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b98:	2b40      	cmp	r3, #64	; 0x40
 8009b9a:	d10e      	bne.n	8009bba <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	68db      	ldr	r3, [r3, #12]
 8009ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ba6:	2b40      	cmp	r3, #64	; 0x40
 8009ba8:	d107      	bne.n	8009bba <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009bb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f000 fa45 	bl	800a044 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	691b      	ldr	r3, [r3, #16]
 8009bc0:	f003 0320 	and.w	r3, r3, #32
 8009bc4:	2b20      	cmp	r3, #32
 8009bc6:	d10e      	bne.n	8009be6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	f003 0320 	and.w	r3, r3, #32
 8009bd2:	2b20      	cmp	r3, #32
 8009bd4:	d107      	bne.n	8009be6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	f06f 0220 	mvn.w	r2, #32
 8009bde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f000 ff79 	bl	800aad8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009be6:	bf00      	nop
 8009be8:	3708      	adds	r7, #8
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
	...

08009bf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b086      	sub	sp, #24
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	60f8      	str	r0, [r7, #12]
 8009bf8:	60b9      	str	r1, [r7, #8]
 8009bfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c06:	2b01      	cmp	r3, #1
 8009c08:	d101      	bne.n	8009c0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009c0a:	2302      	movs	r3, #2
 8009c0c:	e0ff      	b.n	8009e0e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	2201      	movs	r2, #1
 8009c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2b14      	cmp	r3, #20
 8009c1a:	f200 80f0 	bhi.w	8009dfe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009c1e:	a201      	add	r2, pc, #4	; (adr r2, 8009c24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c24:	08009c79 	.word	0x08009c79
 8009c28:	08009dff 	.word	0x08009dff
 8009c2c:	08009dff 	.word	0x08009dff
 8009c30:	08009dff 	.word	0x08009dff
 8009c34:	08009cb9 	.word	0x08009cb9
 8009c38:	08009dff 	.word	0x08009dff
 8009c3c:	08009dff 	.word	0x08009dff
 8009c40:	08009dff 	.word	0x08009dff
 8009c44:	08009cfb 	.word	0x08009cfb
 8009c48:	08009dff 	.word	0x08009dff
 8009c4c:	08009dff 	.word	0x08009dff
 8009c50:	08009dff 	.word	0x08009dff
 8009c54:	08009d3b 	.word	0x08009d3b
 8009c58:	08009dff 	.word	0x08009dff
 8009c5c:	08009dff 	.word	0x08009dff
 8009c60:	08009dff 	.word	0x08009dff
 8009c64:	08009d7d 	.word	0x08009d7d
 8009c68:	08009dff 	.word	0x08009dff
 8009c6c:	08009dff 	.word	0x08009dff
 8009c70:	08009dff 	.word	0x08009dff
 8009c74:	08009dbd 	.word	0x08009dbd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68b9      	ldr	r1, [r7, #8]
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f000 fa84 	bl	800a18c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	699a      	ldr	r2, [r3, #24]
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f042 0208 	orr.w	r2, r2, #8
 8009c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	699a      	ldr	r2, [r3, #24]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f022 0204 	bic.w	r2, r2, #4
 8009ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	6999      	ldr	r1, [r3, #24]
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	691a      	ldr	r2, [r3, #16]
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	430a      	orrs	r2, r1
 8009cb4:	619a      	str	r2, [r3, #24]
      break;
 8009cb6:	e0a5      	b.n	8009e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	68b9      	ldr	r1, [r7, #8]
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f000 faf4 	bl	800a2ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	699a      	ldr	r2, [r3, #24]
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009cd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	699a      	ldr	r2, [r3, #24]
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ce2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	6999      	ldr	r1, [r3, #24]
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	691b      	ldr	r3, [r3, #16]
 8009cee:	021a      	lsls	r2, r3, #8
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	430a      	orrs	r2, r1
 8009cf6:	619a      	str	r2, [r3, #24]
      break;
 8009cf8:	e084      	b.n	8009e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	68b9      	ldr	r1, [r7, #8]
 8009d00:	4618      	mov	r0, r3
 8009d02:	f000 fb5d 	bl	800a3c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	69da      	ldr	r2, [r3, #28]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f042 0208 	orr.w	r2, r2, #8
 8009d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	69da      	ldr	r2, [r3, #28]
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	f022 0204 	bic.w	r2, r2, #4
 8009d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	69d9      	ldr	r1, [r3, #28]
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	691a      	ldr	r2, [r3, #16]
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	430a      	orrs	r2, r1
 8009d36:	61da      	str	r2, [r3, #28]
      break;
 8009d38:	e064      	b.n	8009e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	68b9      	ldr	r1, [r7, #8]
 8009d40:	4618      	mov	r0, r3
 8009d42:	f000 fbc5 	bl	800a4d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	69da      	ldr	r2, [r3, #28]
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009d54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	69da      	ldr	r2, [r3, #28]
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	69d9      	ldr	r1, [r3, #28]
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	691b      	ldr	r3, [r3, #16]
 8009d70:	021a      	lsls	r2, r3, #8
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	430a      	orrs	r2, r1
 8009d78:	61da      	str	r2, [r3, #28]
      break;
 8009d7a:	e043      	b.n	8009e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	68b9      	ldr	r1, [r7, #8]
 8009d82:	4618      	mov	r0, r3
 8009d84:	f000 fc0e 	bl	800a5a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f042 0208 	orr.w	r2, r2, #8
 8009d96:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f022 0204 	bic.w	r2, r2, #4
 8009da6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	691a      	ldr	r2, [r3, #16]
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	430a      	orrs	r2, r1
 8009db8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009dba:	e023      	b.n	8009e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	68b9      	ldr	r1, [r7, #8]
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	f000 fc52 	bl	800a66c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009dd6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009de6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	691b      	ldr	r3, [r3, #16]
 8009df2:	021a      	lsls	r2, r3, #8
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	430a      	orrs	r2, r1
 8009dfa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009dfc:	e002      	b.n	8009e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	75fb      	strb	r3, [r7, #23]
      break;
 8009e02:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	2200      	movs	r2, #0
 8009e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3718      	adds	r7, #24
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop

08009e18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b084      	sub	sp, #16
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009e22:	2300      	movs	r3, #0
 8009e24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e2c:	2b01      	cmp	r3, #1
 8009e2e:	d101      	bne.n	8009e34 <HAL_TIM_ConfigClockSource+0x1c>
 8009e30:	2302      	movs	r3, #2
 8009e32:	e0dc      	b.n	8009fee <HAL_TIM_ConfigClockSource+0x1d6>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2201      	movs	r2, #1
 8009e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2202      	movs	r2, #2
 8009e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	689b      	ldr	r3, [r3, #8]
 8009e4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009e4c:	68ba      	ldr	r2, [r7, #8]
 8009e4e:	4b6a      	ldr	r3, [pc, #424]	; (8009ff8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8009e50:	4013      	ands	r3, r2
 8009e52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	68ba      	ldr	r2, [r7, #8]
 8009e62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	4a64      	ldr	r2, [pc, #400]	; (8009ffc <HAL_TIM_ConfigClockSource+0x1e4>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	f000 80a9 	beq.w	8009fc2 <HAL_TIM_ConfigClockSource+0x1aa>
 8009e70:	4a62      	ldr	r2, [pc, #392]	; (8009ffc <HAL_TIM_ConfigClockSource+0x1e4>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	f200 80ae 	bhi.w	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e78:	4a61      	ldr	r2, [pc, #388]	; (800a000 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	f000 80a1 	beq.w	8009fc2 <HAL_TIM_ConfigClockSource+0x1aa>
 8009e80:	4a5f      	ldr	r2, [pc, #380]	; (800a000 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	f200 80a6 	bhi.w	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e88:	4a5e      	ldr	r2, [pc, #376]	; (800a004 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	f000 8099 	beq.w	8009fc2 <HAL_TIM_ConfigClockSource+0x1aa>
 8009e90:	4a5c      	ldr	r2, [pc, #368]	; (800a004 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	f200 809e 	bhi.w	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e98:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009e9c:	f000 8091 	beq.w	8009fc2 <HAL_TIM_ConfigClockSource+0x1aa>
 8009ea0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009ea4:	f200 8096 	bhi.w	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ea8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009eac:	f000 8089 	beq.w	8009fc2 <HAL_TIM_ConfigClockSource+0x1aa>
 8009eb0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009eb4:	f200 808e 	bhi.w	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009eb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ebc:	d03e      	beq.n	8009f3c <HAL_TIM_ConfigClockSource+0x124>
 8009ebe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ec2:	f200 8087 	bhi.w	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009eca:	f000 8086 	beq.w	8009fda <HAL_TIM_ConfigClockSource+0x1c2>
 8009ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ed2:	d87f      	bhi.n	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ed4:	2b70      	cmp	r3, #112	; 0x70
 8009ed6:	d01a      	beq.n	8009f0e <HAL_TIM_ConfigClockSource+0xf6>
 8009ed8:	2b70      	cmp	r3, #112	; 0x70
 8009eda:	d87b      	bhi.n	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009edc:	2b60      	cmp	r3, #96	; 0x60
 8009ede:	d050      	beq.n	8009f82 <HAL_TIM_ConfigClockSource+0x16a>
 8009ee0:	2b60      	cmp	r3, #96	; 0x60
 8009ee2:	d877      	bhi.n	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ee4:	2b50      	cmp	r3, #80	; 0x50
 8009ee6:	d03c      	beq.n	8009f62 <HAL_TIM_ConfigClockSource+0x14a>
 8009ee8:	2b50      	cmp	r3, #80	; 0x50
 8009eea:	d873      	bhi.n	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009eec:	2b40      	cmp	r3, #64	; 0x40
 8009eee:	d058      	beq.n	8009fa2 <HAL_TIM_ConfigClockSource+0x18a>
 8009ef0:	2b40      	cmp	r3, #64	; 0x40
 8009ef2:	d86f      	bhi.n	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ef4:	2b30      	cmp	r3, #48	; 0x30
 8009ef6:	d064      	beq.n	8009fc2 <HAL_TIM_ConfigClockSource+0x1aa>
 8009ef8:	2b30      	cmp	r3, #48	; 0x30
 8009efa:	d86b      	bhi.n	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009efc:	2b20      	cmp	r3, #32
 8009efe:	d060      	beq.n	8009fc2 <HAL_TIM_ConfigClockSource+0x1aa>
 8009f00:	2b20      	cmp	r3, #32
 8009f02:	d867      	bhi.n	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d05c      	beq.n	8009fc2 <HAL_TIM_ConfigClockSource+0x1aa>
 8009f08:	2b10      	cmp	r3, #16
 8009f0a:	d05a      	beq.n	8009fc2 <HAL_TIM_ConfigClockSource+0x1aa>
 8009f0c:	e062      	b.n	8009fd4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6818      	ldr	r0, [r3, #0]
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	6899      	ldr	r1, [r3, #8]
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	685a      	ldr	r2, [r3, #4]
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	68db      	ldr	r3, [r3, #12]
 8009f1e:	f000 fc89 	bl	800a834 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009f30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	68ba      	ldr	r2, [r7, #8]
 8009f38:	609a      	str	r2, [r3, #8]
      break;
 8009f3a:	e04f      	b.n	8009fdc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6818      	ldr	r0, [r3, #0]
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	6899      	ldr	r1, [r3, #8]
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	685a      	ldr	r2, [r3, #4]
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	68db      	ldr	r3, [r3, #12]
 8009f4c:	f000 fc72 	bl	800a834 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	689a      	ldr	r2, [r3, #8]
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009f5e:	609a      	str	r2, [r3, #8]
      break;
 8009f60:	e03c      	b.n	8009fdc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6818      	ldr	r0, [r3, #0]
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	6859      	ldr	r1, [r3, #4]
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	461a      	mov	r2, r3
 8009f70:	f000 fbe2 	bl	800a738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	2150      	movs	r1, #80	; 0x50
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f000 fc3c 	bl	800a7f8 <TIM_ITRx_SetConfig>
      break;
 8009f80:	e02c      	b.n	8009fdc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6818      	ldr	r0, [r3, #0]
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	6859      	ldr	r1, [r3, #4]
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	68db      	ldr	r3, [r3, #12]
 8009f8e:	461a      	mov	r2, r3
 8009f90:	f000 fc01 	bl	800a796 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	2160      	movs	r1, #96	; 0x60
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f000 fc2c 	bl	800a7f8 <TIM_ITRx_SetConfig>
      break;
 8009fa0:	e01c      	b.n	8009fdc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6818      	ldr	r0, [r3, #0]
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	6859      	ldr	r1, [r3, #4]
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	68db      	ldr	r3, [r3, #12]
 8009fae:	461a      	mov	r2, r3
 8009fb0:	f000 fbc2 	bl	800a738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	2140      	movs	r1, #64	; 0x40
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f000 fc1c 	bl	800a7f8 <TIM_ITRx_SetConfig>
      break;
 8009fc0:	e00c      	b.n	8009fdc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4619      	mov	r1, r3
 8009fcc:	4610      	mov	r0, r2
 8009fce:	f000 fc13 	bl	800a7f8 <TIM_ITRx_SetConfig>
      break;
 8009fd2:	e003      	b.n	8009fdc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	73fb      	strb	r3, [r7, #15]
      break;
 8009fd8:	e000      	b.n	8009fdc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009fda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3710      	adds	r7, #16
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	ffceff88 	.word	0xffceff88
 8009ffc:	00100040 	.word	0x00100040
 800a000:	00100030 	.word	0x00100030
 800a004:	00100020 	.word	0x00100020

0800a008 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a008:	b480      	push	{r7}
 800a00a:	b083      	sub	sp, #12
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a010:	bf00      	nop
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr

0800a01c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b083      	sub	sp, #12
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a024:	bf00      	nop
 800a026:	370c      	adds	r7, #12
 800a028:	46bd      	mov	sp, r7
 800a02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02e:	4770      	bx	lr

0800a030 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a030:	b480      	push	{r7}
 800a032:	b083      	sub	sp, #12
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a038:	bf00      	nop
 800a03a:	370c      	adds	r7, #12
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr

0800a044 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a044:	b480      	push	{r7}
 800a046:	b083      	sub	sp, #12
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a04c:	bf00      	nop
 800a04e:	370c      	adds	r7, #12
 800a050:	46bd      	mov	sp, r7
 800a052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a056:	4770      	bx	lr

0800a058 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a058:	b480      	push	{r7}
 800a05a:	b085      	sub	sp, #20
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
 800a060:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	4a40      	ldr	r2, [pc, #256]	; (800a16c <TIM_Base_SetConfig+0x114>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d013      	beq.n	800a098 <TIM_Base_SetConfig+0x40>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a076:	d00f      	beq.n	800a098 <TIM_Base_SetConfig+0x40>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	4a3d      	ldr	r2, [pc, #244]	; (800a170 <TIM_Base_SetConfig+0x118>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d00b      	beq.n	800a098 <TIM_Base_SetConfig+0x40>
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	4a3c      	ldr	r2, [pc, #240]	; (800a174 <TIM_Base_SetConfig+0x11c>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d007      	beq.n	800a098 <TIM_Base_SetConfig+0x40>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	4a3b      	ldr	r2, [pc, #236]	; (800a178 <TIM_Base_SetConfig+0x120>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d003      	beq.n	800a098 <TIM_Base_SetConfig+0x40>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	4a3a      	ldr	r2, [pc, #232]	; (800a17c <TIM_Base_SetConfig+0x124>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d108      	bne.n	800a0aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a09e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	685b      	ldr	r3, [r3, #4]
 800a0a4:	68fa      	ldr	r2, [r7, #12]
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	4a2f      	ldr	r2, [pc, #188]	; (800a16c <TIM_Base_SetConfig+0x114>)
 800a0ae:	4293      	cmp	r3, r2
 800a0b0:	d01f      	beq.n	800a0f2 <TIM_Base_SetConfig+0x9a>
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0b8:	d01b      	beq.n	800a0f2 <TIM_Base_SetConfig+0x9a>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	4a2c      	ldr	r2, [pc, #176]	; (800a170 <TIM_Base_SetConfig+0x118>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d017      	beq.n	800a0f2 <TIM_Base_SetConfig+0x9a>
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	4a2b      	ldr	r2, [pc, #172]	; (800a174 <TIM_Base_SetConfig+0x11c>)
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	d013      	beq.n	800a0f2 <TIM_Base_SetConfig+0x9a>
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	4a2a      	ldr	r2, [pc, #168]	; (800a178 <TIM_Base_SetConfig+0x120>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d00f      	beq.n	800a0f2 <TIM_Base_SetConfig+0x9a>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	4a29      	ldr	r2, [pc, #164]	; (800a17c <TIM_Base_SetConfig+0x124>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d00b      	beq.n	800a0f2 <TIM_Base_SetConfig+0x9a>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	4a28      	ldr	r2, [pc, #160]	; (800a180 <TIM_Base_SetConfig+0x128>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d007      	beq.n	800a0f2 <TIM_Base_SetConfig+0x9a>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	4a27      	ldr	r2, [pc, #156]	; (800a184 <TIM_Base_SetConfig+0x12c>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d003      	beq.n	800a0f2 <TIM_Base_SetConfig+0x9a>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	4a26      	ldr	r2, [pc, #152]	; (800a188 <TIM_Base_SetConfig+0x130>)
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d108      	bne.n	800a104 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a0f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	68db      	ldr	r3, [r3, #12]
 800a0fe:	68fa      	ldr	r2, [r7, #12]
 800a100:	4313      	orrs	r3, r2
 800a102:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	695b      	ldr	r3, [r3, #20]
 800a10e:	4313      	orrs	r3, r2
 800a110:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	68fa      	ldr	r2, [r7, #12]
 800a116:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	689a      	ldr	r2, [r3, #8]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	681a      	ldr	r2, [r3, #0]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	4a10      	ldr	r2, [pc, #64]	; (800a16c <TIM_Base_SetConfig+0x114>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d00f      	beq.n	800a150 <TIM_Base_SetConfig+0xf8>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	4a12      	ldr	r2, [pc, #72]	; (800a17c <TIM_Base_SetConfig+0x124>)
 800a134:	4293      	cmp	r3, r2
 800a136:	d00b      	beq.n	800a150 <TIM_Base_SetConfig+0xf8>
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	4a11      	ldr	r2, [pc, #68]	; (800a180 <TIM_Base_SetConfig+0x128>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d007      	beq.n	800a150 <TIM_Base_SetConfig+0xf8>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4a10      	ldr	r2, [pc, #64]	; (800a184 <TIM_Base_SetConfig+0x12c>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d003      	beq.n	800a150 <TIM_Base_SetConfig+0xf8>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	4a0f      	ldr	r2, [pc, #60]	; (800a188 <TIM_Base_SetConfig+0x130>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d103      	bne.n	800a158 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	691a      	ldr	r2, [r3, #16]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2201      	movs	r2, #1
 800a15c:	615a      	str	r2, [r3, #20]
}
 800a15e:	bf00      	nop
 800a160:	3714      	adds	r7, #20
 800a162:	46bd      	mov	sp, r7
 800a164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a168:	4770      	bx	lr
 800a16a:	bf00      	nop
 800a16c:	40010000 	.word	0x40010000
 800a170:	40000400 	.word	0x40000400
 800a174:	40000800 	.word	0x40000800
 800a178:	40000c00 	.word	0x40000c00
 800a17c:	40010400 	.word	0x40010400
 800a180:	40014000 	.word	0x40014000
 800a184:	40014400 	.word	0x40014400
 800a188:	40014800 	.word	0x40014800

0800a18c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b087      	sub	sp, #28
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
 800a194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6a1b      	ldr	r3, [r3, #32]
 800a19a:	f023 0201 	bic.w	r2, r3, #1
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6a1b      	ldr	r3, [r3, #32]
 800a1a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	685b      	ldr	r3, [r3, #4]
 800a1ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	699b      	ldr	r3, [r3, #24]
 800a1b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a1b4:	68fa      	ldr	r2, [r7, #12]
 800a1b6:	4b37      	ldr	r3, [pc, #220]	; (800a294 <TIM_OC1_SetConfig+0x108>)
 800a1b8:	4013      	ands	r3, r2
 800a1ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	f023 0303 	bic.w	r3, r3, #3
 800a1c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	68fa      	ldr	r2, [r7, #12]
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	f023 0302 	bic.w	r3, r3, #2
 800a1d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	689b      	ldr	r3, [r3, #8]
 800a1da:	697a      	ldr	r2, [r7, #20]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	4a2d      	ldr	r2, [pc, #180]	; (800a298 <TIM_OC1_SetConfig+0x10c>)
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d00f      	beq.n	800a208 <TIM_OC1_SetConfig+0x7c>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	4a2c      	ldr	r2, [pc, #176]	; (800a29c <TIM_OC1_SetConfig+0x110>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d00b      	beq.n	800a208 <TIM_OC1_SetConfig+0x7c>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	4a2b      	ldr	r2, [pc, #172]	; (800a2a0 <TIM_OC1_SetConfig+0x114>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d007      	beq.n	800a208 <TIM_OC1_SetConfig+0x7c>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	4a2a      	ldr	r2, [pc, #168]	; (800a2a4 <TIM_OC1_SetConfig+0x118>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d003      	beq.n	800a208 <TIM_OC1_SetConfig+0x7c>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	4a29      	ldr	r2, [pc, #164]	; (800a2a8 <TIM_OC1_SetConfig+0x11c>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d10c      	bne.n	800a222 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a208:	697b      	ldr	r3, [r7, #20]
 800a20a:	f023 0308 	bic.w	r3, r3, #8
 800a20e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	68db      	ldr	r3, [r3, #12]
 800a214:	697a      	ldr	r2, [r7, #20]
 800a216:	4313      	orrs	r3, r2
 800a218:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	f023 0304 	bic.w	r3, r3, #4
 800a220:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	4a1c      	ldr	r2, [pc, #112]	; (800a298 <TIM_OC1_SetConfig+0x10c>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d00f      	beq.n	800a24a <TIM_OC1_SetConfig+0xbe>
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	4a1b      	ldr	r2, [pc, #108]	; (800a29c <TIM_OC1_SetConfig+0x110>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d00b      	beq.n	800a24a <TIM_OC1_SetConfig+0xbe>
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	4a1a      	ldr	r2, [pc, #104]	; (800a2a0 <TIM_OC1_SetConfig+0x114>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d007      	beq.n	800a24a <TIM_OC1_SetConfig+0xbe>
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	4a19      	ldr	r2, [pc, #100]	; (800a2a4 <TIM_OC1_SetConfig+0x118>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d003      	beq.n	800a24a <TIM_OC1_SetConfig+0xbe>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	4a18      	ldr	r2, [pc, #96]	; (800a2a8 <TIM_OC1_SetConfig+0x11c>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d111      	bne.n	800a26e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a24a:	693b      	ldr	r3, [r7, #16]
 800a24c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a250:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a258:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	695b      	ldr	r3, [r3, #20]
 800a25e:	693a      	ldr	r2, [r7, #16]
 800a260:	4313      	orrs	r3, r2
 800a262:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	699b      	ldr	r3, [r3, #24]
 800a268:	693a      	ldr	r2, [r7, #16]
 800a26a:	4313      	orrs	r3, r2
 800a26c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	693a      	ldr	r2, [r7, #16]
 800a272:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	68fa      	ldr	r2, [r7, #12]
 800a278:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	685a      	ldr	r2, [r3, #4]
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	697a      	ldr	r2, [r7, #20]
 800a286:	621a      	str	r2, [r3, #32]
}
 800a288:	bf00      	nop
 800a28a:	371c      	adds	r7, #28
 800a28c:	46bd      	mov	sp, r7
 800a28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a292:	4770      	bx	lr
 800a294:	fffeff8f 	.word	0xfffeff8f
 800a298:	40010000 	.word	0x40010000
 800a29c:	40010400 	.word	0x40010400
 800a2a0:	40014000 	.word	0x40014000
 800a2a4:	40014400 	.word	0x40014400
 800a2a8:	40014800 	.word	0x40014800

0800a2ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b087      	sub	sp, #28
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
 800a2b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6a1b      	ldr	r3, [r3, #32]
 800a2ba:	f023 0210 	bic.w	r2, r3, #16
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6a1b      	ldr	r3, [r3, #32]
 800a2c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	685b      	ldr	r3, [r3, #4]
 800a2cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	699b      	ldr	r3, [r3, #24]
 800a2d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a2d4:	68fa      	ldr	r2, [r7, #12]
 800a2d6:	4b34      	ldr	r3, [pc, #208]	; (800a3a8 <TIM_OC2_SetConfig+0xfc>)
 800a2d8:	4013      	ands	r3, r2
 800a2da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	021b      	lsls	r3, r3, #8
 800a2ea:	68fa      	ldr	r2, [r7, #12]
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a2f0:	697b      	ldr	r3, [r7, #20]
 800a2f2:	f023 0320 	bic.w	r3, r3, #32
 800a2f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	689b      	ldr	r3, [r3, #8]
 800a2fc:	011b      	lsls	r3, r3, #4
 800a2fe:	697a      	ldr	r2, [r7, #20]
 800a300:	4313      	orrs	r3, r2
 800a302:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	4a29      	ldr	r2, [pc, #164]	; (800a3ac <TIM_OC2_SetConfig+0x100>)
 800a308:	4293      	cmp	r3, r2
 800a30a:	d003      	beq.n	800a314 <TIM_OC2_SetConfig+0x68>
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	4a28      	ldr	r2, [pc, #160]	; (800a3b0 <TIM_OC2_SetConfig+0x104>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d10d      	bne.n	800a330 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a31a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	011b      	lsls	r3, r3, #4
 800a322:	697a      	ldr	r2, [r7, #20]
 800a324:	4313      	orrs	r3, r2
 800a326:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a32e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	4a1e      	ldr	r2, [pc, #120]	; (800a3ac <TIM_OC2_SetConfig+0x100>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d00f      	beq.n	800a358 <TIM_OC2_SetConfig+0xac>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	4a1d      	ldr	r2, [pc, #116]	; (800a3b0 <TIM_OC2_SetConfig+0x104>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d00b      	beq.n	800a358 <TIM_OC2_SetConfig+0xac>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	4a1c      	ldr	r2, [pc, #112]	; (800a3b4 <TIM_OC2_SetConfig+0x108>)
 800a344:	4293      	cmp	r3, r2
 800a346:	d007      	beq.n	800a358 <TIM_OC2_SetConfig+0xac>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	4a1b      	ldr	r2, [pc, #108]	; (800a3b8 <TIM_OC2_SetConfig+0x10c>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d003      	beq.n	800a358 <TIM_OC2_SetConfig+0xac>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a1a      	ldr	r2, [pc, #104]	; (800a3bc <TIM_OC2_SetConfig+0x110>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d113      	bne.n	800a380 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a35e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a360:	693b      	ldr	r3, [r7, #16]
 800a362:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a366:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	695b      	ldr	r3, [r3, #20]
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	693a      	ldr	r2, [r7, #16]
 800a370:	4313      	orrs	r3, r2
 800a372:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	699b      	ldr	r3, [r3, #24]
 800a378:	009b      	lsls	r3, r3, #2
 800a37a:	693a      	ldr	r2, [r7, #16]
 800a37c:	4313      	orrs	r3, r2
 800a37e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	693a      	ldr	r2, [r7, #16]
 800a384:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	68fa      	ldr	r2, [r7, #12]
 800a38a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	685a      	ldr	r2, [r3, #4]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	697a      	ldr	r2, [r7, #20]
 800a398:	621a      	str	r2, [r3, #32]
}
 800a39a:	bf00      	nop
 800a39c:	371c      	adds	r7, #28
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a4:	4770      	bx	lr
 800a3a6:	bf00      	nop
 800a3a8:	feff8fff 	.word	0xfeff8fff
 800a3ac:	40010000 	.word	0x40010000
 800a3b0:	40010400 	.word	0x40010400
 800a3b4:	40014000 	.word	0x40014000
 800a3b8:	40014400 	.word	0x40014400
 800a3bc:	40014800 	.word	0x40014800

0800a3c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b087      	sub	sp, #28
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
 800a3c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a1b      	ldr	r3, [r3, #32]
 800a3ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6a1b      	ldr	r3, [r3, #32]
 800a3da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	685b      	ldr	r3, [r3, #4]
 800a3e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	69db      	ldr	r3, [r3, #28]
 800a3e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a3e8:	68fa      	ldr	r2, [r7, #12]
 800a3ea:	4b33      	ldr	r3, [pc, #204]	; (800a4b8 <TIM_OC3_SetConfig+0xf8>)
 800a3ec:	4013      	ands	r3, r2
 800a3ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f023 0303 	bic.w	r3, r3, #3
 800a3f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	68fa      	ldr	r2, [r7, #12]
 800a3fe:	4313      	orrs	r3, r2
 800a400:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a402:	697b      	ldr	r3, [r7, #20]
 800a404:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a408:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	689b      	ldr	r3, [r3, #8]
 800a40e:	021b      	lsls	r3, r3, #8
 800a410:	697a      	ldr	r2, [r7, #20]
 800a412:	4313      	orrs	r3, r2
 800a414:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	4a28      	ldr	r2, [pc, #160]	; (800a4bc <TIM_OC3_SetConfig+0xfc>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d003      	beq.n	800a426 <TIM_OC3_SetConfig+0x66>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	4a27      	ldr	r2, [pc, #156]	; (800a4c0 <TIM_OC3_SetConfig+0x100>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d10d      	bne.n	800a442 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a42c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	68db      	ldr	r3, [r3, #12]
 800a432:	021b      	lsls	r3, r3, #8
 800a434:	697a      	ldr	r2, [r7, #20]
 800a436:	4313      	orrs	r3, r2
 800a438:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a440:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	4a1d      	ldr	r2, [pc, #116]	; (800a4bc <TIM_OC3_SetConfig+0xfc>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d00f      	beq.n	800a46a <TIM_OC3_SetConfig+0xaa>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a1c      	ldr	r2, [pc, #112]	; (800a4c0 <TIM_OC3_SetConfig+0x100>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d00b      	beq.n	800a46a <TIM_OC3_SetConfig+0xaa>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	4a1b      	ldr	r2, [pc, #108]	; (800a4c4 <TIM_OC3_SetConfig+0x104>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d007      	beq.n	800a46a <TIM_OC3_SetConfig+0xaa>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	4a1a      	ldr	r2, [pc, #104]	; (800a4c8 <TIM_OC3_SetConfig+0x108>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d003      	beq.n	800a46a <TIM_OC3_SetConfig+0xaa>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	4a19      	ldr	r2, [pc, #100]	; (800a4cc <TIM_OC3_SetConfig+0x10c>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d113      	bne.n	800a492 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a470:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a478:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	695b      	ldr	r3, [r3, #20]
 800a47e:	011b      	lsls	r3, r3, #4
 800a480:	693a      	ldr	r2, [r7, #16]
 800a482:	4313      	orrs	r3, r2
 800a484:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	699b      	ldr	r3, [r3, #24]
 800a48a:	011b      	lsls	r3, r3, #4
 800a48c:	693a      	ldr	r2, [r7, #16]
 800a48e:	4313      	orrs	r3, r2
 800a490:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	693a      	ldr	r2, [r7, #16]
 800a496:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	68fa      	ldr	r2, [r7, #12]
 800a49c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	685a      	ldr	r2, [r3, #4]
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	697a      	ldr	r2, [r7, #20]
 800a4aa:	621a      	str	r2, [r3, #32]
}
 800a4ac:	bf00      	nop
 800a4ae:	371c      	adds	r7, #28
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr
 800a4b8:	fffeff8f 	.word	0xfffeff8f
 800a4bc:	40010000 	.word	0x40010000
 800a4c0:	40010400 	.word	0x40010400
 800a4c4:	40014000 	.word	0x40014000
 800a4c8:	40014400 	.word	0x40014400
 800a4cc:	40014800 	.word	0x40014800

0800a4d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b087      	sub	sp, #28
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
 800a4d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6a1b      	ldr	r3, [r3, #32]
 800a4de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6a1b      	ldr	r3, [r3, #32]
 800a4ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	69db      	ldr	r3, [r3, #28]
 800a4f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a4f8:	68fa      	ldr	r2, [r7, #12]
 800a4fa:	4b24      	ldr	r3, [pc, #144]	; (800a58c <TIM_OC4_SetConfig+0xbc>)
 800a4fc:	4013      	ands	r3, r2
 800a4fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a506:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	021b      	lsls	r3, r3, #8
 800a50e:	68fa      	ldr	r2, [r7, #12]
 800a510:	4313      	orrs	r3, r2
 800a512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a51a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	031b      	lsls	r3, r3, #12
 800a522:	693a      	ldr	r2, [r7, #16]
 800a524:	4313      	orrs	r3, r2
 800a526:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	4a19      	ldr	r2, [pc, #100]	; (800a590 <TIM_OC4_SetConfig+0xc0>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d00f      	beq.n	800a550 <TIM_OC4_SetConfig+0x80>
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	4a18      	ldr	r2, [pc, #96]	; (800a594 <TIM_OC4_SetConfig+0xc4>)
 800a534:	4293      	cmp	r3, r2
 800a536:	d00b      	beq.n	800a550 <TIM_OC4_SetConfig+0x80>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	4a17      	ldr	r2, [pc, #92]	; (800a598 <TIM_OC4_SetConfig+0xc8>)
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d007      	beq.n	800a550 <TIM_OC4_SetConfig+0x80>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	4a16      	ldr	r2, [pc, #88]	; (800a59c <TIM_OC4_SetConfig+0xcc>)
 800a544:	4293      	cmp	r3, r2
 800a546:	d003      	beq.n	800a550 <TIM_OC4_SetConfig+0x80>
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	4a15      	ldr	r2, [pc, #84]	; (800a5a0 <TIM_OC4_SetConfig+0xd0>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d109      	bne.n	800a564 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a556:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	695b      	ldr	r3, [r3, #20]
 800a55c:	019b      	lsls	r3, r3, #6
 800a55e:	697a      	ldr	r2, [r7, #20]
 800a560:	4313      	orrs	r3, r2
 800a562:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	697a      	ldr	r2, [r7, #20]
 800a568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	68fa      	ldr	r2, [r7, #12]
 800a56e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	685a      	ldr	r2, [r3, #4]
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	693a      	ldr	r2, [r7, #16]
 800a57c:	621a      	str	r2, [r3, #32]
}
 800a57e:	bf00      	nop
 800a580:	371c      	adds	r7, #28
 800a582:	46bd      	mov	sp, r7
 800a584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a588:	4770      	bx	lr
 800a58a:	bf00      	nop
 800a58c:	feff8fff 	.word	0xfeff8fff
 800a590:	40010000 	.word	0x40010000
 800a594:	40010400 	.word	0x40010400
 800a598:	40014000 	.word	0x40014000
 800a59c:	40014400 	.word	0x40014400
 800a5a0:	40014800 	.word	0x40014800

0800a5a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b087      	sub	sp, #28
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
 800a5ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6a1b      	ldr	r3, [r3, #32]
 800a5b2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6a1b      	ldr	r3, [r3, #32]
 800a5be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	685b      	ldr	r3, [r3, #4]
 800a5c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a5cc:	68fa      	ldr	r2, [r7, #12]
 800a5ce:	4b21      	ldr	r3, [pc, #132]	; (800a654 <TIM_OC5_SetConfig+0xb0>)
 800a5d0:	4013      	ands	r3, r2
 800a5d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	68fa      	ldr	r2, [r7, #12]
 800a5da:	4313      	orrs	r3, r2
 800a5dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a5e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	689b      	ldr	r3, [r3, #8]
 800a5ea:	041b      	lsls	r3, r3, #16
 800a5ec:	693a      	ldr	r2, [r7, #16]
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	4a18      	ldr	r2, [pc, #96]	; (800a658 <TIM_OC5_SetConfig+0xb4>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d00f      	beq.n	800a61a <TIM_OC5_SetConfig+0x76>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	4a17      	ldr	r2, [pc, #92]	; (800a65c <TIM_OC5_SetConfig+0xb8>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d00b      	beq.n	800a61a <TIM_OC5_SetConfig+0x76>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	4a16      	ldr	r2, [pc, #88]	; (800a660 <TIM_OC5_SetConfig+0xbc>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d007      	beq.n	800a61a <TIM_OC5_SetConfig+0x76>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	4a15      	ldr	r2, [pc, #84]	; (800a664 <TIM_OC5_SetConfig+0xc0>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	d003      	beq.n	800a61a <TIM_OC5_SetConfig+0x76>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	4a14      	ldr	r2, [pc, #80]	; (800a668 <TIM_OC5_SetConfig+0xc4>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d109      	bne.n	800a62e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a620:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	695b      	ldr	r3, [r3, #20]
 800a626:	021b      	lsls	r3, r3, #8
 800a628:	697a      	ldr	r2, [r7, #20]
 800a62a:	4313      	orrs	r3, r2
 800a62c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	697a      	ldr	r2, [r7, #20]
 800a632:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	68fa      	ldr	r2, [r7, #12]
 800a638:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	685a      	ldr	r2, [r3, #4]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	693a      	ldr	r2, [r7, #16]
 800a646:	621a      	str	r2, [r3, #32]
}
 800a648:	bf00      	nop
 800a64a:	371c      	adds	r7, #28
 800a64c:	46bd      	mov	sp, r7
 800a64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a652:	4770      	bx	lr
 800a654:	fffeff8f 	.word	0xfffeff8f
 800a658:	40010000 	.word	0x40010000
 800a65c:	40010400 	.word	0x40010400
 800a660:	40014000 	.word	0x40014000
 800a664:	40014400 	.word	0x40014400
 800a668:	40014800 	.word	0x40014800

0800a66c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b087      	sub	sp, #28
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
 800a674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6a1b      	ldr	r3, [r3, #32]
 800a67a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6a1b      	ldr	r3, [r3, #32]
 800a686:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a694:	68fa      	ldr	r2, [r7, #12]
 800a696:	4b22      	ldr	r3, [pc, #136]	; (800a720 <TIM_OC6_SetConfig+0xb4>)
 800a698:	4013      	ands	r3, r2
 800a69a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	021b      	lsls	r3, r3, #8
 800a6a2:	68fa      	ldr	r2, [r7, #12]
 800a6a4:	4313      	orrs	r3, r2
 800a6a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a6ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	689b      	ldr	r3, [r3, #8]
 800a6b4:	051b      	lsls	r3, r3, #20
 800a6b6:	693a      	ldr	r2, [r7, #16]
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	4a19      	ldr	r2, [pc, #100]	; (800a724 <TIM_OC6_SetConfig+0xb8>)
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d00f      	beq.n	800a6e4 <TIM_OC6_SetConfig+0x78>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	4a18      	ldr	r2, [pc, #96]	; (800a728 <TIM_OC6_SetConfig+0xbc>)
 800a6c8:	4293      	cmp	r3, r2
 800a6ca:	d00b      	beq.n	800a6e4 <TIM_OC6_SetConfig+0x78>
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	4a17      	ldr	r2, [pc, #92]	; (800a72c <TIM_OC6_SetConfig+0xc0>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d007      	beq.n	800a6e4 <TIM_OC6_SetConfig+0x78>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	4a16      	ldr	r2, [pc, #88]	; (800a730 <TIM_OC6_SetConfig+0xc4>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d003      	beq.n	800a6e4 <TIM_OC6_SetConfig+0x78>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	4a15      	ldr	r2, [pc, #84]	; (800a734 <TIM_OC6_SetConfig+0xc8>)
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d109      	bne.n	800a6f8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a6ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	695b      	ldr	r3, [r3, #20]
 800a6f0:	029b      	lsls	r3, r3, #10
 800a6f2:	697a      	ldr	r2, [r7, #20]
 800a6f4:	4313      	orrs	r3, r2
 800a6f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	697a      	ldr	r2, [r7, #20]
 800a6fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	68fa      	ldr	r2, [r7, #12]
 800a702:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	685a      	ldr	r2, [r3, #4]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	693a      	ldr	r2, [r7, #16]
 800a710:	621a      	str	r2, [r3, #32]
}
 800a712:	bf00      	nop
 800a714:	371c      	adds	r7, #28
 800a716:	46bd      	mov	sp, r7
 800a718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71c:	4770      	bx	lr
 800a71e:	bf00      	nop
 800a720:	feff8fff 	.word	0xfeff8fff
 800a724:	40010000 	.word	0x40010000
 800a728:	40010400 	.word	0x40010400
 800a72c:	40014000 	.word	0x40014000
 800a730:	40014400 	.word	0x40014400
 800a734:	40014800 	.word	0x40014800

0800a738 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a738:	b480      	push	{r7}
 800a73a:	b087      	sub	sp, #28
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	60f8      	str	r0, [r7, #12]
 800a740:	60b9      	str	r1, [r7, #8]
 800a742:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	6a1b      	ldr	r3, [r3, #32]
 800a748:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	6a1b      	ldr	r3, [r3, #32]
 800a74e:	f023 0201 	bic.w	r2, r3, #1
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	699b      	ldr	r3, [r3, #24]
 800a75a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a75c:	693b      	ldr	r3, [r7, #16]
 800a75e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a762:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	011b      	lsls	r3, r3, #4
 800a768:	693a      	ldr	r2, [r7, #16]
 800a76a:	4313      	orrs	r3, r2
 800a76c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	f023 030a 	bic.w	r3, r3, #10
 800a774:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a776:	697a      	ldr	r2, [r7, #20]
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	4313      	orrs	r3, r2
 800a77c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	693a      	ldr	r2, [r7, #16]
 800a782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	697a      	ldr	r2, [r7, #20]
 800a788:	621a      	str	r2, [r3, #32]
}
 800a78a:	bf00      	nop
 800a78c:	371c      	adds	r7, #28
 800a78e:	46bd      	mov	sp, r7
 800a790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a794:	4770      	bx	lr

0800a796 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a796:	b480      	push	{r7}
 800a798:	b087      	sub	sp, #28
 800a79a:	af00      	add	r7, sp, #0
 800a79c:	60f8      	str	r0, [r7, #12]
 800a79e:	60b9      	str	r1, [r7, #8]
 800a7a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6a1b      	ldr	r3, [r3, #32]
 800a7a6:	f023 0210 	bic.w	r2, r3, #16
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	699b      	ldr	r3, [r3, #24]
 800a7b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	6a1b      	ldr	r3, [r3, #32]
 800a7b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a7ba:	697b      	ldr	r3, [r7, #20]
 800a7bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a7c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	031b      	lsls	r3, r3, #12
 800a7c6:	697a      	ldr	r2, [r7, #20]
 800a7c8:	4313      	orrs	r3, r2
 800a7ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a7d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	011b      	lsls	r3, r3, #4
 800a7d8:	693a      	ldr	r2, [r7, #16]
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	697a      	ldr	r2, [r7, #20]
 800a7e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	693a      	ldr	r2, [r7, #16]
 800a7e8:	621a      	str	r2, [r3, #32]
}
 800a7ea:	bf00      	nop
 800a7ec:	371c      	adds	r7, #28
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr
	...

0800a7f8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b085      	sub	sp, #20
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	689b      	ldr	r3, [r3, #8]
 800a806:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a808:	68fa      	ldr	r2, [r7, #12]
 800a80a:	4b09      	ldr	r3, [pc, #36]	; (800a830 <TIM_ITRx_SetConfig+0x38>)
 800a80c:	4013      	ands	r3, r2
 800a80e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a810:	683a      	ldr	r2, [r7, #0]
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	4313      	orrs	r3, r2
 800a816:	f043 0307 	orr.w	r3, r3, #7
 800a81a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	68fa      	ldr	r2, [r7, #12]
 800a820:	609a      	str	r2, [r3, #8]
}
 800a822:	bf00      	nop
 800a824:	3714      	adds	r7, #20
 800a826:	46bd      	mov	sp, r7
 800a828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82c:	4770      	bx	lr
 800a82e:	bf00      	nop
 800a830:	ffcfff8f 	.word	0xffcfff8f

0800a834 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a834:	b480      	push	{r7}
 800a836:	b087      	sub	sp, #28
 800a838:	af00      	add	r7, sp, #0
 800a83a:	60f8      	str	r0, [r7, #12]
 800a83c:	60b9      	str	r1, [r7, #8]
 800a83e:	607a      	str	r2, [r7, #4]
 800a840:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	689b      	ldr	r3, [r3, #8]
 800a846:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a84e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	021a      	lsls	r2, r3, #8
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	431a      	orrs	r2, r3
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	4313      	orrs	r3, r2
 800a85c:	697a      	ldr	r2, [r7, #20]
 800a85e:	4313      	orrs	r3, r2
 800a860:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	697a      	ldr	r2, [r7, #20]
 800a866:	609a      	str	r2, [r3, #8]
}
 800a868:	bf00      	nop
 800a86a:	371c      	adds	r7, #28
 800a86c:	46bd      	mov	sp, r7
 800a86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a872:	4770      	bx	lr

0800a874 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a874:	b480      	push	{r7}
 800a876:	b087      	sub	sp, #28
 800a878:	af00      	add	r7, sp, #0
 800a87a:	60f8      	str	r0, [r7, #12]
 800a87c:	60b9      	str	r1, [r7, #8]
 800a87e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	f003 031f 	and.w	r3, r3, #31
 800a886:	2201      	movs	r2, #1
 800a888:	fa02 f303 	lsl.w	r3, r2, r3
 800a88c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	6a1a      	ldr	r2, [r3, #32]
 800a892:	697b      	ldr	r3, [r7, #20]
 800a894:	43db      	mvns	r3, r3
 800a896:	401a      	ands	r2, r3
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	6a1a      	ldr	r2, [r3, #32]
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	f003 031f 	and.w	r3, r3, #31
 800a8a6:	6879      	ldr	r1, [r7, #4]
 800a8a8:	fa01 f303 	lsl.w	r3, r1, r3
 800a8ac:	431a      	orrs	r2, r3
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	621a      	str	r2, [r3, #32]
}
 800a8b2:	bf00      	nop
 800a8b4:	371c      	adds	r7, #28
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8bc:	4770      	bx	lr
	...

0800a8c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b085      	sub	sp, #20
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
 800a8c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8d0:	2b01      	cmp	r3, #1
 800a8d2:	d101      	bne.n	800a8d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a8d4:	2302      	movs	r3, #2
 800a8d6:	e06d      	b.n	800a9b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	2201      	movs	r2, #1
 800a8dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2202      	movs	r2, #2
 800a8e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	689b      	ldr	r3, [r3, #8]
 800a8f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a30      	ldr	r2, [pc, #192]	; (800a9c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d004      	beq.n	800a90c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4a2f      	ldr	r2, [pc, #188]	; (800a9c4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d108      	bne.n	800a91e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a912:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	68fa      	ldr	r2, [r7, #12]
 800a91a:	4313      	orrs	r3, r2
 800a91c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a924:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	68fa      	ldr	r2, [r7, #12]
 800a92c:	4313      	orrs	r3, r2
 800a92e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	68fa      	ldr	r2, [r7, #12]
 800a936:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	4a20      	ldr	r2, [pc, #128]	; (800a9c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a93e:	4293      	cmp	r3, r2
 800a940:	d022      	beq.n	800a988 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a94a:	d01d      	beq.n	800a988 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a1d      	ldr	r2, [pc, #116]	; (800a9c8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d018      	beq.n	800a988 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	4a1c      	ldr	r2, [pc, #112]	; (800a9cc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d013      	beq.n	800a988 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4a1a      	ldr	r2, [pc, #104]	; (800a9d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a966:	4293      	cmp	r3, r2
 800a968:	d00e      	beq.n	800a988 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	4a15      	ldr	r2, [pc, #84]	; (800a9c4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d009      	beq.n	800a988 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	4a16      	ldr	r2, [pc, #88]	; (800a9d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d004      	beq.n	800a988 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	4a15      	ldr	r2, [pc, #84]	; (800a9d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a984:	4293      	cmp	r3, r2
 800a986:	d10c      	bne.n	800a9a2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a98e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	689b      	ldr	r3, [r3, #8]
 800a994:	68ba      	ldr	r2, [r7, #8]
 800a996:	4313      	orrs	r3, r2
 800a998:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	68ba      	ldr	r2, [r7, #8]
 800a9a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2201      	movs	r2, #1
 800a9a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a9b2:	2300      	movs	r3, #0
}
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	3714      	adds	r7, #20
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9be:	4770      	bx	lr
 800a9c0:	40010000 	.word	0x40010000
 800a9c4:	40010400 	.word	0x40010400
 800a9c8:	40000400 	.word	0x40000400
 800a9cc:	40000800 	.word	0x40000800
 800a9d0:	40000c00 	.word	0x40000c00
 800a9d4:	40001800 	.word	0x40001800
 800a9d8:	40014000 	.word	0x40014000

0800a9dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a9dc:	b480      	push	{r7}
 800a9de:	b085      	sub	sp, #20
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	d101      	bne.n	800a9f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a9f4:	2302      	movs	r3, #2
 800a9f6:	e065      	b.n	800aac4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	689b      	ldr	r3, [r3, #8]
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	4313      	orrs	r3, r2
 800aa28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	4313      	orrs	r3, r2
 800aa36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	691b      	ldr	r3, [r3, #16]
 800aa42:	4313      	orrs	r3, r2
 800aa44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	695b      	ldr	r3, [r3, #20]
 800aa50:	4313      	orrs	r3, r2
 800aa52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa5e:	4313      	orrs	r3, r2
 800aa60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	699b      	ldr	r3, [r3, #24]
 800aa6c:	041b      	lsls	r3, r3, #16
 800aa6e:	4313      	orrs	r3, r2
 800aa70:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	4a16      	ldr	r2, [pc, #88]	; (800aad0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800aa78:	4293      	cmp	r3, r2
 800aa7a:	d004      	beq.n	800aa86 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	4a14      	ldr	r2, [pc, #80]	; (800aad4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d115      	bne.n	800aab2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa90:	051b      	lsls	r3, r3, #20
 800aa92:	4313      	orrs	r3, r2
 800aa94:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	69db      	ldr	r3, [r3, #28]
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	6a1b      	ldr	r3, [r3, #32]
 800aaae:	4313      	orrs	r3, r2
 800aab0:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	68fa      	ldr	r2, [r7, #12]
 800aab8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2200      	movs	r2, #0
 800aabe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aac2:	2300      	movs	r3, #0
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3714      	adds	r7, #20
 800aac8:	46bd      	mov	sp, r7
 800aaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aace:	4770      	bx	lr
 800aad0:	40010000 	.word	0x40010000
 800aad4:	40010400 	.word	0x40010400

0800aad8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aad8:	b480      	push	{r7}
 800aada:	b083      	sub	sp, #12
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aae0:	bf00      	nop
 800aae2:	370c      	adds	r7, #12
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr

0800aaec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b083      	sub	sp, #12
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aaf4:	bf00      	nop
 800aaf6:	370c      	adds	r7, #12
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafe:	4770      	bx	lr

0800ab00 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b083      	sub	sp, #12
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ab08:	bf00      	nop
 800ab0a:	370c      	adds	r7, #12
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr

0800ab14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b082      	sub	sp, #8
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d101      	bne.n	800ab26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ab22:	2301      	movs	r3, #1
 800ab24:	e042      	b.n	800abac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d106      	bne.n	800ab3e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2200      	movs	r2, #0
 800ab34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f7f8 ff79 	bl	8003a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2224      	movs	r2, #36	; 0x24
 800ab42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	681a      	ldr	r2, [r3, #0]
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f022 0201 	bic.w	r2, r2, #1
 800ab54:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f000 fd54 	bl	800b604 <UART_SetConfig>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	2b01      	cmp	r3, #1
 800ab60:	d101      	bne.n	800ab66 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800ab62:	2301      	movs	r3, #1
 800ab64:	e022      	b.n	800abac <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d002      	beq.n	800ab74 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f001 faa8 	bl	800c0c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	685a      	ldr	r2, [r3, #4]
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	689a      	ldr	r2, [r3, #8]
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	681a      	ldr	r2, [r3, #0]
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f042 0201 	orr.w	r2, r2, #1
 800aba2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f001 fb2f 	bl	800c208 <UART_CheckIdleState>
 800abaa:	4603      	mov	r3, r0
}
 800abac:	4618      	mov	r0, r3
 800abae:	3708      	adds	r7, #8
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b08a      	sub	sp, #40	; 0x28
 800abb8:	af02      	add	r7, sp, #8
 800abba:	60f8      	str	r0, [r7, #12]
 800abbc:	60b9      	str	r1, [r7, #8]
 800abbe:	603b      	str	r3, [r7, #0]
 800abc0:	4613      	mov	r3, r2
 800abc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800abca:	2b20      	cmp	r3, #32
 800abcc:	f040 8083 	bne.w	800acd6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d002      	beq.n	800abdc <HAL_UART_Transmit+0x28>
 800abd6:	88fb      	ldrh	r3, [r7, #6]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d101      	bne.n	800abe0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800abdc:	2301      	movs	r3, #1
 800abde:	e07b      	b.n	800acd8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800abe6:	2b01      	cmp	r3, #1
 800abe8:	d101      	bne.n	800abee <HAL_UART_Transmit+0x3a>
 800abea:	2302      	movs	r3, #2
 800abec:	e074      	b.n	800acd8 <HAL_UART_Transmit+0x124>
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	2201      	movs	r2, #1
 800abf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	2200      	movs	r2, #0
 800abfa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2221      	movs	r2, #33	; 0x21
 800ac02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ac06:	f7f9 f9f9 	bl	8003ffc <HAL_GetTick>
 800ac0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	88fa      	ldrh	r2, [r7, #6]
 800ac10:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	88fa      	ldrh	r2, [r7, #6]
 800ac18:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	689b      	ldr	r3, [r3, #8]
 800ac20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac24:	d108      	bne.n	800ac38 <HAL_UART_Transmit+0x84>
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	691b      	ldr	r3, [r3, #16]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d104      	bne.n	800ac38 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	61bb      	str	r3, [r7, #24]
 800ac36:	e003      	b.n	800ac40 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2200      	movs	r2, #0
 800ac44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800ac48:	e02c      	b.n	800aca4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	9300      	str	r3, [sp, #0]
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	2200      	movs	r2, #0
 800ac52:	2180      	movs	r1, #128	; 0x80
 800ac54:	68f8      	ldr	r0, [r7, #12]
 800ac56:	f001 fb22 	bl	800c29e <UART_WaitOnFlagUntilTimeout>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d001      	beq.n	800ac64 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800ac60:	2303      	movs	r3, #3
 800ac62:	e039      	b.n	800acd8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800ac64:	69fb      	ldr	r3, [r7, #28]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d10b      	bne.n	800ac82 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ac6a:	69bb      	ldr	r3, [r7, #24]
 800ac6c:	881b      	ldrh	r3, [r3, #0]
 800ac6e:	461a      	mov	r2, r3
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac78:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800ac7a:	69bb      	ldr	r3, [r7, #24]
 800ac7c:	3302      	adds	r3, #2
 800ac7e:	61bb      	str	r3, [r7, #24]
 800ac80:	e007      	b.n	800ac92 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ac82:	69fb      	ldr	r3, [r7, #28]
 800ac84:	781a      	ldrb	r2, [r3, #0]
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800ac8c:	69fb      	ldr	r3, [r7, #28]
 800ac8e:	3301      	adds	r3, #1
 800ac90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800ac98:	b29b      	uxth	r3, r3
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	b29a      	uxth	r2, r3
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800acaa:	b29b      	uxth	r3, r3
 800acac:	2b00      	cmp	r3, #0
 800acae:	d1cc      	bne.n	800ac4a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	9300      	str	r3, [sp, #0]
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	2200      	movs	r2, #0
 800acb8:	2140      	movs	r1, #64	; 0x40
 800acba:	68f8      	ldr	r0, [r7, #12]
 800acbc:	f001 faef 	bl	800c29e <UART_WaitOnFlagUntilTimeout>
 800acc0:	4603      	mov	r3, r0
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d001      	beq.n	800acca <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800acc6:	2303      	movs	r3, #3
 800acc8:	e006      	b.n	800acd8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	2220      	movs	r2, #32
 800acce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800acd2:	2300      	movs	r3, #0
 800acd4:	e000      	b.n	800acd8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800acd6:	2302      	movs	r3, #2
  }
}
 800acd8:	4618      	mov	r0, r3
 800acda:	3720      	adds	r7, #32
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}

0800ace0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b08a      	sub	sp, #40	; 0x28
 800ace4:	af02      	add	r7, sp, #8
 800ace6:	60f8      	str	r0, [r7, #12]
 800ace8:	60b9      	str	r1, [r7, #8]
 800acea:	603b      	str	r3, [r7, #0]
 800acec:	4613      	mov	r3, r2
 800acee:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acf6:	2b20      	cmp	r3, #32
 800acf8:	f040 80c0 	bne.w	800ae7c <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d002      	beq.n	800ad08 <HAL_UART_Receive+0x28>
 800ad02:	88fb      	ldrh	r3, [r7, #6]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d101      	bne.n	800ad0c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800ad08:	2301      	movs	r3, #1
 800ad0a:	e0b8      	b.n	800ae7e <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ad12:	2b01      	cmp	r3, #1
 800ad14:	d101      	bne.n	800ad1a <HAL_UART_Receive+0x3a>
 800ad16:	2302      	movs	r3, #2
 800ad18:	e0b1      	b.n	800ae7e <HAL_UART_Receive+0x19e>
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2222      	movs	r2, #34	; 0x22
 800ad2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2200      	movs	r2, #0
 800ad36:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ad38:	f7f9 f960 	bl	8003ffc <HAL_GetTick>
 800ad3c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	88fa      	ldrh	r2, [r7, #6]
 800ad42:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	88fa      	ldrh	r2, [r7, #6]
 800ad4a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	689b      	ldr	r3, [r3, #8]
 800ad52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad56:	d10e      	bne.n	800ad76 <HAL_UART_Receive+0x96>
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	691b      	ldr	r3, [r3, #16]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d105      	bne.n	800ad6c <HAL_UART_Receive+0x8c>
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ad66:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ad6a:	e02d      	b.n	800adc8 <HAL_UART_Receive+0xe8>
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	22ff      	movs	r2, #255	; 0xff
 800ad70:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ad74:	e028      	b.n	800adc8 <HAL_UART_Receive+0xe8>
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	689b      	ldr	r3, [r3, #8]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d10d      	bne.n	800ad9a <HAL_UART_Receive+0xba>
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	691b      	ldr	r3, [r3, #16]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d104      	bne.n	800ad90 <HAL_UART_Receive+0xb0>
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	22ff      	movs	r2, #255	; 0xff
 800ad8a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ad8e:	e01b      	b.n	800adc8 <HAL_UART_Receive+0xe8>
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	227f      	movs	r2, #127	; 0x7f
 800ad94:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ad98:	e016      	b.n	800adc8 <HAL_UART_Receive+0xe8>
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	689b      	ldr	r3, [r3, #8]
 800ad9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ada2:	d10d      	bne.n	800adc0 <HAL_UART_Receive+0xe0>
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	691b      	ldr	r3, [r3, #16]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d104      	bne.n	800adb6 <HAL_UART_Receive+0xd6>
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	227f      	movs	r2, #127	; 0x7f
 800adb0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800adb4:	e008      	b.n	800adc8 <HAL_UART_Receive+0xe8>
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	223f      	movs	r2, #63	; 0x3f
 800adba:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800adbe:	e003      	b.n	800adc8 <HAL_UART_Receive+0xe8>
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	2200      	movs	r2, #0
 800adc4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800adce:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	689b      	ldr	r3, [r3, #8]
 800add4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800add8:	d108      	bne.n	800adec <HAL_UART_Receive+0x10c>
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	691b      	ldr	r3, [r3, #16]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d104      	bne.n	800adec <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 800ade2:	2300      	movs	r3, #0
 800ade4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	61bb      	str	r3, [r7, #24]
 800adea:	e003      	b.n	800adf4 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 800adec:	68bb      	ldr	r3, [r7, #8]
 800adee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800adf0:	2300      	movs	r3, #0
 800adf2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2200      	movs	r2, #0
 800adf8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800adfc:	e032      	b.n	800ae64 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	9300      	str	r3, [sp, #0]
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	2200      	movs	r2, #0
 800ae06:	2120      	movs	r1, #32
 800ae08:	68f8      	ldr	r0, [r7, #12]
 800ae0a:	f001 fa48 	bl	800c29e <UART_WaitOnFlagUntilTimeout>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d001      	beq.n	800ae18 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 800ae14:	2303      	movs	r3, #3
 800ae16:	e032      	b.n	800ae7e <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 800ae18:	69fb      	ldr	r3, [r7, #28]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d10c      	bne.n	800ae38 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae24:	b29a      	uxth	r2, r3
 800ae26:	8a7b      	ldrh	r3, [r7, #18]
 800ae28:	4013      	ands	r3, r2
 800ae2a:	b29a      	uxth	r2, r3
 800ae2c:	69bb      	ldr	r3, [r7, #24]
 800ae2e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ae30:	69bb      	ldr	r3, [r7, #24]
 800ae32:	3302      	adds	r3, #2
 800ae34:	61bb      	str	r3, [r7, #24]
 800ae36:	e00c      	b.n	800ae52 <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae3e:	b2da      	uxtb	r2, r3
 800ae40:	8a7b      	ldrh	r3, [r7, #18]
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	4013      	ands	r3, r2
 800ae46:	b2da      	uxtb	r2, r3
 800ae48:	69fb      	ldr	r3, [r7, #28]
 800ae4a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800ae4c:	69fb      	ldr	r3, [r7, #28]
 800ae4e:	3301      	adds	r3, #1
 800ae50:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	3b01      	subs	r3, #1
 800ae5c:	b29a      	uxth	r2, r3
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ae6a:	b29b      	uxth	r3, r3
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d1c6      	bne.n	800adfe <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	2220      	movs	r2, #32
 800ae74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	e000      	b.n	800ae7e <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 800ae7c:	2302      	movs	r3, #2
  }
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	3720      	adds	r7, #32
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}
	...

0800ae88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b0ba      	sub	sp, #232	; 0xe8
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	69db      	ldr	r3, [r3, #28]
 800ae96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800aeae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800aeb2:	f640 030f 	movw	r3, #2063	; 0x80f
 800aeb6:	4013      	ands	r3, r2
 800aeb8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800aebc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d11b      	bne.n	800aefc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aec8:	f003 0320 	and.w	r3, r3, #32
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d015      	beq.n	800aefc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aed4:	f003 0320 	and.w	r3, r3, #32
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d105      	bne.n	800aee8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aedc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d009      	beq.n	800aefc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	f000 835a 	beq.w	800b5a6 <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	4798      	blx	r3
      }
      return;
 800aefa:	e354      	b.n	800b5a6 <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800aefc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800af00:	2b00      	cmp	r3, #0
 800af02:	f000 811f 	beq.w	800b144 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800af06:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800af0a:	4b8b      	ldr	r3, [pc, #556]	; (800b138 <HAL_UART_IRQHandler+0x2b0>)
 800af0c:	4013      	ands	r3, r2
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d106      	bne.n	800af20 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800af12:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800af16:	4b89      	ldr	r3, [pc, #548]	; (800b13c <HAL_UART_IRQHandler+0x2b4>)
 800af18:	4013      	ands	r3, r2
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	f000 8112 	beq.w	800b144 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800af20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af24:	f003 0301 	and.w	r3, r3, #1
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d011      	beq.n	800af50 <HAL_UART_IRQHandler+0xc8>
 800af2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800af30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af34:	2b00      	cmp	r3, #0
 800af36:	d00b      	beq.n	800af50 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	2201      	movs	r2, #1
 800af3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af46:	f043 0201 	orr.w	r2, r3, #1
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af54:	f003 0302 	and.w	r3, r3, #2
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d011      	beq.n	800af80 <HAL_UART_IRQHandler+0xf8>
 800af5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800af60:	f003 0301 	and.w	r3, r3, #1
 800af64:	2b00      	cmp	r3, #0
 800af66:	d00b      	beq.n	800af80 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	2202      	movs	r2, #2
 800af6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af76:	f043 0204 	orr.w	r2, r3, #4
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af84:	f003 0304 	and.w	r3, r3, #4
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d011      	beq.n	800afb0 <HAL_UART_IRQHandler+0x128>
 800af8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800af90:	f003 0301 	and.w	r3, r3, #1
 800af94:	2b00      	cmp	r3, #0
 800af96:	d00b      	beq.n	800afb0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	2204      	movs	r2, #4
 800af9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800afa6:	f043 0202 	orr.w	r2, r3, #2
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800afb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afb4:	f003 0308 	and.w	r3, r3, #8
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d017      	beq.n	800afec <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800afbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800afc0:	f003 0320 	and.w	r3, r3, #32
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d105      	bne.n	800afd4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800afc8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800afcc:	4b5a      	ldr	r3, [pc, #360]	; (800b138 <HAL_UART_IRQHandler+0x2b0>)
 800afce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d00b      	beq.n	800afec <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	2208      	movs	r2, #8
 800afda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800afe2:	f043 0208 	orr.w	r2, r3, #8
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800afec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aff0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d012      	beq.n	800b01e <HAL_UART_IRQHandler+0x196>
 800aff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800affc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b000:	2b00      	cmp	r3, #0
 800b002:	d00c      	beq.n	800b01e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b00c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b014:	f043 0220 	orr.w	r2, r3, #32
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b024:	2b00      	cmp	r3, #0
 800b026:	f000 82c0 	beq.w	800b5aa <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b02a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b02e:	f003 0320 	and.w	r3, r3, #32
 800b032:	2b00      	cmp	r3, #0
 800b034:	d013      	beq.n	800b05e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b036:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b03a:	f003 0320 	and.w	r3, r3, #32
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d105      	bne.n	800b04e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b042:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d007      	beq.n	800b05e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b052:	2b00      	cmp	r3, #0
 800b054:	d003      	beq.n	800b05e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b064:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	689b      	ldr	r3, [r3, #8]
 800b06e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b072:	2b40      	cmp	r3, #64	; 0x40
 800b074:	d005      	beq.n	800b082 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b076:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b07a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d04f      	beq.n	800b122 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f001 f9d4 	bl	800c430 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	689b      	ldr	r3, [r3, #8]
 800b08e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b092:	2b40      	cmp	r3, #64	; 0x40
 800b094:	d141      	bne.n	800b11a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	3308      	adds	r3, #8
 800b09c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b0a4:	e853 3f00 	ldrex	r3, [r3]
 800b0a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b0ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b0b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b0b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	3308      	adds	r3, #8
 800b0be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b0c2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b0c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b0ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b0d2:	e841 2300 	strex	r3, r2, [r1]
 800b0d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b0da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d1d9      	bne.n	800b096 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d013      	beq.n	800b112 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b0ee:	4a14      	ldr	r2, [pc, #80]	; (800b140 <HAL_UART_IRQHandler+0x2b8>)
 800b0f0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	f7fa f818 	bl	800512c <HAL_DMA_Abort_IT>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d017      	beq.n	800b132 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b106:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b108:	687a      	ldr	r2, [r7, #4]
 800b10a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800b10c:	4610      	mov	r0, r2
 800b10e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b110:	e00f      	b.n	800b132 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f000 fa60 	bl	800b5d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b118:	e00b      	b.n	800b132 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b11a:	6878      	ldr	r0, [r7, #4]
 800b11c:	f000 fa5c 	bl	800b5d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b120:	e007      	b.n	800b132 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f000 fa58 	bl	800b5d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2200      	movs	r2, #0
 800b12c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800b130:	e23b      	b.n	800b5aa <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b132:	bf00      	nop
    return;
 800b134:	e239      	b.n	800b5aa <HAL_UART_IRQHandler+0x722>
 800b136:	bf00      	nop
 800b138:	10000001 	.word	0x10000001
 800b13c:	04000120 	.word	0x04000120
 800b140:	0800c4fd 	.word	0x0800c4fd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b148:	2b01      	cmp	r3, #1
 800b14a:	f040 81ce 	bne.w	800b4ea <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b14e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b152:	f003 0310 	and.w	r3, r3, #16
 800b156:	2b00      	cmp	r3, #0
 800b158:	f000 81c7 	beq.w	800b4ea <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b15c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b160:	f003 0310 	and.w	r3, r3, #16
 800b164:	2b00      	cmp	r3, #0
 800b166:	f000 81c0 	beq.w	800b4ea <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	2210      	movs	r2, #16
 800b170:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	689b      	ldr	r3, [r3, #8]
 800b178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b17c:	2b40      	cmp	r3, #64	; 0x40
 800b17e:	f040 813b 	bne.w	800b3f8 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	4a8b      	ldr	r2, [pc, #556]	; (800b3b8 <HAL_UART_IRQHandler+0x530>)
 800b18a:	4293      	cmp	r3, r2
 800b18c:	d059      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4a89      	ldr	r2, [pc, #548]	; (800b3bc <HAL_UART_IRQHandler+0x534>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d053      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	4a87      	ldr	r2, [pc, #540]	; (800b3c0 <HAL_UART_IRQHandler+0x538>)
 800b1a2:	4293      	cmp	r3, r2
 800b1a4:	d04d      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	4a85      	ldr	r2, [pc, #532]	; (800b3c4 <HAL_UART_IRQHandler+0x53c>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d047      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	4a83      	ldr	r2, [pc, #524]	; (800b3c8 <HAL_UART_IRQHandler+0x540>)
 800b1ba:	4293      	cmp	r3, r2
 800b1bc:	d041      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	4a81      	ldr	r2, [pc, #516]	; (800b3cc <HAL_UART_IRQHandler+0x544>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d03b      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4a7f      	ldr	r2, [pc, #508]	; (800b3d0 <HAL_UART_IRQHandler+0x548>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d035      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	4a7d      	ldr	r2, [pc, #500]	; (800b3d4 <HAL_UART_IRQHandler+0x54c>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d02f      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	4a7b      	ldr	r2, [pc, #492]	; (800b3d8 <HAL_UART_IRQHandler+0x550>)
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	d029      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	4a79      	ldr	r2, [pc, #484]	; (800b3dc <HAL_UART_IRQHandler+0x554>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d023      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4a77      	ldr	r2, [pc, #476]	; (800b3e0 <HAL_UART_IRQHandler+0x558>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d01d      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	4a75      	ldr	r2, [pc, #468]	; (800b3e4 <HAL_UART_IRQHandler+0x55c>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d017      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	4a73      	ldr	r2, [pc, #460]	; (800b3e8 <HAL_UART_IRQHandler+0x560>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d011      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	4a71      	ldr	r2, [pc, #452]	; (800b3ec <HAL_UART_IRQHandler+0x564>)
 800b226:	4293      	cmp	r3, r2
 800b228:	d00b      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4a6f      	ldr	r2, [pc, #444]	; (800b3f0 <HAL_UART_IRQHandler+0x568>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d005      	beq.n	800b242 <HAL_UART_IRQHandler+0x3ba>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	4a6d      	ldr	r2, [pc, #436]	; (800b3f4 <HAL_UART_IRQHandler+0x56c>)
 800b23e:	4293      	cmp	r3, r2
 800b240:	d105      	bne.n	800b24e <HAL_UART_IRQHandler+0x3c6>
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	685b      	ldr	r3, [r3, #4]
 800b24a:	b29b      	uxth	r3, r3
 800b24c:	e004      	b.n	800b258 <HAL_UART_IRQHandler+0x3d0>
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	b29b      	uxth	r3, r3
 800b258:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b25c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b260:	2b00      	cmp	r3, #0
 800b262:	f000 81a4 	beq.w	800b5ae <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b26c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b270:	429a      	cmp	r2, r3
 800b272:	f080 819c 	bcs.w	800b5ae <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b27c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b284:	69db      	ldr	r3, [r3, #28]
 800b286:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b28a:	f000 8086 	beq.w	800b39a <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b296:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b29a:	e853 3f00 	ldrex	r3, [r3]
 800b29e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b2a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b2a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b2aa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b2b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b2bc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2c0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b2c4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b2c8:	e841 2300 	strex	r3, r2, [r1]
 800b2cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b2d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d1da      	bne.n	800b28e <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	3308      	adds	r3, #8
 800b2de:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b2e2:	e853 3f00 	ldrex	r3, [r3]
 800b2e6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b2e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b2ea:	f023 0301 	bic.w	r3, r3, #1
 800b2ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	3308      	adds	r3, #8
 800b2f8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b2fc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b300:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b302:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b304:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b308:	e841 2300 	strex	r3, r2, [r1]
 800b30c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b30e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b310:	2b00      	cmp	r3, #0
 800b312:	d1e1      	bne.n	800b2d8 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	3308      	adds	r3, #8
 800b31a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b31c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b31e:	e853 3f00 	ldrex	r3, [r3]
 800b322:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b324:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b326:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b32a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	3308      	adds	r3, #8
 800b334:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b338:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b33a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b33c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b33e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b340:	e841 2300 	strex	r3, r2, [r1]
 800b344:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b346:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d1e3      	bne.n	800b314 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2220      	movs	r2, #32
 800b350:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2200      	movs	r2, #0
 800b358:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b360:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b362:	e853 3f00 	ldrex	r3, [r3]
 800b366:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b368:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b36a:	f023 0310 	bic.w	r3, r3, #16
 800b36e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	461a      	mov	r2, r3
 800b378:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b37c:	65bb      	str	r3, [r7, #88]	; 0x58
 800b37e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b380:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b382:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b384:	e841 2300 	strex	r3, r2, [r1]
 800b388:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b38a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d1e4      	bne.n	800b35a <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b394:	4618      	mov	r0, r3
 800b396:	f7f9 fbab 	bl	8004af0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b3a6:	b29b      	uxth	r3, r3
 800b3a8:	1ad3      	subs	r3, r2, r3
 800b3aa:	b29b      	uxth	r3, r3
 800b3ac:	4619      	mov	r1, r3
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f000 f91c 	bl	800b5ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b3b4:	e0fb      	b.n	800b5ae <HAL_UART_IRQHandler+0x726>
 800b3b6:	bf00      	nop
 800b3b8:	40020010 	.word	0x40020010
 800b3bc:	40020028 	.word	0x40020028
 800b3c0:	40020040 	.word	0x40020040
 800b3c4:	40020058 	.word	0x40020058
 800b3c8:	40020070 	.word	0x40020070
 800b3cc:	40020088 	.word	0x40020088
 800b3d0:	400200a0 	.word	0x400200a0
 800b3d4:	400200b8 	.word	0x400200b8
 800b3d8:	40020410 	.word	0x40020410
 800b3dc:	40020428 	.word	0x40020428
 800b3e0:	40020440 	.word	0x40020440
 800b3e4:	40020458 	.word	0x40020458
 800b3e8:	40020470 	.word	0x40020470
 800b3ec:	40020488 	.word	0x40020488
 800b3f0:	400204a0 	.word	0x400204a0
 800b3f4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b404:	b29b      	uxth	r3, r3
 800b406:	1ad3      	subs	r3, r2, r3
 800b408:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b412:	b29b      	uxth	r3, r3
 800b414:	2b00      	cmp	r3, #0
 800b416:	f000 80cc 	beq.w	800b5b2 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800b41a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b41e:	2b00      	cmp	r3, #0
 800b420:	f000 80c7 	beq.w	800b5b2 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b42a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b42c:	e853 3f00 	ldrex	r3, [r3]
 800b430:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b434:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b438:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	461a      	mov	r2, r3
 800b442:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b446:	647b      	str	r3, [r7, #68]	; 0x44
 800b448:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b44a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b44c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b44e:	e841 2300 	strex	r3, r2, [r1]
 800b452:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b454:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b456:	2b00      	cmp	r3, #0
 800b458:	d1e4      	bne.n	800b424 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	3308      	adds	r3, #8
 800b460:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b464:	e853 3f00 	ldrex	r3, [r3]
 800b468:	623b      	str	r3, [r7, #32]
   return(result);
 800b46a:	6a3a      	ldr	r2, [r7, #32]
 800b46c:	4b54      	ldr	r3, [pc, #336]	; (800b5c0 <HAL_UART_IRQHandler+0x738>)
 800b46e:	4013      	ands	r3, r2
 800b470:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	3308      	adds	r3, #8
 800b47a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b47e:	633a      	str	r2, [r7, #48]	; 0x30
 800b480:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b482:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b484:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b486:	e841 2300 	strex	r3, r2, [r1]
 800b48a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b48c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d1e3      	bne.n	800b45a <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2220      	movs	r2, #32
 800b496:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2200      	movs	r2, #0
 800b49e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ac:	693b      	ldr	r3, [r7, #16]
 800b4ae:	e853 3f00 	ldrex	r3, [r3]
 800b4b2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	f023 0310 	bic.w	r3, r3, #16
 800b4ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	461a      	mov	r2, r3
 800b4c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b4c8:	61fb      	str	r3, [r7, #28]
 800b4ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4cc:	69b9      	ldr	r1, [r7, #24]
 800b4ce:	69fa      	ldr	r2, [r7, #28]
 800b4d0:	e841 2300 	strex	r3, r2, [r1]
 800b4d4:	617b      	str	r3, [r7, #20]
   return(result);
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d1e4      	bne.n	800b4a6 <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b4dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	f000 f882 	bl	800b5ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b4e8:	e063      	b.n	800b5b2 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b4ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d00e      	beq.n	800b514 <HAL_UART_IRQHandler+0x68c>
 800b4f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b4fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d008      	beq.n	800b514 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800b50a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f001 f836 	bl	800c57e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b512:	e051      	b.n	800b5b8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b518:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d014      	beq.n	800b54a <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d105      	bne.n	800b538 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b52c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b530:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b534:	2b00      	cmp	r3, #0
 800b536:	d008      	beq.n	800b54a <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d03a      	beq.n	800b5b6 <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	4798      	blx	r3
    }
    return;
 800b548:	e035      	b.n	800b5b6 <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b54a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b54e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b552:	2b00      	cmp	r3, #0
 800b554:	d009      	beq.n	800b56a <HAL_UART_IRQHandler+0x6e2>
 800b556:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b55a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d003      	beq.n	800b56a <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f000 ffe0 	bl	800c528 <UART_EndTransmit_IT>
    return;
 800b568:	e026      	b.n	800b5b8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b56a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b56e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b572:	2b00      	cmp	r3, #0
 800b574:	d009      	beq.n	800b58a <HAL_UART_IRQHandler+0x702>
 800b576:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b57a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d003      	beq.n	800b58a <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f001 f80f 	bl	800c5a6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b588:	e016      	b.n	800b5b8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b58a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b58e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b592:	2b00      	cmp	r3, #0
 800b594:	d010      	beq.n	800b5b8 <HAL_UART_IRQHandler+0x730>
 800b596:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	da0c      	bge.n	800b5b8 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b59e:	6878      	ldr	r0, [r7, #4]
 800b5a0:	f000 fff7 	bl	800c592 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b5a4:	e008      	b.n	800b5b8 <HAL_UART_IRQHandler+0x730>
      return;
 800b5a6:	bf00      	nop
 800b5a8:	e006      	b.n	800b5b8 <HAL_UART_IRQHandler+0x730>
    return;
 800b5aa:	bf00      	nop
 800b5ac:	e004      	b.n	800b5b8 <HAL_UART_IRQHandler+0x730>
      return;
 800b5ae:	bf00      	nop
 800b5b0:	e002      	b.n	800b5b8 <HAL_UART_IRQHandler+0x730>
      return;
 800b5b2:	bf00      	nop
 800b5b4:	e000      	b.n	800b5b8 <HAL_UART_IRQHandler+0x730>
    return;
 800b5b6:	bf00      	nop
  }
}
 800b5b8:	37e8      	adds	r7, #232	; 0xe8
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}
 800b5be:	bf00      	nop
 800b5c0:	effffffe 	.word	0xeffffffe

0800b5c4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b083      	sub	sp, #12
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b5cc:	bf00      	nop
 800b5ce:	370c      	adds	r7, #12
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr

0800b5d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b083      	sub	sp, #12
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b5e0:	bf00      	nop
 800b5e2:	370c      	adds	r7, #12
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ea:	4770      	bx	lr

0800b5ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b083      	sub	sp, #12
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
 800b5f4:	460b      	mov	r3, r1
 800b5f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b5f8:	bf00      	nop
 800b5fa:	370c      	adds	r7, #12
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b602:	4770      	bx	lr

0800b604 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b604:	b5b0      	push	{r4, r5, r7, lr}
 800b606:	b08e      	sub	sp, #56	; 0x38
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b60c:	2300      	movs	r3, #0
 800b60e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	689a      	ldr	r2, [r3, #8]
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	691b      	ldr	r3, [r3, #16]
 800b61a:	431a      	orrs	r2, r3
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	695b      	ldr	r3, [r3, #20]
 800b620:	431a      	orrs	r2, r3
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	69db      	ldr	r3, [r3, #28]
 800b626:	4313      	orrs	r3, r2
 800b628:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	681a      	ldr	r2, [r3, #0]
 800b630:	4bbf      	ldr	r3, [pc, #764]	; (800b930 <UART_SetConfig+0x32c>)
 800b632:	4013      	ands	r3, r2
 800b634:	687a      	ldr	r2, [r7, #4]
 800b636:	6812      	ldr	r2, [r2, #0]
 800b638:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b63a:	430b      	orrs	r3, r1
 800b63c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	685b      	ldr	r3, [r3, #4]
 800b644:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	68da      	ldr	r2, [r3, #12]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	430a      	orrs	r2, r1
 800b652:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	699b      	ldr	r3, [r3, #24]
 800b658:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4ab5      	ldr	r2, [pc, #724]	; (800b934 <UART_SetConfig+0x330>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d004      	beq.n	800b66e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	6a1b      	ldr	r3, [r3, #32]
 800b668:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b66a:	4313      	orrs	r3, r2
 800b66c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	689a      	ldr	r2, [r3, #8]
 800b674:	4bb0      	ldr	r3, [pc, #704]	; (800b938 <UART_SetConfig+0x334>)
 800b676:	4013      	ands	r3, r2
 800b678:	687a      	ldr	r2, [r7, #4]
 800b67a:	6812      	ldr	r2, [r2, #0]
 800b67c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b67e:	430b      	orrs	r3, r1
 800b680:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b688:	f023 010f 	bic.w	r1, r3, #15
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	430a      	orrs	r2, r1
 800b696:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	4aa7      	ldr	r2, [pc, #668]	; (800b93c <UART_SetConfig+0x338>)
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	d176      	bne.n	800b790 <UART_SetConfig+0x18c>
 800b6a2:	4ba7      	ldr	r3, [pc, #668]	; (800b940 <UART_SetConfig+0x33c>)
 800b6a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b6aa:	2b28      	cmp	r3, #40	; 0x28
 800b6ac:	d86c      	bhi.n	800b788 <UART_SetConfig+0x184>
 800b6ae:	a201      	add	r2, pc, #4	; (adr r2, 800b6b4 <UART_SetConfig+0xb0>)
 800b6b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6b4:	0800b759 	.word	0x0800b759
 800b6b8:	0800b789 	.word	0x0800b789
 800b6bc:	0800b789 	.word	0x0800b789
 800b6c0:	0800b789 	.word	0x0800b789
 800b6c4:	0800b789 	.word	0x0800b789
 800b6c8:	0800b789 	.word	0x0800b789
 800b6cc:	0800b789 	.word	0x0800b789
 800b6d0:	0800b789 	.word	0x0800b789
 800b6d4:	0800b761 	.word	0x0800b761
 800b6d8:	0800b789 	.word	0x0800b789
 800b6dc:	0800b789 	.word	0x0800b789
 800b6e0:	0800b789 	.word	0x0800b789
 800b6e4:	0800b789 	.word	0x0800b789
 800b6e8:	0800b789 	.word	0x0800b789
 800b6ec:	0800b789 	.word	0x0800b789
 800b6f0:	0800b789 	.word	0x0800b789
 800b6f4:	0800b769 	.word	0x0800b769
 800b6f8:	0800b789 	.word	0x0800b789
 800b6fc:	0800b789 	.word	0x0800b789
 800b700:	0800b789 	.word	0x0800b789
 800b704:	0800b789 	.word	0x0800b789
 800b708:	0800b789 	.word	0x0800b789
 800b70c:	0800b789 	.word	0x0800b789
 800b710:	0800b789 	.word	0x0800b789
 800b714:	0800b771 	.word	0x0800b771
 800b718:	0800b789 	.word	0x0800b789
 800b71c:	0800b789 	.word	0x0800b789
 800b720:	0800b789 	.word	0x0800b789
 800b724:	0800b789 	.word	0x0800b789
 800b728:	0800b789 	.word	0x0800b789
 800b72c:	0800b789 	.word	0x0800b789
 800b730:	0800b789 	.word	0x0800b789
 800b734:	0800b779 	.word	0x0800b779
 800b738:	0800b789 	.word	0x0800b789
 800b73c:	0800b789 	.word	0x0800b789
 800b740:	0800b789 	.word	0x0800b789
 800b744:	0800b789 	.word	0x0800b789
 800b748:	0800b789 	.word	0x0800b789
 800b74c:	0800b789 	.word	0x0800b789
 800b750:	0800b789 	.word	0x0800b789
 800b754:	0800b781 	.word	0x0800b781
 800b758:	2301      	movs	r3, #1
 800b75a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b75e:	e222      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b760:	2304      	movs	r3, #4
 800b762:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b766:	e21e      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b768:	2308      	movs	r3, #8
 800b76a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b76e:	e21a      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b770:	2310      	movs	r3, #16
 800b772:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b776:	e216      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b778:	2320      	movs	r3, #32
 800b77a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b77e:	e212      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b780:	2340      	movs	r3, #64	; 0x40
 800b782:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b786:	e20e      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b788:	2380      	movs	r3, #128	; 0x80
 800b78a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b78e:	e20a      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4a6b      	ldr	r2, [pc, #428]	; (800b944 <UART_SetConfig+0x340>)
 800b796:	4293      	cmp	r3, r2
 800b798:	d130      	bne.n	800b7fc <UART_SetConfig+0x1f8>
 800b79a:	4b69      	ldr	r3, [pc, #420]	; (800b940 <UART_SetConfig+0x33c>)
 800b79c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b79e:	f003 0307 	and.w	r3, r3, #7
 800b7a2:	2b05      	cmp	r3, #5
 800b7a4:	d826      	bhi.n	800b7f4 <UART_SetConfig+0x1f0>
 800b7a6:	a201      	add	r2, pc, #4	; (adr r2, 800b7ac <UART_SetConfig+0x1a8>)
 800b7a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ac:	0800b7c5 	.word	0x0800b7c5
 800b7b0:	0800b7cd 	.word	0x0800b7cd
 800b7b4:	0800b7d5 	.word	0x0800b7d5
 800b7b8:	0800b7dd 	.word	0x0800b7dd
 800b7bc:	0800b7e5 	.word	0x0800b7e5
 800b7c0:	0800b7ed 	.word	0x0800b7ed
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b7ca:	e1ec      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b7cc:	2304      	movs	r3, #4
 800b7ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b7d2:	e1e8      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b7d4:	2308      	movs	r3, #8
 800b7d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b7da:	e1e4      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b7dc:	2310      	movs	r3, #16
 800b7de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b7e2:	e1e0      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b7e4:	2320      	movs	r3, #32
 800b7e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b7ea:	e1dc      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b7ec:	2340      	movs	r3, #64	; 0x40
 800b7ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b7f2:	e1d8      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b7f4:	2380      	movs	r3, #128	; 0x80
 800b7f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b7fa:	e1d4      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	4a51      	ldr	r2, [pc, #324]	; (800b948 <UART_SetConfig+0x344>)
 800b802:	4293      	cmp	r3, r2
 800b804:	d130      	bne.n	800b868 <UART_SetConfig+0x264>
 800b806:	4b4e      	ldr	r3, [pc, #312]	; (800b940 <UART_SetConfig+0x33c>)
 800b808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b80a:	f003 0307 	and.w	r3, r3, #7
 800b80e:	2b05      	cmp	r3, #5
 800b810:	d826      	bhi.n	800b860 <UART_SetConfig+0x25c>
 800b812:	a201      	add	r2, pc, #4	; (adr r2, 800b818 <UART_SetConfig+0x214>)
 800b814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b818:	0800b831 	.word	0x0800b831
 800b81c:	0800b839 	.word	0x0800b839
 800b820:	0800b841 	.word	0x0800b841
 800b824:	0800b849 	.word	0x0800b849
 800b828:	0800b851 	.word	0x0800b851
 800b82c:	0800b859 	.word	0x0800b859
 800b830:	2300      	movs	r3, #0
 800b832:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b836:	e1b6      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b838:	2304      	movs	r3, #4
 800b83a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b83e:	e1b2      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b840:	2308      	movs	r3, #8
 800b842:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b846:	e1ae      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b848:	2310      	movs	r3, #16
 800b84a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b84e:	e1aa      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b850:	2320      	movs	r3, #32
 800b852:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b856:	e1a6      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b858:	2340      	movs	r3, #64	; 0x40
 800b85a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b85e:	e1a2      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b860:	2380      	movs	r3, #128	; 0x80
 800b862:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b866:	e19e      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	4a37      	ldr	r2, [pc, #220]	; (800b94c <UART_SetConfig+0x348>)
 800b86e:	4293      	cmp	r3, r2
 800b870:	d130      	bne.n	800b8d4 <UART_SetConfig+0x2d0>
 800b872:	4b33      	ldr	r3, [pc, #204]	; (800b940 <UART_SetConfig+0x33c>)
 800b874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b876:	f003 0307 	and.w	r3, r3, #7
 800b87a:	2b05      	cmp	r3, #5
 800b87c:	d826      	bhi.n	800b8cc <UART_SetConfig+0x2c8>
 800b87e:	a201      	add	r2, pc, #4	; (adr r2, 800b884 <UART_SetConfig+0x280>)
 800b880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b884:	0800b89d 	.word	0x0800b89d
 800b888:	0800b8a5 	.word	0x0800b8a5
 800b88c:	0800b8ad 	.word	0x0800b8ad
 800b890:	0800b8b5 	.word	0x0800b8b5
 800b894:	0800b8bd 	.word	0x0800b8bd
 800b898:	0800b8c5 	.word	0x0800b8c5
 800b89c:	2300      	movs	r3, #0
 800b89e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8a2:	e180      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b8a4:	2304      	movs	r3, #4
 800b8a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8aa:	e17c      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b8ac:	2308      	movs	r3, #8
 800b8ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8b2:	e178      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b8b4:	2310      	movs	r3, #16
 800b8b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8ba:	e174      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b8bc:	2320      	movs	r3, #32
 800b8be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8c2:	e170      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b8c4:	2340      	movs	r3, #64	; 0x40
 800b8c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8ca:	e16c      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b8cc:	2380      	movs	r3, #128	; 0x80
 800b8ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8d2:	e168      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	4a1d      	ldr	r2, [pc, #116]	; (800b950 <UART_SetConfig+0x34c>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d142      	bne.n	800b964 <UART_SetConfig+0x360>
 800b8de:	4b18      	ldr	r3, [pc, #96]	; (800b940 <UART_SetConfig+0x33c>)
 800b8e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8e2:	f003 0307 	and.w	r3, r3, #7
 800b8e6:	2b05      	cmp	r3, #5
 800b8e8:	d838      	bhi.n	800b95c <UART_SetConfig+0x358>
 800b8ea:	a201      	add	r2, pc, #4	; (adr r2, 800b8f0 <UART_SetConfig+0x2ec>)
 800b8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8f0:	0800b909 	.word	0x0800b909
 800b8f4:	0800b911 	.word	0x0800b911
 800b8f8:	0800b919 	.word	0x0800b919
 800b8fc:	0800b921 	.word	0x0800b921
 800b900:	0800b929 	.word	0x0800b929
 800b904:	0800b955 	.word	0x0800b955
 800b908:	2300      	movs	r3, #0
 800b90a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b90e:	e14a      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b910:	2304      	movs	r3, #4
 800b912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b916:	e146      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b918:	2308      	movs	r3, #8
 800b91a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b91e:	e142      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b920:	2310      	movs	r3, #16
 800b922:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b926:	e13e      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b928:	2320      	movs	r3, #32
 800b92a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b92e:	e13a      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b930:	cfff69f3 	.word	0xcfff69f3
 800b934:	58000c00 	.word	0x58000c00
 800b938:	11fff4ff 	.word	0x11fff4ff
 800b93c:	40011000 	.word	0x40011000
 800b940:	58024400 	.word	0x58024400
 800b944:	40004400 	.word	0x40004400
 800b948:	40004800 	.word	0x40004800
 800b94c:	40004c00 	.word	0x40004c00
 800b950:	40005000 	.word	0x40005000
 800b954:	2340      	movs	r3, #64	; 0x40
 800b956:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b95a:	e124      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b95c:	2380      	movs	r3, #128	; 0x80
 800b95e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b962:	e120      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	4acc      	ldr	r2, [pc, #816]	; (800bc9c <UART_SetConfig+0x698>)
 800b96a:	4293      	cmp	r3, r2
 800b96c:	d176      	bne.n	800ba5c <UART_SetConfig+0x458>
 800b96e:	4bcc      	ldr	r3, [pc, #816]	; (800bca0 <UART_SetConfig+0x69c>)
 800b970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b972:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b976:	2b28      	cmp	r3, #40	; 0x28
 800b978:	d86c      	bhi.n	800ba54 <UART_SetConfig+0x450>
 800b97a:	a201      	add	r2, pc, #4	; (adr r2, 800b980 <UART_SetConfig+0x37c>)
 800b97c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b980:	0800ba25 	.word	0x0800ba25
 800b984:	0800ba55 	.word	0x0800ba55
 800b988:	0800ba55 	.word	0x0800ba55
 800b98c:	0800ba55 	.word	0x0800ba55
 800b990:	0800ba55 	.word	0x0800ba55
 800b994:	0800ba55 	.word	0x0800ba55
 800b998:	0800ba55 	.word	0x0800ba55
 800b99c:	0800ba55 	.word	0x0800ba55
 800b9a0:	0800ba2d 	.word	0x0800ba2d
 800b9a4:	0800ba55 	.word	0x0800ba55
 800b9a8:	0800ba55 	.word	0x0800ba55
 800b9ac:	0800ba55 	.word	0x0800ba55
 800b9b0:	0800ba55 	.word	0x0800ba55
 800b9b4:	0800ba55 	.word	0x0800ba55
 800b9b8:	0800ba55 	.word	0x0800ba55
 800b9bc:	0800ba55 	.word	0x0800ba55
 800b9c0:	0800ba35 	.word	0x0800ba35
 800b9c4:	0800ba55 	.word	0x0800ba55
 800b9c8:	0800ba55 	.word	0x0800ba55
 800b9cc:	0800ba55 	.word	0x0800ba55
 800b9d0:	0800ba55 	.word	0x0800ba55
 800b9d4:	0800ba55 	.word	0x0800ba55
 800b9d8:	0800ba55 	.word	0x0800ba55
 800b9dc:	0800ba55 	.word	0x0800ba55
 800b9e0:	0800ba3d 	.word	0x0800ba3d
 800b9e4:	0800ba55 	.word	0x0800ba55
 800b9e8:	0800ba55 	.word	0x0800ba55
 800b9ec:	0800ba55 	.word	0x0800ba55
 800b9f0:	0800ba55 	.word	0x0800ba55
 800b9f4:	0800ba55 	.word	0x0800ba55
 800b9f8:	0800ba55 	.word	0x0800ba55
 800b9fc:	0800ba55 	.word	0x0800ba55
 800ba00:	0800ba45 	.word	0x0800ba45
 800ba04:	0800ba55 	.word	0x0800ba55
 800ba08:	0800ba55 	.word	0x0800ba55
 800ba0c:	0800ba55 	.word	0x0800ba55
 800ba10:	0800ba55 	.word	0x0800ba55
 800ba14:	0800ba55 	.word	0x0800ba55
 800ba18:	0800ba55 	.word	0x0800ba55
 800ba1c:	0800ba55 	.word	0x0800ba55
 800ba20:	0800ba4d 	.word	0x0800ba4d
 800ba24:	2301      	movs	r3, #1
 800ba26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ba2a:	e0bc      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800ba2c:	2304      	movs	r3, #4
 800ba2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ba32:	e0b8      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800ba34:	2308      	movs	r3, #8
 800ba36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ba3a:	e0b4      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800ba3c:	2310      	movs	r3, #16
 800ba3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ba42:	e0b0      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800ba44:	2320      	movs	r3, #32
 800ba46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ba4a:	e0ac      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800ba4c:	2340      	movs	r3, #64	; 0x40
 800ba4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ba52:	e0a8      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800ba54:	2380      	movs	r3, #128	; 0x80
 800ba56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ba5a:	e0a4      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	4a90      	ldr	r2, [pc, #576]	; (800bca4 <UART_SetConfig+0x6a0>)
 800ba62:	4293      	cmp	r3, r2
 800ba64:	d130      	bne.n	800bac8 <UART_SetConfig+0x4c4>
 800ba66:	4b8e      	ldr	r3, [pc, #568]	; (800bca0 <UART_SetConfig+0x69c>)
 800ba68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba6a:	f003 0307 	and.w	r3, r3, #7
 800ba6e:	2b05      	cmp	r3, #5
 800ba70:	d826      	bhi.n	800bac0 <UART_SetConfig+0x4bc>
 800ba72:	a201      	add	r2, pc, #4	; (adr r2, 800ba78 <UART_SetConfig+0x474>)
 800ba74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba78:	0800ba91 	.word	0x0800ba91
 800ba7c:	0800ba99 	.word	0x0800ba99
 800ba80:	0800baa1 	.word	0x0800baa1
 800ba84:	0800baa9 	.word	0x0800baa9
 800ba88:	0800bab1 	.word	0x0800bab1
 800ba8c:	0800bab9 	.word	0x0800bab9
 800ba90:	2300      	movs	r3, #0
 800ba92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ba96:	e086      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800ba98:	2304      	movs	r3, #4
 800ba9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ba9e:	e082      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800baa0:	2308      	movs	r3, #8
 800baa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800baa6:	e07e      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800baa8:	2310      	movs	r3, #16
 800baaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800baae:	e07a      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bab0:	2320      	movs	r3, #32
 800bab2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bab6:	e076      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bab8:	2340      	movs	r3, #64	; 0x40
 800baba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800babe:	e072      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bac0:	2380      	movs	r3, #128	; 0x80
 800bac2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bac6:	e06e      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	4a76      	ldr	r2, [pc, #472]	; (800bca8 <UART_SetConfig+0x6a4>)
 800bace:	4293      	cmp	r3, r2
 800bad0:	d130      	bne.n	800bb34 <UART_SetConfig+0x530>
 800bad2:	4b73      	ldr	r3, [pc, #460]	; (800bca0 <UART_SetConfig+0x69c>)
 800bad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bad6:	f003 0307 	and.w	r3, r3, #7
 800bada:	2b05      	cmp	r3, #5
 800badc:	d826      	bhi.n	800bb2c <UART_SetConfig+0x528>
 800bade:	a201      	add	r2, pc, #4	; (adr r2, 800bae4 <UART_SetConfig+0x4e0>)
 800bae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bae4:	0800bafd 	.word	0x0800bafd
 800bae8:	0800bb05 	.word	0x0800bb05
 800baec:	0800bb0d 	.word	0x0800bb0d
 800baf0:	0800bb15 	.word	0x0800bb15
 800baf4:	0800bb1d 	.word	0x0800bb1d
 800baf8:	0800bb25 	.word	0x0800bb25
 800bafc:	2300      	movs	r3, #0
 800bafe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb02:	e050      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb04:	2304      	movs	r3, #4
 800bb06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb0a:	e04c      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb0c:	2308      	movs	r3, #8
 800bb0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb12:	e048      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb14:	2310      	movs	r3, #16
 800bb16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb1a:	e044      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb1c:	2320      	movs	r3, #32
 800bb1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb22:	e040      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb24:	2340      	movs	r3, #64	; 0x40
 800bb26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb2a:	e03c      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb2c:	2380      	movs	r3, #128	; 0x80
 800bb2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb32:	e038      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	4a5c      	ldr	r2, [pc, #368]	; (800bcac <UART_SetConfig+0x6a8>)
 800bb3a:	4293      	cmp	r3, r2
 800bb3c:	d130      	bne.n	800bba0 <UART_SetConfig+0x59c>
 800bb3e:	4b58      	ldr	r3, [pc, #352]	; (800bca0 <UART_SetConfig+0x69c>)
 800bb40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb42:	f003 0307 	and.w	r3, r3, #7
 800bb46:	2b05      	cmp	r3, #5
 800bb48:	d826      	bhi.n	800bb98 <UART_SetConfig+0x594>
 800bb4a:	a201      	add	r2, pc, #4	; (adr r2, 800bb50 <UART_SetConfig+0x54c>)
 800bb4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb50:	0800bb69 	.word	0x0800bb69
 800bb54:	0800bb71 	.word	0x0800bb71
 800bb58:	0800bb79 	.word	0x0800bb79
 800bb5c:	0800bb81 	.word	0x0800bb81
 800bb60:	0800bb89 	.word	0x0800bb89
 800bb64:	0800bb91 	.word	0x0800bb91
 800bb68:	2302      	movs	r3, #2
 800bb6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb6e:	e01a      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb70:	2304      	movs	r3, #4
 800bb72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb76:	e016      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb78:	2308      	movs	r3, #8
 800bb7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb7e:	e012      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb80:	2310      	movs	r3, #16
 800bb82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb86:	e00e      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb88:	2320      	movs	r3, #32
 800bb8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb8e:	e00a      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb90:	2340      	movs	r3, #64	; 0x40
 800bb92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb96:	e006      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bb98:	2380      	movs	r3, #128	; 0x80
 800bb9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800bb9e:	e002      	b.n	800bba6 <UART_SetConfig+0x5a2>
 800bba0:	2380      	movs	r3, #128	; 0x80
 800bba2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	4a40      	ldr	r2, [pc, #256]	; (800bcac <UART_SetConfig+0x6a8>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	f040 80ef 	bne.w	800bd90 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bbb2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bbb6:	2b20      	cmp	r3, #32
 800bbb8:	dc46      	bgt.n	800bc48 <UART_SetConfig+0x644>
 800bbba:	2b02      	cmp	r3, #2
 800bbbc:	f2c0 8081 	blt.w	800bcc2 <UART_SetConfig+0x6be>
 800bbc0:	3b02      	subs	r3, #2
 800bbc2:	2b1e      	cmp	r3, #30
 800bbc4:	d87d      	bhi.n	800bcc2 <UART_SetConfig+0x6be>
 800bbc6:	a201      	add	r2, pc, #4	; (adr r2, 800bbcc <UART_SetConfig+0x5c8>)
 800bbc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbcc:	0800bc4f 	.word	0x0800bc4f
 800bbd0:	0800bcc3 	.word	0x0800bcc3
 800bbd4:	0800bc57 	.word	0x0800bc57
 800bbd8:	0800bcc3 	.word	0x0800bcc3
 800bbdc:	0800bcc3 	.word	0x0800bcc3
 800bbe0:	0800bcc3 	.word	0x0800bcc3
 800bbe4:	0800bc67 	.word	0x0800bc67
 800bbe8:	0800bcc3 	.word	0x0800bcc3
 800bbec:	0800bcc3 	.word	0x0800bcc3
 800bbf0:	0800bcc3 	.word	0x0800bcc3
 800bbf4:	0800bcc3 	.word	0x0800bcc3
 800bbf8:	0800bcc3 	.word	0x0800bcc3
 800bbfc:	0800bcc3 	.word	0x0800bcc3
 800bc00:	0800bcc3 	.word	0x0800bcc3
 800bc04:	0800bc77 	.word	0x0800bc77
 800bc08:	0800bcc3 	.word	0x0800bcc3
 800bc0c:	0800bcc3 	.word	0x0800bcc3
 800bc10:	0800bcc3 	.word	0x0800bcc3
 800bc14:	0800bcc3 	.word	0x0800bcc3
 800bc18:	0800bcc3 	.word	0x0800bcc3
 800bc1c:	0800bcc3 	.word	0x0800bcc3
 800bc20:	0800bcc3 	.word	0x0800bcc3
 800bc24:	0800bcc3 	.word	0x0800bcc3
 800bc28:	0800bcc3 	.word	0x0800bcc3
 800bc2c:	0800bcc3 	.word	0x0800bcc3
 800bc30:	0800bcc3 	.word	0x0800bcc3
 800bc34:	0800bcc3 	.word	0x0800bcc3
 800bc38:	0800bcc3 	.word	0x0800bcc3
 800bc3c:	0800bcc3 	.word	0x0800bcc3
 800bc40:	0800bcc3 	.word	0x0800bcc3
 800bc44:	0800bcb5 	.word	0x0800bcb5
 800bc48:	2b40      	cmp	r3, #64	; 0x40
 800bc4a:	d036      	beq.n	800bcba <UART_SetConfig+0x6b6>
 800bc4c:	e039      	b.n	800bcc2 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bc4e:	f7fc ff2d 	bl	8008aac <HAL_RCCEx_GetD3PCLK1Freq>
 800bc52:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800bc54:	e03b      	b.n	800bcce <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc56:	f107 0314 	add.w	r3, r7, #20
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f7fc ff3c 	bl	8008ad8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bc60:	69bb      	ldr	r3, [r7, #24]
 800bc62:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bc64:	e033      	b.n	800bcce <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc66:	f107 0308 	add.w	r3, r7, #8
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f7fd f888 	bl	8008d80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bc74:	e02b      	b.n	800bcce <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc76:	4b0a      	ldr	r3, [pc, #40]	; (800bca0 <UART_SetConfig+0x69c>)
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f003 0320 	and.w	r3, r3, #32
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d009      	beq.n	800bc96 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bc82:	4b07      	ldr	r3, [pc, #28]	; (800bca0 <UART_SetConfig+0x69c>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	08db      	lsrs	r3, r3, #3
 800bc88:	f003 0303 	and.w	r3, r3, #3
 800bc8c:	4a08      	ldr	r2, [pc, #32]	; (800bcb0 <UART_SetConfig+0x6ac>)
 800bc8e:	fa22 f303 	lsr.w	r3, r2, r3
 800bc92:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bc94:	e01b      	b.n	800bcce <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800bc96:	4b06      	ldr	r3, [pc, #24]	; (800bcb0 <UART_SetConfig+0x6ac>)
 800bc98:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bc9a:	e018      	b.n	800bcce <UART_SetConfig+0x6ca>
 800bc9c:	40011400 	.word	0x40011400
 800bca0:	58024400 	.word	0x58024400
 800bca4:	40007800 	.word	0x40007800
 800bca8:	40007c00 	.word	0x40007c00
 800bcac:	58000c00 	.word	0x58000c00
 800bcb0:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bcb4:	4bc4      	ldr	r3, [pc, #784]	; (800bfc8 <UART_SetConfig+0x9c4>)
 800bcb6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bcb8:	e009      	b.n	800bcce <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bcba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bcbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bcc0:	e005      	b.n	800bcce <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800bccc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bcce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	f000 81da 	beq.w	800c08a <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcda:	4abc      	ldr	r2, [pc, #752]	; (800bfcc <UART_SetConfig+0x9c8>)
 800bcdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bce0:	461a      	mov	r2, r3
 800bce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bce4:	fbb3 f3f2 	udiv	r3, r3, r2
 800bce8:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	685a      	ldr	r2, [r3, #4]
 800bcee:	4613      	mov	r3, r2
 800bcf0:	005b      	lsls	r3, r3, #1
 800bcf2:	4413      	add	r3, r2
 800bcf4:	6a3a      	ldr	r2, [r7, #32]
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	d305      	bcc.n	800bd06 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	685b      	ldr	r3, [r3, #4]
 800bcfe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd00:	6a3a      	ldr	r2, [r7, #32]
 800bd02:	429a      	cmp	r2, r3
 800bd04:	d903      	bls.n	800bd0e <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800bd06:	2301      	movs	r3, #1
 800bd08:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800bd0c:	e1bd      	b.n	800c08a <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd10:	4618      	mov	r0, r3
 800bd12:	f04f 0100 	mov.w	r1, #0
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd1a:	4aac      	ldr	r2, [pc, #688]	; (800bfcc <UART_SetConfig+0x9c8>)
 800bd1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd20:	b29a      	uxth	r2, r3
 800bd22:	f04f 0300 	mov.w	r3, #0
 800bd26:	f7f4 fb33 	bl	8000390 <__aeabi_uldivmod>
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	460b      	mov	r3, r1
 800bd2e:	4610      	mov	r0, r2
 800bd30:	4619      	mov	r1, r3
 800bd32:	f04f 0200 	mov.w	r2, #0
 800bd36:	f04f 0300 	mov.w	r3, #0
 800bd3a:	020b      	lsls	r3, r1, #8
 800bd3c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bd40:	0202      	lsls	r2, r0, #8
 800bd42:	6879      	ldr	r1, [r7, #4]
 800bd44:	6849      	ldr	r1, [r1, #4]
 800bd46:	0849      	lsrs	r1, r1, #1
 800bd48:	4608      	mov	r0, r1
 800bd4a:	f04f 0100 	mov.w	r1, #0
 800bd4e:	1814      	adds	r4, r2, r0
 800bd50:	eb43 0501 	adc.w	r5, r3, r1
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	685b      	ldr	r3, [r3, #4]
 800bd58:	461a      	mov	r2, r3
 800bd5a:	f04f 0300 	mov.w	r3, #0
 800bd5e:	4620      	mov	r0, r4
 800bd60:	4629      	mov	r1, r5
 800bd62:	f7f4 fb15 	bl	8000390 <__aeabi_uldivmod>
 800bd66:	4602      	mov	r2, r0
 800bd68:	460b      	mov	r3, r1
 800bd6a:	4613      	mov	r3, r2
 800bd6c:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bd6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bd74:	d308      	bcc.n	800bd88 <UART_SetConfig+0x784>
 800bd76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bd7c:	d204      	bcs.n	800bd88 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd84:	60da      	str	r2, [r3, #12]
 800bd86:	e180      	b.n	800c08a <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800bd88:	2301      	movs	r3, #1
 800bd8a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800bd8e:	e17c      	b.n	800c08a <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	69db      	ldr	r3, [r3, #28]
 800bd94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bd98:	f040 80be 	bne.w	800bf18 <UART_SetConfig+0x914>
  {
    switch (clocksource)
 800bd9c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bda0:	2b20      	cmp	r3, #32
 800bda2:	dc49      	bgt.n	800be38 <UART_SetConfig+0x834>
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	db7c      	blt.n	800bea2 <UART_SetConfig+0x89e>
 800bda8:	2b20      	cmp	r3, #32
 800bdaa:	d87a      	bhi.n	800bea2 <UART_SetConfig+0x89e>
 800bdac:	a201      	add	r2, pc, #4	; (adr r2, 800bdb4 <UART_SetConfig+0x7b0>)
 800bdae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdb2:	bf00      	nop
 800bdb4:	0800be3f 	.word	0x0800be3f
 800bdb8:	0800be47 	.word	0x0800be47
 800bdbc:	0800bea3 	.word	0x0800bea3
 800bdc0:	0800bea3 	.word	0x0800bea3
 800bdc4:	0800be4f 	.word	0x0800be4f
 800bdc8:	0800bea3 	.word	0x0800bea3
 800bdcc:	0800bea3 	.word	0x0800bea3
 800bdd0:	0800bea3 	.word	0x0800bea3
 800bdd4:	0800be5f 	.word	0x0800be5f
 800bdd8:	0800bea3 	.word	0x0800bea3
 800bddc:	0800bea3 	.word	0x0800bea3
 800bde0:	0800bea3 	.word	0x0800bea3
 800bde4:	0800bea3 	.word	0x0800bea3
 800bde8:	0800bea3 	.word	0x0800bea3
 800bdec:	0800bea3 	.word	0x0800bea3
 800bdf0:	0800bea3 	.word	0x0800bea3
 800bdf4:	0800be6f 	.word	0x0800be6f
 800bdf8:	0800bea3 	.word	0x0800bea3
 800bdfc:	0800bea3 	.word	0x0800bea3
 800be00:	0800bea3 	.word	0x0800bea3
 800be04:	0800bea3 	.word	0x0800bea3
 800be08:	0800bea3 	.word	0x0800bea3
 800be0c:	0800bea3 	.word	0x0800bea3
 800be10:	0800bea3 	.word	0x0800bea3
 800be14:	0800bea3 	.word	0x0800bea3
 800be18:	0800bea3 	.word	0x0800bea3
 800be1c:	0800bea3 	.word	0x0800bea3
 800be20:	0800bea3 	.word	0x0800bea3
 800be24:	0800bea3 	.word	0x0800bea3
 800be28:	0800bea3 	.word	0x0800bea3
 800be2c:	0800bea3 	.word	0x0800bea3
 800be30:	0800bea3 	.word	0x0800bea3
 800be34:	0800be95 	.word	0x0800be95
 800be38:	2b40      	cmp	r3, #64	; 0x40
 800be3a:	d02e      	beq.n	800be9a <UART_SetConfig+0x896>
 800be3c:	e031      	b.n	800bea2 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be3e:	f7fb fec9 	bl	8007bd4 <HAL_RCC_GetPCLK1Freq>
 800be42:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800be44:	e033      	b.n	800beae <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be46:	f7fb fedb 	bl	8007c00 <HAL_RCC_GetPCLK2Freq>
 800be4a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800be4c:	e02f      	b.n	800beae <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be4e:	f107 0314 	add.w	r3, r7, #20
 800be52:	4618      	mov	r0, r3
 800be54:	f7fc fe40 	bl	8008ad8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800be58:	69bb      	ldr	r3, [r7, #24]
 800be5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800be5c:	e027      	b.n	800beae <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be5e:	f107 0308 	add.w	r3, r7, #8
 800be62:	4618      	mov	r0, r3
 800be64:	f7fc ff8c 	bl	8008d80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800be6c:	e01f      	b.n	800beae <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800be6e:	4b58      	ldr	r3, [pc, #352]	; (800bfd0 <UART_SetConfig+0x9cc>)
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f003 0320 	and.w	r3, r3, #32
 800be76:	2b00      	cmp	r3, #0
 800be78:	d009      	beq.n	800be8e <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800be7a:	4b55      	ldr	r3, [pc, #340]	; (800bfd0 <UART_SetConfig+0x9cc>)
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	08db      	lsrs	r3, r3, #3
 800be80:	f003 0303 	and.w	r3, r3, #3
 800be84:	4a53      	ldr	r2, [pc, #332]	; (800bfd4 <UART_SetConfig+0x9d0>)
 800be86:	fa22 f303 	lsr.w	r3, r2, r3
 800be8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800be8c:	e00f      	b.n	800beae <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800be8e:	4b51      	ldr	r3, [pc, #324]	; (800bfd4 <UART_SetConfig+0x9d0>)
 800be90:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800be92:	e00c      	b.n	800beae <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800be94:	4b4c      	ldr	r3, [pc, #304]	; (800bfc8 <UART_SetConfig+0x9c4>)
 800be96:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800be98:	e009      	b.n	800beae <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800be9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bea0:	e005      	b.n	800beae <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800bea2:	2300      	movs	r3, #0
 800bea4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800bea6:	2301      	movs	r3, #1
 800bea8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800beac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800beae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	f000 80ea 	beq.w	800c08a <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beba:	4a44      	ldr	r2, [pc, #272]	; (800bfcc <UART_SetConfig+0x9c8>)
 800bebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bec0:	461a      	mov	r2, r3
 800bec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec4:	fbb3 f3f2 	udiv	r3, r3, r2
 800bec8:	005a      	lsls	r2, r3, #1
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	685b      	ldr	r3, [r3, #4]
 800bece:	085b      	lsrs	r3, r3, #1
 800bed0:	441a      	add	r2, r3
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	685b      	ldr	r3, [r3, #4]
 800bed6:	fbb2 f3f3 	udiv	r3, r2, r3
 800beda:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bede:	2b0f      	cmp	r3, #15
 800bee0:	d916      	bls.n	800bf10 <UART_SetConfig+0x90c>
 800bee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bee8:	d212      	bcs.n	800bf10 <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800beea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beec:	b29b      	uxth	r3, r3
 800beee:	f023 030f 	bic.w	r3, r3, #15
 800bef2:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bef6:	085b      	lsrs	r3, r3, #1
 800bef8:	b29b      	uxth	r3, r3
 800befa:	f003 0307 	and.w	r3, r3, #7
 800befe:	b29a      	uxth	r2, r3
 800bf00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800bf02:	4313      	orrs	r3, r2
 800bf04:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800bf0c:	60da      	str	r2, [r3, #12]
 800bf0e:	e0bc      	b.n	800c08a <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800bf10:	2301      	movs	r3, #1
 800bf12:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800bf16:	e0b8      	b.n	800c08a <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bf18:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bf1c:	2b20      	cmp	r3, #32
 800bf1e:	dc4b      	bgt.n	800bfb8 <UART_SetConfig+0x9b4>
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	f2c0 8087 	blt.w	800c034 <UART_SetConfig+0xa30>
 800bf26:	2b20      	cmp	r3, #32
 800bf28:	f200 8084 	bhi.w	800c034 <UART_SetConfig+0xa30>
 800bf2c:	a201      	add	r2, pc, #4	; (adr r2, 800bf34 <UART_SetConfig+0x930>)
 800bf2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf32:	bf00      	nop
 800bf34:	0800bfbf 	.word	0x0800bfbf
 800bf38:	0800bfd9 	.word	0x0800bfd9
 800bf3c:	0800c035 	.word	0x0800c035
 800bf40:	0800c035 	.word	0x0800c035
 800bf44:	0800bfe1 	.word	0x0800bfe1
 800bf48:	0800c035 	.word	0x0800c035
 800bf4c:	0800c035 	.word	0x0800c035
 800bf50:	0800c035 	.word	0x0800c035
 800bf54:	0800bff1 	.word	0x0800bff1
 800bf58:	0800c035 	.word	0x0800c035
 800bf5c:	0800c035 	.word	0x0800c035
 800bf60:	0800c035 	.word	0x0800c035
 800bf64:	0800c035 	.word	0x0800c035
 800bf68:	0800c035 	.word	0x0800c035
 800bf6c:	0800c035 	.word	0x0800c035
 800bf70:	0800c035 	.word	0x0800c035
 800bf74:	0800c001 	.word	0x0800c001
 800bf78:	0800c035 	.word	0x0800c035
 800bf7c:	0800c035 	.word	0x0800c035
 800bf80:	0800c035 	.word	0x0800c035
 800bf84:	0800c035 	.word	0x0800c035
 800bf88:	0800c035 	.word	0x0800c035
 800bf8c:	0800c035 	.word	0x0800c035
 800bf90:	0800c035 	.word	0x0800c035
 800bf94:	0800c035 	.word	0x0800c035
 800bf98:	0800c035 	.word	0x0800c035
 800bf9c:	0800c035 	.word	0x0800c035
 800bfa0:	0800c035 	.word	0x0800c035
 800bfa4:	0800c035 	.word	0x0800c035
 800bfa8:	0800c035 	.word	0x0800c035
 800bfac:	0800c035 	.word	0x0800c035
 800bfb0:	0800c035 	.word	0x0800c035
 800bfb4:	0800c027 	.word	0x0800c027
 800bfb8:	2b40      	cmp	r3, #64	; 0x40
 800bfba:	d037      	beq.n	800c02c <UART_SetConfig+0xa28>
 800bfbc:	e03a      	b.n	800c034 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bfbe:	f7fb fe09 	bl	8007bd4 <HAL_RCC_GetPCLK1Freq>
 800bfc2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800bfc4:	e03c      	b.n	800c040 <UART_SetConfig+0xa3c>
 800bfc6:	bf00      	nop
 800bfc8:	003d0900 	.word	0x003d0900
 800bfcc:	0800f828 	.word	0x0800f828
 800bfd0:	58024400 	.word	0x58024400
 800bfd4:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bfd8:	f7fb fe12 	bl	8007c00 <HAL_RCC_GetPCLK2Freq>
 800bfdc:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800bfde:	e02f      	b.n	800c040 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bfe0:	f107 0314 	add.w	r3, r7, #20
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	f7fc fd77 	bl	8008ad8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bfea:	69bb      	ldr	r3, [r7, #24]
 800bfec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bfee:	e027      	b.n	800c040 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bff0:	f107 0308 	add.w	r3, r7, #8
 800bff4:	4618      	mov	r0, r3
 800bff6:	f7fc fec3 	bl	8008d80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bffe:	e01f      	b.n	800c040 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c000:	4b2c      	ldr	r3, [pc, #176]	; (800c0b4 <UART_SetConfig+0xab0>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f003 0320 	and.w	r3, r3, #32
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d009      	beq.n	800c020 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c00c:	4b29      	ldr	r3, [pc, #164]	; (800c0b4 <UART_SetConfig+0xab0>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	08db      	lsrs	r3, r3, #3
 800c012:	f003 0303 	and.w	r3, r3, #3
 800c016:	4a28      	ldr	r2, [pc, #160]	; (800c0b8 <UART_SetConfig+0xab4>)
 800c018:	fa22 f303 	lsr.w	r3, r2, r3
 800c01c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c01e:	e00f      	b.n	800c040 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800c020:	4b25      	ldr	r3, [pc, #148]	; (800c0b8 <UART_SetConfig+0xab4>)
 800c022:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800c024:	e00c      	b.n	800c040 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c026:	4b25      	ldr	r3, [pc, #148]	; (800c0bc <UART_SetConfig+0xab8>)
 800c028:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800c02a:	e009      	b.n	800c040 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c02c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c030:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800c032:	e005      	b.n	800c040 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800c034:	2300      	movs	r3, #0
 800c036:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800c038:	2301      	movs	r3, #1
 800c03a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800c03e:	bf00      	nop
    }

    if (pclk != 0U)
 800c040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c042:	2b00      	cmp	r3, #0
 800c044:	d021      	beq.n	800c08a <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c04a:	4a1d      	ldr	r2, [pc, #116]	; (800c0c0 <UART_SetConfig+0xabc>)
 800c04c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c050:	461a      	mov	r2, r3
 800c052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c054:	fbb3 f2f2 	udiv	r2, r3, r2
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	685b      	ldr	r3, [r3, #4]
 800c05c:	085b      	lsrs	r3, r3, #1
 800c05e:	441a      	add	r2, r3
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	685b      	ldr	r3, [r3, #4]
 800c064:	fbb2 f3f3 	udiv	r3, r2, r3
 800c068:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c06a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c06c:	2b0f      	cmp	r3, #15
 800c06e:	d909      	bls.n	800c084 <UART_SetConfig+0xa80>
 800c070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c072:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c076:	d205      	bcs.n	800c084 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c07a:	b29a      	uxth	r2, r3
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	60da      	str	r2, [r3, #12]
 800c082:	e002      	b.n	800c08a <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800c084:	2301      	movs	r3, #1
 800c086:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2201      	movs	r2, #1
 800c08e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2201      	movs	r2, #1
 800c096:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	2200      	movs	r2, #0
 800c09e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c0a6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	3738      	adds	r7, #56	; 0x38
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	bdb0      	pop	{r4, r5, r7, pc}
 800c0b2:	bf00      	nop
 800c0b4:	58024400 	.word	0x58024400
 800c0b8:	03d09000 	.word	0x03d09000
 800c0bc:	003d0900 	.word	0x003d0900
 800c0c0:	0800f828 	.word	0x0800f828

0800c0c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b083      	sub	sp, #12
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0d0:	f003 0301 	and.w	r3, r3, #1
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d00a      	beq.n	800c0ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	685b      	ldr	r3, [r3, #4]
 800c0de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	430a      	orrs	r2, r1
 800c0ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0f2:	f003 0302 	and.w	r3, r3, #2
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d00a      	beq.n	800c110 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	685b      	ldr	r3, [r3, #4]
 800c100:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	430a      	orrs	r2, r1
 800c10e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c114:	f003 0304 	and.w	r3, r3, #4
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d00a      	beq.n	800c132 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	685b      	ldr	r3, [r3, #4]
 800c122:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	430a      	orrs	r2, r1
 800c130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c136:	f003 0308 	and.w	r3, r3, #8
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d00a      	beq.n	800c154 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	685b      	ldr	r3, [r3, #4]
 800c144:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	430a      	orrs	r2, r1
 800c152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c158:	f003 0310 	and.w	r3, r3, #16
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d00a      	beq.n	800c176 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	689b      	ldr	r3, [r3, #8]
 800c166:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	430a      	orrs	r2, r1
 800c174:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c17a:	f003 0320 	and.w	r3, r3, #32
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d00a      	beq.n	800c198 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	430a      	orrs	r2, r1
 800c196:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c19c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d01a      	beq.n	800c1da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	685b      	ldr	r3, [r3, #4]
 800c1aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	430a      	orrs	r2, r1
 800c1b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c1c2:	d10a      	bne.n	800c1da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	685b      	ldr	r3, [r3, #4]
 800c1ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	430a      	orrs	r2, r1
 800c1d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d00a      	beq.n	800c1fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	685b      	ldr	r3, [r3, #4]
 800c1ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	430a      	orrs	r2, r1
 800c1fa:	605a      	str	r2, [r3, #4]
  }
}
 800c1fc:	bf00      	nop
 800c1fe:	370c      	adds	r7, #12
 800c200:	46bd      	mov	sp, r7
 800c202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c206:	4770      	bx	lr

0800c208 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	b086      	sub	sp, #24
 800c20c:	af02      	add	r7, sp, #8
 800c20e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2200      	movs	r2, #0
 800c214:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c218:	f7f7 fef0 	bl	8003ffc <HAL_GetTick>
 800c21c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	f003 0308 	and.w	r3, r3, #8
 800c228:	2b08      	cmp	r3, #8
 800c22a:	d10e      	bne.n	800c24a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c22c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c230:	9300      	str	r3, [sp, #0]
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	2200      	movs	r2, #0
 800c236:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c23a:	6878      	ldr	r0, [r7, #4]
 800c23c:	f000 f82f 	bl	800c29e <UART_WaitOnFlagUntilTimeout>
 800c240:	4603      	mov	r3, r0
 800c242:	2b00      	cmp	r3, #0
 800c244:	d001      	beq.n	800c24a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c246:	2303      	movs	r3, #3
 800c248:	e025      	b.n	800c296 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f003 0304 	and.w	r3, r3, #4
 800c254:	2b04      	cmp	r3, #4
 800c256:	d10e      	bne.n	800c276 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c258:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c25c:	9300      	str	r3, [sp, #0]
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	2200      	movs	r2, #0
 800c262:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c266:	6878      	ldr	r0, [r7, #4]
 800c268:	f000 f819 	bl	800c29e <UART_WaitOnFlagUntilTimeout>
 800c26c:	4603      	mov	r3, r0
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d001      	beq.n	800c276 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c272:	2303      	movs	r3, #3
 800c274:	e00f      	b.n	800c296 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2220      	movs	r2, #32
 800c27a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	2220      	movs	r2, #32
 800c282:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	2200      	movs	r2, #0
 800c28a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2200      	movs	r2, #0
 800c290:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c294:	2300      	movs	r3, #0
}
 800c296:	4618      	mov	r0, r3
 800c298:	3710      	adds	r7, #16
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}

0800c29e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c29e:	b580      	push	{r7, lr}
 800c2a0:	b09c      	sub	sp, #112	; 0x70
 800c2a2:	af00      	add	r7, sp, #0
 800c2a4:	60f8      	str	r0, [r7, #12]
 800c2a6:	60b9      	str	r1, [r7, #8]
 800c2a8:	603b      	str	r3, [r7, #0]
 800c2aa:	4613      	mov	r3, r2
 800c2ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c2ae:	e0a9      	b.n	800c404 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c2b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2b6:	f000 80a5 	beq.w	800c404 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c2ba:	f7f7 fe9f 	bl	8003ffc <HAL_GetTick>
 800c2be:	4602      	mov	r2, r0
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	1ad3      	subs	r3, r2, r3
 800c2c4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c2c6:	429a      	cmp	r2, r3
 800c2c8:	d302      	bcc.n	800c2d0 <UART_WaitOnFlagUntilTimeout+0x32>
 800c2ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d140      	bne.n	800c352 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c2d8:	e853 3f00 	ldrex	r3, [r3]
 800c2dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c2de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c2e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c2e4:	667b      	str	r3, [r7, #100]	; 0x64
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	461a      	mov	r2, r3
 800c2ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c2ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c2f0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c2f4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c2f6:	e841 2300 	strex	r3, r2, [r1]
 800c2fa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c2fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d1e6      	bne.n	800c2d0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	3308      	adds	r3, #8
 800c308:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c30a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c30c:	e853 3f00 	ldrex	r3, [r3]
 800c310:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c314:	f023 0301 	bic.w	r3, r3, #1
 800c318:	663b      	str	r3, [r7, #96]	; 0x60
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	3308      	adds	r3, #8
 800c320:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c322:	64ba      	str	r2, [r7, #72]	; 0x48
 800c324:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c326:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c328:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c32a:	e841 2300 	strex	r3, r2, [r1]
 800c32e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c330:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c332:	2b00      	cmp	r3, #0
 800c334:	d1e5      	bne.n	800c302 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	2220      	movs	r2, #32
 800c33a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	2220      	movs	r2, #32
 800c342:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	2200      	movs	r2, #0
 800c34a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800c34e:	2303      	movs	r3, #3
 800c350:	e069      	b.n	800c426 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	f003 0304 	and.w	r3, r3, #4
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d051      	beq.n	800c404 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	69db      	ldr	r3, [r3, #28]
 800c366:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c36a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c36e:	d149      	bne.n	800c404 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c378:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c382:	e853 3f00 	ldrex	r3, [r3]
 800c386:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c38a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c38e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	461a      	mov	r2, r3
 800c396:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c398:	637b      	str	r3, [r7, #52]	; 0x34
 800c39a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c39c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c39e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c3a0:	e841 2300 	strex	r3, r2, [r1]
 800c3a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c3a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d1e6      	bne.n	800c37a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	3308      	adds	r3, #8
 800c3b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3b4:	697b      	ldr	r3, [r7, #20]
 800c3b6:	e853 3f00 	ldrex	r3, [r3]
 800c3ba:	613b      	str	r3, [r7, #16]
   return(result);
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	f023 0301 	bic.w	r3, r3, #1
 800c3c2:	66bb      	str	r3, [r7, #104]	; 0x68
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	3308      	adds	r3, #8
 800c3ca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c3cc:	623a      	str	r2, [r7, #32]
 800c3ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3d0:	69f9      	ldr	r1, [r7, #28]
 800c3d2:	6a3a      	ldr	r2, [r7, #32]
 800c3d4:	e841 2300 	strex	r3, r2, [r1]
 800c3d8:	61bb      	str	r3, [r7, #24]
   return(result);
 800c3da:	69bb      	ldr	r3, [r7, #24]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d1e5      	bne.n	800c3ac <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	2220      	movs	r2, #32
 800c3e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	2220      	movs	r2, #32
 800c3ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	2220      	movs	r2, #32
 800c3f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800c400:	2303      	movs	r3, #3
 800c402:	e010      	b.n	800c426 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	69da      	ldr	r2, [r3, #28]
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	4013      	ands	r3, r2
 800c40e:	68ba      	ldr	r2, [r7, #8]
 800c410:	429a      	cmp	r2, r3
 800c412:	bf0c      	ite	eq
 800c414:	2301      	moveq	r3, #1
 800c416:	2300      	movne	r3, #0
 800c418:	b2db      	uxtb	r3, r3
 800c41a:	461a      	mov	r2, r3
 800c41c:	79fb      	ldrb	r3, [r7, #7]
 800c41e:	429a      	cmp	r2, r3
 800c420:	f43f af46 	beq.w	800c2b0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c424:	2300      	movs	r3, #0
}
 800c426:	4618      	mov	r0, r3
 800c428:	3770      	adds	r7, #112	; 0x70
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
	...

0800c430 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c430:	b480      	push	{r7}
 800c432:	b095      	sub	sp, #84	; 0x54
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c43e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c440:	e853 3f00 	ldrex	r3, [r3]
 800c444:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c448:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c44c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	461a      	mov	r2, r3
 800c454:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c456:	643b      	str	r3, [r7, #64]	; 0x40
 800c458:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c45a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c45c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c45e:	e841 2300 	strex	r3, r2, [r1]
 800c462:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c466:	2b00      	cmp	r3, #0
 800c468:	d1e6      	bne.n	800c438 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	3308      	adds	r3, #8
 800c470:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c472:	6a3b      	ldr	r3, [r7, #32]
 800c474:	e853 3f00 	ldrex	r3, [r3]
 800c478:	61fb      	str	r3, [r7, #28]
   return(result);
 800c47a:	69fa      	ldr	r2, [r7, #28]
 800c47c:	4b1e      	ldr	r3, [pc, #120]	; (800c4f8 <UART_EndRxTransfer+0xc8>)
 800c47e:	4013      	ands	r3, r2
 800c480:	64bb      	str	r3, [r7, #72]	; 0x48
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	3308      	adds	r3, #8
 800c488:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c48a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c48c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c48e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c490:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c492:	e841 2300 	strex	r3, r2, [r1]
 800c496:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d1e5      	bne.n	800c46a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c4a2:	2b01      	cmp	r3, #1
 800c4a4:	d118      	bne.n	800c4d8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	e853 3f00 	ldrex	r3, [r3]
 800c4b2:	60bb      	str	r3, [r7, #8]
   return(result);
 800c4b4:	68bb      	ldr	r3, [r7, #8]
 800c4b6:	f023 0310 	bic.w	r3, r3, #16
 800c4ba:	647b      	str	r3, [r7, #68]	; 0x44
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c4c4:	61bb      	str	r3, [r7, #24]
 800c4c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4c8:	6979      	ldr	r1, [r7, #20]
 800c4ca:	69ba      	ldr	r2, [r7, #24]
 800c4cc:	e841 2300 	strex	r3, r2, [r1]
 800c4d0:	613b      	str	r3, [r7, #16]
   return(result);
 800c4d2:	693b      	ldr	r3, [r7, #16]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d1e6      	bne.n	800c4a6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2220      	movs	r2, #32
 800c4dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	671a      	str	r2, [r3, #112]	; 0x70
}
 800c4ec:	bf00      	nop
 800c4ee:	3754      	adds	r7, #84	; 0x54
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f6:	4770      	bx	lr
 800c4f8:	effffffe 	.word	0xeffffffe

0800c4fc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b084      	sub	sp, #16
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c508:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	2200      	movs	r2, #0
 800c50e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	2200      	movs	r2, #0
 800c516:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c51a:	68f8      	ldr	r0, [r7, #12]
 800c51c:	f7ff f85c 	bl	800b5d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c520:	bf00      	nop
 800c522:	3710      	adds	r7, #16
 800c524:	46bd      	mov	sp, r7
 800c526:	bd80      	pop	{r7, pc}

0800c528 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b088      	sub	sp, #32
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	e853 3f00 	ldrex	r3, [r3]
 800c53c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c53e:	68bb      	ldr	r3, [r7, #8]
 800c540:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c544:	61fb      	str	r3, [r7, #28]
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	461a      	mov	r2, r3
 800c54c:	69fb      	ldr	r3, [r7, #28]
 800c54e:	61bb      	str	r3, [r7, #24]
 800c550:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c552:	6979      	ldr	r1, [r7, #20]
 800c554:	69ba      	ldr	r2, [r7, #24]
 800c556:	e841 2300 	strex	r3, r2, [r1]
 800c55a:	613b      	str	r3, [r7, #16]
   return(result);
 800c55c:	693b      	ldr	r3, [r7, #16]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d1e6      	bne.n	800c530 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2220      	movs	r2, #32
 800c566:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2200      	movs	r2, #0
 800c56e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c570:	6878      	ldr	r0, [r7, #4]
 800c572:	f7ff f827 	bl	800b5c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c576:	bf00      	nop
 800c578:	3720      	adds	r7, #32
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}

0800c57e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c57e:	b480      	push	{r7}
 800c580:	b083      	sub	sp, #12
 800c582:	af00      	add	r7, sp, #0
 800c584:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c586:	bf00      	nop
 800c588:	370c      	adds	r7, #12
 800c58a:	46bd      	mov	sp, r7
 800c58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c590:	4770      	bx	lr

0800c592 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c592:	b480      	push	{r7}
 800c594:	b083      	sub	sp, #12
 800c596:	af00      	add	r7, sp, #0
 800c598:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c59a:	bf00      	nop
 800c59c:	370c      	adds	r7, #12
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a4:	4770      	bx	lr

0800c5a6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c5a6:	b480      	push	{r7}
 800c5a8:	b083      	sub	sp, #12
 800c5aa:	af00      	add	r7, sp, #0
 800c5ac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c5ae:	bf00      	nop
 800c5b0:	370c      	adds	r7, #12
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b8:	4770      	bx	lr

0800c5ba <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800c5ba:	b580      	push	{r7, lr}
 800c5bc:	b084      	sub	sp, #16
 800c5be:	af00      	add	r7, sp, #0
 800c5c0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c5c8:	2b01      	cmp	r3, #1
 800c5ca:	d101      	bne.n	800c5d0 <HAL_UARTEx_EnableFifoMode+0x16>
 800c5cc:	2302      	movs	r3, #2
 800c5ce:	e02b      	b.n	800c628 <HAL_UARTEx_EnableFifoMode+0x6e>
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2224      	movs	r2, #36	; 0x24
 800c5dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	681a      	ldr	r2, [r3, #0]
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	f022 0201 	bic.w	r2, r2, #1
 800c5f6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c5fe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800c606:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	68fa      	ldr	r2, [r7, #12]
 800c60e:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c610:	6878      	ldr	r0, [r7, #4]
 800c612:	f000 f8c3 	bl	800c79c <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	2220      	movs	r2, #32
 800c61a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	2200      	movs	r2, #0
 800c622:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c626:	2300      	movs	r3, #0
}
 800c628:	4618      	mov	r0, r3
 800c62a:	3710      	adds	r7, #16
 800c62c:	46bd      	mov	sp, r7
 800c62e:	bd80      	pop	{r7, pc}

0800c630 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c630:	b480      	push	{r7}
 800c632:	b085      	sub	sp, #20
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c63e:	2b01      	cmp	r3, #1
 800c640:	d101      	bne.n	800c646 <HAL_UARTEx_DisableFifoMode+0x16>
 800c642:	2302      	movs	r3, #2
 800c644:	e027      	b.n	800c696 <HAL_UARTEx_DisableFifoMode+0x66>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2201      	movs	r2, #1
 800c64a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2224      	movs	r2, #36	; 0x24
 800c652:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	681a      	ldr	r2, [r3, #0]
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	f022 0201 	bic.w	r2, r2, #1
 800c66c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c674:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2200      	movs	r2, #0
 800c67a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	68fa      	ldr	r2, [r7, #12]
 800c682:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2220      	movs	r2, #32
 800c688:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2200      	movs	r2, #0
 800c690:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c694:	2300      	movs	r3, #0
}
 800c696:	4618      	mov	r0, r3
 800c698:	3714      	adds	r7, #20
 800c69a:	46bd      	mov	sp, r7
 800c69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a0:	4770      	bx	lr

0800c6a2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c6a2:	b580      	push	{r7, lr}
 800c6a4:	b084      	sub	sp, #16
 800c6a6:	af00      	add	r7, sp, #0
 800c6a8:	6078      	str	r0, [r7, #4]
 800c6aa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c6b2:	2b01      	cmp	r3, #1
 800c6b4:	d101      	bne.n	800c6ba <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c6b6:	2302      	movs	r3, #2
 800c6b8:	e02d      	b.n	800c716 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2201      	movs	r2, #1
 800c6be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2224      	movs	r2, #36	; 0x24
 800c6c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	681a      	ldr	r2, [r3, #0]
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f022 0201 	bic.w	r2, r2, #1
 800c6e0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	689b      	ldr	r3, [r3, #8]
 800c6e8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	683a      	ldr	r2, [r7, #0]
 800c6f2:	430a      	orrs	r2, r1
 800c6f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f000 f850 	bl	800c79c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	68fa      	ldr	r2, [r7, #12]
 800c702:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2220      	movs	r2, #32
 800c708:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	2200      	movs	r2, #0
 800c710:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c714:	2300      	movs	r3, #0
}
 800c716:	4618      	mov	r0, r3
 800c718:	3710      	adds	r7, #16
 800c71a:	46bd      	mov	sp, r7
 800c71c:	bd80      	pop	{r7, pc}

0800c71e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c71e:	b580      	push	{r7, lr}
 800c720:	b084      	sub	sp, #16
 800c722:	af00      	add	r7, sp, #0
 800c724:	6078      	str	r0, [r7, #4]
 800c726:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c72e:	2b01      	cmp	r3, #1
 800c730:	d101      	bne.n	800c736 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c732:	2302      	movs	r3, #2
 800c734:	e02d      	b.n	800c792 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2201      	movs	r2, #1
 800c73a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	2224      	movs	r2, #36	; 0x24
 800c742:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	681a      	ldr	r2, [r3, #0]
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	f022 0201 	bic.w	r2, r2, #1
 800c75c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	689b      	ldr	r3, [r3, #8]
 800c764:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	683a      	ldr	r2, [r7, #0]
 800c76e:	430a      	orrs	r2, r1
 800c770:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f000 f812 	bl	800c79c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	68fa      	ldr	r2, [r7, #12]
 800c77e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2220      	movs	r2, #32
 800c784:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2200      	movs	r2, #0
 800c78c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c790:	2300      	movs	r3, #0
}
 800c792:	4618      	mov	r0, r3
 800c794:	3710      	adds	r7, #16
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}
	...

0800c79c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b085      	sub	sp, #20
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d108      	bne.n	800c7be <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2201      	movs	r2, #1
 800c7b8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c7bc:	e031      	b.n	800c822 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c7be:	2310      	movs	r3, #16
 800c7c0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c7c2:	2310      	movs	r3, #16
 800c7c4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	689b      	ldr	r3, [r3, #8]
 800c7cc:	0e5b      	lsrs	r3, r3, #25
 800c7ce:	b2db      	uxtb	r3, r3
 800c7d0:	f003 0307 	and.w	r3, r3, #7
 800c7d4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	689b      	ldr	r3, [r3, #8]
 800c7dc:	0f5b      	lsrs	r3, r3, #29
 800c7de:	b2db      	uxtb	r3, r3
 800c7e0:	f003 0307 	and.w	r3, r3, #7
 800c7e4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7e6:	7bbb      	ldrb	r3, [r7, #14]
 800c7e8:	7b3a      	ldrb	r2, [r7, #12]
 800c7ea:	4911      	ldr	r1, [pc, #68]	; (800c830 <UARTEx_SetNbDataToProcess+0x94>)
 800c7ec:	5c8a      	ldrb	r2, [r1, r2]
 800c7ee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c7f2:	7b3a      	ldrb	r2, [r7, #12]
 800c7f4:	490f      	ldr	r1, [pc, #60]	; (800c834 <UARTEx_SetNbDataToProcess+0x98>)
 800c7f6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7f8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7fc:	b29a      	uxth	r2, r3
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c804:	7bfb      	ldrb	r3, [r7, #15]
 800c806:	7b7a      	ldrb	r2, [r7, #13]
 800c808:	4909      	ldr	r1, [pc, #36]	; (800c830 <UARTEx_SetNbDataToProcess+0x94>)
 800c80a:	5c8a      	ldrb	r2, [r1, r2]
 800c80c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c810:	7b7a      	ldrb	r2, [r7, #13]
 800c812:	4908      	ldr	r1, [pc, #32]	; (800c834 <UARTEx_SetNbDataToProcess+0x98>)
 800c814:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c816:	fb93 f3f2 	sdiv	r3, r3, r2
 800c81a:	b29a      	uxth	r2, r3
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c822:	bf00      	nop
 800c824:	3714      	adds	r7, #20
 800c826:	46bd      	mov	sp, r7
 800c828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82c:	4770      	bx	lr
 800c82e:	bf00      	nop
 800c830:	0800f840 	.word	0x0800f840
 800c834:	0800f848 	.word	0x0800f848

0800c838 <checkint>:
 800c838:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c83c:	f240 33fe 	movw	r3, #1022	; 0x3fe
 800c840:	429a      	cmp	r2, r3
 800c842:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c844:	dd2b      	ble.n	800c89e <checkint+0x66>
 800c846:	f240 4333 	movw	r3, #1075	; 0x433
 800c84a:	429a      	cmp	r2, r3
 800c84c:	dc25      	bgt.n	800c89a <checkint+0x62>
 800c84e:	1a9b      	subs	r3, r3, r2
 800c850:	f1a3 0620 	sub.w	r6, r3, #32
 800c854:	f04f 32ff 	mov.w	r2, #4294967295
 800c858:	fa02 f606 	lsl.w	r6, r2, r6
 800c85c:	fa02 f403 	lsl.w	r4, r2, r3
 800c860:	f1c3 0520 	rsb	r5, r3, #32
 800c864:	4334      	orrs	r4, r6
 800c866:	fa22 f505 	lsr.w	r5, r2, r5
 800c86a:	432c      	orrs	r4, r5
 800c86c:	409a      	lsls	r2, r3
 800c86e:	ea20 0602 	bic.w	r6, r0, r2
 800c872:	ea21 0704 	bic.w	r7, r1, r4
 800c876:	ea56 0207 	orrs.w	r2, r6, r7
 800c87a:	f1a3 0420 	sub.w	r4, r3, #32
 800c87e:	f1c3 0220 	rsb	r2, r3, #32
 800c882:	d10c      	bne.n	800c89e <checkint+0x66>
 800c884:	40d8      	lsrs	r0, r3
 800c886:	fa01 f302 	lsl.w	r3, r1, r2
 800c88a:	4318      	orrs	r0, r3
 800c88c:	40e1      	lsrs	r1, r4
 800c88e:	4308      	orrs	r0, r1
 800c890:	f000 0301 	and.w	r3, r0, #1
 800c894:	f1c3 0002 	rsb	r0, r3, #2
 800c898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c89a:	2002      	movs	r0, #2
 800c89c:	e7fc      	b.n	800c898 <checkint+0x60>
 800c89e:	2000      	movs	r0, #0
 800c8a0:	e7fa      	b.n	800c898 <checkint+0x60>
 800c8a2:	0000      	movs	r0, r0
 800c8a4:	0000      	movs	r0, r0
	...

0800c8a8 <pow>:
 800c8a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ac:	ed2d 8b0a 	vpush	{d8-d12}
 800c8b0:	b09b      	sub	sp, #108	; 0x6c
 800c8b2:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c8b6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c8ba:	ed8d 1b00 	vstr	d1, [sp]
 800c8be:	ea4f 5915 	mov.w	r9, r5, lsr #20
 800c8c2:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c8c6:	f109 30ff 	add.w	r0, r9, #4294967295
 800c8ca:	f240 71fd 	movw	r1, #2045	; 0x7fd
 800c8ce:	4288      	cmp	r0, r1
 800c8d0:	46cc      	mov	ip, r9
 800c8d2:	ea4f 5817 	mov.w	r8, r7, lsr #20
 800c8d6:	d806      	bhi.n	800c8e6 <pow+0x3e>
 800c8d8:	f3c8 010a 	ubfx	r1, r8, #0, #11
 800c8dc:	f2a1 31be 	subw	r1, r1, #958	; 0x3be
 800c8e0:	297f      	cmp	r1, #127	; 0x7f
 800c8e2:	f240 81ab 	bls.w	800cc3c <pow+0x394>
 800c8e6:	19b1      	adds	r1, r6, r6
 800c8e8:	9104      	str	r1, [sp, #16]
 800c8ea:	eb47 0107 	adc.w	r1, r7, r7
 800c8ee:	9105      	str	r1, [sp, #20]
 800c8f0:	9904      	ldr	r1, [sp, #16]
 800c8f2:	f111 31ff 	adds.w	r1, r1, #4294967295
 800c8f6:	460a      	mov	r2, r1
 800c8f8:	9905      	ldr	r1, [sp, #20]
 800c8fa:	f141 31ff 	adc.w	r1, r1, #4294967295
 800c8fe:	460b      	mov	r3, r1
 800c900:	f46f 1100 	mvn.w	r1, #2097152	; 0x200000
 800c904:	f06f 0001 	mvn.w	r0, #1
 800c908:	4299      	cmp	r1, r3
 800c90a:	bf08      	it	eq
 800c90c:	4290      	cmpeq	r0, r2
 800c90e:	d260      	bcs.n	800c9d2 <pow+0x12a>
 800c910:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c914:	4313      	orrs	r3, r2
 800c916:	d11a      	bne.n	800c94e <pow+0xa6>
 800c918:	f485 2200 	eor.w	r2, r5, #524288	; 0x80000
 800c91c:	1923      	adds	r3, r4, r4
 800c91e:	930c      	str	r3, [sp, #48]	; 0x30
 800c920:	eb42 0302 	adc.w	r3, r2, r2
 800c924:	930d      	str	r3, [sp, #52]	; 0x34
 800c926:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c92a:	4bcf      	ldr	r3, [pc, #828]	; (800cc68 <pow+0x3c0>)
 800c92c:	2200      	movs	r2, #0
 800c92e:	428b      	cmp	r3, r1
 800c930:	bf08      	it	eq
 800c932:	4282      	cmpeq	r2, r0
 800c934:	f080 8265 	bcs.w	800ce02 <pow+0x55a>
 800c938:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c93c:	ed9d 6b00 	vldr	d6, [sp]
 800c940:	ee37 0b06 	vadd.f64	d0, d7, d6
 800c944:	b01b      	add	sp, #108	; 0x6c
 800c946:	ecbd 8b0a 	vpop	{d8-d12}
 800c94a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c94e:	49c7      	ldr	r1, [pc, #796]	; (800cc6c <pow+0x3c4>)
 800c950:	2000      	movs	r0, #0
 800c952:	428d      	cmp	r5, r1
 800c954:	bf08      	it	eq
 800c956:	4284      	cmpeq	r4, r0
 800c958:	d10b      	bne.n	800c972 <pow+0xca>
 800c95a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800c95e:	19b3      	adds	r3, r6, r6
 800c960:	930e      	str	r3, [sp, #56]	; 0x38
 800c962:	eb42 0302 	adc.w	r3, r2, r2
 800c966:	930f      	str	r3, [sp, #60]	; 0x3c
 800c968:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c96c:	4bbe      	ldr	r3, [pc, #760]	; (800cc68 <pow+0x3c0>)
 800c96e:	2200      	movs	r2, #0
 800c970:	e7dd      	b.n	800c92e <pow+0x86>
 800c972:	1921      	adds	r1, r4, r4
 800c974:	9106      	str	r1, [sp, #24]
 800c976:	eb45 0105 	adc.w	r1, r5, r5
 800c97a:	9107      	str	r1, [sp, #28]
 800c97c:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800c980:	49bb      	ldr	r1, [pc, #748]	; (800cc70 <pow+0x3c8>)
 800c982:	2000      	movs	r0, #0
 800c984:	42a1      	cmp	r1, r4
 800c986:	bf08      	it	eq
 800c988:	4298      	cmpeq	r0, r3
 800c98a:	d3d5      	bcc.n	800c938 <pow+0x90>
 800c98c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c990:	428c      	cmp	r4, r1
 800c992:	bf08      	it	eq
 800c994:	4283      	cmpeq	r3, r0
 800c996:	d1cf      	bne.n	800c938 <pow+0x90>
 800c998:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800c99c:	49b5      	ldr	r1, [pc, #724]	; (800cc74 <pow+0x3cc>)
 800c99e:	2000      	movs	r0, #0
 800c9a0:	428c      	cmp	r4, r1
 800c9a2:	bf08      	it	eq
 800c9a4:	4283      	cmpeq	r3, r0
 800c9a6:	f000 822c 	beq.w	800ce02 <pow+0x55a>
 800c9aa:	49b3      	ldr	r1, [pc, #716]	; (800cc78 <pow+0x3d0>)
 800c9ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c9b0:	42a1      	cmp	r1, r4
 800c9b2:	bf08      	it	eq
 800c9b4:	4298      	cmpeq	r0, r3
 800c9b6:	ea6f 0307 	mvn.w	r3, r7
 800c9ba:	bf34      	ite	cc
 800c9bc:	2201      	movcc	r2, #1
 800c9be:	2200      	movcs	r2, #0
 800c9c0:	0fdb      	lsrs	r3, r3, #31
 800c9c2:	429a      	cmp	r2, r3
 800c9c4:	f040 821a 	bne.w	800cdfc <pow+0x554>
 800c9c8:	ed9d 7b00 	vldr	d7, [sp]
 800c9cc:	ee27 0b07 	vmul.f64	d0, d7, d7
 800c9d0:	e7b8      	b.n	800c944 <pow+0x9c>
 800c9d2:	1923      	adds	r3, r4, r4
 800c9d4:	9308      	str	r3, [sp, #32]
 800c9d6:	eb45 0305 	adc.w	r3, r5, r5
 800c9da:	9309      	str	r3, [sp, #36]	; 0x24
 800c9dc:	9b08      	ldr	r3, [sp, #32]
 800c9de:	f113 33ff 	adds.w	r3, r3, #4294967295
 800c9e2:	9310      	str	r3, [sp, #64]	; 0x40
 800c9e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9e6:	f143 33ff 	adc.w	r3, r3, #4294967295
 800c9ea:	9311      	str	r3, [sp, #68]	; 0x44
 800c9ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c9f0:	4299      	cmp	r1, r3
 800c9f2:	bf08      	it	eq
 800c9f4:	4290      	cmpeq	r0, r2
 800c9f6:	d22d      	bcs.n	800ca54 <pow+0x1ac>
 800c9f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c9fc:	2c00      	cmp	r4, #0
 800c9fe:	f175 0300 	sbcs.w	r3, r5, #0
 800ca02:	ee27 0b07 	vmul.f64	d0, d7, d7
 800ca06:	da16      	bge.n	800ca36 <pow+0x18e>
 800ca08:	4630      	mov	r0, r6
 800ca0a:	4639      	mov	r1, r7
 800ca0c:	f7ff ff14 	bl	800c838 <checkint>
 800ca10:	2801      	cmp	r0, #1
 800ca12:	d110      	bne.n	800ca36 <pow+0x18e>
 800ca14:	eeb1 0b40 	vneg.f64	d0, d0
 800ca18:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
 800ca1c:	4323      	orrs	r3, r4
 800ca1e:	d10c      	bne.n	800ca3a <pow+0x192>
 800ca20:	2e00      	cmp	r6, #0
 800ca22:	f177 0300 	sbcs.w	r3, r7, #0
 800ca26:	da8d      	bge.n	800c944 <pow+0x9c>
 800ca28:	b01b      	add	sp, #108	; 0x6c
 800ca2a:	ecbd 8b0a 	vpop	{d8-d12}
 800ca2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca32:	f000 ba29 	b.w	800ce88 <__math_divzero>
 800ca36:	2000      	movs	r0, #0
 800ca38:	e7ee      	b.n	800ca18 <pow+0x170>
 800ca3a:	2e00      	cmp	r6, #0
 800ca3c:	f177 0300 	sbcs.w	r3, r7, #0
 800ca40:	da80      	bge.n	800c944 <pow+0x9c>
 800ca42:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800ca46:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800ca4a:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 800ca4e:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 800ca52:	e777      	b.n	800c944 <pow+0x9c>
 800ca54:	2c00      	cmp	r4, #0
 800ca56:	f175 0300 	sbcs.w	r3, r5, #0
 800ca5a:	da35      	bge.n	800cac8 <pow+0x220>
 800ca5c:	4630      	mov	r0, r6
 800ca5e:	4639      	mov	r1, r7
 800ca60:	f7ff feea 	bl	800c838 <checkint>
 800ca64:	b940      	cbnz	r0, 800ca78 <pow+0x1d0>
 800ca66:	ed9d 0b02 	vldr	d0, [sp, #8]
 800ca6a:	b01b      	add	sp, #108	; 0x6c
 800ca6c:	ecbd 8b0a 	vpop	{d8-d12}
 800ca70:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca74:	f000 ba20 	b.w	800ceb8 <__math_invalid>
 800ca78:	2801      	cmp	r0, #1
 800ca7a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ca7e:	bf14      	ite	ne
 800ca80:	2000      	movne	r0, #0
 800ca82:	f44f 2080 	moveq.w	r0, #262144	; 0x40000
 800ca86:	461d      	mov	r5, r3
 800ca88:	f3c9 0c0a 	ubfx	ip, r9, #0, #11
 800ca8c:	f3c8 030a 	ubfx	r3, r8, #0, #11
 800ca90:	f2a3 32be 	subw	r2, r3, #958	; 0x3be
 800ca94:	2a7f      	cmp	r2, #127	; 0x7f
 800ca96:	d933      	bls.n	800cb00 <pow+0x258>
 800ca98:	4974      	ldr	r1, [pc, #464]	; (800cc6c <pow+0x3c4>)
 800ca9a:	2000      	movs	r0, #0
 800ca9c:	428d      	cmp	r5, r1
 800ca9e:	bf08      	it	eq
 800caa0:	4284      	cmpeq	r4, r0
 800caa2:	f000 81ae 	beq.w	800ce02 <pow+0x55a>
 800caa6:	f240 32bd 	movw	r2, #957	; 0x3bd
 800caaa:	4293      	cmp	r3, r2
 800caac:	d80e      	bhi.n	800cacc <pow+0x224>
 800caae:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800cab2:	ed9d 7b00 	vldr	d7, [sp]
 800cab6:	42a9      	cmp	r1, r5
 800cab8:	bf08      	it	eq
 800caba:	42a0      	cmpeq	r0, r4
 800cabc:	bf34      	ite	cc
 800cabe:	ee37 0b00 	vaddcc.f64	d0, d7, d0
 800cac2:	ee30 0b47 	vsubcs.f64	d0, d0, d7
 800cac6:	e73d      	b.n	800c944 <pow+0x9c>
 800cac8:	2000      	movs	r0, #0
 800caca:	e7df      	b.n	800ca8c <pow+0x1e4>
 800cacc:	42a9      	cmp	r1, r5
 800cace:	bf08      	it	eq
 800cad0:	42a0      	cmpeq	r0, r4
 800cad2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800cad6:	bf2c      	ite	cs
 800cad8:	2301      	movcs	r3, #1
 800cada:	2300      	movcc	r3, #0
 800cadc:	4590      	cmp	r8, r2
 800cade:	bf8c      	ite	hi
 800cae0:	f04f 0800 	movhi.w	r8, #0
 800cae4:	f04f 0801 	movls.w	r8, #1
 800cae8:	4543      	cmp	r3, r8
 800caea:	f04f 0000 	mov.w	r0, #0
 800caee:	f000 80af 	beq.w	800cc50 <pow+0x3a8>
 800caf2:	b01b      	add	sp, #108	; 0x6c
 800caf4:	ecbd 8b0a 	vpop	{d8-d12}
 800caf8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cafc:	f000 b9bc 	b.w	800ce78 <__math_oflow>
 800cb00:	f1bc 0f00 	cmp.w	ip, #0
 800cb04:	d10e      	bne.n	800cb24 <pow+0x27c>
 800cb06:	ed9f 7b56 	vldr	d7, [pc, #344]	; 800cc60 <pow+0x3b8>
 800cb0a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800cb0e:	ee26 7b07 	vmul.f64	d7, d6, d7
 800cb12:	ec57 6b17 	vmov	r6, r7, d7
 800cb16:	4b59      	ldr	r3, [pc, #356]	; (800cc7c <pow+0x3d4>)
 800cb18:	2100      	movs	r1, #0
 800cb1a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800cb1e:	1874      	adds	r4, r6, r1
 800cb20:	eb42 0503 	adc.w	r5, r2, r3
 800cb24:	2300      	movs	r3, #0
 800cb26:	18e3      	adds	r3, r4, r3
 800cb28:	4b55      	ldr	r3, [pc, #340]	; (800cc80 <pow+0x3d8>)
 800cb2a:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800cb2e:	eb45 0303 	adc.w	r3, r5, r3
 800cb32:	1519      	asrs	r1, r3, #20
 800cb34:	ee03 1a10 	vmov	s6, r1
 800cb38:	0d1e      	lsrs	r6, r3, #20
 800cb3a:	2100      	movs	r1, #0
 800cb3c:	f3c3 3246 	ubfx	r2, r3, #13, #7
 800cb40:	0536      	lsls	r6, r6, #20
 800cb42:	1a63      	subs	r3, r4, r1
 800cb44:	9312      	str	r3, [sp, #72]	; 0x48
 800cb46:	eb65 0306 	sbc.w	r3, r5, r6
 800cb4a:	9313      	str	r3, [sp, #76]	; 0x4c
 800cb4c:	4b4d      	ldr	r3, [pc, #308]	; (800cc84 <pow+0x3dc>)
 800cb4e:	eb03 1442 	add.w	r4, r3, r2, lsl #5
 800cb52:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800cb56:	ed9d 5b12 	vldr	d5, [sp, #72]	; 0x48
 800cb5a:	eea5 6b07 	vfma.f64	d6, d5, d7
 800cb5e:	ed93 7b00 	vldr	d7, [r3]
 800cb62:	ed94 5b16 	vldr	d5, [r4, #88]	; 0x58
 800cb66:	ed93 4b02 	vldr	d4, [r3, #8]
 800cb6a:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 800cb6e:	eea3 5b07 	vfma.f64	d5, d3, d7
 800cb72:	ed94 7b18 	vldr	d7, [r4, #96]	; 0x60
 800cb76:	ee36 9b05 	vadd.f64	d9, d6, d5
 800cb7a:	ee35 5b49 	vsub.f64	d5, d5, d9
 800cb7e:	eea3 7b04 	vfma.f64	d7, d3, d4
 800cb82:	ed93 4b04 	vldr	d4, [r3, #16]
 800cb86:	ee35 5b06 	vadd.f64	d5, d5, d6
 800cb8a:	ee37 7b05 	vadd.f64	d7, d7, d5
 800cb8e:	ee26 4b04 	vmul.f64	d4, d6, d4
 800cb92:	ed93 3b08 	vldr	d3, [r3, #32]
 800cb96:	ee26 0b04 	vmul.f64	d0, d6, d4
 800cb9a:	eeb0 8b40 	vmov.f64	d8, d0
 800cb9e:	ee94 8b06 	vfnms.f64	d8, d4, d6
 800cba2:	ed93 4b06 	vldr	d4, [r3, #24]
 800cba6:	ee26 ab00 	vmul.f64	d10, d6, d0
 800cbaa:	ee39 1b00 	vadd.f64	d1, d9, d0
 800cbae:	ed93 2b0c 	vldr	d2, [r3, #48]	; 0x30
 800cbb2:	eea6 4b03 	vfma.f64	d4, d6, d3
 800cbb6:	ee39 9b41 	vsub.f64	d9, d9, d1
 800cbba:	ed93 3b0a 	vldr	d3, [r3, #40]	; 0x28
 800cbbe:	ee37 8b08 	vadd.f64	d8, d7, d8
 800cbc2:	ee39 9b00 	vadd.f64	d9, d9, d0
 800cbc6:	eea6 3b02 	vfma.f64	d3, d6, d2
 800cbca:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 800cbce:	ee38 9b09 	vadd.f64	d9, d8, d9
 800cbd2:	ed93 2b0e 	vldr	d2, [r3, #56]	; 0x38
 800cbd6:	eea6 2b0c 	vfma.f64	d2, d6, d12
 800cbda:	ed9d 6b00 	vldr	d6, [sp]
 800cbde:	eea0 3b02 	vfma.f64	d3, d0, d2
 800cbe2:	eea0 4b03 	vfma.f64	d4, d0, d3
 800cbe6:	eeaa 9b04 	vfma.f64	d9, d10, d4
 800cbea:	ee31 7b09 	vadd.f64	d7, d1, d9
 800cbee:	ee26 6b07 	vmul.f64	d6, d6, d7
 800cbf2:	ed8d 6b02 	vstr	d6, [sp, #8]
 800cbf6:	eeb0 3b46 	vmov.f64	d3, d6
 800cbfa:	ee31 1b47 	vsub.f64	d1, d1, d7
 800cbfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc02:	ee31 9b09 	vadd.f64	d9, d1, d9
 800cc06:	ed9d 6b00 	vldr	d6, [sp]
 800cc0a:	f3c3 570a 	ubfx	r7, r3, #20, #11
 800cc0e:	f46f 7472 	mvn.w	r4, #968	; 0x3c8
 800cc12:	193c      	adds	r4, r7, r4
 800cc14:	2c3e      	cmp	r4, #62	; 0x3e
 800cc16:	ee96 3b07 	vfnms.f64	d3, d6, d7
 800cc1a:	eea6 3b09 	vfma.f64	d3, d6, d9
 800cc1e:	d934      	bls.n	800cc8a <pow+0x3e2>
 800cc20:	428c      	cmp	r4, r1
 800cc22:	da0d      	bge.n	800cc40 <pow+0x398>
 800cc24:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800cc28:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cc2c:	ee37 0b00 	vadd.f64	d0, d7, d0
 800cc30:	2800      	cmp	r0, #0
 800cc32:	f43f ae87 	beq.w	800c944 <pow+0x9c>
 800cc36:	eeb1 0b40 	vneg.f64	d0, d0
 800cc3a:	e683      	b.n	800c944 <pow+0x9c>
 800cc3c:	2000      	movs	r0, #0
 800cc3e:	e771      	b.n	800cb24 <pow+0x27c>
 800cc40:	f5b7 6f81 	cmp.w	r7, #1032	; 0x408
 800cc44:	d920      	bls.n	800cc88 <pow+0x3e0>
 800cc46:	2a00      	cmp	r2, #0
 800cc48:	f173 0300 	sbcs.w	r3, r3, #0
 800cc4c:	f6bf af51 	bge.w	800caf2 <pow+0x24a>
 800cc50:	b01b      	add	sp, #108	; 0x6c
 800cc52:	ecbd 8b0a 	vpop	{d8-d12}
 800cc56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc5a:	f000 b905 	b.w	800ce68 <__math_uflow>
 800cc5e:	bf00      	nop
 800cc60:	00000000 	.word	0x00000000
 800cc64:	43300000 	.word	0x43300000
 800cc68:	fff00000 	.word	0xfff00000
 800cc6c:	3ff00000 	.word	0x3ff00000
 800cc70:	ffe00000 	.word	0xffe00000
 800cc74:	7fe00000 	.word	0x7fe00000
 800cc78:	7fdfffff 	.word	0x7fdfffff
 800cc7c:	fcc00000 	.word	0xfcc00000
 800cc80:	c0196aab 	.word	0xc0196aab
 800cc84:	0800f850 	.word	0x0800f850
 800cc88:	460f      	mov	r7, r1
 800cc8a:	4e65      	ldr	r6, [pc, #404]	; (800ce20 <pow+0x578>)
 800cc8c:	ed9d 4b02 	vldr	d4, [sp, #8]
 800cc90:	ed96 6b02 	vldr	d6, [r6, #8]
 800cc94:	ed96 7b00 	vldr	d7, [r6]
 800cc98:	eeb0 5b46 	vmov.f64	d5, d6
 800cc9c:	eea4 5b07 	vfma.f64	d5, d4, d7
 800cca0:	ed8d 5b00 	vstr	d5, [sp]
 800cca4:	ee35 6b46 	vsub.f64	d6, d5, d6
 800cca8:	eeb0 5b44 	vmov.f64	d5, d4
 800ccac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccb0:	ed96 7b04 	vldr	d7, [r6, #16]
 800ccb4:	f002 017f 	and.w	r1, r2, #127	; 0x7f
 800ccb8:	eea6 5b07 	vfma.f64	d5, d6, d7
 800ccbc:	eeb0 7b45 	vmov.f64	d7, d5
 800ccc0:	ed96 5b06 	vldr	d5, [r6, #24]
 800ccc4:	1849      	adds	r1, r1, r1
 800ccc6:	eb06 0cc1 	add.w	ip, r6, r1, lsl #3
 800ccca:	eb06 01c1 	add.w	r1, r6, r1, lsl #3
 800ccce:	eea6 7b05 	vfma.f64	d7, d6, d5
 800ccd2:	ed96 4b0a 	vldr	d4, [r6, #40]	; 0x28
 800ccd6:	ee33 3b07 	vadd.f64	d3, d3, d7
 800ccda:	ee23 6b03 	vmul.f64	d6, d3, d3
 800ccde:	ed91 7b1c 	vldr	d7, [r1, #112]	; 0x70
 800cce2:	ed96 5b08 	vldr	d5, [r6, #32]
 800cce6:	ee33 7b07 	vadd.f64	d7, d3, d7
 800ccea:	1814      	adds	r4, r2, r0
 800ccec:	0365      	lsls	r5, r4, #13
 800ccee:	e9dc 4c1e 	ldrd	r4, ip, [ip, #120]	; 0x78
 800ccf2:	eea3 5b04 	vfma.f64	d5, d3, d4
 800ccf6:	eea6 7b05 	vfma.f64	d7, d6, d5
 800ccfa:	ed96 4b0e 	vldr	d4, [r6, #56]	; 0x38
 800ccfe:	ee26 6b06 	vmul.f64	d6, d6, d6
 800cd02:	ed96 5b0c 	vldr	d5, [r6, #48]	; 0x30
 800cd06:	2000      	movs	r0, #0
 800cd08:	eb10 0a04 	adds.w	sl, r0, r4
 800cd0c:	eea3 5b04 	vfma.f64	d5, d3, d4
 800cd10:	eb45 0b0c 	adc.w	fp, r5, ip
 800cd14:	eea6 7b05 	vfma.f64	d7, d6, d5
 800cd18:	2f00      	cmp	r7, #0
 800cd1a:	d16a      	bne.n	800cdf2 <pow+0x54a>
 800cd1c:	f002 4000 	and.w	r0, r2, #2147483648	; 0x80000000
 800cd20:	4639      	mov	r1, r7
 800cd22:	ea50 0301 	orrs.w	r3, r0, r1
 800cd26:	f04f 0300 	mov.w	r3, #0
 800cd2a:	d115      	bne.n	800cd58 <pow+0x4b0>
 800cd2c:	eb1a 0303 	adds.w	r3, sl, r3
 800cd30:	ee0b 3a10 	vmov	s22, r3
 800cd34:	4b3b      	ldr	r3, [pc, #236]	; (800ce24 <pow+0x57c>)
 800cd36:	ed9f 0b34 	vldr	d0, [pc, #208]	; 800ce08 <pow+0x560>
 800cd3a:	eb4b 0303 	adc.w	r3, fp, r3
 800cd3e:	ee0b 3a90 	vmov	s23, r3
 800cd42:	eea7 bb0b 	vfma.f64	d11, d7, d11
 800cd46:	ee2b 0b00 	vmul.f64	d0, d11, d0
 800cd4a:	b01b      	add	sp, #108	; 0x6c
 800cd4c:	ecbd 8b0a 	vpop	{d8-d12}
 800cd50:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd54:	f000 b8c8 	b.w	800cee8 <__math_check_oflow>
 800cd58:	eb1a 0303 	adds.w	r3, sl, r3
 800cd5c:	930a      	str	r3, [sp, #40]	; 0x28
 800cd5e:	4b32      	ldr	r3, [pc, #200]	; (800ce28 <pow+0x580>)
 800cd60:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800cd64:	eb4b 0303 	adc.w	r3, fp, r3
 800cd68:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd6a:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800cd6e:	ee27 6b05 	vmul.f64	d6, d7, d5
 800cd72:	ee35 7b06 	vadd.f64	d7, d5, d6
 800cd76:	eeb0 3bc7 	vabs.f64	d3, d7
 800cd7a:	eeb4 3bc4 	vcmpe.f64	d3, d4
 800cd7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd82:	ed9f 0b23 	vldr	d0, [pc, #140]	; 800ce10 <pow+0x568>
 800cd86:	d52b      	bpl.n	800cde0 <pow+0x538>
 800cd88:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800cd8c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800cd90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd94:	eebf 3b00 	vmov.f64	d3, #240	; 0xbf800000 -1.0
 800cd98:	ee35 6b06 	vadd.f64	d6, d5, d6
 800cd9c:	bf48      	it	mi
 800cd9e:	eeb0 4b43 	vmovmi.f64	d4, d3
 800cda2:	ee37 3b04 	vadd.f64	d3, d7, d4
 800cda6:	ee34 5b43 	vsub.f64	d5, d4, d3
 800cdaa:	ee35 7b07 	vadd.f64	d7, d5, d7
 800cdae:	ee37 7b06 	vadd.f64	d7, d7, d6
 800cdb2:	ee37 7b03 	vadd.f64	d7, d7, d3
 800cdb6:	ee37 7b44 	vsub.f64	d7, d7, d4
 800cdba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cdbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdc2:	d105      	bne.n	800cdd0 <pow+0x528>
 800cdc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cdc6:	463a      	mov	r2, r7
 800cdc8:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800cdcc:	ec43 2b17 	vmov	d7, r2, r3
 800cdd0:	ed8d 0b16 	vstr	d0, [sp, #88]	; 0x58
 800cdd4:	ed9d 6b16 	vldr	d6, [sp, #88]	; 0x58
 800cdd8:	ee26 6b00 	vmul.f64	d6, d6, d0
 800cddc:	ed8d 6b18 	vstr	d6, [sp, #96]	; 0x60
 800cde0:	ee27 0b00 	vmul.f64	d0, d7, d0
 800cde4:	b01b      	add	sp, #108	; 0x6c
 800cde6:	ecbd 8b0a 	vpop	{d8-d12}
 800cdea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdee:	f000 b872 	b.w	800ced6 <__math_check_uflow>
 800cdf2:	ec4b ab10 	vmov	d0, sl, fp
 800cdf6:	eea7 0b00 	vfma.f64	d0, d7, d0
 800cdfa:	e5a3      	b.n	800c944 <pow+0x9c>
 800cdfc:	ed9f 0b06 	vldr	d0, [pc, #24]	; 800ce18 <pow+0x570>
 800ce00:	e5a0      	b.n	800c944 <pow+0x9c>
 800ce02:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800ce06:	e59d      	b.n	800c944 <pow+0x9c>
 800ce08:	00000000 	.word	0x00000000
 800ce0c:	7f000000 	.word	0x7f000000
 800ce10:	00000000 	.word	0x00000000
 800ce14:	00100000 	.word	0x00100000
	...
 800ce20:	08010898 	.word	0x08010898
 800ce24:	c0f00000 	.word	0xc0f00000
 800ce28:	3fe00000 	.word	0x3fe00000

0800ce2c <with_errno>:
 800ce2c:	b513      	push	{r0, r1, r4, lr}
 800ce2e:	4604      	mov	r4, r0
 800ce30:	ed8d 0b00 	vstr	d0, [sp]
 800ce34:	f000 f86c 	bl	800cf10 <__errno>
 800ce38:	ed9d 0b00 	vldr	d0, [sp]
 800ce3c:	6004      	str	r4, [r0, #0]
 800ce3e:	b002      	add	sp, #8
 800ce40:	bd10      	pop	{r4, pc}

0800ce42 <xflow>:
 800ce42:	b082      	sub	sp, #8
 800ce44:	b158      	cbz	r0, 800ce5e <xflow+0x1c>
 800ce46:	eeb1 7b40 	vneg.f64	d7, d0
 800ce4a:	ed8d 7b00 	vstr	d7, [sp]
 800ce4e:	ed9d 7b00 	vldr	d7, [sp]
 800ce52:	2022      	movs	r0, #34	; 0x22
 800ce54:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ce58:	b002      	add	sp, #8
 800ce5a:	f7ff bfe7 	b.w	800ce2c <with_errno>
 800ce5e:	eeb0 7b40 	vmov.f64	d7, d0
 800ce62:	e7f2      	b.n	800ce4a <xflow+0x8>
 800ce64:	0000      	movs	r0, r0
	...

0800ce68 <__math_uflow>:
 800ce68:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ce70 <__math_uflow+0x8>
 800ce6c:	f7ff bfe9 	b.w	800ce42 <xflow>
 800ce70:	00000000 	.word	0x00000000
 800ce74:	10000000 	.word	0x10000000

0800ce78 <__math_oflow>:
 800ce78:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ce80 <__math_oflow+0x8>
 800ce7c:	f7ff bfe1 	b.w	800ce42 <xflow>
 800ce80:	00000000 	.word	0x00000000
 800ce84:	70000000 	.word	0x70000000

0800ce88 <__math_divzero>:
 800ce88:	b082      	sub	sp, #8
 800ce8a:	2800      	cmp	r0, #0
 800ce8c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800ce90:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 800ce94:	fe06 7b07 	vseleq.f64	d7, d6, d7
 800ce98:	ed8d 7b00 	vstr	d7, [sp]
 800ce9c:	ed9d 0b00 	vldr	d0, [sp]
 800cea0:	ed9f 7b03 	vldr	d7, [pc, #12]	; 800ceb0 <__math_divzero+0x28>
 800cea4:	2022      	movs	r0, #34	; 0x22
 800cea6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 800ceaa:	b002      	add	sp, #8
 800ceac:	f7ff bfbe 	b.w	800ce2c <with_errno>
	...

0800ceb8 <__math_invalid>:
 800ceb8:	eeb0 7b40 	vmov.f64	d7, d0
 800cebc:	eeb4 7b47 	vcmp.f64	d7, d7
 800cec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cec4:	ee30 6b40 	vsub.f64	d6, d0, d0
 800cec8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 800cecc:	d602      	bvs.n	800ced4 <__math_invalid+0x1c>
 800cece:	2021      	movs	r0, #33	; 0x21
 800ced0:	f7ff bfac 	b.w	800ce2c <with_errno>
 800ced4:	4770      	bx	lr

0800ced6 <__math_check_uflow>:
 800ced6:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800ceda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cede:	d102      	bne.n	800cee6 <__math_check_uflow+0x10>
 800cee0:	2022      	movs	r0, #34	; 0x22
 800cee2:	f7ff bfa3 	b.w	800ce2c <with_errno>
 800cee6:	4770      	bx	lr

0800cee8 <__math_check_oflow>:
 800cee8:	ed9f 6b07 	vldr	d6, [pc, #28]	; 800cf08 <__math_check_oflow+0x20>
 800ceec:	eeb0 7bc0 	vabs.f64	d7, d0
 800cef0:	eeb4 7b46 	vcmp.f64	d7, d6
 800cef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cef8:	dd02      	ble.n	800cf00 <__math_check_oflow+0x18>
 800cefa:	2022      	movs	r0, #34	; 0x22
 800cefc:	f7ff bf96 	b.w	800ce2c <with_errno>
 800cf00:	4770      	bx	lr
 800cf02:	bf00      	nop
 800cf04:	f3af 8000 	nop.w
 800cf08:	ffffffff 	.word	0xffffffff
 800cf0c:	7fefffff 	.word	0x7fefffff

0800cf10 <__errno>:
 800cf10:	4b01      	ldr	r3, [pc, #4]	; (800cf18 <__errno+0x8>)
 800cf12:	6818      	ldr	r0, [r3, #0]
 800cf14:	4770      	bx	lr
 800cf16:	bf00      	nop
 800cf18:	24000024 	.word	0x24000024

0800cf1c <__libc_init_array>:
 800cf1c:	b570      	push	{r4, r5, r6, lr}
 800cf1e:	4d0d      	ldr	r5, [pc, #52]	; (800cf54 <__libc_init_array+0x38>)
 800cf20:	4c0d      	ldr	r4, [pc, #52]	; (800cf58 <__libc_init_array+0x3c>)
 800cf22:	1b64      	subs	r4, r4, r5
 800cf24:	10a4      	asrs	r4, r4, #2
 800cf26:	2600      	movs	r6, #0
 800cf28:	42a6      	cmp	r6, r4
 800cf2a:	d109      	bne.n	800cf40 <__libc_init_array+0x24>
 800cf2c:	4d0b      	ldr	r5, [pc, #44]	; (800cf5c <__libc_init_array+0x40>)
 800cf2e:	4c0c      	ldr	r4, [pc, #48]	; (800cf60 <__libc_init_array+0x44>)
 800cf30:	f002 fc60 	bl	800f7f4 <_init>
 800cf34:	1b64      	subs	r4, r4, r5
 800cf36:	10a4      	asrs	r4, r4, #2
 800cf38:	2600      	movs	r6, #0
 800cf3a:	42a6      	cmp	r6, r4
 800cf3c:	d105      	bne.n	800cf4a <__libc_init_array+0x2e>
 800cf3e:	bd70      	pop	{r4, r5, r6, pc}
 800cf40:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf44:	4798      	blx	r3
 800cf46:	3601      	adds	r6, #1
 800cf48:	e7ee      	b.n	800cf28 <__libc_init_array+0xc>
 800cf4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf4e:	4798      	blx	r3
 800cf50:	3601      	adds	r6, #1
 800cf52:	e7f2      	b.n	800cf3a <__libc_init_array+0x1e>
 800cf54:	080114f4 	.word	0x080114f4
 800cf58:	080114f4 	.word	0x080114f4
 800cf5c:	080114f4 	.word	0x080114f4
 800cf60:	080114fc 	.word	0x080114fc

0800cf64 <memcpy>:
 800cf64:	440a      	add	r2, r1
 800cf66:	4291      	cmp	r1, r2
 800cf68:	f100 33ff 	add.w	r3, r0, #4294967295
 800cf6c:	d100      	bne.n	800cf70 <memcpy+0xc>
 800cf6e:	4770      	bx	lr
 800cf70:	b510      	push	{r4, lr}
 800cf72:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf76:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf7a:	4291      	cmp	r1, r2
 800cf7c:	d1f9      	bne.n	800cf72 <memcpy+0xe>
 800cf7e:	bd10      	pop	{r4, pc}

0800cf80 <memset>:
 800cf80:	4402      	add	r2, r0
 800cf82:	4603      	mov	r3, r0
 800cf84:	4293      	cmp	r3, r2
 800cf86:	d100      	bne.n	800cf8a <memset+0xa>
 800cf88:	4770      	bx	lr
 800cf8a:	f803 1b01 	strb.w	r1, [r3], #1
 800cf8e:	e7f9      	b.n	800cf84 <memset+0x4>

0800cf90 <__cvt>:
 800cf90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf92:	ed2d 8b02 	vpush	{d8}
 800cf96:	eeb0 8b40 	vmov.f64	d8, d0
 800cf9a:	b085      	sub	sp, #20
 800cf9c:	4617      	mov	r7, r2
 800cf9e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800cfa0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cfa2:	ee18 2a90 	vmov	r2, s17
 800cfa6:	f025 0520 	bic.w	r5, r5, #32
 800cfaa:	2a00      	cmp	r2, #0
 800cfac:	bfb6      	itet	lt
 800cfae:	222d      	movlt	r2, #45	; 0x2d
 800cfb0:	2200      	movge	r2, #0
 800cfb2:	eeb1 8b40 	vneglt.f64	d8, d0
 800cfb6:	2d46      	cmp	r5, #70	; 0x46
 800cfb8:	460c      	mov	r4, r1
 800cfba:	701a      	strb	r2, [r3, #0]
 800cfbc:	d004      	beq.n	800cfc8 <__cvt+0x38>
 800cfbe:	2d45      	cmp	r5, #69	; 0x45
 800cfc0:	d100      	bne.n	800cfc4 <__cvt+0x34>
 800cfc2:	3401      	adds	r4, #1
 800cfc4:	2102      	movs	r1, #2
 800cfc6:	e000      	b.n	800cfca <__cvt+0x3a>
 800cfc8:	2103      	movs	r1, #3
 800cfca:	ab03      	add	r3, sp, #12
 800cfcc:	9301      	str	r3, [sp, #4]
 800cfce:	ab02      	add	r3, sp, #8
 800cfd0:	9300      	str	r3, [sp, #0]
 800cfd2:	4622      	mov	r2, r4
 800cfd4:	4633      	mov	r3, r6
 800cfd6:	eeb0 0b48 	vmov.f64	d0, d8
 800cfda:	f000 fca9 	bl	800d930 <_dtoa_r>
 800cfde:	2d47      	cmp	r5, #71	; 0x47
 800cfe0:	d109      	bne.n	800cff6 <__cvt+0x66>
 800cfe2:	07fb      	lsls	r3, r7, #31
 800cfe4:	d407      	bmi.n	800cff6 <__cvt+0x66>
 800cfe6:	9b03      	ldr	r3, [sp, #12]
 800cfe8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cfea:	1a1b      	subs	r3, r3, r0
 800cfec:	6013      	str	r3, [r2, #0]
 800cfee:	b005      	add	sp, #20
 800cff0:	ecbd 8b02 	vpop	{d8}
 800cff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cff6:	2d46      	cmp	r5, #70	; 0x46
 800cff8:	eb00 0204 	add.w	r2, r0, r4
 800cffc:	d10c      	bne.n	800d018 <__cvt+0x88>
 800cffe:	7803      	ldrb	r3, [r0, #0]
 800d000:	2b30      	cmp	r3, #48	; 0x30
 800d002:	d107      	bne.n	800d014 <__cvt+0x84>
 800d004:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d00c:	bf1c      	itt	ne
 800d00e:	f1c4 0401 	rsbne	r4, r4, #1
 800d012:	6034      	strne	r4, [r6, #0]
 800d014:	6833      	ldr	r3, [r6, #0]
 800d016:	441a      	add	r2, r3
 800d018:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d01c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d020:	bf08      	it	eq
 800d022:	9203      	streq	r2, [sp, #12]
 800d024:	2130      	movs	r1, #48	; 0x30
 800d026:	9b03      	ldr	r3, [sp, #12]
 800d028:	4293      	cmp	r3, r2
 800d02a:	d2dc      	bcs.n	800cfe6 <__cvt+0x56>
 800d02c:	1c5c      	adds	r4, r3, #1
 800d02e:	9403      	str	r4, [sp, #12]
 800d030:	7019      	strb	r1, [r3, #0]
 800d032:	e7f8      	b.n	800d026 <__cvt+0x96>

0800d034 <__exponent>:
 800d034:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d036:	4603      	mov	r3, r0
 800d038:	2900      	cmp	r1, #0
 800d03a:	bfb8      	it	lt
 800d03c:	4249      	neglt	r1, r1
 800d03e:	f803 2b02 	strb.w	r2, [r3], #2
 800d042:	bfb4      	ite	lt
 800d044:	222d      	movlt	r2, #45	; 0x2d
 800d046:	222b      	movge	r2, #43	; 0x2b
 800d048:	2909      	cmp	r1, #9
 800d04a:	7042      	strb	r2, [r0, #1]
 800d04c:	dd2a      	ble.n	800d0a4 <__exponent+0x70>
 800d04e:	f10d 0407 	add.w	r4, sp, #7
 800d052:	46a4      	mov	ip, r4
 800d054:	270a      	movs	r7, #10
 800d056:	46a6      	mov	lr, r4
 800d058:	460a      	mov	r2, r1
 800d05a:	fb91 f6f7 	sdiv	r6, r1, r7
 800d05e:	fb07 1516 	mls	r5, r7, r6, r1
 800d062:	3530      	adds	r5, #48	; 0x30
 800d064:	2a63      	cmp	r2, #99	; 0x63
 800d066:	f104 34ff 	add.w	r4, r4, #4294967295
 800d06a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d06e:	4631      	mov	r1, r6
 800d070:	dcf1      	bgt.n	800d056 <__exponent+0x22>
 800d072:	3130      	adds	r1, #48	; 0x30
 800d074:	f1ae 0502 	sub.w	r5, lr, #2
 800d078:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d07c:	1c44      	adds	r4, r0, #1
 800d07e:	4629      	mov	r1, r5
 800d080:	4561      	cmp	r1, ip
 800d082:	d30a      	bcc.n	800d09a <__exponent+0x66>
 800d084:	f10d 0209 	add.w	r2, sp, #9
 800d088:	eba2 020e 	sub.w	r2, r2, lr
 800d08c:	4565      	cmp	r5, ip
 800d08e:	bf88      	it	hi
 800d090:	2200      	movhi	r2, #0
 800d092:	4413      	add	r3, r2
 800d094:	1a18      	subs	r0, r3, r0
 800d096:	b003      	add	sp, #12
 800d098:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d09a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d09e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d0a2:	e7ed      	b.n	800d080 <__exponent+0x4c>
 800d0a4:	2330      	movs	r3, #48	; 0x30
 800d0a6:	3130      	adds	r1, #48	; 0x30
 800d0a8:	7083      	strb	r3, [r0, #2]
 800d0aa:	70c1      	strb	r1, [r0, #3]
 800d0ac:	1d03      	adds	r3, r0, #4
 800d0ae:	e7f1      	b.n	800d094 <__exponent+0x60>

0800d0b0 <_printf_float>:
 800d0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0b4:	b08b      	sub	sp, #44	; 0x2c
 800d0b6:	460c      	mov	r4, r1
 800d0b8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800d0bc:	4616      	mov	r6, r2
 800d0be:	461f      	mov	r7, r3
 800d0c0:	4605      	mov	r5, r0
 800d0c2:	f001 f9b7 	bl	800e434 <_localeconv_r>
 800d0c6:	f8d0 b000 	ldr.w	fp, [r0]
 800d0ca:	4658      	mov	r0, fp
 800d0cc:	f7f3 f908 	bl	80002e0 <strlen>
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	9308      	str	r3, [sp, #32]
 800d0d4:	f8d8 3000 	ldr.w	r3, [r8]
 800d0d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800d0dc:	6822      	ldr	r2, [r4, #0]
 800d0de:	3307      	adds	r3, #7
 800d0e0:	f023 0307 	bic.w	r3, r3, #7
 800d0e4:	f103 0108 	add.w	r1, r3, #8
 800d0e8:	f8c8 1000 	str.w	r1, [r8]
 800d0ec:	4682      	mov	sl, r0
 800d0ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d0f2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800d0f6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800d358 <_printf_float+0x2a8>
 800d0fa:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800d0fe:	eeb0 6bc0 	vabs.f64	d6, d0
 800d102:	eeb4 6b47 	vcmp.f64	d6, d7
 800d106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d10a:	dd24      	ble.n	800d156 <_printf_float+0xa6>
 800d10c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d114:	d502      	bpl.n	800d11c <_printf_float+0x6c>
 800d116:	232d      	movs	r3, #45	; 0x2d
 800d118:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d11c:	4b90      	ldr	r3, [pc, #576]	; (800d360 <_printf_float+0x2b0>)
 800d11e:	4891      	ldr	r0, [pc, #580]	; (800d364 <_printf_float+0x2b4>)
 800d120:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800d124:	bf94      	ite	ls
 800d126:	4698      	movls	r8, r3
 800d128:	4680      	movhi	r8, r0
 800d12a:	2303      	movs	r3, #3
 800d12c:	6123      	str	r3, [r4, #16]
 800d12e:	f022 0204 	bic.w	r2, r2, #4
 800d132:	2300      	movs	r3, #0
 800d134:	6022      	str	r2, [r4, #0]
 800d136:	9304      	str	r3, [sp, #16]
 800d138:	9700      	str	r7, [sp, #0]
 800d13a:	4633      	mov	r3, r6
 800d13c:	aa09      	add	r2, sp, #36	; 0x24
 800d13e:	4621      	mov	r1, r4
 800d140:	4628      	mov	r0, r5
 800d142:	f000 f9d3 	bl	800d4ec <_printf_common>
 800d146:	3001      	adds	r0, #1
 800d148:	f040 808a 	bne.w	800d260 <_printf_float+0x1b0>
 800d14c:	f04f 30ff 	mov.w	r0, #4294967295
 800d150:	b00b      	add	sp, #44	; 0x2c
 800d152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d156:	eeb4 0b40 	vcmp.f64	d0, d0
 800d15a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d15e:	d709      	bvc.n	800d174 <_printf_float+0xc4>
 800d160:	ee10 3a90 	vmov	r3, s1
 800d164:	2b00      	cmp	r3, #0
 800d166:	bfbc      	itt	lt
 800d168:	232d      	movlt	r3, #45	; 0x2d
 800d16a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d16e:	487e      	ldr	r0, [pc, #504]	; (800d368 <_printf_float+0x2b8>)
 800d170:	4b7e      	ldr	r3, [pc, #504]	; (800d36c <_printf_float+0x2bc>)
 800d172:	e7d5      	b.n	800d120 <_printf_float+0x70>
 800d174:	6863      	ldr	r3, [r4, #4]
 800d176:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800d17a:	9104      	str	r1, [sp, #16]
 800d17c:	1c59      	adds	r1, r3, #1
 800d17e:	d13c      	bne.n	800d1fa <_printf_float+0x14a>
 800d180:	2306      	movs	r3, #6
 800d182:	6063      	str	r3, [r4, #4]
 800d184:	2300      	movs	r3, #0
 800d186:	9303      	str	r3, [sp, #12]
 800d188:	ab08      	add	r3, sp, #32
 800d18a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800d18e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d192:	ab07      	add	r3, sp, #28
 800d194:	6861      	ldr	r1, [r4, #4]
 800d196:	9300      	str	r3, [sp, #0]
 800d198:	6022      	str	r2, [r4, #0]
 800d19a:	f10d 031b 	add.w	r3, sp, #27
 800d19e:	4628      	mov	r0, r5
 800d1a0:	f7ff fef6 	bl	800cf90 <__cvt>
 800d1a4:	9b04      	ldr	r3, [sp, #16]
 800d1a6:	9907      	ldr	r1, [sp, #28]
 800d1a8:	2b47      	cmp	r3, #71	; 0x47
 800d1aa:	4680      	mov	r8, r0
 800d1ac:	d108      	bne.n	800d1c0 <_printf_float+0x110>
 800d1ae:	1cc8      	adds	r0, r1, #3
 800d1b0:	db02      	blt.n	800d1b8 <_printf_float+0x108>
 800d1b2:	6863      	ldr	r3, [r4, #4]
 800d1b4:	4299      	cmp	r1, r3
 800d1b6:	dd41      	ble.n	800d23c <_printf_float+0x18c>
 800d1b8:	f1a9 0902 	sub.w	r9, r9, #2
 800d1bc:	fa5f f989 	uxtb.w	r9, r9
 800d1c0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800d1c4:	d820      	bhi.n	800d208 <_printf_float+0x158>
 800d1c6:	3901      	subs	r1, #1
 800d1c8:	464a      	mov	r2, r9
 800d1ca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d1ce:	9107      	str	r1, [sp, #28]
 800d1d0:	f7ff ff30 	bl	800d034 <__exponent>
 800d1d4:	9a08      	ldr	r2, [sp, #32]
 800d1d6:	9004      	str	r0, [sp, #16]
 800d1d8:	1813      	adds	r3, r2, r0
 800d1da:	2a01      	cmp	r2, #1
 800d1dc:	6123      	str	r3, [r4, #16]
 800d1de:	dc02      	bgt.n	800d1e6 <_printf_float+0x136>
 800d1e0:	6822      	ldr	r2, [r4, #0]
 800d1e2:	07d2      	lsls	r2, r2, #31
 800d1e4:	d501      	bpl.n	800d1ea <_printf_float+0x13a>
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	6123      	str	r3, [r4, #16]
 800d1ea:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d0a2      	beq.n	800d138 <_printf_float+0x88>
 800d1f2:	232d      	movs	r3, #45	; 0x2d
 800d1f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d1f8:	e79e      	b.n	800d138 <_printf_float+0x88>
 800d1fa:	9904      	ldr	r1, [sp, #16]
 800d1fc:	2947      	cmp	r1, #71	; 0x47
 800d1fe:	d1c1      	bne.n	800d184 <_printf_float+0xd4>
 800d200:	2b00      	cmp	r3, #0
 800d202:	d1bf      	bne.n	800d184 <_printf_float+0xd4>
 800d204:	2301      	movs	r3, #1
 800d206:	e7bc      	b.n	800d182 <_printf_float+0xd2>
 800d208:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800d20c:	d118      	bne.n	800d240 <_printf_float+0x190>
 800d20e:	2900      	cmp	r1, #0
 800d210:	6863      	ldr	r3, [r4, #4]
 800d212:	dd0b      	ble.n	800d22c <_printf_float+0x17c>
 800d214:	6121      	str	r1, [r4, #16]
 800d216:	b913      	cbnz	r3, 800d21e <_printf_float+0x16e>
 800d218:	6822      	ldr	r2, [r4, #0]
 800d21a:	07d0      	lsls	r0, r2, #31
 800d21c:	d502      	bpl.n	800d224 <_printf_float+0x174>
 800d21e:	3301      	adds	r3, #1
 800d220:	440b      	add	r3, r1
 800d222:	6123      	str	r3, [r4, #16]
 800d224:	2300      	movs	r3, #0
 800d226:	65a1      	str	r1, [r4, #88]	; 0x58
 800d228:	9304      	str	r3, [sp, #16]
 800d22a:	e7de      	b.n	800d1ea <_printf_float+0x13a>
 800d22c:	b913      	cbnz	r3, 800d234 <_printf_float+0x184>
 800d22e:	6822      	ldr	r2, [r4, #0]
 800d230:	07d2      	lsls	r2, r2, #31
 800d232:	d501      	bpl.n	800d238 <_printf_float+0x188>
 800d234:	3302      	adds	r3, #2
 800d236:	e7f4      	b.n	800d222 <_printf_float+0x172>
 800d238:	2301      	movs	r3, #1
 800d23a:	e7f2      	b.n	800d222 <_printf_float+0x172>
 800d23c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800d240:	9b08      	ldr	r3, [sp, #32]
 800d242:	4299      	cmp	r1, r3
 800d244:	db05      	blt.n	800d252 <_printf_float+0x1a2>
 800d246:	6823      	ldr	r3, [r4, #0]
 800d248:	6121      	str	r1, [r4, #16]
 800d24a:	07d8      	lsls	r0, r3, #31
 800d24c:	d5ea      	bpl.n	800d224 <_printf_float+0x174>
 800d24e:	1c4b      	adds	r3, r1, #1
 800d250:	e7e7      	b.n	800d222 <_printf_float+0x172>
 800d252:	2900      	cmp	r1, #0
 800d254:	bfd4      	ite	le
 800d256:	f1c1 0202 	rsble	r2, r1, #2
 800d25a:	2201      	movgt	r2, #1
 800d25c:	4413      	add	r3, r2
 800d25e:	e7e0      	b.n	800d222 <_printf_float+0x172>
 800d260:	6823      	ldr	r3, [r4, #0]
 800d262:	055a      	lsls	r2, r3, #21
 800d264:	d407      	bmi.n	800d276 <_printf_float+0x1c6>
 800d266:	6923      	ldr	r3, [r4, #16]
 800d268:	4642      	mov	r2, r8
 800d26a:	4631      	mov	r1, r6
 800d26c:	4628      	mov	r0, r5
 800d26e:	47b8      	blx	r7
 800d270:	3001      	adds	r0, #1
 800d272:	d12a      	bne.n	800d2ca <_printf_float+0x21a>
 800d274:	e76a      	b.n	800d14c <_printf_float+0x9c>
 800d276:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800d27a:	f240 80e2 	bls.w	800d442 <_printf_float+0x392>
 800d27e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800d282:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d28a:	d133      	bne.n	800d2f4 <_printf_float+0x244>
 800d28c:	4a38      	ldr	r2, [pc, #224]	; (800d370 <_printf_float+0x2c0>)
 800d28e:	2301      	movs	r3, #1
 800d290:	4631      	mov	r1, r6
 800d292:	4628      	mov	r0, r5
 800d294:	47b8      	blx	r7
 800d296:	3001      	adds	r0, #1
 800d298:	f43f af58 	beq.w	800d14c <_printf_float+0x9c>
 800d29c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d2a0:	429a      	cmp	r2, r3
 800d2a2:	db02      	blt.n	800d2aa <_printf_float+0x1fa>
 800d2a4:	6823      	ldr	r3, [r4, #0]
 800d2a6:	07d8      	lsls	r0, r3, #31
 800d2a8:	d50f      	bpl.n	800d2ca <_printf_float+0x21a>
 800d2aa:	4653      	mov	r3, sl
 800d2ac:	465a      	mov	r2, fp
 800d2ae:	4631      	mov	r1, r6
 800d2b0:	4628      	mov	r0, r5
 800d2b2:	47b8      	blx	r7
 800d2b4:	3001      	adds	r0, #1
 800d2b6:	f43f af49 	beq.w	800d14c <_printf_float+0x9c>
 800d2ba:	f04f 0800 	mov.w	r8, #0
 800d2be:	f104 091a 	add.w	r9, r4, #26
 800d2c2:	9b08      	ldr	r3, [sp, #32]
 800d2c4:	3b01      	subs	r3, #1
 800d2c6:	4543      	cmp	r3, r8
 800d2c8:	dc09      	bgt.n	800d2de <_printf_float+0x22e>
 800d2ca:	6823      	ldr	r3, [r4, #0]
 800d2cc:	079b      	lsls	r3, r3, #30
 800d2ce:	f100 8108 	bmi.w	800d4e2 <_printf_float+0x432>
 800d2d2:	68e0      	ldr	r0, [r4, #12]
 800d2d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2d6:	4298      	cmp	r0, r3
 800d2d8:	bfb8      	it	lt
 800d2da:	4618      	movlt	r0, r3
 800d2dc:	e738      	b.n	800d150 <_printf_float+0xa0>
 800d2de:	2301      	movs	r3, #1
 800d2e0:	464a      	mov	r2, r9
 800d2e2:	4631      	mov	r1, r6
 800d2e4:	4628      	mov	r0, r5
 800d2e6:	47b8      	blx	r7
 800d2e8:	3001      	adds	r0, #1
 800d2ea:	f43f af2f 	beq.w	800d14c <_printf_float+0x9c>
 800d2ee:	f108 0801 	add.w	r8, r8, #1
 800d2f2:	e7e6      	b.n	800d2c2 <_printf_float+0x212>
 800d2f4:	9b07      	ldr	r3, [sp, #28]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	dc3c      	bgt.n	800d374 <_printf_float+0x2c4>
 800d2fa:	4a1d      	ldr	r2, [pc, #116]	; (800d370 <_printf_float+0x2c0>)
 800d2fc:	2301      	movs	r3, #1
 800d2fe:	4631      	mov	r1, r6
 800d300:	4628      	mov	r0, r5
 800d302:	47b8      	blx	r7
 800d304:	3001      	adds	r0, #1
 800d306:	f43f af21 	beq.w	800d14c <_printf_float+0x9c>
 800d30a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d30e:	4313      	orrs	r3, r2
 800d310:	d102      	bne.n	800d318 <_printf_float+0x268>
 800d312:	6823      	ldr	r3, [r4, #0]
 800d314:	07d9      	lsls	r1, r3, #31
 800d316:	d5d8      	bpl.n	800d2ca <_printf_float+0x21a>
 800d318:	4653      	mov	r3, sl
 800d31a:	465a      	mov	r2, fp
 800d31c:	4631      	mov	r1, r6
 800d31e:	4628      	mov	r0, r5
 800d320:	47b8      	blx	r7
 800d322:	3001      	adds	r0, #1
 800d324:	f43f af12 	beq.w	800d14c <_printf_float+0x9c>
 800d328:	f04f 0900 	mov.w	r9, #0
 800d32c:	f104 0a1a 	add.w	sl, r4, #26
 800d330:	9b07      	ldr	r3, [sp, #28]
 800d332:	425b      	negs	r3, r3
 800d334:	454b      	cmp	r3, r9
 800d336:	dc01      	bgt.n	800d33c <_printf_float+0x28c>
 800d338:	9b08      	ldr	r3, [sp, #32]
 800d33a:	e795      	b.n	800d268 <_printf_float+0x1b8>
 800d33c:	2301      	movs	r3, #1
 800d33e:	4652      	mov	r2, sl
 800d340:	4631      	mov	r1, r6
 800d342:	4628      	mov	r0, r5
 800d344:	47b8      	blx	r7
 800d346:	3001      	adds	r0, #1
 800d348:	f43f af00 	beq.w	800d14c <_printf_float+0x9c>
 800d34c:	f109 0901 	add.w	r9, r9, #1
 800d350:	e7ee      	b.n	800d330 <_printf_float+0x280>
 800d352:	bf00      	nop
 800d354:	f3af 8000 	nop.w
 800d358:	ffffffff 	.word	0xffffffff
 800d35c:	7fefffff 	.word	0x7fefffff
 800d360:	0801110c 	.word	0x0801110c
 800d364:	08011110 	.word	0x08011110
 800d368:	08011118 	.word	0x08011118
 800d36c:	08011114 	.word	0x08011114
 800d370:	0801111c 	.word	0x0801111c
 800d374:	9a08      	ldr	r2, [sp, #32]
 800d376:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d378:	429a      	cmp	r2, r3
 800d37a:	bfa8      	it	ge
 800d37c:	461a      	movge	r2, r3
 800d37e:	2a00      	cmp	r2, #0
 800d380:	4691      	mov	r9, r2
 800d382:	dc38      	bgt.n	800d3f6 <_printf_float+0x346>
 800d384:	2300      	movs	r3, #0
 800d386:	9305      	str	r3, [sp, #20]
 800d388:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d38c:	f104 021a 	add.w	r2, r4, #26
 800d390:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d392:	9905      	ldr	r1, [sp, #20]
 800d394:	9304      	str	r3, [sp, #16]
 800d396:	eba3 0309 	sub.w	r3, r3, r9
 800d39a:	428b      	cmp	r3, r1
 800d39c:	dc33      	bgt.n	800d406 <_printf_float+0x356>
 800d39e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d3a2:	429a      	cmp	r2, r3
 800d3a4:	db3c      	blt.n	800d420 <_printf_float+0x370>
 800d3a6:	6823      	ldr	r3, [r4, #0]
 800d3a8:	07da      	lsls	r2, r3, #31
 800d3aa:	d439      	bmi.n	800d420 <_printf_float+0x370>
 800d3ac:	9a08      	ldr	r2, [sp, #32]
 800d3ae:	9b04      	ldr	r3, [sp, #16]
 800d3b0:	9907      	ldr	r1, [sp, #28]
 800d3b2:	1ad3      	subs	r3, r2, r3
 800d3b4:	eba2 0901 	sub.w	r9, r2, r1
 800d3b8:	4599      	cmp	r9, r3
 800d3ba:	bfa8      	it	ge
 800d3bc:	4699      	movge	r9, r3
 800d3be:	f1b9 0f00 	cmp.w	r9, #0
 800d3c2:	dc35      	bgt.n	800d430 <_printf_float+0x380>
 800d3c4:	f04f 0800 	mov.w	r8, #0
 800d3c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d3cc:	f104 0a1a 	add.w	sl, r4, #26
 800d3d0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d3d4:	1a9b      	subs	r3, r3, r2
 800d3d6:	eba3 0309 	sub.w	r3, r3, r9
 800d3da:	4543      	cmp	r3, r8
 800d3dc:	f77f af75 	ble.w	800d2ca <_printf_float+0x21a>
 800d3e0:	2301      	movs	r3, #1
 800d3e2:	4652      	mov	r2, sl
 800d3e4:	4631      	mov	r1, r6
 800d3e6:	4628      	mov	r0, r5
 800d3e8:	47b8      	blx	r7
 800d3ea:	3001      	adds	r0, #1
 800d3ec:	f43f aeae 	beq.w	800d14c <_printf_float+0x9c>
 800d3f0:	f108 0801 	add.w	r8, r8, #1
 800d3f4:	e7ec      	b.n	800d3d0 <_printf_float+0x320>
 800d3f6:	4613      	mov	r3, r2
 800d3f8:	4631      	mov	r1, r6
 800d3fa:	4642      	mov	r2, r8
 800d3fc:	4628      	mov	r0, r5
 800d3fe:	47b8      	blx	r7
 800d400:	3001      	adds	r0, #1
 800d402:	d1bf      	bne.n	800d384 <_printf_float+0x2d4>
 800d404:	e6a2      	b.n	800d14c <_printf_float+0x9c>
 800d406:	2301      	movs	r3, #1
 800d408:	4631      	mov	r1, r6
 800d40a:	4628      	mov	r0, r5
 800d40c:	9204      	str	r2, [sp, #16]
 800d40e:	47b8      	blx	r7
 800d410:	3001      	adds	r0, #1
 800d412:	f43f ae9b 	beq.w	800d14c <_printf_float+0x9c>
 800d416:	9b05      	ldr	r3, [sp, #20]
 800d418:	9a04      	ldr	r2, [sp, #16]
 800d41a:	3301      	adds	r3, #1
 800d41c:	9305      	str	r3, [sp, #20]
 800d41e:	e7b7      	b.n	800d390 <_printf_float+0x2e0>
 800d420:	4653      	mov	r3, sl
 800d422:	465a      	mov	r2, fp
 800d424:	4631      	mov	r1, r6
 800d426:	4628      	mov	r0, r5
 800d428:	47b8      	blx	r7
 800d42a:	3001      	adds	r0, #1
 800d42c:	d1be      	bne.n	800d3ac <_printf_float+0x2fc>
 800d42e:	e68d      	b.n	800d14c <_printf_float+0x9c>
 800d430:	9a04      	ldr	r2, [sp, #16]
 800d432:	464b      	mov	r3, r9
 800d434:	4442      	add	r2, r8
 800d436:	4631      	mov	r1, r6
 800d438:	4628      	mov	r0, r5
 800d43a:	47b8      	blx	r7
 800d43c:	3001      	adds	r0, #1
 800d43e:	d1c1      	bne.n	800d3c4 <_printf_float+0x314>
 800d440:	e684      	b.n	800d14c <_printf_float+0x9c>
 800d442:	9a08      	ldr	r2, [sp, #32]
 800d444:	2a01      	cmp	r2, #1
 800d446:	dc01      	bgt.n	800d44c <_printf_float+0x39c>
 800d448:	07db      	lsls	r3, r3, #31
 800d44a:	d537      	bpl.n	800d4bc <_printf_float+0x40c>
 800d44c:	2301      	movs	r3, #1
 800d44e:	4642      	mov	r2, r8
 800d450:	4631      	mov	r1, r6
 800d452:	4628      	mov	r0, r5
 800d454:	47b8      	blx	r7
 800d456:	3001      	adds	r0, #1
 800d458:	f43f ae78 	beq.w	800d14c <_printf_float+0x9c>
 800d45c:	4653      	mov	r3, sl
 800d45e:	465a      	mov	r2, fp
 800d460:	4631      	mov	r1, r6
 800d462:	4628      	mov	r0, r5
 800d464:	47b8      	blx	r7
 800d466:	3001      	adds	r0, #1
 800d468:	f43f ae70 	beq.w	800d14c <_printf_float+0x9c>
 800d46c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800d470:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d478:	d01b      	beq.n	800d4b2 <_printf_float+0x402>
 800d47a:	9b08      	ldr	r3, [sp, #32]
 800d47c:	f108 0201 	add.w	r2, r8, #1
 800d480:	3b01      	subs	r3, #1
 800d482:	4631      	mov	r1, r6
 800d484:	4628      	mov	r0, r5
 800d486:	47b8      	blx	r7
 800d488:	3001      	adds	r0, #1
 800d48a:	d10e      	bne.n	800d4aa <_printf_float+0x3fa>
 800d48c:	e65e      	b.n	800d14c <_printf_float+0x9c>
 800d48e:	2301      	movs	r3, #1
 800d490:	464a      	mov	r2, r9
 800d492:	4631      	mov	r1, r6
 800d494:	4628      	mov	r0, r5
 800d496:	47b8      	blx	r7
 800d498:	3001      	adds	r0, #1
 800d49a:	f43f ae57 	beq.w	800d14c <_printf_float+0x9c>
 800d49e:	f108 0801 	add.w	r8, r8, #1
 800d4a2:	9b08      	ldr	r3, [sp, #32]
 800d4a4:	3b01      	subs	r3, #1
 800d4a6:	4543      	cmp	r3, r8
 800d4a8:	dcf1      	bgt.n	800d48e <_printf_float+0x3de>
 800d4aa:	9b04      	ldr	r3, [sp, #16]
 800d4ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d4b0:	e6db      	b.n	800d26a <_printf_float+0x1ba>
 800d4b2:	f04f 0800 	mov.w	r8, #0
 800d4b6:	f104 091a 	add.w	r9, r4, #26
 800d4ba:	e7f2      	b.n	800d4a2 <_printf_float+0x3f2>
 800d4bc:	2301      	movs	r3, #1
 800d4be:	4642      	mov	r2, r8
 800d4c0:	e7df      	b.n	800d482 <_printf_float+0x3d2>
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	464a      	mov	r2, r9
 800d4c6:	4631      	mov	r1, r6
 800d4c8:	4628      	mov	r0, r5
 800d4ca:	47b8      	blx	r7
 800d4cc:	3001      	adds	r0, #1
 800d4ce:	f43f ae3d 	beq.w	800d14c <_printf_float+0x9c>
 800d4d2:	f108 0801 	add.w	r8, r8, #1
 800d4d6:	68e3      	ldr	r3, [r4, #12]
 800d4d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d4da:	1a5b      	subs	r3, r3, r1
 800d4dc:	4543      	cmp	r3, r8
 800d4de:	dcf0      	bgt.n	800d4c2 <_printf_float+0x412>
 800d4e0:	e6f7      	b.n	800d2d2 <_printf_float+0x222>
 800d4e2:	f04f 0800 	mov.w	r8, #0
 800d4e6:	f104 0919 	add.w	r9, r4, #25
 800d4ea:	e7f4      	b.n	800d4d6 <_printf_float+0x426>

0800d4ec <_printf_common>:
 800d4ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4f0:	4616      	mov	r6, r2
 800d4f2:	4699      	mov	r9, r3
 800d4f4:	688a      	ldr	r2, [r1, #8]
 800d4f6:	690b      	ldr	r3, [r1, #16]
 800d4f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	bfb8      	it	lt
 800d500:	4613      	movlt	r3, r2
 800d502:	6033      	str	r3, [r6, #0]
 800d504:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d508:	4607      	mov	r7, r0
 800d50a:	460c      	mov	r4, r1
 800d50c:	b10a      	cbz	r2, 800d512 <_printf_common+0x26>
 800d50e:	3301      	adds	r3, #1
 800d510:	6033      	str	r3, [r6, #0]
 800d512:	6823      	ldr	r3, [r4, #0]
 800d514:	0699      	lsls	r1, r3, #26
 800d516:	bf42      	ittt	mi
 800d518:	6833      	ldrmi	r3, [r6, #0]
 800d51a:	3302      	addmi	r3, #2
 800d51c:	6033      	strmi	r3, [r6, #0]
 800d51e:	6825      	ldr	r5, [r4, #0]
 800d520:	f015 0506 	ands.w	r5, r5, #6
 800d524:	d106      	bne.n	800d534 <_printf_common+0x48>
 800d526:	f104 0a19 	add.w	sl, r4, #25
 800d52a:	68e3      	ldr	r3, [r4, #12]
 800d52c:	6832      	ldr	r2, [r6, #0]
 800d52e:	1a9b      	subs	r3, r3, r2
 800d530:	42ab      	cmp	r3, r5
 800d532:	dc26      	bgt.n	800d582 <_printf_common+0x96>
 800d534:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d538:	1e13      	subs	r3, r2, #0
 800d53a:	6822      	ldr	r2, [r4, #0]
 800d53c:	bf18      	it	ne
 800d53e:	2301      	movne	r3, #1
 800d540:	0692      	lsls	r2, r2, #26
 800d542:	d42b      	bmi.n	800d59c <_printf_common+0xb0>
 800d544:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d548:	4649      	mov	r1, r9
 800d54a:	4638      	mov	r0, r7
 800d54c:	47c0      	blx	r8
 800d54e:	3001      	adds	r0, #1
 800d550:	d01e      	beq.n	800d590 <_printf_common+0xa4>
 800d552:	6823      	ldr	r3, [r4, #0]
 800d554:	68e5      	ldr	r5, [r4, #12]
 800d556:	6832      	ldr	r2, [r6, #0]
 800d558:	f003 0306 	and.w	r3, r3, #6
 800d55c:	2b04      	cmp	r3, #4
 800d55e:	bf08      	it	eq
 800d560:	1aad      	subeq	r5, r5, r2
 800d562:	68a3      	ldr	r3, [r4, #8]
 800d564:	6922      	ldr	r2, [r4, #16]
 800d566:	bf0c      	ite	eq
 800d568:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d56c:	2500      	movne	r5, #0
 800d56e:	4293      	cmp	r3, r2
 800d570:	bfc4      	itt	gt
 800d572:	1a9b      	subgt	r3, r3, r2
 800d574:	18ed      	addgt	r5, r5, r3
 800d576:	2600      	movs	r6, #0
 800d578:	341a      	adds	r4, #26
 800d57a:	42b5      	cmp	r5, r6
 800d57c:	d11a      	bne.n	800d5b4 <_printf_common+0xc8>
 800d57e:	2000      	movs	r0, #0
 800d580:	e008      	b.n	800d594 <_printf_common+0xa8>
 800d582:	2301      	movs	r3, #1
 800d584:	4652      	mov	r2, sl
 800d586:	4649      	mov	r1, r9
 800d588:	4638      	mov	r0, r7
 800d58a:	47c0      	blx	r8
 800d58c:	3001      	adds	r0, #1
 800d58e:	d103      	bne.n	800d598 <_printf_common+0xac>
 800d590:	f04f 30ff 	mov.w	r0, #4294967295
 800d594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d598:	3501      	adds	r5, #1
 800d59a:	e7c6      	b.n	800d52a <_printf_common+0x3e>
 800d59c:	18e1      	adds	r1, r4, r3
 800d59e:	1c5a      	adds	r2, r3, #1
 800d5a0:	2030      	movs	r0, #48	; 0x30
 800d5a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d5a6:	4422      	add	r2, r4
 800d5a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d5ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d5b0:	3302      	adds	r3, #2
 800d5b2:	e7c7      	b.n	800d544 <_printf_common+0x58>
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	4622      	mov	r2, r4
 800d5b8:	4649      	mov	r1, r9
 800d5ba:	4638      	mov	r0, r7
 800d5bc:	47c0      	blx	r8
 800d5be:	3001      	adds	r0, #1
 800d5c0:	d0e6      	beq.n	800d590 <_printf_common+0xa4>
 800d5c2:	3601      	adds	r6, #1
 800d5c4:	e7d9      	b.n	800d57a <_printf_common+0x8e>
	...

0800d5c8 <_printf_i>:
 800d5c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d5cc:	460c      	mov	r4, r1
 800d5ce:	4691      	mov	r9, r2
 800d5d0:	7e27      	ldrb	r7, [r4, #24]
 800d5d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d5d4:	2f78      	cmp	r7, #120	; 0x78
 800d5d6:	4680      	mov	r8, r0
 800d5d8:	469a      	mov	sl, r3
 800d5da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d5de:	d807      	bhi.n	800d5f0 <_printf_i+0x28>
 800d5e0:	2f62      	cmp	r7, #98	; 0x62
 800d5e2:	d80a      	bhi.n	800d5fa <_printf_i+0x32>
 800d5e4:	2f00      	cmp	r7, #0
 800d5e6:	f000 80d8 	beq.w	800d79a <_printf_i+0x1d2>
 800d5ea:	2f58      	cmp	r7, #88	; 0x58
 800d5ec:	f000 80a3 	beq.w	800d736 <_printf_i+0x16e>
 800d5f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d5f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d5f8:	e03a      	b.n	800d670 <_printf_i+0xa8>
 800d5fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d5fe:	2b15      	cmp	r3, #21
 800d600:	d8f6      	bhi.n	800d5f0 <_printf_i+0x28>
 800d602:	a001      	add	r0, pc, #4	; (adr r0, 800d608 <_printf_i+0x40>)
 800d604:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d608:	0800d661 	.word	0x0800d661
 800d60c:	0800d675 	.word	0x0800d675
 800d610:	0800d5f1 	.word	0x0800d5f1
 800d614:	0800d5f1 	.word	0x0800d5f1
 800d618:	0800d5f1 	.word	0x0800d5f1
 800d61c:	0800d5f1 	.word	0x0800d5f1
 800d620:	0800d675 	.word	0x0800d675
 800d624:	0800d5f1 	.word	0x0800d5f1
 800d628:	0800d5f1 	.word	0x0800d5f1
 800d62c:	0800d5f1 	.word	0x0800d5f1
 800d630:	0800d5f1 	.word	0x0800d5f1
 800d634:	0800d781 	.word	0x0800d781
 800d638:	0800d6a5 	.word	0x0800d6a5
 800d63c:	0800d763 	.word	0x0800d763
 800d640:	0800d5f1 	.word	0x0800d5f1
 800d644:	0800d5f1 	.word	0x0800d5f1
 800d648:	0800d7a3 	.word	0x0800d7a3
 800d64c:	0800d5f1 	.word	0x0800d5f1
 800d650:	0800d6a5 	.word	0x0800d6a5
 800d654:	0800d5f1 	.word	0x0800d5f1
 800d658:	0800d5f1 	.word	0x0800d5f1
 800d65c:	0800d76b 	.word	0x0800d76b
 800d660:	680b      	ldr	r3, [r1, #0]
 800d662:	1d1a      	adds	r2, r3, #4
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	600a      	str	r2, [r1, #0]
 800d668:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d66c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d670:	2301      	movs	r3, #1
 800d672:	e0a3      	b.n	800d7bc <_printf_i+0x1f4>
 800d674:	6825      	ldr	r5, [r4, #0]
 800d676:	6808      	ldr	r0, [r1, #0]
 800d678:	062e      	lsls	r6, r5, #24
 800d67a:	f100 0304 	add.w	r3, r0, #4
 800d67e:	d50a      	bpl.n	800d696 <_printf_i+0xce>
 800d680:	6805      	ldr	r5, [r0, #0]
 800d682:	600b      	str	r3, [r1, #0]
 800d684:	2d00      	cmp	r5, #0
 800d686:	da03      	bge.n	800d690 <_printf_i+0xc8>
 800d688:	232d      	movs	r3, #45	; 0x2d
 800d68a:	426d      	negs	r5, r5
 800d68c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d690:	485e      	ldr	r0, [pc, #376]	; (800d80c <_printf_i+0x244>)
 800d692:	230a      	movs	r3, #10
 800d694:	e019      	b.n	800d6ca <_printf_i+0x102>
 800d696:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d69a:	6805      	ldr	r5, [r0, #0]
 800d69c:	600b      	str	r3, [r1, #0]
 800d69e:	bf18      	it	ne
 800d6a0:	b22d      	sxthne	r5, r5
 800d6a2:	e7ef      	b.n	800d684 <_printf_i+0xbc>
 800d6a4:	680b      	ldr	r3, [r1, #0]
 800d6a6:	6825      	ldr	r5, [r4, #0]
 800d6a8:	1d18      	adds	r0, r3, #4
 800d6aa:	6008      	str	r0, [r1, #0]
 800d6ac:	0628      	lsls	r0, r5, #24
 800d6ae:	d501      	bpl.n	800d6b4 <_printf_i+0xec>
 800d6b0:	681d      	ldr	r5, [r3, #0]
 800d6b2:	e002      	b.n	800d6ba <_printf_i+0xf2>
 800d6b4:	0669      	lsls	r1, r5, #25
 800d6b6:	d5fb      	bpl.n	800d6b0 <_printf_i+0xe8>
 800d6b8:	881d      	ldrh	r5, [r3, #0]
 800d6ba:	4854      	ldr	r0, [pc, #336]	; (800d80c <_printf_i+0x244>)
 800d6bc:	2f6f      	cmp	r7, #111	; 0x6f
 800d6be:	bf0c      	ite	eq
 800d6c0:	2308      	moveq	r3, #8
 800d6c2:	230a      	movne	r3, #10
 800d6c4:	2100      	movs	r1, #0
 800d6c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d6ca:	6866      	ldr	r6, [r4, #4]
 800d6cc:	60a6      	str	r6, [r4, #8]
 800d6ce:	2e00      	cmp	r6, #0
 800d6d0:	bfa2      	ittt	ge
 800d6d2:	6821      	ldrge	r1, [r4, #0]
 800d6d4:	f021 0104 	bicge.w	r1, r1, #4
 800d6d8:	6021      	strge	r1, [r4, #0]
 800d6da:	b90d      	cbnz	r5, 800d6e0 <_printf_i+0x118>
 800d6dc:	2e00      	cmp	r6, #0
 800d6de:	d04d      	beq.n	800d77c <_printf_i+0x1b4>
 800d6e0:	4616      	mov	r6, r2
 800d6e2:	fbb5 f1f3 	udiv	r1, r5, r3
 800d6e6:	fb03 5711 	mls	r7, r3, r1, r5
 800d6ea:	5dc7      	ldrb	r7, [r0, r7]
 800d6ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d6f0:	462f      	mov	r7, r5
 800d6f2:	42bb      	cmp	r3, r7
 800d6f4:	460d      	mov	r5, r1
 800d6f6:	d9f4      	bls.n	800d6e2 <_printf_i+0x11a>
 800d6f8:	2b08      	cmp	r3, #8
 800d6fa:	d10b      	bne.n	800d714 <_printf_i+0x14c>
 800d6fc:	6823      	ldr	r3, [r4, #0]
 800d6fe:	07df      	lsls	r7, r3, #31
 800d700:	d508      	bpl.n	800d714 <_printf_i+0x14c>
 800d702:	6923      	ldr	r3, [r4, #16]
 800d704:	6861      	ldr	r1, [r4, #4]
 800d706:	4299      	cmp	r1, r3
 800d708:	bfde      	ittt	le
 800d70a:	2330      	movle	r3, #48	; 0x30
 800d70c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d710:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d714:	1b92      	subs	r2, r2, r6
 800d716:	6122      	str	r2, [r4, #16]
 800d718:	f8cd a000 	str.w	sl, [sp]
 800d71c:	464b      	mov	r3, r9
 800d71e:	aa03      	add	r2, sp, #12
 800d720:	4621      	mov	r1, r4
 800d722:	4640      	mov	r0, r8
 800d724:	f7ff fee2 	bl	800d4ec <_printf_common>
 800d728:	3001      	adds	r0, #1
 800d72a:	d14c      	bne.n	800d7c6 <_printf_i+0x1fe>
 800d72c:	f04f 30ff 	mov.w	r0, #4294967295
 800d730:	b004      	add	sp, #16
 800d732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d736:	4835      	ldr	r0, [pc, #212]	; (800d80c <_printf_i+0x244>)
 800d738:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d73c:	6823      	ldr	r3, [r4, #0]
 800d73e:	680e      	ldr	r6, [r1, #0]
 800d740:	061f      	lsls	r7, r3, #24
 800d742:	f856 5b04 	ldr.w	r5, [r6], #4
 800d746:	600e      	str	r6, [r1, #0]
 800d748:	d514      	bpl.n	800d774 <_printf_i+0x1ac>
 800d74a:	07d9      	lsls	r1, r3, #31
 800d74c:	bf44      	itt	mi
 800d74e:	f043 0320 	orrmi.w	r3, r3, #32
 800d752:	6023      	strmi	r3, [r4, #0]
 800d754:	b91d      	cbnz	r5, 800d75e <_printf_i+0x196>
 800d756:	6823      	ldr	r3, [r4, #0]
 800d758:	f023 0320 	bic.w	r3, r3, #32
 800d75c:	6023      	str	r3, [r4, #0]
 800d75e:	2310      	movs	r3, #16
 800d760:	e7b0      	b.n	800d6c4 <_printf_i+0xfc>
 800d762:	6823      	ldr	r3, [r4, #0]
 800d764:	f043 0320 	orr.w	r3, r3, #32
 800d768:	6023      	str	r3, [r4, #0]
 800d76a:	2378      	movs	r3, #120	; 0x78
 800d76c:	4828      	ldr	r0, [pc, #160]	; (800d810 <_printf_i+0x248>)
 800d76e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d772:	e7e3      	b.n	800d73c <_printf_i+0x174>
 800d774:	065e      	lsls	r6, r3, #25
 800d776:	bf48      	it	mi
 800d778:	b2ad      	uxthmi	r5, r5
 800d77a:	e7e6      	b.n	800d74a <_printf_i+0x182>
 800d77c:	4616      	mov	r6, r2
 800d77e:	e7bb      	b.n	800d6f8 <_printf_i+0x130>
 800d780:	680b      	ldr	r3, [r1, #0]
 800d782:	6826      	ldr	r6, [r4, #0]
 800d784:	6960      	ldr	r0, [r4, #20]
 800d786:	1d1d      	adds	r5, r3, #4
 800d788:	600d      	str	r5, [r1, #0]
 800d78a:	0635      	lsls	r5, r6, #24
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	d501      	bpl.n	800d794 <_printf_i+0x1cc>
 800d790:	6018      	str	r0, [r3, #0]
 800d792:	e002      	b.n	800d79a <_printf_i+0x1d2>
 800d794:	0671      	lsls	r1, r6, #25
 800d796:	d5fb      	bpl.n	800d790 <_printf_i+0x1c8>
 800d798:	8018      	strh	r0, [r3, #0]
 800d79a:	2300      	movs	r3, #0
 800d79c:	6123      	str	r3, [r4, #16]
 800d79e:	4616      	mov	r6, r2
 800d7a0:	e7ba      	b.n	800d718 <_printf_i+0x150>
 800d7a2:	680b      	ldr	r3, [r1, #0]
 800d7a4:	1d1a      	adds	r2, r3, #4
 800d7a6:	600a      	str	r2, [r1, #0]
 800d7a8:	681e      	ldr	r6, [r3, #0]
 800d7aa:	6862      	ldr	r2, [r4, #4]
 800d7ac:	2100      	movs	r1, #0
 800d7ae:	4630      	mov	r0, r6
 800d7b0:	f7f2 fd9e 	bl	80002f0 <memchr>
 800d7b4:	b108      	cbz	r0, 800d7ba <_printf_i+0x1f2>
 800d7b6:	1b80      	subs	r0, r0, r6
 800d7b8:	6060      	str	r0, [r4, #4]
 800d7ba:	6863      	ldr	r3, [r4, #4]
 800d7bc:	6123      	str	r3, [r4, #16]
 800d7be:	2300      	movs	r3, #0
 800d7c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d7c4:	e7a8      	b.n	800d718 <_printf_i+0x150>
 800d7c6:	6923      	ldr	r3, [r4, #16]
 800d7c8:	4632      	mov	r2, r6
 800d7ca:	4649      	mov	r1, r9
 800d7cc:	4640      	mov	r0, r8
 800d7ce:	47d0      	blx	sl
 800d7d0:	3001      	adds	r0, #1
 800d7d2:	d0ab      	beq.n	800d72c <_printf_i+0x164>
 800d7d4:	6823      	ldr	r3, [r4, #0]
 800d7d6:	079b      	lsls	r3, r3, #30
 800d7d8:	d413      	bmi.n	800d802 <_printf_i+0x23a>
 800d7da:	68e0      	ldr	r0, [r4, #12]
 800d7dc:	9b03      	ldr	r3, [sp, #12]
 800d7de:	4298      	cmp	r0, r3
 800d7e0:	bfb8      	it	lt
 800d7e2:	4618      	movlt	r0, r3
 800d7e4:	e7a4      	b.n	800d730 <_printf_i+0x168>
 800d7e6:	2301      	movs	r3, #1
 800d7e8:	4632      	mov	r2, r6
 800d7ea:	4649      	mov	r1, r9
 800d7ec:	4640      	mov	r0, r8
 800d7ee:	47d0      	blx	sl
 800d7f0:	3001      	adds	r0, #1
 800d7f2:	d09b      	beq.n	800d72c <_printf_i+0x164>
 800d7f4:	3501      	adds	r5, #1
 800d7f6:	68e3      	ldr	r3, [r4, #12]
 800d7f8:	9903      	ldr	r1, [sp, #12]
 800d7fa:	1a5b      	subs	r3, r3, r1
 800d7fc:	42ab      	cmp	r3, r5
 800d7fe:	dcf2      	bgt.n	800d7e6 <_printf_i+0x21e>
 800d800:	e7eb      	b.n	800d7da <_printf_i+0x212>
 800d802:	2500      	movs	r5, #0
 800d804:	f104 0619 	add.w	r6, r4, #25
 800d808:	e7f5      	b.n	800d7f6 <_printf_i+0x22e>
 800d80a:	bf00      	nop
 800d80c:	0801111e 	.word	0x0801111e
 800d810:	0801112f 	.word	0x0801112f

0800d814 <quorem>:
 800d814:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d818:	6903      	ldr	r3, [r0, #16]
 800d81a:	690c      	ldr	r4, [r1, #16]
 800d81c:	42a3      	cmp	r3, r4
 800d81e:	4607      	mov	r7, r0
 800d820:	f2c0 8081 	blt.w	800d926 <quorem+0x112>
 800d824:	3c01      	subs	r4, #1
 800d826:	f101 0814 	add.w	r8, r1, #20
 800d82a:	f100 0514 	add.w	r5, r0, #20
 800d82e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d832:	9301      	str	r3, [sp, #4]
 800d834:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d838:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d83c:	3301      	adds	r3, #1
 800d83e:	429a      	cmp	r2, r3
 800d840:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d844:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d848:	fbb2 f6f3 	udiv	r6, r2, r3
 800d84c:	d331      	bcc.n	800d8b2 <quorem+0x9e>
 800d84e:	f04f 0e00 	mov.w	lr, #0
 800d852:	4640      	mov	r0, r8
 800d854:	46ac      	mov	ip, r5
 800d856:	46f2      	mov	sl, lr
 800d858:	f850 2b04 	ldr.w	r2, [r0], #4
 800d85c:	b293      	uxth	r3, r2
 800d85e:	fb06 e303 	mla	r3, r6, r3, lr
 800d862:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d866:	b29b      	uxth	r3, r3
 800d868:	ebaa 0303 	sub.w	r3, sl, r3
 800d86c:	0c12      	lsrs	r2, r2, #16
 800d86e:	f8dc a000 	ldr.w	sl, [ip]
 800d872:	fb06 e202 	mla	r2, r6, r2, lr
 800d876:	fa13 f38a 	uxtah	r3, r3, sl
 800d87a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d87e:	fa1f fa82 	uxth.w	sl, r2
 800d882:	f8dc 2000 	ldr.w	r2, [ip]
 800d886:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d88a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d88e:	b29b      	uxth	r3, r3
 800d890:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d894:	4581      	cmp	r9, r0
 800d896:	f84c 3b04 	str.w	r3, [ip], #4
 800d89a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d89e:	d2db      	bcs.n	800d858 <quorem+0x44>
 800d8a0:	f855 300b 	ldr.w	r3, [r5, fp]
 800d8a4:	b92b      	cbnz	r3, 800d8b2 <quorem+0x9e>
 800d8a6:	9b01      	ldr	r3, [sp, #4]
 800d8a8:	3b04      	subs	r3, #4
 800d8aa:	429d      	cmp	r5, r3
 800d8ac:	461a      	mov	r2, r3
 800d8ae:	d32e      	bcc.n	800d90e <quorem+0xfa>
 800d8b0:	613c      	str	r4, [r7, #16]
 800d8b2:	4638      	mov	r0, r7
 800d8b4:	f001 f848 	bl	800e948 <__mcmp>
 800d8b8:	2800      	cmp	r0, #0
 800d8ba:	db24      	blt.n	800d906 <quorem+0xf2>
 800d8bc:	3601      	adds	r6, #1
 800d8be:	4628      	mov	r0, r5
 800d8c0:	f04f 0c00 	mov.w	ip, #0
 800d8c4:	f858 2b04 	ldr.w	r2, [r8], #4
 800d8c8:	f8d0 e000 	ldr.w	lr, [r0]
 800d8cc:	b293      	uxth	r3, r2
 800d8ce:	ebac 0303 	sub.w	r3, ip, r3
 800d8d2:	0c12      	lsrs	r2, r2, #16
 800d8d4:	fa13 f38e 	uxtah	r3, r3, lr
 800d8d8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d8dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d8e0:	b29b      	uxth	r3, r3
 800d8e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8e6:	45c1      	cmp	r9, r8
 800d8e8:	f840 3b04 	str.w	r3, [r0], #4
 800d8ec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d8f0:	d2e8      	bcs.n	800d8c4 <quorem+0xb0>
 800d8f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d8f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d8fa:	b922      	cbnz	r2, 800d906 <quorem+0xf2>
 800d8fc:	3b04      	subs	r3, #4
 800d8fe:	429d      	cmp	r5, r3
 800d900:	461a      	mov	r2, r3
 800d902:	d30a      	bcc.n	800d91a <quorem+0x106>
 800d904:	613c      	str	r4, [r7, #16]
 800d906:	4630      	mov	r0, r6
 800d908:	b003      	add	sp, #12
 800d90a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d90e:	6812      	ldr	r2, [r2, #0]
 800d910:	3b04      	subs	r3, #4
 800d912:	2a00      	cmp	r2, #0
 800d914:	d1cc      	bne.n	800d8b0 <quorem+0x9c>
 800d916:	3c01      	subs	r4, #1
 800d918:	e7c7      	b.n	800d8aa <quorem+0x96>
 800d91a:	6812      	ldr	r2, [r2, #0]
 800d91c:	3b04      	subs	r3, #4
 800d91e:	2a00      	cmp	r2, #0
 800d920:	d1f0      	bne.n	800d904 <quorem+0xf0>
 800d922:	3c01      	subs	r4, #1
 800d924:	e7eb      	b.n	800d8fe <quorem+0xea>
 800d926:	2000      	movs	r0, #0
 800d928:	e7ee      	b.n	800d908 <quorem+0xf4>
 800d92a:	0000      	movs	r0, r0
 800d92c:	0000      	movs	r0, r0
	...

0800d930 <_dtoa_r>:
 800d930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d934:	ec59 8b10 	vmov	r8, r9, d0
 800d938:	b095      	sub	sp, #84	; 0x54
 800d93a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d93c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800d93e:	9107      	str	r1, [sp, #28]
 800d940:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800d944:	4606      	mov	r6, r0
 800d946:	9209      	str	r2, [sp, #36]	; 0x24
 800d948:	9310      	str	r3, [sp, #64]	; 0x40
 800d94a:	b975      	cbnz	r5, 800d96a <_dtoa_r+0x3a>
 800d94c:	2010      	movs	r0, #16
 800d94e:	f000 fd75 	bl	800e43c <malloc>
 800d952:	4602      	mov	r2, r0
 800d954:	6270      	str	r0, [r6, #36]	; 0x24
 800d956:	b920      	cbnz	r0, 800d962 <_dtoa_r+0x32>
 800d958:	4bab      	ldr	r3, [pc, #684]	; (800dc08 <_dtoa_r+0x2d8>)
 800d95a:	21ea      	movs	r1, #234	; 0xea
 800d95c:	48ab      	ldr	r0, [pc, #684]	; (800dc0c <_dtoa_r+0x2dc>)
 800d95e:	f001 f9bd 	bl	800ecdc <__assert_func>
 800d962:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d966:	6005      	str	r5, [r0, #0]
 800d968:	60c5      	str	r5, [r0, #12]
 800d96a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d96c:	6819      	ldr	r1, [r3, #0]
 800d96e:	b151      	cbz	r1, 800d986 <_dtoa_r+0x56>
 800d970:	685a      	ldr	r2, [r3, #4]
 800d972:	604a      	str	r2, [r1, #4]
 800d974:	2301      	movs	r3, #1
 800d976:	4093      	lsls	r3, r2
 800d978:	608b      	str	r3, [r1, #8]
 800d97a:	4630      	mov	r0, r6
 800d97c:	f000 fda6 	bl	800e4cc <_Bfree>
 800d980:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d982:	2200      	movs	r2, #0
 800d984:	601a      	str	r2, [r3, #0]
 800d986:	f1b9 0300 	subs.w	r3, r9, #0
 800d98a:	bfbb      	ittet	lt
 800d98c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d990:	9303      	strlt	r3, [sp, #12]
 800d992:	2300      	movge	r3, #0
 800d994:	2201      	movlt	r2, #1
 800d996:	bfac      	ite	ge
 800d998:	6023      	strge	r3, [r4, #0]
 800d99a:	6022      	strlt	r2, [r4, #0]
 800d99c:	4b9c      	ldr	r3, [pc, #624]	; (800dc10 <_dtoa_r+0x2e0>)
 800d99e:	9c03      	ldr	r4, [sp, #12]
 800d9a0:	43a3      	bics	r3, r4
 800d9a2:	d11a      	bne.n	800d9da <_dtoa_r+0xaa>
 800d9a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d9a6:	f242 730f 	movw	r3, #9999	; 0x270f
 800d9aa:	6013      	str	r3, [r2, #0]
 800d9ac:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800d9b0:	ea53 0308 	orrs.w	r3, r3, r8
 800d9b4:	f000 8512 	beq.w	800e3dc <_dtoa_r+0xaac>
 800d9b8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d9ba:	b953      	cbnz	r3, 800d9d2 <_dtoa_r+0xa2>
 800d9bc:	4b95      	ldr	r3, [pc, #596]	; (800dc14 <_dtoa_r+0x2e4>)
 800d9be:	e01f      	b.n	800da00 <_dtoa_r+0xd0>
 800d9c0:	4b95      	ldr	r3, [pc, #596]	; (800dc18 <_dtoa_r+0x2e8>)
 800d9c2:	9300      	str	r3, [sp, #0]
 800d9c4:	3308      	adds	r3, #8
 800d9c6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d9c8:	6013      	str	r3, [r2, #0]
 800d9ca:	9800      	ldr	r0, [sp, #0]
 800d9cc:	b015      	add	sp, #84	; 0x54
 800d9ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9d2:	4b90      	ldr	r3, [pc, #576]	; (800dc14 <_dtoa_r+0x2e4>)
 800d9d4:	9300      	str	r3, [sp, #0]
 800d9d6:	3303      	adds	r3, #3
 800d9d8:	e7f5      	b.n	800d9c6 <_dtoa_r+0x96>
 800d9da:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d9de:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d9e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9e6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800d9ea:	d10b      	bne.n	800da04 <_dtoa_r+0xd4>
 800d9ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d9ee:	2301      	movs	r3, #1
 800d9f0:	6013      	str	r3, [r2, #0]
 800d9f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	f000 84ee 	beq.w	800e3d6 <_dtoa_r+0xaa6>
 800d9fa:	4888      	ldr	r0, [pc, #544]	; (800dc1c <_dtoa_r+0x2ec>)
 800d9fc:	6018      	str	r0, [r3, #0]
 800d9fe:	1e43      	subs	r3, r0, #1
 800da00:	9300      	str	r3, [sp, #0]
 800da02:	e7e2      	b.n	800d9ca <_dtoa_r+0x9a>
 800da04:	a913      	add	r1, sp, #76	; 0x4c
 800da06:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800da0a:	aa12      	add	r2, sp, #72	; 0x48
 800da0c:	4630      	mov	r0, r6
 800da0e:	f001 f83f 	bl	800ea90 <__d2b>
 800da12:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800da16:	4605      	mov	r5, r0
 800da18:	9812      	ldr	r0, [sp, #72]	; 0x48
 800da1a:	2900      	cmp	r1, #0
 800da1c:	d047      	beq.n	800daae <_dtoa_r+0x17e>
 800da1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800da20:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800da24:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800da28:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800da2c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800da30:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800da34:	2400      	movs	r4, #0
 800da36:	ec43 2b16 	vmov	d6, r2, r3
 800da3a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800da3e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800dbf0 <_dtoa_r+0x2c0>
 800da42:	ee36 7b47 	vsub.f64	d7, d6, d7
 800da46:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800dbf8 <_dtoa_r+0x2c8>
 800da4a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800da4e:	eeb0 7b46 	vmov.f64	d7, d6
 800da52:	ee06 1a90 	vmov	s13, r1
 800da56:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800da5a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800dc00 <_dtoa_r+0x2d0>
 800da5e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800da62:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800da66:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800da6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da6e:	ee16 ba90 	vmov	fp, s13
 800da72:	9411      	str	r4, [sp, #68]	; 0x44
 800da74:	d508      	bpl.n	800da88 <_dtoa_r+0x158>
 800da76:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800da7a:	eeb4 6b47 	vcmp.f64	d6, d7
 800da7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da82:	bf18      	it	ne
 800da84:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800da88:	f1bb 0f16 	cmp.w	fp, #22
 800da8c:	d832      	bhi.n	800daf4 <_dtoa_r+0x1c4>
 800da8e:	4b64      	ldr	r3, [pc, #400]	; (800dc20 <_dtoa_r+0x2f0>)
 800da90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800da94:	ed93 7b00 	vldr	d7, [r3]
 800da98:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800da9c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800daa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daa4:	d501      	bpl.n	800daaa <_dtoa_r+0x17a>
 800daa6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800daaa:	2300      	movs	r3, #0
 800daac:	e023      	b.n	800daf6 <_dtoa_r+0x1c6>
 800daae:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800dab0:	4401      	add	r1, r0
 800dab2:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800dab6:	2b20      	cmp	r3, #32
 800dab8:	bfc3      	ittte	gt
 800daba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800dabe:	fa04 f303 	lslgt.w	r3, r4, r3
 800dac2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800dac6:	f1c3 0320 	rsble	r3, r3, #32
 800daca:	bfc6      	itte	gt
 800dacc:	fa28 f804 	lsrgt.w	r8, r8, r4
 800dad0:	ea43 0308 	orrgt.w	r3, r3, r8
 800dad4:	fa08 f303 	lslle.w	r3, r8, r3
 800dad8:	ee07 3a90 	vmov	s15, r3
 800dadc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800dae0:	3901      	subs	r1, #1
 800dae2:	ed8d 7b00 	vstr	d7, [sp]
 800dae6:	9c01      	ldr	r4, [sp, #4]
 800dae8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800daec:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800daf0:	2401      	movs	r4, #1
 800daf2:	e7a0      	b.n	800da36 <_dtoa_r+0x106>
 800daf4:	2301      	movs	r3, #1
 800daf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800daf8:	1a43      	subs	r3, r0, r1
 800dafa:	1e5a      	subs	r2, r3, #1
 800dafc:	bf45      	ittet	mi
 800dafe:	f1c3 0301 	rsbmi	r3, r3, #1
 800db02:	9305      	strmi	r3, [sp, #20]
 800db04:	2300      	movpl	r3, #0
 800db06:	2300      	movmi	r3, #0
 800db08:	9206      	str	r2, [sp, #24]
 800db0a:	bf54      	ite	pl
 800db0c:	9305      	strpl	r3, [sp, #20]
 800db0e:	9306      	strmi	r3, [sp, #24]
 800db10:	f1bb 0f00 	cmp.w	fp, #0
 800db14:	db18      	blt.n	800db48 <_dtoa_r+0x218>
 800db16:	9b06      	ldr	r3, [sp, #24]
 800db18:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800db1c:	445b      	add	r3, fp
 800db1e:	9306      	str	r3, [sp, #24]
 800db20:	2300      	movs	r3, #0
 800db22:	9a07      	ldr	r2, [sp, #28]
 800db24:	2a09      	cmp	r2, #9
 800db26:	d849      	bhi.n	800dbbc <_dtoa_r+0x28c>
 800db28:	2a05      	cmp	r2, #5
 800db2a:	bfc4      	itt	gt
 800db2c:	3a04      	subgt	r2, #4
 800db2e:	9207      	strgt	r2, [sp, #28]
 800db30:	9a07      	ldr	r2, [sp, #28]
 800db32:	f1a2 0202 	sub.w	r2, r2, #2
 800db36:	bfcc      	ite	gt
 800db38:	2400      	movgt	r4, #0
 800db3a:	2401      	movle	r4, #1
 800db3c:	2a03      	cmp	r2, #3
 800db3e:	d848      	bhi.n	800dbd2 <_dtoa_r+0x2a2>
 800db40:	e8df f002 	tbb	[pc, r2]
 800db44:	3a2c2e0b 	.word	0x3a2c2e0b
 800db48:	9b05      	ldr	r3, [sp, #20]
 800db4a:	2200      	movs	r2, #0
 800db4c:	eba3 030b 	sub.w	r3, r3, fp
 800db50:	9305      	str	r3, [sp, #20]
 800db52:	920e      	str	r2, [sp, #56]	; 0x38
 800db54:	f1cb 0300 	rsb	r3, fp, #0
 800db58:	e7e3      	b.n	800db22 <_dtoa_r+0x1f2>
 800db5a:	2200      	movs	r2, #0
 800db5c:	9208      	str	r2, [sp, #32]
 800db5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800db60:	2a00      	cmp	r2, #0
 800db62:	dc39      	bgt.n	800dbd8 <_dtoa_r+0x2a8>
 800db64:	f04f 0a01 	mov.w	sl, #1
 800db68:	46d1      	mov	r9, sl
 800db6a:	4652      	mov	r2, sl
 800db6c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800db70:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800db72:	2100      	movs	r1, #0
 800db74:	6079      	str	r1, [r7, #4]
 800db76:	2004      	movs	r0, #4
 800db78:	f100 0c14 	add.w	ip, r0, #20
 800db7c:	4594      	cmp	ip, r2
 800db7e:	6879      	ldr	r1, [r7, #4]
 800db80:	d92f      	bls.n	800dbe2 <_dtoa_r+0x2b2>
 800db82:	4630      	mov	r0, r6
 800db84:	930c      	str	r3, [sp, #48]	; 0x30
 800db86:	f000 fc61 	bl	800e44c <_Balloc>
 800db8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800db8c:	9000      	str	r0, [sp, #0]
 800db8e:	4602      	mov	r2, r0
 800db90:	2800      	cmp	r0, #0
 800db92:	d149      	bne.n	800dc28 <_dtoa_r+0x2f8>
 800db94:	4b23      	ldr	r3, [pc, #140]	; (800dc24 <_dtoa_r+0x2f4>)
 800db96:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800db9a:	e6df      	b.n	800d95c <_dtoa_r+0x2c>
 800db9c:	2201      	movs	r2, #1
 800db9e:	e7dd      	b.n	800db5c <_dtoa_r+0x22c>
 800dba0:	2200      	movs	r2, #0
 800dba2:	9208      	str	r2, [sp, #32]
 800dba4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dba6:	eb0b 0a02 	add.w	sl, fp, r2
 800dbaa:	f10a 0901 	add.w	r9, sl, #1
 800dbae:	464a      	mov	r2, r9
 800dbb0:	2a01      	cmp	r2, #1
 800dbb2:	bfb8      	it	lt
 800dbb4:	2201      	movlt	r2, #1
 800dbb6:	e7db      	b.n	800db70 <_dtoa_r+0x240>
 800dbb8:	2201      	movs	r2, #1
 800dbba:	e7f2      	b.n	800dba2 <_dtoa_r+0x272>
 800dbbc:	2401      	movs	r4, #1
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800dbc4:	f04f 3aff 	mov.w	sl, #4294967295
 800dbc8:	2100      	movs	r1, #0
 800dbca:	46d1      	mov	r9, sl
 800dbcc:	2212      	movs	r2, #18
 800dbce:	9109      	str	r1, [sp, #36]	; 0x24
 800dbd0:	e7ce      	b.n	800db70 <_dtoa_r+0x240>
 800dbd2:	2201      	movs	r2, #1
 800dbd4:	9208      	str	r2, [sp, #32]
 800dbd6:	e7f5      	b.n	800dbc4 <_dtoa_r+0x294>
 800dbd8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800dbdc:	46d1      	mov	r9, sl
 800dbde:	4652      	mov	r2, sl
 800dbe0:	e7c6      	b.n	800db70 <_dtoa_r+0x240>
 800dbe2:	3101      	adds	r1, #1
 800dbe4:	6079      	str	r1, [r7, #4]
 800dbe6:	0040      	lsls	r0, r0, #1
 800dbe8:	e7c6      	b.n	800db78 <_dtoa_r+0x248>
 800dbea:	bf00      	nop
 800dbec:	f3af 8000 	nop.w
 800dbf0:	636f4361 	.word	0x636f4361
 800dbf4:	3fd287a7 	.word	0x3fd287a7
 800dbf8:	8b60c8b3 	.word	0x8b60c8b3
 800dbfc:	3fc68a28 	.word	0x3fc68a28
 800dc00:	509f79fb 	.word	0x509f79fb
 800dc04:	3fd34413 	.word	0x3fd34413
 800dc08:	0801114d 	.word	0x0801114d
 800dc0c:	08011164 	.word	0x08011164
 800dc10:	7ff00000 	.word	0x7ff00000
 800dc14:	08011149 	.word	0x08011149
 800dc18:	08011140 	.word	0x08011140
 800dc1c:	0801111d 	.word	0x0801111d
 800dc20:	08011260 	.word	0x08011260
 800dc24:	080111c3 	.word	0x080111c3
 800dc28:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800dc2a:	9900      	ldr	r1, [sp, #0]
 800dc2c:	6011      	str	r1, [r2, #0]
 800dc2e:	f1b9 0f0e 	cmp.w	r9, #14
 800dc32:	d872      	bhi.n	800dd1a <_dtoa_r+0x3ea>
 800dc34:	2c00      	cmp	r4, #0
 800dc36:	d070      	beq.n	800dd1a <_dtoa_r+0x3ea>
 800dc38:	f1bb 0f00 	cmp.w	fp, #0
 800dc3c:	f340 80a6 	ble.w	800dd8c <_dtoa_r+0x45c>
 800dc40:	49ca      	ldr	r1, [pc, #808]	; (800df6c <_dtoa_r+0x63c>)
 800dc42:	f00b 020f 	and.w	r2, fp, #15
 800dc46:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800dc4a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800dc4e:	ed92 7b00 	vldr	d7, [r2]
 800dc52:	ea4f 112b 	mov.w	r1, fp, asr #4
 800dc56:	f000 808d 	beq.w	800dd74 <_dtoa_r+0x444>
 800dc5a:	4ac5      	ldr	r2, [pc, #788]	; (800df70 <_dtoa_r+0x640>)
 800dc5c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800dc60:	ed92 6b08 	vldr	d6, [r2, #32]
 800dc64:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800dc68:	ed8d 6b02 	vstr	d6, [sp, #8]
 800dc6c:	f001 010f 	and.w	r1, r1, #15
 800dc70:	2203      	movs	r2, #3
 800dc72:	48bf      	ldr	r0, [pc, #764]	; (800df70 <_dtoa_r+0x640>)
 800dc74:	2900      	cmp	r1, #0
 800dc76:	d17f      	bne.n	800dd78 <_dtoa_r+0x448>
 800dc78:	ed9d 6b02 	vldr	d6, [sp, #8]
 800dc7c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800dc80:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dc84:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800dc86:	2900      	cmp	r1, #0
 800dc88:	f000 80b2 	beq.w	800ddf0 <_dtoa_r+0x4c0>
 800dc8c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800dc90:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dc94:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800dc98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc9c:	f140 80a8 	bpl.w	800ddf0 <_dtoa_r+0x4c0>
 800dca0:	f1b9 0f00 	cmp.w	r9, #0
 800dca4:	f000 80a4 	beq.w	800ddf0 <_dtoa_r+0x4c0>
 800dca8:	f1ba 0f00 	cmp.w	sl, #0
 800dcac:	dd31      	ble.n	800dd12 <_dtoa_r+0x3e2>
 800dcae:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800dcb2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dcb6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dcba:	f10b 37ff 	add.w	r7, fp, #4294967295
 800dcbe:	3201      	adds	r2, #1
 800dcc0:	4650      	mov	r0, sl
 800dcc2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800dcc6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800dcca:	ee07 2a90 	vmov	s15, r2
 800dcce:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800dcd2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800dcd6:	ed8d 5b02 	vstr	d5, [sp, #8]
 800dcda:	9c03      	ldr	r4, [sp, #12]
 800dcdc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800dce0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800dce4:	2800      	cmp	r0, #0
 800dce6:	f040 8086 	bne.w	800ddf6 <_dtoa_r+0x4c6>
 800dcea:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800dcee:	ee36 6b47 	vsub.f64	d6, d6, d7
 800dcf2:	ec42 1b17 	vmov	d7, r1, r2
 800dcf6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dcfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcfe:	f300 8272 	bgt.w	800e1e6 <_dtoa_r+0x8b6>
 800dd02:	eeb1 7b47 	vneg.f64	d7, d7
 800dd06:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dd0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd0e:	f100 8267 	bmi.w	800e1e0 <_dtoa_r+0x8b0>
 800dd12:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800dd16:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800dd1a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dd1c:	2a00      	cmp	r2, #0
 800dd1e:	f2c0 8129 	blt.w	800df74 <_dtoa_r+0x644>
 800dd22:	f1bb 0f0e 	cmp.w	fp, #14
 800dd26:	f300 8125 	bgt.w	800df74 <_dtoa_r+0x644>
 800dd2a:	4b90      	ldr	r3, [pc, #576]	; (800df6c <_dtoa_r+0x63c>)
 800dd2c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800dd30:	ed93 6b00 	vldr	d6, [r3]
 800dd34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	f280 80c3 	bge.w	800dec2 <_dtoa_r+0x592>
 800dd3c:	f1b9 0f00 	cmp.w	r9, #0
 800dd40:	f300 80bf 	bgt.w	800dec2 <_dtoa_r+0x592>
 800dd44:	f040 824c 	bne.w	800e1e0 <_dtoa_r+0x8b0>
 800dd48:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800dd4c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800dd50:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dd54:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dd58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd5c:	464c      	mov	r4, r9
 800dd5e:	464f      	mov	r7, r9
 800dd60:	f280 8222 	bge.w	800e1a8 <_dtoa_r+0x878>
 800dd64:	f8dd 8000 	ldr.w	r8, [sp]
 800dd68:	2331      	movs	r3, #49	; 0x31
 800dd6a:	f808 3b01 	strb.w	r3, [r8], #1
 800dd6e:	f10b 0b01 	add.w	fp, fp, #1
 800dd72:	e21e      	b.n	800e1b2 <_dtoa_r+0x882>
 800dd74:	2202      	movs	r2, #2
 800dd76:	e77c      	b.n	800dc72 <_dtoa_r+0x342>
 800dd78:	07cc      	lsls	r4, r1, #31
 800dd7a:	d504      	bpl.n	800dd86 <_dtoa_r+0x456>
 800dd7c:	ed90 6b00 	vldr	d6, [r0]
 800dd80:	3201      	adds	r2, #1
 800dd82:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dd86:	1049      	asrs	r1, r1, #1
 800dd88:	3008      	adds	r0, #8
 800dd8a:	e773      	b.n	800dc74 <_dtoa_r+0x344>
 800dd8c:	d02e      	beq.n	800ddec <_dtoa_r+0x4bc>
 800dd8e:	f1cb 0100 	rsb	r1, fp, #0
 800dd92:	4a76      	ldr	r2, [pc, #472]	; (800df6c <_dtoa_r+0x63c>)
 800dd94:	f001 000f 	and.w	r0, r1, #15
 800dd98:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800dd9c:	ed92 7b00 	vldr	d7, [r2]
 800dda0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800dda4:	ee26 7b07 	vmul.f64	d7, d6, d7
 800dda8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800ddac:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800ddb0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800ddb4:	486e      	ldr	r0, [pc, #440]	; (800df70 <_dtoa_r+0x640>)
 800ddb6:	1109      	asrs	r1, r1, #4
 800ddb8:	2400      	movs	r4, #0
 800ddba:	2202      	movs	r2, #2
 800ddbc:	b939      	cbnz	r1, 800ddce <_dtoa_r+0x49e>
 800ddbe:	2c00      	cmp	r4, #0
 800ddc0:	f43f af60 	beq.w	800dc84 <_dtoa_r+0x354>
 800ddc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ddc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ddcc:	e75a      	b.n	800dc84 <_dtoa_r+0x354>
 800ddce:	07cf      	lsls	r7, r1, #31
 800ddd0:	d509      	bpl.n	800dde6 <_dtoa_r+0x4b6>
 800ddd2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800ddd6:	ed90 7b00 	vldr	d7, [r0]
 800ddda:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ddde:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800dde2:	3201      	adds	r2, #1
 800dde4:	2401      	movs	r4, #1
 800dde6:	1049      	asrs	r1, r1, #1
 800dde8:	3008      	adds	r0, #8
 800ddea:	e7e7      	b.n	800ddbc <_dtoa_r+0x48c>
 800ddec:	2202      	movs	r2, #2
 800ddee:	e749      	b.n	800dc84 <_dtoa_r+0x354>
 800ddf0:	465f      	mov	r7, fp
 800ddf2:	4648      	mov	r0, r9
 800ddf4:	e765      	b.n	800dcc2 <_dtoa_r+0x392>
 800ddf6:	ec42 1b17 	vmov	d7, r1, r2
 800ddfa:	4a5c      	ldr	r2, [pc, #368]	; (800df6c <_dtoa_r+0x63c>)
 800ddfc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800de00:	ed12 4b02 	vldr	d4, [r2, #-8]
 800de04:	9a00      	ldr	r2, [sp, #0]
 800de06:	1814      	adds	r4, r2, r0
 800de08:	9a08      	ldr	r2, [sp, #32]
 800de0a:	b352      	cbz	r2, 800de62 <_dtoa_r+0x532>
 800de0c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800de10:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800de14:	f8dd 8000 	ldr.w	r8, [sp]
 800de18:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800de1c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800de20:	ee35 7b47 	vsub.f64	d7, d5, d7
 800de24:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800de28:	ee14 2a90 	vmov	r2, s9
 800de2c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800de30:	3230      	adds	r2, #48	; 0x30
 800de32:	ee36 6b45 	vsub.f64	d6, d6, d5
 800de36:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800de3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de3e:	f808 2b01 	strb.w	r2, [r8], #1
 800de42:	d439      	bmi.n	800deb8 <_dtoa_r+0x588>
 800de44:	ee32 5b46 	vsub.f64	d5, d2, d6
 800de48:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800de4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de50:	d472      	bmi.n	800df38 <_dtoa_r+0x608>
 800de52:	45a0      	cmp	r8, r4
 800de54:	f43f af5d 	beq.w	800dd12 <_dtoa_r+0x3e2>
 800de58:	ee27 7b03 	vmul.f64	d7, d7, d3
 800de5c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800de60:	e7e0      	b.n	800de24 <_dtoa_r+0x4f4>
 800de62:	f8dd 8000 	ldr.w	r8, [sp]
 800de66:	ee27 7b04 	vmul.f64	d7, d7, d4
 800de6a:	4621      	mov	r1, r4
 800de6c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800de70:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800de74:	ee14 2a90 	vmov	r2, s9
 800de78:	3230      	adds	r2, #48	; 0x30
 800de7a:	f808 2b01 	strb.w	r2, [r8], #1
 800de7e:	45a0      	cmp	r8, r4
 800de80:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800de84:	ee36 6b45 	vsub.f64	d6, d6, d5
 800de88:	d118      	bne.n	800debc <_dtoa_r+0x58c>
 800de8a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800de8e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800de92:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800de96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de9a:	dc4d      	bgt.n	800df38 <_dtoa_r+0x608>
 800de9c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800dea0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dea8:	f57f af33 	bpl.w	800dd12 <_dtoa_r+0x3e2>
 800deac:	4688      	mov	r8, r1
 800deae:	3901      	subs	r1, #1
 800deb0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800deb4:	2b30      	cmp	r3, #48	; 0x30
 800deb6:	d0f9      	beq.n	800deac <_dtoa_r+0x57c>
 800deb8:	46bb      	mov	fp, r7
 800deba:	e02a      	b.n	800df12 <_dtoa_r+0x5e2>
 800debc:	ee26 6b03 	vmul.f64	d6, d6, d3
 800dec0:	e7d6      	b.n	800de70 <_dtoa_r+0x540>
 800dec2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dec6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800deca:	f8dd 8000 	ldr.w	r8, [sp]
 800dece:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ded2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ded6:	ee15 3a10 	vmov	r3, s10
 800deda:	3330      	adds	r3, #48	; 0x30
 800dedc:	f808 3b01 	strb.w	r3, [r8], #1
 800dee0:	9b00      	ldr	r3, [sp, #0]
 800dee2:	eba8 0303 	sub.w	r3, r8, r3
 800dee6:	4599      	cmp	r9, r3
 800dee8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800deec:	eea3 7b46 	vfms.f64	d7, d3, d6
 800def0:	d133      	bne.n	800df5a <_dtoa_r+0x62a>
 800def2:	ee37 7b07 	vadd.f64	d7, d7, d7
 800def6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800defa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800defe:	dc1a      	bgt.n	800df36 <_dtoa_r+0x606>
 800df00:	eeb4 7b46 	vcmp.f64	d7, d6
 800df04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df08:	d103      	bne.n	800df12 <_dtoa_r+0x5e2>
 800df0a:	ee15 3a10 	vmov	r3, s10
 800df0e:	07d9      	lsls	r1, r3, #31
 800df10:	d411      	bmi.n	800df36 <_dtoa_r+0x606>
 800df12:	4629      	mov	r1, r5
 800df14:	4630      	mov	r0, r6
 800df16:	f000 fad9 	bl	800e4cc <_Bfree>
 800df1a:	2300      	movs	r3, #0
 800df1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800df1e:	f888 3000 	strb.w	r3, [r8]
 800df22:	f10b 0301 	add.w	r3, fp, #1
 800df26:	6013      	str	r3, [r2, #0]
 800df28:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	f43f ad4d 	beq.w	800d9ca <_dtoa_r+0x9a>
 800df30:	f8c3 8000 	str.w	r8, [r3]
 800df34:	e549      	b.n	800d9ca <_dtoa_r+0x9a>
 800df36:	465f      	mov	r7, fp
 800df38:	4643      	mov	r3, r8
 800df3a:	4698      	mov	r8, r3
 800df3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800df40:	2a39      	cmp	r2, #57	; 0x39
 800df42:	d106      	bne.n	800df52 <_dtoa_r+0x622>
 800df44:	9a00      	ldr	r2, [sp, #0]
 800df46:	429a      	cmp	r2, r3
 800df48:	d1f7      	bne.n	800df3a <_dtoa_r+0x60a>
 800df4a:	9900      	ldr	r1, [sp, #0]
 800df4c:	2230      	movs	r2, #48	; 0x30
 800df4e:	3701      	adds	r7, #1
 800df50:	700a      	strb	r2, [r1, #0]
 800df52:	781a      	ldrb	r2, [r3, #0]
 800df54:	3201      	adds	r2, #1
 800df56:	701a      	strb	r2, [r3, #0]
 800df58:	e7ae      	b.n	800deb8 <_dtoa_r+0x588>
 800df5a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800df5e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800df62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df66:	d1b2      	bne.n	800dece <_dtoa_r+0x59e>
 800df68:	e7d3      	b.n	800df12 <_dtoa_r+0x5e2>
 800df6a:	bf00      	nop
 800df6c:	08011260 	.word	0x08011260
 800df70:	08011238 	.word	0x08011238
 800df74:	9908      	ldr	r1, [sp, #32]
 800df76:	2900      	cmp	r1, #0
 800df78:	f000 80d1 	beq.w	800e11e <_dtoa_r+0x7ee>
 800df7c:	9907      	ldr	r1, [sp, #28]
 800df7e:	2901      	cmp	r1, #1
 800df80:	f300 80b4 	bgt.w	800e0ec <_dtoa_r+0x7bc>
 800df84:	9911      	ldr	r1, [sp, #68]	; 0x44
 800df86:	2900      	cmp	r1, #0
 800df88:	f000 80ac 	beq.w	800e0e4 <_dtoa_r+0x7b4>
 800df8c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800df90:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800df94:	461c      	mov	r4, r3
 800df96:	930a      	str	r3, [sp, #40]	; 0x28
 800df98:	9b05      	ldr	r3, [sp, #20]
 800df9a:	4413      	add	r3, r2
 800df9c:	9305      	str	r3, [sp, #20]
 800df9e:	9b06      	ldr	r3, [sp, #24]
 800dfa0:	2101      	movs	r1, #1
 800dfa2:	4413      	add	r3, r2
 800dfa4:	4630      	mov	r0, r6
 800dfa6:	9306      	str	r3, [sp, #24]
 800dfa8:	f000 fb4c 	bl	800e644 <__i2b>
 800dfac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfae:	4607      	mov	r7, r0
 800dfb0:	f1b8 0f00 	cmp.w	r8, #0
 800dfb4:	dd0d      	ble.n	800dfd2 <_dtoa_r+0x6a2>
 800dfb6:	9a06      	ldr	r2, [sp, #24]
 800dfb8:	2a00      	cmp	r2, #0
 800dfba:	dd0a      	ble.n	800dfd2 <_dtoa_r+0x6a2>
 800dfbc:	4542      	cmp	r2, r8
 800dfbe:	9905      	ldr	r1, [sp, #20]
 800dfc0:	bfa8      	it	ge
 800dfc2:	4642      	movge	r2, r8
 800dfc4:	1a89      	subs	r1, r1, r2
 800dfc6:	9105      	str	r1, [sp, #20]
 800dfc8:	9906      	ldr	r1, [sp, #24]
 800dfca:	eba8 0802 	sub.w	r8, r8, r2
 800dfce:	1a8a      	subs	r2, r1, r2
 800dfd0:	9206      	str	r2, [sp, #24]
 800dfd2:	b303      	cbz	r3, 800e016 <_dtoa_r+0x6e6>
 800dfd4:	9a08      	ldr	r2, [sp, #32]
 800dfd6:	2a00      	cmp	r2, #0
 800dfd8:	f000 80a6 	beq.w	800e128 <_dtoa_r+0x7f8>
 800dfdc:	2c00      	cmp	r4, #0
 800dfde:	dd13      	ble.n	800e008 <_dtoa_r+0x6d8>
 800dfe0:	4639      	mov	r1, r7
 800dfe2:	4622      	mov	r2, r4
 800dfe4:	4630      	mov	r0, r6
 800dfe6:	930c      	str	r3, [sp, #48]	; 0x30
 800dfe8:	f000 fbe8 	bl	800e7bc <__pow5mult>
 800dfec:	462a      	mov	r2, r5
 800dfee:	4601      	mov	r1, r0
 800dff0:	4607      	mov	r7, r0
 800dff2:	4630      	mov	r0, r6
 800dff4:	f000 fb3c 	bl	800e670 <__multiply>
 800dff8:	4629      	mov	r1, r5
 800dffa:	900a      	str	r0, [sp, #40]	; 0x28
 800dffc:	4630      	mov	r0, r6
 800dffe:	f000 fa65 	bl	800e4cc <_Bfree>
 800e002:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e004:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e006:	4615      	mov	r5, r2
 800e008:	1b1a      	subs	r2, r3, r4
 800e00a:	d004      	beq.n	800e016 <_dtoa_r+0x6e6>
 800e00c:	4629      	mov	r1, r5
 800e00e:	4630      	mov	r0, r6
 800e010:	f000 fbd4 	bl	800e7bc <__pow5mult>
 800e014:	4605      	mov	r5, r0
 800e016:	2101      	movs	r1, #1
 800e018:	4630      	mov	r0, r6
 800e01a:	f000 fb13 	bl	800e644 <__i2b>
 800e01e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e020:	2b00      	cmp	r3, #0
 800e022:	4604      	mov	r4, r0
 800e024:	f340 8082 	ble.w	800e12c <_dtoa_r+0x7fc>
 800e028:	461a      	mov	r2, r3
 800e02a:	4601      	mov	r1, r0
 800e02c:	4630      	mov	r0, r6
 800e02e:	f000 fbc5 	bl	800e7bc <__pow5mult>
 800e032:	9b07      	ldr	r3, [sp, #28]
 800e034:	2b01      	cmp	r3, #1
 800e036:	4604      	mov	r4, r0
 800e038:	dd7b      	ble.n	800e132 <_dtoa_r+0x802>
 800e03a:	2300      	movs	r3, #0
 800e03c:	930a      	str	r3, [sp, #40]	; 0x28
 800e03e:	6922      	ldr	r2, [r4, #16]
 800e040:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e044:	6910      	ldr	r0, [r2, #16]
 800e046:	f000 faad 	bl	800e5a4 <__hi0bits>
 800e04a:	f1c0 0020 	rsb	r0, r0, #32
 800e04e:	9b06      	ldr	r3, [sp, #24]
 800e050:	4418      	add	r0, r3
 800e052:	f010 001f 	ands.w	r0, r0, #31
 800e056:	f000 808d 	beq.w	800e174 <_dtoa_r+0x844>
 800e05a:	f1c0 0220 	rsb	r2, r0, #32
 800e05e:	2a04      	cmp	r2, #4
 800e060:	f340 8086 	ble.w	800e170 <_dtoa_r+0x840>
 800e064:	f1c0 001c 	rsb	r0, r0, #28
 800e068:	9b05      	ldr	r3, [sp, #20]
 800e06a:	4403      	add	r3, r0
 800e06c:	9305      	str	r3, [sp, #20]
 800e06e:	9b06      	ldr	r3, [sp, #24]
 800e070:	4403      	add	r3, r0
 800e072:	4480      	add	r8, r0
 800e074:	9306      	str	r3, [sp, #24]
 800e076:	9b05      	ldr	r3, [sp, #20]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	dd05      	ble.n	800e088 <_dtoa_r+0x758>
 800e07c:	4629      	mov	r1, r5
 800e07e:	461a      	mov	r2, r3
 800e080:	4630      	mov	r0, r6
 800e082:	f000 fbf5 	bl	800e870 <__lshift>
 800e086:	4605      	mov	r5, r0
 800e088:	9b06      	ldr	r3, [sp, #24]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	dd05      	ble.n	800e09a <_dtoa_r+0x76a>
 800e08e:	4621      	mov	r1, r4
 800e090:	461a      	mov	r2, r3
 800e092:	4630      	mov	r0, r6
 800e094:	f000 fbec 	bl	800e870 <__lshift>
 800e098:	4604      	mov	r4, r0
 800e09a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d06b      	beq.n	800e178 <_dtoa_r+0x848>
 800e0a0:	4621      	mov	r1, r4
 800e0a2:	4628      	mov	r0, r5
 800e0a4:	f000 fc50 	bl	800e948 <__mcmp>
 800e0a8:	2800      	cmp	r0, #0
 800e0aa:	da65      	bge.n	800e178 <_dtoa_r+0x848>
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	4629      	mov	r1, r5
 800e0b0:	220a      	movs	r2, #10
 800e0b2:	4630      	mov	r0, r6
 800e0b4:	f000 fa2c 	bl	800e510 <__multadd>
 800e0b8:	9b08      	ldr	r3, [sp, #32]
 800e0ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e0be:	4605      	mov	r5, r0
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	f000 8192 	beq.w	800e3ea <_dtoa_r+0xaba>
 800e0c6:	4639      	mov	r1, r7
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	220a      	movs	r2, #10
 800e0cc:	4630      	mov	r0, r6
 800e0ce:	f000 fa1f 	bl	800e510 <__multadd>
 800e0d2:	f1ba 0f00 	cmp.w	sl, #0
 800e0d6:	4607      	mov	r7, r0
 800e0d8:	f300 808e 	bgt.w	800e1f8 <_dtoa_r+0x8c8>
 800e0dc:	9b07      	ldr	r3, [sp, #28]
 800e0de:	2b02      	cmp	r3, #2
 800e0e0:	dc51      	bgt.n	800e186 <_dtoa_r+0x856>
 800e0e2:	e089      	b.n	800e1f8 <_dtoa_r+0x8c8>
 800e0e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e0e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e0ea:	e751      	b.n	800df90 <_dtoa_r+0x660>
 800e0ec:	f109 34ff 	add.w	r4, r9, #4294967295
 800e0f0:	42a3      	cmp	r3, r4
 800e0f2:	bfbf      	itttt	lt
 800e0f4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800e0f6:	1ae3      	sublt	r3, r4, r3
 800e0f8:	18d2      	addlt	r2, r2, r3
 800e0fa:	4613      	movlt	r3, r2
 800e0fc:	bfb7      	itett	lt
 800e0fe:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e100:	1b1c      	subge	r4, r3, r4
 800e102:	4623      	movlt	r3, r4
 800e104:	2400      	movlt	r4, #0
 800e106:	f1b9 0f00 	cmp.w	r9, #0
 800e10a:	bfb5      	itete	lt
 800e10c:	9a05      	ldrlt	r2, [sp, #20]
 800e10e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800e112:	eba2 0809 	sublt.w	r8, r2, r9
 800e116:	464a      	movge	r2, r9
 800e118:	bfb8      	it	lt
 800e11a:	2200      	movlt	r2, #0
 800e11c:	e73b      	b.n	800df96 <_dtoa_r+0x666>
 800e11e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e122:	9f08      	ldr	r7, [sp, #32]
 800e124:	461c      	mov	r4, r3
 800e126:	e743      	b.n	800dfb0 <_dtoa_r+0x680>
 800e128:	461a      	mov	r2, r3
 800e12a:	e76f      	b.n	800e00c <_dtoa_r+0x6dc>
 800e12c:	9b07      	ldr	r3, [sp, #28]
 800e12e:	2b01      	cmp	r3, #1
 800e130:	dc18      	bgt.n	800e164 <_dtoa_r+0x834>
 800e132:	9b02      	ldr	r3, [sp, #8]
 800e134:	b9b3      	cbnz	r3, 800e164 <_dtoa_r+0x834>
 800e136:	9b03      	ldr	r3, [sp, #12]
 800e138:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800e13c:	b9a2      	cbnz	r2, 800e168 <_dtoa_r+0x838>
 800e13e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800e142:	0d12      	lsrs	r2, r2, #20
 800e144:	0512      	lsls	r2, r2, #20
 800e146:	b18a      	cbz	r2, 800e16c <_dtoa_r+0x83c>
 800e148:	9b05      	ldr	r3, [sp, #20]
 800e14a:	3301      	adds	r3, #1
 800e14c:	9305      	str	r3, [sp, #20]
 800e14e:	9b06      	ldr	r3, [sp, #24]
 800e150:	3301      	adds	r3, #1
 800e152:	9306      	str	r3, [sp, #24]
 800e154:	2301      	movs	r3, #1
 800e156:	930a      	str	r3, [sp, #40]	; 0x28
 800e158:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	f47f af6f 	bne.w	800e03e <_dtoa_r+0x70e>
 800e160:	2001      	movs	r0, #1
 800e162:	e774      	b.n	800e04e <_dtoa_r+0x71e>
 800e164:	2300      	movs	r3, #0
 800e166:	e7f6      	b.n	800e156 <_dtoa_r+0x826>
 800e168:	9b02      	ldr	r3, [sp, #8]
 800e16a:	e7f4      	b.n	800e156 <_dtoa_r+0x826>
 800e16c:	920a      	str	r2, [sp, #40]	; 0x28
 800e16e:	e7f3      	b.n	800e158 <_dtoa_r+0x828>
 800e170:	d081      	beq.n	800e076 <_dtoa_r+0x746>
 800e172:	4610      	mov	r0, r2
 800e174:	301c      	adds	r0, #28
 800e176:	e777      	b.n	800e068 <_dtoa_r+0x738>
 800e178:	f1b9 0f00 	cmp.w	r9, #0
 800e17c:	dc37      	bgt.n	800e1ee <_dtoa_r+0x8be>
 800e17e:	9b07      	ldr	r3, [sp, #28]
 800e180:	2b02      	cmp	r3, #2
 800e182:	dd34      	ble.n	800e1ee <_dtoa_r+0x8be>
 800e184:	46ca      	mov	sl, r9
 800e186:	f1ba 0f00 	cmp.w	sl, #0
 800e18a:	d10d      	bne.n	800e1a8 <_dtoa_r+0x878>
 800e18c:	4621      	mov	r1, r4
 800e18e:	4653      	mov	r3, sl
 800e190:	2205      	movs	r2, #5
 800e192:	4630      	mov	r0, r6
 800e194:	f000 f9bc 	bl	800e510 <__multadd>
 800e198:	4601      	mov	r1, r0
 800e19a:	4604      	mov	r4, r0
 800e19c:	4628      	mov	r0, r5
 800e19e:	f000 fbd3 	bl	800e948 <__mcmp>
 800e1a2:	2800      	cmp	r0, #0
 800e1a4:	f73f adde 	bgt.w	800dd64 <_dtoa_r+0x434>
 800e1a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1aa:	f8dd 8000 	ldr.w	r8, [sp]
 800e1ae:	ea6f 0b03 	mvn.w	fp, r3
 800e1b2:	f04f 0900 	mov.w	r9, #0
 800e1b6:	4621      	mov	r1, r4
 800e1b8:	4630      	mov	r0, r6
 800e1ba:	f000 f987 	bl	800e4cc <_Bfree>
 800e1be:	2f00      	cmp	r7, #0
 800e1c0:	f43f aea7 	beq.w	800df12 <_dtoa_r+0x5e2>
 800e1c4:	f1b9 0f00 	cmp.w	r9, #0
 800e1c8:	d005      	beq.n	800e1d6 <_dtoa_r+0x8a6>
 800e1ca:	45b9      	cmp	r9, r7
 800e1cc:	d003      	beq.n	800e1d6 <_dtoa_r+0x8a6>
 800e1ce:	4649      	mov	r1, r9
 800e1d0:	4630      	mov	r0, r6
 800e1d2:	f000 f97b 	bl	800e4cc <_Bfree>
 800e1d6:	4639      	mov	r1, r7
 800e1d8:	4630      	mov	r0, r6
 800e1da:	f000 f977 	bl	800e4cc <_Bfree>
 800e1de:	e698      	b.n	800df12 <_dtoa_r+0x5e2>
 800e1e0:	2400      	movs	r4, #0
 800e1e2:	4627      	mov	r7, r4
 800e1e4:	e7e0      	b.n	800e1a8 <_dtoa_r+0x878>
 800e1e6:	46bb      	mov	fp, r7
 800e1e8:	4604      	mov	r4, r0
 800e1ea:	4607      	mov	r7, r0
 800e1ec:	e5ba      	b.n	800dd64 <_dtoa_r+0x434>
 800e1ee:	9b08      	ldr	r3, [sp, #32]
 800e1f0:	46ca      	mov	sl, r9
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	f000 8100 	beq.w	800e3f8 <_dtoa_r+0xac8>
 800e1f8:	f1b8 0f00 	cmp.w	r8, #0
 800e1fc:	dd05      	ble.n	800e20a <_dtoa_r+0x8da>
 800e1fe:	4639      	mov	r1, r7
 800e200:	4642      	mov	r2, r8
 800e202:	4630      	mov	r0, r6
 800e204:	f000 fb34 	bl	800e870 <__lshift>
 800e208:	4607      	mov	r7, r0
 800e20a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d05d      	beq.n	800e2cc <_dtoa_r+0x99c>
 800e210:	6879      	ldr	r1, [r7, #4]
 800e212:	4630      	mov	r0, r6
 800e214:	f000 f91a 	bl	800e44c <_Balloc>
 800e218:	4680      	mov	r8, r0
 800e21a:	b928      	cbnz	r0, 800e228 <_dtoa_r+0x8f8>
 800e21c:	4b82      	ldr	r3, [pc, #520]	; (800e428 <_dtoa_r+0xaf8>)
 800e21e:	4602      	mov	r2, r0
 800e220:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e224:	f7ff bb9a 	b.w	800d95c <_dtoa_r+0x2c>
 800e228:	693a      	ldr	r2, [r7, #16]
 800e22a:	3202      	adds	r2, #2
 800e22c:	0092      	lsls	r2, r2, #2
 800e22e:	f107 010c 	add.w	r1, r7, #12
 800e232:	300c      	adds	r0, #12
 800e234:	f7fe fe96 	bl	800cf64 <memcpy>
 800e238:	2201      	movs	r2, #1
 800e23a:	4641      	mov	r1, r8
 800e23c:	4630      	mov	r0, r6
 800e23e:	f000 fb17 	bl	800e870 <__lshift>
 800e242:	9b00      	ldr	r3, [sp, #0]
 800e244:	3301      	adds	r3, #1
 800e246:	9305      	str	r3, [sp, #20]
 800e248:	9b00      	ldr	r3, [sp, #0]
 800e24a:	4453      	add	r3, sl
 800e24c:	9309      	str	r3, [sp, #36]	; 0x24
 800e24e:	9b02      	ldr	r3, [sp, #8]
 800e250:	f003 0301 	and.w	r3, r3, #1
 800e254:	46b9      	mov	r9, r7
 800e256:	9308      	str	r3, [sp, #32]
 800e258:	4607      	mov	r7, r0
 800e25a:	9b05      	ldr	r3, [sp, #20]
 800e25c:	4621      	mov	r1, r4
 800e25e:	3b01      	subs	r3, #1
 800e260:	4628      	mov	r0, r5
 800e262:	9302      	str	r3, [sp, #8]
 800e264:	f7ff fad6 	bl	800d814 <quorem>
 800e268:	4603      	mov	r3, r0
 800e26a:	3330      	adds	r3, #48	; 0x30
 800e26c:	9006      	str	r0, [sp, #24]
 800e26e:	4649      	mov	r1, r9
 800e270:	4628      	mov	r0, r5
 800e272:	930a      	str	r3, [sp, #40]	; 0x28
 800e274:	f000 fb68 	bl	800e948 <__mcmp>
 800e278:	463a      	mov	r2, r7
 800e27a:	4682      	mov	sl, r0
 800e27c:	4621      	mov	r1, r4
 800e27e:	4630      	mov	r0, r6
 800e280:	f000 fb7e 	bl	800e980 <__mdiff>
 800e284:	68c2      	ldr	r2, [r0, #12]
 800e286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e288:	4680      	mov	r8, r0
 800e28a:	bb0a      	cbnz	r2, 800e2d0 <_dtoa_r+0x9a0>
 800e28c:	4601      	mov	r1, r0
 800e28e:	4628      	mov	r0, r5
 800e290:	f000 fb5a 	bl	800e948 <__mcmp>
 800e294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e296:	4602      	mov	r2, r0
 800e298:	4641      	mov	r1, r8
 800e29a:	4630      	mov	r0, r6
 800e29c:	920e      	str	r2, [sp, #56]	; 0x38
 800e29e:	930a      	str	r3, [sp, #40]	; 0x28
 800e2a0:	f000 f914 	bl	800e4cc <_Bfree>
 800e2a4:	9b07      	ldr	r3, [sp, #28]
 800e2a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e2a8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e2ac:	ea43 0102 	orr.w	r1, r3, r2
 800e2b0:	9b08      	ldr	r3, [sp, #32]
 800e2b2:	430b      	orrs	r3, r1
 800e2b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e2b6:	d10d      	bne.n	800e2d4 <_dtoa_r+0x9a4>
 800e2b8:	2b39      	cmp	r3, #57	; 0x39
 800e2ba:	d029      	beq.n	800e310 <_dtoa_r+0x9e0>
 800e2bc:	f1ba 0f00 	cmp.w	sl, #0
 800e2c0:	dd01      	ble.n	800e2c6 <_dtoa_r+0x996>
 800e2c2:	9b06      	ldr	r3, [sp, #24]
 800e2c4:	3331      	adds	r3, #49	; 0x31
 800e2c6:	9a02      	ldr	r2, [sp, #8]
 800e2c8:	7013      	strb	r3, [r2, #0]
 800e2ca:	e774      	b.n	800e1b6 <_dtoa_r+0x886>
 800e2cc:	4638      	mov	r0, r7
 800e2ce:	e7b8      	b.n	800e242 <_dtoa_r+0x912>
 800e2d0:	2201      	movs	r2, #1
 800e2d2:	e7e1      	b.n	800e298 <_dtoa_r+0x968>
 800e2d4:	f1ba 0f00 	cmp.w	sl, #0
 800e2d8:	db06      	blt.n	800e2e8 <_dtoa_r+0x9b8>
 800e2da:	9907      	ldr	r1, [sp, #28]
 800e2dc:	ea41 0a0a 	orr.w	sl, r1, sl
 800e2e0:	9908      	ldr	r1, [sp, #32]
 800e2e2:	ea5a 0101 	orrs.w	r1, sl, r1
 800e2e6:	d120      	bne.n	800e32a <_dtoa_r+0x9fa>
 800e2e8:	2a00      	cmp	r2, #0
 800e2ea:	ddec      	ble.n	800e2c6 <_dtoa_r+0x996>
 800e2ec:	4629      	mov	r1, r5
 800e2ee:	2201      	movs	r2, #1
 800e2f0:	4630      	mov	r0, r6
 800e2f2:	9305      	str	r3, [sp, #20]
 800e2f4:	f000 fabc 	bl	800e870 <__lshift>
 800e2f8:	4621      	mov	r1, r4
 800e2fa:	4605      	mov	r5, r0
 800e2fc:	f000 fb24 	bl	800e948 <__mcmp>
 800e300:	2800      	cmp	r0, #0
 800e302:	9b05      	ldr	r3, [sp, #20]
 800e304:	dc02      	bgt.n	800e30c <_dtoa_r+0x9dc>
 800e306:	d1de      	bne.n	800e2c6 <_dtoa_r+0x996>
 800e308:	07da      	lsls	r2, r3, #31
 800e30a:	d5dc      	bpl.n	800e2c6 <_dtoa_r+0x996>
 800e30c:	2b39      	cmp	r3, #57	; 0x39
 800e30e:	d1d8      	bne.n	800e2c2 <_dtoa_r+0x992>
 800e310:	9a02      	ldr	r2, [sp, #8]
 800e312:	2339      	movs	r3, #57	; 0x39
 800e314:	7013      	strb	r3, [r2, #0]
 800e316:	4643      	mov	r3, r8
 800e318:	4698      	mov	r8, r3
 800e31a:	3b01      	subs	r3, #1
 800e31c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800e320:	2a39      	cmp	r2, #57	; 0x39
 800e322:	d051      	beq.n	800e3c8 <_dtoa_r+0xa98>
 800e324:	3201      	adds	r2, #1
 800e326:	701a      	strb	r2, [r3, #0]
 800e328:	e745      	b.n	800e1b6 <_dtoa_r+0x886>
 800e32a:	2a00      	cmp	r2, #0
 800e32c:	dd03      	ble.n	800e336 <_dtoa_r+0xa06>
 800e32e:	2b39      	cmp	r3, #57	; 0x39
 800e330:	d0ee      	beq.n	800e310 <_dtoa_r+0x9e0>
 800e332:	3301      	adds	r3, #1
 800e334:	e7c7      	b.n	800e2c6 <_dtoa_r+0x996>
 800e336:	9a05      	ldr	r2, [sp, #20]
 800e338:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e33a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e33e:	428a      	cmp	r2, r1
 800e340:	d02b      	beq.n	800e39a <_dtoa_r+0xa6a>
 800e342:	4629      	mov	r1, r5
 800e344:	2300      	movs	r3, #0
 800e346:	220a      	movs	r2, #10
 800e348:	4630      	mov	r0, r6
 800e34a:	f000 f8e1 	bl	800e510 <__multadd>
 800e34e:	45b9      	cmp	r9, r7
 800e350:	4605      	mov	r5, r0
 800e352:	f04f 0300 	mov.w	r3, #0
 800e356:	f04f 020a 	mov.w	r2, #10
 800e35a:	4649      	mov	r1, r9
 800e35c:	4630      	mov	r0, r6
 800e35e:	d107      	bne.n	800e370 <_dtoa_r+0xa40>
 800e360:	f000 f8d6 	bl	800e510 <__multadd>
 800e364:	4681      	mov	r9, r0
 800e366:	4607      	mov	r7, r0
 800e368:	9b05      	ldr	r3, [sp, #20]
 800e36a:	3301      	adds	r3, #1
 800e36c:	9305      	str	r3, [sp, #20]
 800e36e:	e774      	b.n	800e25a <_dtoa_r+0x92a>
 800e370:	f000 f8ce 	bl	800e510 <__multadd>
 800e374:	4639      	mov	r1, r7
 800e376:	4681      	mov	r9, r0
 800e378:	2300      	movs	r3, #0
 800e37a:	220a      	movs	r2, #10
 800e37c:	4630      	mov	r0, r6
 800e37e:	f000 f8c7 	bl	800e510 <__multadd>
 800e382:	4607      	mov	r7, r0
 800e384:	e7f0      	b.n	800e368 <_dtoa_r+0xa38>
 800e386:	f1ba 0f00 	cmp.w	sl, #0
 800e38a:	9a00      	ldr	r2, [sp, #0]
 800e38c:	bfcc      	ite	gt
 800e38e:	46d0      	movgt	r8, sl
 800e390:	f04f 0801 	movle.w	r8, #1
 800e394:	4490      	add	r8, r2
 800e396:	f04f 0900 	mov.w	r9, #0
 800e39a:	4629      	mov	r1, r5
 800e39c:	2201      	movs	r2, #1
 800e39e:	4630      	mov	r0, r6
 800e3a0:	9302      	str	r3, [sp, #8]
 800e3a2:	f000 fa65 	bl	800e870 <__lshift>
 800e3a6:	4621      	mov	r1, r4
 800e3a8:	4605      	mov	r5, r0
 800e3aa:	f000 facd 	bl	800e948 <__mcmp>
 800e3ae:	2800      	cmp	r0, #0
 800e3b0:	dcb1      	bgt.n	800e316 <_dtoa_r+0x9e6>
 800e3b2:	d102      	bne.n	800e3ba <_dtoa_r+0xa8a>
 800e3b4:	9b02      	ldr	r3, [sp, #8]
 800e3b6:	07db      	lsls	r3, r3, #31
 800e3b8:	d4ad      	bmi.n	800e316 <_dtoa_r+0x9e6>
 800e3ba:	4643      	mov	r3, r8
 800e3bc:	4698      	mov	r8, r3
 800e3be:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e3c2:	2a30      	cmp	r2, #48	; 0x30
 800e3c4:	d0fa      	beq.n	800e3bc <_dtoa_r+0xa8c>
 800e3c6:	e6f6      	b.n	800e1b6 <_dtoa_r+0x886>
 800e3c8:	9a00      	ldr	r2, [sp, #0]
 800e3ca:	429a      	cmp	r2, r3
 800e3cc:	d1a4      	bne.n	800e318 <_dtoa_r+0x9e8>
 800e3ce:	f10b 0b01 	add.w	fp, fp, #1
 800e3d2:	2331      	movs	r3, #49	; 0x31
 800e3d4:	e778      	b.n	800e2c8 <_dtoa_r+0x998>
 800e3d6:	4b15      	ldr	r3, [pc, #84]	; (800e42c <_dtoa_r+0xafc>)
 800e3d8:	f7ff bb12 	b.w	800da00 <_dtoa_r+0xd0>
 800e3dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	f47f aaee 	bne.w	800d9c0 <_dtoa_r+0x90>
 800e3e4:	4b12      	ldr	r3, [pc, #72]	; (800e430 <_dtoa_r+0xb00>)
 800e3e6:	f7ff bb0b 	b.w	800da00 <_dtoa_r+0xd0>
 800e3ea:	f1ba 0f00 	cmp.w	sl, #0
 800e3ee:	dc03      	bgt.n	800e3f8 <_dtoa_r+0xac8>
 800e3f0:	9b07      	ldr	r3, [sp, #28]
 800e3f2:	2b02      	cmp	r3, #2
 800e3f4:	f73f aec7 	bgt.w	800e186 <_dtoa_r+0x856>
 800e3f8:	f8dd 8000 	ldr.w	r8, [sp]
 800e3fc:	4621      	mov	r1, r4
 800e3fe:	4628      	mov	r0, r5
 800e400:	f7ff fa08 	bl	800d814 <quorem>
 800e404:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e408:	f808 3b01 	strb.w	r3, [r8], #1
 800e40c:	9a00      	ldr	r2, [sp, #0]
 800e40e:	eba8 0202 	sub.w	r2, r8, r2
 800e412:	4592      	cmp	sl, r2
 800e414:	ddb7      	ble.n	800e386 <_dtoa_r+0xa56>
 800e416:	4629      	mov	r1, r5
 800e418:	2300      	movs	r3, #0
 800e41a:	220a      	movs	r2, #10
 800e41c:	4630      	mov	r0, r6
 800e41e:	f000 f877 	bl	800e510 <__multadd>
 800e422:	4605      	mov	r5, r0
 800e424:	e7ea      	b.n	800e3fc <_dtoa_r+0xacc>
 800e426:	bf00      	nop
 800e428:	080111c3 	.word	0x080111c3
 800e42c:	0801111c 	.word	0x0801111c
 800e430:	08011140 	.word	0x08011140

0800e434 <_localeconv_r>:
 800e434:	4800      	ldr	r0, [pc, #0]	; (800e438 <_localeconv_r+0x4>)
 800e436:	4770      	bx	lr
 800e438:	24000178 	.word	0x24000178

0800e43c <malloc>:
 800e43c:	4b02      	ldr	r3, [pc, #8]	; (800e448 <malloc+0xc>)
 800e43e:	4601      	mov	r1, r0
 800e440:	6818      	ldr	r0, [r3, #0]
 800e442:	f000 bbe1 	b.w	800ec08 <_malloc_r>
 800e446:	bf00      	nop
 800e448:	24000024 	.word	0x24000024

0800e44c <_Balloc>:
 800e44c:	b570      	push	{r4, r5, r6, lr}
 800e44e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e450:	4604      	mov	r4, r0
 800e452:	460d      	mov	r5, r1
 800e454:	b976      	cbnz	r6, 800e474 <_Balloc+0x28>
 800e456:	2010      	movs	r0, #16
 800e458:	f7ff fff0 	bl	800e43c <malloc>
 800e45c:	4602      	mov	r2, r0
 800e45e:	6260      	str	r0, [r4, #36]	; 0x24
 800e460:	b920      	cbnz	r0, 800e46c <_Balloc+0x20>
 800e462:	4b18      	ldr	r3, [pc, #96]	; (800e4c4 <_Balloc+0x78>)
 800e464:	4818      	ldr	r0, [pc, #96]	; (800e4c8 <_Balloc+0x7c>)
 800e466:	2166      	movs	r1, #102	; 0x66
 800e468:	f000 fc38 	bl	800ecdc <__assert_func>
 800e46c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e470:	6006      	str	r6, [r0, #0]
 800e472:	60c6      	str	r6, [r0, #12]
 800e474:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e476:	68f3      	ldr	r3, [r6, #12]
 800e478:	b183      	cbz	r3, 800e49c <_Balloc+0x50>
 800e47a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e47c:	68db      	ldr	r3, [r3, #12]
 800e47e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e482:	b9b8      	cbnz	r0, 800e4b4 <_Balloc+0x68>
 800e484:	2101      	movs	r1, #1
 800e486:	fa01 f605 	lsl.w	r6, r1, r5
 800e48a:	1d72      	adds	r2, r6, #5
 800e48c:	0092      	lsls	r2, r2, #2
 800e48e:	4620      	mov	r0, r4
 800e490:	f000 fb5a 	bl	800eb48 <_calloc_r>
 800e494:	b160      	cbz	r0, 800e4b0 <_Balloc+0x64>
 800e496:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e49a:	e00e      	b.n	800e4ba <_Balloc+0x6e>
 800e49c:	2221      	movs	r2, #33	; 0x21
 800e49e:	2104      	movs	r1, #4
 800e4a0:	4620      	mov	r0, r4
 800e4a2:	f000 fb51 	bl	800eb48 <_calloc_r>
 800e4a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e4a8:	60f0      	str	r0, [r6, #12]
 800e4aa:	68db      	ldr	r3, [r3, #12]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d1e4      	bne.n	800e47a <_Balloc+0x2e>
 800e4b0:	2000      	movs	r0, #0
 800e4b2:	bd70      	pop	{r4, r5, r6, pc}
 800e4b4:	6802      	ldr	r2, [r0, #0]
 800e4b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e4c0:	e7f7      	b.n	800e4b2 <_Balloc+0x66>
 800e4c2:	bf00      	nop
 800e4c4:	0801114d 	.word	0x0801114d
 800e4c8:	080111d4 	.word	0x080111d4

0800e4cc <_Bfree>:
 800e4cc:	b570      	push	{r4, r5, r6, lr}
 800e4ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e4d0:	4605      	mov	r5, r0
 800e4d2:	460c      	mov	r4, r1
 800e4d4:	b976      	cbnz	r6, 800e4f4 <_Bfree+0x28>
 800e4d6:	2010      	movs	r0, #16
 800e4d8:	f7ff ffb0 	bl	800e43c <malloc>
 800e4dc:	4602      	mov	r2, r0
 800e4de:	6268      	str	r0, [r5, #36]	; 0x24
 800e4e0:	b920      	cbnz	r0, 800e4ec <_Bfree+0x20>
 800e4e2:	4b09      	ldr	r3, [pc, #36]	; (800e508 <_Bfree+0x3c>)
 800e4e4:	4809      	ldr	r0, [pc, #36]	; (800e50c <_Bfree+0x40>)
 800e4e6:	218a      	movs	r1, #138	; 0x8a
 800e4e8:	f000 fbf8 	bl	800ecdc <__assert_func>
 800e4ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e4f0:	6006      	str	r6, [r0, #0]
 800e4f2:	60c6      	str	r6, [r0, #12]
 800e4f4:	b13c      	cbz	r4, 800e506 <_Bfree+0x3a>
 800e4f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e4f8:	6862      	ldr	r2, [r4, #4]
 800e4fa:	68db      	ldr	r3, [r3, #12]
 800e4fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e500:	6021      	str	r1, [r4, #0]
 800e502:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e506:	bd70      	pop	{r4, r5, r6, pc}
 800e508:	0801114d 	.word	0x0801114d
 800e50c:	080111d4 	.word	0x080111d4

0800e510 <__multadd>:
 800e510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e514:	690e      	ldr	r6, [r1, #16]
 800e516:	4607      	mov	r7, r0
 800e518:	4698      	mov	r8, r3
 800e51a:	460c      	mov	r4, r1
 800e51c:	f101 0014 	add.w	r0, r1, #20
 800e520:	2300      	movs	r3, #0
 800e522:	6805      	ldr	r5, [r0, #0]
 800e524:	b2a9      	uxth	r1, r5
 800e526:	fb02 8101 	mla	r1, r2, r1, r8
 800e52a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e52e:	0c2d      	lsrs	r5, r5, #16
 800e530:	fb02 c505 	mla	r5, r2, r5, ip
 800e534:	b289      	uxth	r1, r1
 800e536:	3301      	adds	r3, #1
 800e538:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e53c:	429e      	cmp	r6, r3
 800e53e:	f840 1b04 	str.w	r1, [r0], #4
 800e542:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e546:	dcec      	bgt.n	800e522 <__multadd+0x12>
 800e548:	f1b8 0f00 	cmp.w	r8, #0
 800e54c:	d022      	beq.n	800e594 <__multadd+0x84>
 800e54e:	68a3      	ldr	r3, [r4, #8]
 800e550:	42b3      	cmp	r3, r6
 800e552:	dc19      	bgt.n	800e588 <__multadd+0x78>
 800e554:	6861      	ldr	r1, [r4, #4]
 800e556:	4638      	mov	r0, r7
 800e558:	3101      	adds	r1, #1
 800e55a:	f7ff ff77 	bl	800e44c <_Balloc>
 800e55e:	4605      	mov	r5, r0
 800e560:	b928      	cbnz	r0, 800e56e <__multadd+0x5e>
 800e562:	4602      	mov	r2, r0
 800e564:	4b0d      	ldr	r3, [pc, #52]	; (800e59c <__multadd+0x8c>)
 800e566:	480e      	ldr	r0, [pc, #56]	; (800e5a0 <__multadd+0x90>)
 800e568:	21b5      	movs	r1, #181	; 0xb5
 800e56a:	f000 fbb7 	bl	800ecdc <__assert_func>
 800e56e:	6922      	ldr	r2, [r4, #16]
 800e570:	3202      	adds	r2, #2
 800e572:	f104 010c 	add.w	r1, r4, #12
 800e576:	0092      	lsls	r2, r2, #2
 800e578:	300c      	adds	r0, #12
 800e57a:	f7fe fcf3 	bl	800cf64 <memcpy>
 800e57e:	4621      	mov	r1, r4
 800e580:	4638      	mov	r0, r7
 800e582:	f7ff ffa3 	bl	800e4cc <_Bfree>
 800e586:	462c      	mov	r4, r5
 800e588:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800e58c:	3601      	adds	r6, #1
 800e58e:	f8c3 8014 	str.w	r8, [r3, #20]
 800e592:	6126      	str	r6, [r4, #16]
 800e594:	4620      	mov	r0, r4
 800e596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e59a:	bf00      	nop
 800e59c:	080111c3 	.word	0x080111c3
 800e5a0:	080111d4 	.word	0x080111d4

0800e5a4 <__hi0bits>:
 800e5a4:	0c03      	lsrs	r3, r0, #16
 800e5a6:	041b      	lsls	r3, r3, #16
 800e5a8:	b9d3      	cbnz	r3, 800e5e0 <__hi0bits+0x3c>
 800e5aa:	0400      	lsls	r0, r0, #16
 800e5ac:	2310      	movs	r3, #16
 800e5ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e5b2:	bf04      	itt	eq
 800e5b4:	0200      	lsleq	r0, r0, #8
 800e5b6:	3308      	addeq	r3, #8
 800e5b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e5bc:	bf04      	itt	eq
 800e5be:	0100      	lsleq	r0, r0, #4
 800e5c0:	3304      	addeq	r3, #4
 800e5c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e5c6:	bf04      	itt	eq
 800e5c8:	0080      	lsleq	r0, r0, #2
 800e5ca:	3302      	addeq	r3, #2
 800e5cc:	2800      	cmp	r0, #0
 800e5ce:	db05      	blt.n	800e5dc <__hi0bits+0x38>
 800e5d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e5d4:	f103 0301 	add.w	r3, r3, #1
 800e5d8:	bf08      	it	eq
 800e5da:	2320      	moveq	r3, #32
 800e5dc:	4618      	mov	r0, r3
 800e5de:	4770      	bx	lr
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	e7e4      	b.n	800e5ae <__hi0bits+0xa>

0800e5e4 <__lo0bits>:
 800e5e4:	6803      	ldr	r3, [r0, #0]
 800e5e6:	f013 0207 	ands.w	r2, r3, #7
 800e5ea:	4601      	mov	r1, r0
 800e5ec:	d00b      	beq.n	800e606 <__lo0bits+0x22>
 800e5ee:	07da      	lsls	r2, r3, #31
 800e5f0:	d424      	bmi.n	800e63c <__lo0bits+0x58>
 800e5f2:	0798      	lsls	r0, r3, #30
 800e5f4:	bf49      	itett	mi
 800e5f6:	085b      	lsrmi	r3, r3, #1
 800e5f8:	089b      	lsrpl	r3, r3, #2
 800e5fa:	2001      	movmi	r0, #1
 800e5fc:	600b      	strmi	r3, [r1, #0]
 800e5fe:	bf5c      	itt	pl
 800e600:	600b      	strpl	r3, [r1, #0]
 800e602:	2002      	movpl	r0, #2
 800e604:	4770      	bx	lr
 800e606:	b298      	uxth	r0, r3
 800e608:	b9b0      	cbnz	r0, 800e638 <__lo0bits+0x54>
 800e60a:	0c1b      	lsrs	r3, r3, #16
 800e60c:	2010      	movs	r0, #16
 800e60e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e612:	bf04      	itt	eq
 800e614:	0a1b      	lsreq	r3, r3, #8
 800e616:	3008      	addeq	r0, #8
 800e618:	071a      	lsls	r2, r3, #28
 800e61a:	bf04      	itt	eq
 800e61c:	091b      	lsreq	r3, r3, #4
 800e61e:	3004      	addeq	r0, #4
 800e620:	079a      	lsls	r2, r3, #30
 800e622:	bf04      	itt	eq
 800e624:	089b      	lsreq	r3, r3, #2
 800e626:	3002      	addeq	r0, #2
 800e628:	07da      	lsls	r2, r3, #31
 800e62a:	d403      	bmi.n	800e634 <__lo0bits+0x50>
 800e62c:	085b      	lsrs	r3, r3, #1
 800e62e:	f100 0001 	add.w	r0, r0, #1
 800e632:	d005      	beq.n	800e640 <__lo0bits+0x5c>
 800e634:	600b      	str	r3, [r1, #0]
 800e636:	4770      	bx	lr
 800e638:	4610      	mov	r0, r2
 800e63a:	e7e8      	b.n	800e60e <__lo0bits+0x2a>
 800e63c:	2000      	movs	r0, #0
 800e63e:	4770      	bx	lr
 800e640:	2020      	movs	r0, #32
 800e642:	4770      	bx	lr

0800e644 <__i2b>:
 800e644:	b510      	push	{r4, lr}
 800e646:	460c      	mov	r4, r1
 800e648:	2101      	movs	r1, #1
 800e64a:	f7ff feff 	bl	800e44c <_Balloc>
 800e64e:	4602      	mov	r2, r0
 800e650:	b928      	cbnz	r0, 800e65e <__i2b+0x1a>
 800e652:	4b05      	ldr	r3, [pc, #20]	; (800e668 <__i2b+0x24>)
 800e654:	4805      	ldr	r0, [pc, #20]	; (800e66c <__i2b+0x28>)
 800e656:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e65a:	f000 fb3f 	bl	800ecdc <__assert_func>
 800e65e:	2301      	movs	r3, #1
 800e660:	6144      	str	r4, [r0, #20]
 800e662:	6103      	str	r3, [r0, #16]
 800e664:	bd10      	pop	{r4, pc}
 800e666:	bf00      	nop
 800e668:	080111c3 	.word	0x080111c3
 800e66c:	080111d4 	.word	0x080111d4

0800e670 <__multiply>:
 800e670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e674:	4614      	mov	r4, r2
 800e676:	690a      	ldr	r2, [r1, #16]
 800e678:	6923      	ldr	r3, [r4, #16]
 800e67a:	429a      	cmp	r2, r3
 800e67c:	bfb8      	it	lt
 800e67e:	460b      	movlt	r3, r1
 800e680:	460d      	mov	r5, r1
 800e682:	bfbc      	itt	lt
 800e684:	4625      	movlt	r5, r4
 800e686:	461c      	movlt	r4, r3
 800e688:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e68c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e690:	68ab      	ldr	r3, [r5, #8]
 800e692:	6869      	ldr	r1, [r5, #4]
 800e694:	eb0a 0709 	add.w	r7, sl, r9
 800e698:	42bb      	cmp	r3, r7
 800e69a:	b085      	sub	sp, #20
 800e69c:	bfb8      	it	lt
 800e69e:	3101      	addlt	r1, #1
 800e6a0:	f7ff fed4 	bl	800e44c <_Balloc>
 800e6a4:	b930      	cbnz	r0, 800e6b4 <__multiply+0x44>
 800e6a6:	4602      	mov	r2, r0
 800e6a8:	4b42      	ldr	r3, [pc, #264]	; (800e7b4 <__multiply+0x144>)
 800e6aa:	4843      	ldr	r0, [pc, #268]	; (800e7b8 <__multiply+0x148>)
 800e6ac:	f240 115d 	movw	r1, #349	; 0x15d
 800e6b0:	f000 fb14 	bl	800ecdc <__assert_func>
 800e6b4:	f100 0614 	add.w	r6, r0, #20
 800e6b8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e6bc:	4633      	mov	r3, r6
 800e6be:	2200      	movs	r2, #0
 800e6c0:	4543      	cmp	r3, r8
 800e6c2:	d31e      	bcc.n	800e702 <__multiply+0x92>
 800e6c4:	f105 0c14 	add.w	ip, r5, #20
 800e6c8:	f104 0314 	add.w	r3, r4, #20
 800e6cc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e6d0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e6d4:	9202      	str	r2, [sp, #8]
 800e6d6:	ebac 0205 	sub.w	r2, ip, r5
 800e6da:	3a15      	subs	r2, #21
 800e6dc:	f022 0203 	bic.w	r2, r2, #3
 800e6e0:	3204      	adds	r2, #4
 800e6e2:	f105 0115 	add.w	r1, r5, #21
 800e6e6:	458c      	cmp	ip, r1
 800e6e8:	bf38      	it	cc
 800e6ea:	2204      	movcc	r2, #4
 800e6ec:	9201      	str	r2, [sp, #4]
 800e6ee:	9a02      	ldr	r2, [sp, #8]
 800e6f0:	9303      	str	r3, [sp, #12]
 800e6f2:	429a      	cmp	r2, r3
 800e6f4:	d808      	bhi.n	800e708 <__multiply+0x98>
 800e6f6:	2f00      	cmp	r7, #0
 800e6f8:	dc55      	bgt.n	800e7a6 <__multiply+0x136>
 800e6fa:	6107      	str	r7, [r0, #16]
 800e6fc:	b005      	add	sp, #20
 800e6fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e702:	f843 2b04 	str.w	r2, [r3], #4
 800e706:	e7db      	b.n	800e6c0 <__multiply+0x50>
 800e708:	f8b3 a000 	ldrh.w	sl, [r3]
 800e70c:	f1ba 0f00 	cmp.w	sl, #0
 800e710:	d020      	beq.n	800e754 <__multiply+0xe4>
 800e712:	f105 0e14 	add.w	lr, r5, #20
 800e716:	46b1      	mov	r9, r6
 800e718:	2200      	movs	r2, #0
 800e71a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e71e:	f8d9 b000 	ldr.w	fp, [r9]
 800e722:	b2a1      	uxth	r1, r4
 800e724:	fa1f fb8b 	uxth.w	fp, fp
 800e728:	fb0a b101 	mla	r1, sl, r1, fp
 800e72c:	4411      	add	r1, r2
 800e72e:	f8d9 2000 	ldr.w	r2, [r9]
 800e732:	0c24      	lsrs	r4, r4, #16
 800e734:	0c12      	lsrs	r2, r2, #16
 800e736:	fb0a 2404 	mla	r4, sl, r4, r2
 800e73a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800e73e:	b289      	uxth	r1, r1
 800e740:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e744:	45f4      	cmp	ip, lr
 800e746:	f849 1b04 	str.w	r1, [r9], #4
 800e74a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800e74e:	d8e4      	bhi.n	800e71a <__multiply+0xaa>
 800e750:	9901      	ldr	r1, [sp, #4]
 800e752:	5072      	str	r2, [r6, r1]
 800e754:	9a03      	ldr	r2, [sp, #12]
 800e756:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e75a:	3304      	adds	r3, #4
 800e75c:	f1b9 0f00 	cmp.w	r9, #0
 800e760:	d01f      	beq.n	800e7a2 <__multiply+0x132>
 800e762:	6834      	ldr	r4, [r6, #0]
 800e764:	f105 0114 	add.w	r1, r5, #20
 800e768:	46b6      	mov	lr, r6
 800e76a:	f04f 0a00 	mov.w	sl, #0
 800e76e:	880a      	ldrh	r2, [r1, #0]
 800e770:	f8be b002 	ldrh.w	fp, [lr, #2]
 800e774:	fb09 b202 	mla	r2, r9, r2, fp
 800e778:	4492      	add	sl, r2
 800e77a:	b2a4      	uxth	r4, r4
 800e77c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e780:	f84e 4b04 	str.w	r4, [lr], #4
 800e784:	f851 4b04 	ldr.w	r4, [r1], #4
 800e788:	f8be 2000 	ldrh.w	r2, [lr]
 800e78c:	0c24      	lsrs	r4, r4, #16
 800e78e:	fb09 2404 	mla	r4, r9, r4, r2
 800e792:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800e796:	458c      	cmp	ip, r1
 800e798:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e79c:	d8e7      	bhi.n	800e76e <__multiply+0xfe>
 800e79e:	9a01      	ldr	r2, [sp, #4]
 800e7a0:	50b4      	str	r4, [r6, r2]
 800e7a2:	3604      	adds	r6, #4
 800e7a4:	e7a3      	b.n	800e6ee <__multiply+0x7e>
 800e7a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d1a5      	bne.n	800e6fa <__multiply+0x8a>
 800e7ae:	3f01      	subs	r7, #1
 800e7b0:	e7a1      	b.n	800e6f6 <__multiply+0x86>
 800e7b2:	bf00      	nop
 800e7b4:	080111c3 	.word	0x080111c3
 800e7b8:	080111d4 	.word	0x080111d4

0800e7bc <__pow5mult>:
 800e7bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7c0:	4615      	mov	r5, r2
 800e7c2:	f012 0203 	ands.w	r2, r2, #3
 800e7c6:	4606      	mov	r6, r0
 800e7c8:	460f      	mov	r7, r1
 800e7ca:	d007      	beq.n	800e7dc <__pow5mult+0x20>
 800e7cc:	4c25      	ldr	r4, [pc, #148]	; (800e864 <__pow5mult+0xa8>)
 800e7ce:	3a01      	subs	r2, #1
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e7d6:	f7ff fe9b 	bl	800e510 <__multadd>
 800e7da:	4607      	mov	r7, r0
 800e7dc:	10ad      	asrs	r5, r5, #2
 800e7de:	d03d      	beq.n	800e85c <__pow5mult+0xa0>
 800e7e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e7e2:	b97c      	cbnz	r4, 800e804 <__pow5mult+0x48>
 800e7e4:	2010      	movs	r0, #16
 800e7e6:	f7ff fe29 	bl	800e43c <malloc>
 800e7ea:	4602      	mov	r2, r0
 800e7ec:	6270      	str	r0, [r6, #36]	; 0x24
 800e7ee:	b928      	cbnz	r0, 800e7fc <__pow5mult+0x40>
 800e7f0:	4b1d      	ldr	r3, [pc, #116]	; (800e868 <__pow5mult+0xac>)
 800e7f2:	481e      	ldr	r0, [pc, #120]	; (800e86c <__pow5mult+0xb0>)
 800e7f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e7f8:	f000 fa70 	bl	800ecdc <__assert_func>
 800e7fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e800:	6004      	str	r4, [r0, #0]
 800e802:	60c4      	str	r4, [r0, #12]
 800e804:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e808:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e80c:	b94c      	cbnz	r4, 800e822 <__pow5mult+0x66>
 800e80e:	f240 2171 	movw	r1, #625	; 0x271
 800e812:	4630      	mov	r0, r6
 800e814:	f7ff ff16 	bl	800e644 <__i2b>
 800e818:	2300      	movs	r3, #0
 800e81a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e81e:	4604      	mov	r4, r0
 800e820:	6003      	str	r3, [r0, #0]
 800e822:	f04f 0900 	mov.w	r9, #0
 800e826:	07eb      	lsls	r3, r5, #31
 800e828:	d50a      	bpl.n	800e840 <__pow5mult+0x84>
 800e82a:	4639      	mov	r1, r7
 800e82c:	4622      	mov	r2, r4
 800e82e:	4630      	mov	r0, r6
 800e830:	f7ff ff1e 	bl	800e670 <__multiply>
 800e834:	4639      	mov	r1, r7
 800e836:	4680      	mov	r8, r0
 800e838:	4630      	mov	r0, r6
 800e83a:	f7ff fe47 	bl	800e4cc <_Bfree>
 800e83e:	4647      	mov	r7, r8
 800e840:	106d      	asrs	r5, r5, #1
 800e842:	d00b      	beq.n	800e85c <__pow5mult+0xa0>
 800e844:	6820      	ldr	r0, [r4, #0]
 800e846:	b938      	cbnz	r0, 800e858 <__pow5mult+0x9c>
 800e848:	4622      	mov	r2, r4
 800e84a:	4621      	mov	r1, r4
 800e84c:	4630      	mov	r0, r6
 800e84e:	f7ff ff0f 	bl	800e670 <__multiply>
 800e852:	6020      	str	r0, [r4, #0]
 800e854:	f8c0 9000 	str.w	r9, [r0]
 800e858:	4604      	mov	r4, r0
 800e85a:	e7e4      	b.n	800e826 <__pow5mult+0x6a>
 800e85c:	4638      	mov	r0, r7
 800e85e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e862:	bf00      	nop
 800e864:	08011328 	.word	0x08011328
 800e868:	0801114d 	.word	0x0801114d
 800e86c:	080111d4 	.word	0x080111d4

0800e870 <__lshift>:
 800e870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e874:	460c      	mov	r4, r1
 800e876:	6849      	ldr	r1, [r1, #4]
 800e878:	6923      	ldr	r3, [r4, #16]
 800e87a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e87e:	68a3      	ldr	r3, [r4, #8]
 800e880:	4607      	mov	r7, r0
 800e882:	4691      	mov	r9, r2
 800e884:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e888:	f108 0601 	add.w	r6, r8, #1
 800e88c:	42b3      	cmp	r3, r6
 800e88e:	db0b      	blt.n	800e8a8 <__lshift+0x38>
 800e890:	4638      	mov	r0, r7
 800e892:	f7ff fddb 	bl	800e44c <_Balloc>
 800e896:	4605      	mov	r5, r0
 800e898:	b948      	cbnz	r0, 800e8ae <__lshift+0x3e>
 800e89a:	4602      	mov	r2, r0
 800e89c:	4b28      	ldr	r3, [pc, #160]	; (800e940 <__lshift+0xd0>)
 800e89e:	4829      	ldr	r0, [pc, #164]	; (800e944 <__lshift+0xd4>)
 800e8a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e8a4:	f000 fa1a 	bl	800ecdc <__assert_func>
 800e8a8:	3101      	adds	r1, #1
 800e8aa:	005b      	lsls	r3, r3, #1
 800e8ac:	e7ee      	b.n	800e88c <__lshift+0x1c>
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	f100 0114 	add.w	r1, r0, #20
 800e8b4:	f100 0210 	add.w	r2, r0, #16
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	4553      	cmp	r3, sl
 800e8bc:	db33      	blt.n	800e926 <__lshift+0xb6>
 800e8be:	6920      	ldr	r0, [r4, #16]
 800e8c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e8c4:	f104 0314 	add.w	r3, r4, #20
 800e8c8:	f019 091f 	ands.w	r9, r9, #31
 800e8cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e8d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e8d4:	d02b      	beq.n	800e92e <__lshift+0xbe>
 800e8d6:	f1c9 0e20 	rsb	lr, r9, #32
 800e8da:	468a      	mov	sl, r1
 800e8dc:	2200      	movs	r2, #0
 800e8de:	6818      	ldr	r0, [r3, #0]
 800e8e0:	fa00 f009 	lsl.w	r0, r0, r9
 800e8e4:	4302      	orrs	r2, r0
 800e8e6:	f84a 2b04 	str.w	r2, [sl], #4
 800e8ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8ee:	459c      	cmp	ip, r3
 800e8f0:	fa22 f20e 	lsr.w	r2, r2, lr
 800e8f4:	d8f3      	bhi.n	800e8de <__lshift+0x6e>
 800e8f6:	ebac 0304 	sub.w	r3, ip, r4
 800e8fa:	3b15      	subs	r3, #21
 800e8fc:	f023 0303 	bic.w	r3, r3, #3
 800e900:	3304      	adds	r3, #4
 800e902:	f104 0015 	add.w	r0, r4, #21
 800e906:	4584      	cmp	ip, r0
 800e908:	bf38      	it	cc
 800e90a:	2304      	movcc	r3, #4
 800e90c:	50ca      	str	r2, [r1, r3]
 800e90e:	b10a      	cbz	r2, 800e914 <__lshift+0xa4>
 800e910:	f108 0602 	add.w	r6, r8, #2
 800e914:	3e01      	subs	r6, #1
 800e916:	4638      	mov	r0, r7
 800e918:	612e      	str	r6, [r5, #16]
 800e91a:	4621      	mov	r1, r4
 800e91c:	f7ff fdd6 	bl	800e4cc <_Bfree>
 800e920:	4628      	mov	r0, r5
 800e922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e926:	f842 0f04 	str.w	r0, [r2, #4]!
 800e92a:	3301      	adds	r3, #1
 800e92c:	e7c5      	b.n	800e8ba <__lshift+0x4a>
 800e92e:	3904      	subs	r1, #4
 800e930:	f853 2b04 	ldr.w	r2, [r3], #4
 800e934:	f841 2f04 	str.w	r2, [r1, #4]!
 800e938:	459c      	cmp	ip, r3
 800e93a:	d8f9      	bhi.n	800e930 <__lshift+0xc0>
 800e93c:	e7ea      	b.n	800e914 <__lshift+0xa4>
 800e93e:	bf00      	nop
 800e940:	080111c3 	.word	0x080111c3
 800e944:	080111d4 	.word	0x080111d4

0800e948 <__mcmp>:
 800e948:	b530      	push	{r4, r5, lr}
 800e94a:	6902      	ldr	r2, [r0, #16]
 800e94c:	690c      	ldr	r4, [r1, #16]
 800e94e:	1b12      	subs	r2, r2, r4
 800e950:	d10e      	bne.n	800e970 <__mcmp+0x28>
 800e952:	f100 0314 	add.w	r3, r0, #20
 800e956:	3114      	adds	r1, #20
 800e958:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e95c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e960:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e964:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e968:	42a5      	cmp	r5, r4
 800e96a:	d003      	beq.n	800e974 <__mcmp+0x2c>
 800e96c:	d305      	bcc.n	800e97a <__mcmp+0x32>
 800e96e:	2201      	movs	r2, #1
 800e970:	4610      	mov	r0, r2
 800e972:	bd30      	pop	{r4, r5, pc}
 800e974:	4283      	cmp	r3, r0
 800e976:	d3f3      	bcc.n	800e960 <__mcmp+0x18>
 800e978:	e7fa      	b.n	800e970 <__mcmp+0x28>
 800e97a:	f04f 32ff 	mov.w	r2, #4294967295
 800e97e:	e7f7      	b.n	800e970 <__mcmp+0x28>

0800e980 <__mdiff>:
 800e980:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e984:	460c      	mov	r4, r1
 800e986:	4606      	mov	r6, r0
 800e988:	4611      	mov	r1, r2
 800e98a:	4620      	mov	r0, r4
 800e98c:	4617      	mov	r7, r2
 800e98e:	f7ff ffdb 	bl	800e948 <__mcmp>
 800e992:	1e05      	subs	r5, r0, #0
 800e994:	d110      	bne.n	800e9b8 <__mdiff+0x38>
 800e996:	4629      	mov	r1, r5
 800e998:	4630      	mov	r0, r6
 800e99a:	f7ff fd57 	bl	800e44c <_Balloc>
 800e99e:	b930      	cbnz	r0, 800e9ae <__mdiff+0x2e>
 800e9a0:	4b39      	ldr	r3, [pc, #228]	; (800ea88 <__mdiff+0x108>)
 800e9a2:	4602      	mov	r2, r0
 800e9a4:	f240 2132 	movw	r1, #562	; 0x232
 800e9a8:	4838      	ldr	r0, [pc, #224]	; (800ea8c <__mdiff+0x10c>)
 800e9aa:	f000 f997 	bl	800ecdc <__assert_func>
 800e9ae:	2301      	movs	r3, #1
 800e9b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e9b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9b8:	bfa4      	itt	ge
 800e9ba:	463b      	movge	r3, r7
 800e9bc:	4627      	movge	r7, r4
 800e9be:	4630      	mov	r0, r6
 800e9c0:	6879      	ldr	r1, [r7, #4]
 800e9c2:	bfa6      	itte	ge
 800e9c4:	461c      	movge	r4, r3
 800e9c6:	2500      	movge	r5, #0
 800e9c8:	2501      	movlt	r5, #1
 800e9ca:	f7ff fd3f 	bl	800e44c <_Balloc>
 800e9ce:	b920      	cbnz	r0, 800e9da <__mdiff+0x5a>
 800e9d0:	4b2d      	ldr	r3, [pc, #180]	; (800ea88 <__mdiff+0x108>)
 800e9d2:	4602      	mov	r2, r0
 800e9d4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e9d8:	e7e6      	b.n	800e9a8 <__mdiff+0x28>
 800e9da:	693e      	ldr	r6, [r7, #16]
 800e9dc:	60c5      	str	r5, [r0, #12]
 800e9de:	6925      	ldr	r5, [r4, #16]
 800e9e0:	f107 0114 	add.w	r1, r7, #20
 800e9e4:	f104 0914 	add.w	r9, r4, #20
 800e9e8:	f100 0e14 	add.w	lr, r0, #20
 800e9ec:	f107 0210 	add.w	r2, r7, #16
 800e9f0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800e9f4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800e9f8:	46f2      	mov	sl, lr
 800e9fa:	2700      	movs	r7, #0
 800e9fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800ea00:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ea04:	fa1f f883 	uxth.w	r8, r3
 800ea08:	fa17 f78b 	uxtah	r7, r7, fp
 800ea0c:	0c1b      	lsrs	r3, r3, #16
 800ea0e:	eba7 0808 	sub.w	r8, r7, r8
 800ea12:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ea16:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ea1a:	fa1f f888 	uxth.w	r8, r8
 800ea1e:	141f      	asrs	r7, r3, #16
 800ea20:	454d      	cmp	r5, r9
 800ea22:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ea26:	f84a 3b04 	str.w	r3, [sl], #4
 800ea2a:	d8e7      	bhi.n	800e9fc <__mdiff+0x7c>
 800ea2c:	1b2b      	subs	r3, r5, r4
 800ea2e:	3b15      	subs	r3, #21
 800ea30:	f023 0303 	bic.w	r3, r3, #3
 800ea34:	3304      	adds	r3, #4
 800ea36:	3415      	adds	r4, #21
 800ea38:	42a5      	cmp	r5, r4
 800ea3a:	bf38      	it	cc
 800ea3c:	2304      	movcc	r3, #4
 800ea3e:	4419      	add	r1, r3
 800ea40:	4473      	add	r3, lr
 800ea42:	469e      	mov	lr, r3
 800ea44:	460d      	mov	r5, r1
 800ea46:	4565      	cmp	r5, ip
 800ea48:	d30e      	bcc.n	800ea68 <__mdiff+0xe8>
 800ea4a:	f10c 0203 	add.w	r2, ip, #3
 800ea4e:	1a52      	subs	r2, r2, r1
 800ea50:	f022 0203 	bic.w	r2, r2, #3
 800ea54:	3903      	subs	r1, #3
 800ea56:	458c      	cmp	ip, r1
 800ea58:	bf38      	it	cc
 800ea5a:	2200      	movcc	r2, #0
 800ea5c:	441a      	add	r2, r3
 800ea5e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ea62:	b17b      	cbz	r3, 800ea84 <__mdiff+0x104>
 800ea64:	6106      	str	r6, [r0, #16]
 800ea66:	e7a5      	b.n	800e9b4 <__mdiff+0x34>
 800ea68:	f855 8b04 	ldr.w	r8, [r5], #4
 800ea6c:	fa17 f488 	uxtah	r4, r7, r8
 800ea70:	1422      	asrs	r2, r4, #16
 800ea72:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ea76:	b2a4      	uxth	r4, r4
 800ea78:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ea7c:	f84e 4b04 	str.w	r4, [lr], #4
 800ea80:	1417      	asrs	r7, r2, #16
 800ea82:	e7e0      	b.n	800ea46 <__mdiff+0xc6>
 800ea84:	3e01      	subs	r6, #1
 800ea86:	e7ea      	b.n	800ea5e <__mdiff+0xde>
 800ea88:	080111c3 	.word	0x080111c3
 800ea8c:	080111d4 	.word	0x080111d4

0800ea90 <__d2b>:
 800ea90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea94:	4689      	mov	r9, r1
 800ea96:	2101      	movs	r1, #1
 800ea98:	ec57 6b10 	vmov	r6, r7, d0
 800ea9c:	4690      	mov	r8, r2
 800ea9e:	f7ff fcd5 	bl	800e44c <_Balloc>
 800eaa2:	4604      	mov	r4, r0
 800eaa4:	b930      	cbnz	r0, 800eab4 <__d2b+0x24>
 800eaa6:	4602      	mov	r2, r0
 800eaa8:	4b25      	ldr	r3, [pc, #148]	; (800eb40 <__d2b+0xb0>)
 800eaaa:	4826      	ldr	r0, [pc, #152]	; (800eb44 <__d2b+0xb4>)
 800eaac:	f240 310a 	movw	r1, #778	; 0x30a
 800eab0:	f000 f914 	bl	800ecdc <__assert_func>
 800eab4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800eab8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800eabc:	bb35      	cbnz	r5, 800eb0c <__d2b+0x7c>
 800eabe:	2e00      	cmp	r6, #0
 800eac0:	9301      	str	r3, [sp, #4]
 800eac2:	d028      	beq.n	800eb16 <__d2b+0x86>
 800eac4:	4668      	mov	r0, sp
 800eac6:	9600      	str	r6, [sp, #0]
 800eac8:	f7ff fd8c 	bl	800e5e4 <__lo0bits>
 800eacc:	9900      	ldr	r1, [sp, #0]
 800eace:	b300      	cbz	r0, 800eb12 <__d2b+0x82>
 800ead0:	9a01      	ldr	r2, [sp, #4]
 800ead2:	f1c0 0320 	rsb	r3, r0, #32
 800ead6:	fa02 f303 	lsl.w	r3, r2, r3
 800eada:	430b      	orrs	r3, r1
 800eadc:	40c2      	lsrs	r2, r0
 800eade:	6163      	str	r3, [r4, #20]
 800eae0:	9201      	str	r2, [sp, #4]
 800eae2:	9b01      	ldr	r3, [sp, #4]
 800eae4:	61a3      	str	r3, [r4, #24]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	bf14      	ite	ne
 800eaea:	2202      	movne	r2, #2
 800eaec:	2201      	moveq	r2, #1
 800eaee:	6122      	str	r2, [r4, #16]
 800eaf0:	b1d5      	cbz	r5, 800eb28 <__d2b+0x98>
 800eaf2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800eaf6:	4405      	add	r5, r0
 800eaf8:	f8c9 5000 	str.w	r5, [r9]
 800eafc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800eb00:	f8c8 0000 	str.w	r0, [r8]
 800eb04:	4620      	mov	r0, r4
 800eb06:	b003      	add	sp, #12
 800eb08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800eb10:	e7d5      	b.n	800eabe <__d2b+0x2e>
 800eb12:	6161      	str	r1, [r4, #20]
 800eb14:	e7e5      	b.n	800eae2 <__d2b+0x52>
 800eb16:	a801      	add	r0, sp, #4
 800eb18:	f7ff fd64 	bl	800e5e4 <__lo0bits>
 800eb1c:	9b01      	ldr	r3, [sp, #4]
 800eb1e:	6163      	str	r3, [r4, #20]
 800eb20:	2201      	movs	r2, #1
 800eb22:	6122      	str	r2, [r4, #16]
 800eb24:	3020      	adds	r0, #32
 800eb26:	e7e3      	b.n	800eaf0 <__d2b+0x60>
 800eb28:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eb2c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eb30:	f8c9 0000 	str.w	r0, [r9]
 800eb34:	6918      	ldr	r0, [r3, #16]
 800eb36:	f7ff fd35 	bl	800e5a4 <__hi0bits>
 800eb3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eb3e:	e7df      	b.n	800eb00 <__d2b+0x70>
 800eb40:	080111c3 	.word	0x080111c3
 800eb44:	080111d4 	.word	0x080111d4

0800eb48 <_calloc_r>:
 800eb48:	b513      	push	{r0, r1, r4, lr}
 800eb4a:	434a      	muls	r2, r1
 800eb4c:	4611      	mov	r1, r2
 800eb4e:	9201      	str	r2, [sp, #4]
 800eb50:	f000 f85a 	bl	800ec08 <_malloc_r>
 800eb54:	4604      	mov	r4, r0
 800eb56:	b118      	cbz	r0, 800eb60 <_calloc_r+0x18>
 800eb58:	9a01      	ldr	r2, [sp, #4]
 800eb5a:	2100      	movs	r1, #0
 800eb5c:	f7fe fa10 	bl	800cf80 <memset>
 800eb60:	4620      	mov	r0, r4
 800eb62:	b002      	add	sp, #8
 800eb64:	bd10      	pop	{r4, pc}
	...

0800eb68 <_free_r>:
 800eb68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eb6a:	2900      	cmp	r1, #0
 800eb6c:	d048      	beq.n	800ec00 <_free_r+0x98>
 800eb6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb72:	9001      	str	r0, [sp, #4]
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	f1a1 0404 	sub.w	r4, r1, #4
 800eb7a:	bfb8      	it	lt
 800eb7c:	18e4      	addlt	r4, r4, r3
 800eb7e:	f000 f8ef 	bl	800ed60 <__malloc_lock>
 800eb82:	4a20      	ldr	r2, [pc, #128]	; (800ec04 <_free_r+0x9c>)
 800eb84:	9801      	ldr	r0, [sp, #4]
 800eb86:	6813      	ldr	r3, [r2, #0]
 800eb88:	4615      	mov	r5, r2
 800eb8a:	b933      	cbnz	r3, 800eb9a <_free_r+0x32>
 800eb8c:	6063      	str	r3, [r4, #4]
 800eb8e:	6014      	str	r4, [r2, #0]
 800eb90:	b003      	add	sp, #12
 800eb92:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb96:	f000 b8e9 	b.w	800ed6c <__malloc_unlock>
 800eb9a:	42a3      	cmp	r3, r4
 800eb9c:	d90b      	bls.n	800ebb6 <_free_r+0x4e>
 800eb9e:	6821      	ldr	r1, [r4, #0]
 800eba0:	1862      	adds	r2, r4, r1
 800eba2:	4293      	cmp	r3, r2
 800eba4:	bf04      	itt	eq
 800eba6:	681a      	ldreq	r2, [r3, #0]
 800eba8:	685b      	ldreq	r3, [r3, #4]
 800ebaa:	6063      	str	r3, [r4, #4]
 800ebac:	bf04      	itt	eq
 800ebae:	1852      	addeq	r2, r2, r1
 800ebb0:	6022      	streq	r2, [r4, #0]
 800ebb2:	602c      	str	r4, [r5, #0]
 800ebb4:	e7ec      	b.n	800eb90 <_free_r+0x28>
 800ebb6:	461a      	mov	r2, r3
 800ebb8:	685b      	ldr	r3, [r3, #4]
 800ebba:	b10b      	cbz	r3, 800ebc0 <_free_r+0x58>
 800ebbc:	42a3      	cmp	r3, r4
 800ebbe:	d9fa      	bls.n	800ebb6 <_free_r+0x4e>
 800ebc0:	6811      	ldr	r1, [r2, #0]
 800ebc2:	1855      	adds	r5, r2, r1
 800ebc4:	42a5      	cmp	r5, r4
 800ebc6:	d10b      	bne.n	800ebe0 <_free_r+0x78>
 800ebc8:	6824      	ldr	r4, [r4, #0]
 800ebca:	4421      	add	r1, r4
 800ebcc:	1854      	adds	r4, r2, r1
 800ebce:	42a3      	cmp	r3, r4
 800ebd0:	6011      	str	r1, [r2, #0]
 800ebd2:	d1dd      	bne.n	800eb90 <_free_r+0x28>
 800ebd4:	681c      	ldr	r4, [r3, #0]
 800ebd6:	685b      	ldr	r3, [r3, #4]
 800ebd8:	6053      	str	r3, [r2, #4]
 800ebda:	4421      	add	r1, r4
 800ebdc:	6011      	str	r1, [r2, #0]
 800ebde:	e7d7      	b.n	800eb90 <_free_r+0x28>
 800ebe0:	d902      	bls.n	800ebe8 <_free_r+0x80>
 800ebe2:	230c      	movs	r3, #12
 800ebe4:	6003      	str	r3, [r0, #0]
 800ebe6:	e7d3      	b.n	800eb90 <_free_r+0x28>
 800ebe8:	6825      	ldr	r5, [r4, #0]
 800ebea:	1961      	adds	r1, r4, r5
 800ebec:	428b      	cmp	r3, r1
 800ebee:	bf04      	itt	eq
 800ebf0:	6819      	ldreq	r1, [r3, #0]
 800ebf2:	685b      	ldreq	r3, [r3, #4]
 800ebf4:	6063      	str	r3, [r4, #4]
 800ebf6:	bf04      	itt	eq
 800ebf8:	1949      	addeq	r1, r1, r5
 800ebfa:	6021      	streq	r1, [r4, #0]
 800ebfc:	6054      	str	r4, [r2, #4]
 800ebfe:	e7c7      	b.n	800eb90 <_free_r+0x28>
 800ec00:	b003      	add	sp, #12
 800ec02:	bd30      	pop	{r4, r5, pc}
 800ec04:	240004c4 	.word	0x240004c4

0800ec08 <_malloc_r>:
 800ec08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec0a:	1ccd      	adds	r5, r1, #3
 800ec0c:	f025 0503 	bic.w	r5, r5, #3
 800ec10:	3508      	adds	r5, #8
 800ec12:	2d0c      	cmp	r5, #12
 800ec14:	bf38      	it	cc
 800ec16:	250c      	movcc	r5, #12
 800ec18:	2d00      	cmp	r5, #0
 800ec1a:	4606      	mov	r6, r0
 800ec1c:	db01      	blt.n	800ec22 <_malloc_r+0x1a>
 800ec1e:	42a9      	cmp	r1, r5
 800ec20:	d903      	bls.n	800ec2a <_malloc_r+0x22>
 800ec22:	230c      	movs	r3, #12
 800ec24:	6033      	str	r3, [r6, #0]
 800ec26:	2000      	movs	r0, #0
 800ec28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec2a:	f000 f899 	bl	800ed60 <__malloc_lock>
 800ec2e:	4921      	ldr	r1, [pc, #132]	; (800ecb4 <_malloc_r+0xac>)
 800ec30:	680a      	ldr	r2, [r1, #0]
 800ec32:	4614      	mov	r4, r2
 800ec34:	b99c      	cbnz	r4, 800ec5e <_malloc_r+0x56>
 800ec36:	4f20      	ldr	r7, [pc, #128]	; (800ecb8 <_malloc_r+0xb0>)
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	b923      	cbnz	r3, 800ec46 <_malloc_r+0x3e>
 800ec3c:	4621      	mov	r1, r4
 800ec3e:	4630      	mov	r0, r6
 800ec40:	f000 f83c 	bl	800ecbc <_sbrk_r>
 800ec44:	6038      	str	r0, [r7, #0]
 800ec46:	4629      	mov	r1, r5
 800ec48:	4630      	mov	r0, r6
 800ec4a:	f000 f837 	bl	800ecbc <_sbrk_r>
 800ec4e:	1c43      	adds	r3, r0, #1
 800ec50:	d123      	bne.n	800ec9a <_malloc_r+0x92>
 800ec52:	230c      	movs	r3, #12
 800ec54:	6033      	str	r3, [r6, #0]
 800ec56:	4630      	mov	r0, r6
 800ec58:	f000 f888 	bl	800ed6c <__malloc_unlock>
 800ec5c:	e7e3      	b.n	800ec26 <_malloc_r+0x1e>
 800ec5e:	6823      	ldr	r3, [r4, #0]
 800ec60:	1b5b      	subs	r3, r3, r5
 800ec62:	d417      	bmi.n	800ec94 <_malloc_r+0x8c>
 800ec64:	2b0b      	cmp	r3, #11
 800ec66:	d903      	bls.n	800ec70 <_malloc_r+0x68>
 800ec68:	6023      	str	r3, [r4, #0]
 800ec6a:	441c      	add	r4, r3
 800ec6c:	6025      	str	r5, [r4, #0]
 800ec6e:	e004      	b.n	800ec7a <_malloc_r+0x72>
 800ec70:	6863      	ldr	r3, [r4, #4]
 800ec72:	42a2      	cmp	r2, r4
 800ec74:	bf0c      	ite	eq
 800ec76:	600b      	streq	r3, [r1, #0]
 800ec78:	6053      	strne	r3, [r2, #4]
 800ec7a:	4630      	mov	r0, r6
 800ec7c:	f000 f876 	bl	800ed6c <__malloc_unlock>
 800ec80:	f104 000b 	add.w	r0, r4, #11
 800ec84:	1d23      	adds	r3, r4, #4
 800ec86:	f020 0007 	bic.w	r0, r0, #7
 800ec8a:	1ac2      	subs	r2, r0, r3
 800ec8c:	d0cc      	beq.n	800ec28 <_malloc_r+0x20>
 800ec8e:	1a1b      	subs	r3, r3, r0
 800ec90:	50a3      	str	r3, [r4, r2]
 800ec92:	e7c9      	b.n	800ec28 <_malloc_r+0x20>
 800ec94:	4622      	mov	r2, r4
 800ec96:	6864      	ldr	r4, [r4, #4]
 800ec98:	e7cc      	b.n	800ec34 <_malloc_r+0x2c>
 800ec9a:	1cc4      	adds	r4, r0, #3
 800ec9c:	f024 0403 	bic.w	r4, r4, #3
 800eca0:	42a0      	cmp	r0, r4
 800eca2:	d0e3      	beq.n	800ec6c <_malloc_r+0x64>
 800eca4:	1a21      	subs	r1, r4, r0
 800eca6:	4630      	mov	r0, r6
 800eca8:	f000 f808 	bl	800ecbc <_sbrk_r>
 800ecac:	3001      	adds	r0, #1
 800ecae:	d1dd      	bne.n	800ec6c <_malloc_r+0x64>
 800ecb0:	e7cf      	b.n	800ec52 <_malloc_r+0x4a>
 800ecb2:	bf00      	nop
 800ecb4:	240004c4 	.word	0x240004c4
 800ecb8:	240004c8 	.word	0x240004c8

0800ecbc <_sbrk_r>:
 800ecbc:	b538      	push	{r3, r4, r5, lr}
 800ecbe:	4d06      	ldr	r5, [pc, #24]	; (800ecd8 <_sbrk_r+0x1c>)
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	4604      	mov	r4, r0
 800ecc4:	4608      	mov	r0, r1
 800ecc6:	602b      	str	r3, [r5, #0]
 800ecc8:	f7f3 fefc 	bl	8002ac4 <_sbrk>
 800eccc:	1c43      	adds	r3, r0, #1
 800ecce:	d102      	bne.n	800ecd6 <_sbrk_r+0x1a>
 800ecd0:	682b      	ldr	r3, [r5, #0]
 800ecd2:	b103      	cbz	r3, 800ecd6 <_sbrk_r+0x1a>
 800ecd4:	6023      	str	r3, [r4, #0]
 800ecd6:	bd38      	pop	{r3, r4, r5, pc}
 800ecd8:	24000cc8 	.word	0x24000cc8

0800ecdc <__assert_func>:
 800ecdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ecde:	4614      	mov	r4, r2
 800ece0:	461a      	mov	r2, r3
 800ece2:	4b09      	ldr	r3, [pc, #36]	; (800ed08 <__assert_func+0x2c>)
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	4605      	mov	r5, r0
 800ece8:	68d8      	ldr	r0, [r3, #12]
 800ecea:	b14c      	cbz	r4, 800ed00 <__assert_func+0x24>
 800ecec:	4b07      	ldr	r3, [pc, #28]	; (800ed0c <__assert_func+0x30>)
 800ecee:	9100      	str	r1, [sp, #0]
 800ecf0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ecf4:	4906      	ldr	r1, [pc, #24]	; (800ed10 <__assert_func+0x34>)
 800ecf6:	462b      	mov	r3, r5
 800ecf8:	f000 f80e 	bl	800ed18 <fiprintf>
 800ecfc:	f000 fa64 	bl	800f1c8 <abort>
 800ed00:	4b04      	ldr	r3, [pc, #16]	; (800ed14 <__assert_func+0x38>)
 800ed02:	461c      	mov	r4, r3
 800ed04:	e7f3      	b.n	800ecee <__assert_func+0x12>
 800ed06:	bf00      	nop
 800ed08:	24000024 	.word	0x24000024
 800ed0c:	08011334 	.word	0x08011334
 800ed10:	08011341 	.word	0x08011341
 800ed14:	0801136f 	.word	0x0801136f

0800ed18 <fiprintf>:
 800ed18:	b40e      	push	{r1, r2, r3}
 800ed1a:	b503      	push	{r0, r1, lr}
 800ed1c:	4601      	mov	r1, r0
 800ed1e:	ab03      	add	r3, sp, #12
 800ed20:	4805      	ldr	r0, [pc, #20]	; (800ed38 <fiprintf+0x20>)
 800ed22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed26:	6800      	ldr	r0, [r0, #0]
 800ed28:	9301      	str	r3, [sp, #4]
 800ed2a:	f000 f84f 	bl	800edcc <_vfiprintf_r>
 800ed2e:	b002      	add	sp, #8
 800ed30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ed34:	b003      	add	sp, #12
 800ed36:	4770      	bx	lr
 800ed38:	24000024 	.word	0x24000024

0800ed3c <__ascii_mbtowc>:
 800ed3c:	b082      	sub	sp, #8
 800ed3e:	b901      	cbnz	r1, 800ed42 <__ascii_mbtowc+0x6>
 800ed40:	a901      	add	r1, sp, #4
 800ed42:	b142      	cbz	r2, 800ed56 <__ascii_mbtowc+0x1a>
 800ed44:	b14b      	cbz	r3, 800ed5a <__ascii_mbtowc+0x1e>
 800ed46:	7813      	ldrb	r3, [r2, #0]
 800ed48:	600b      	str	r3, [r1, #0]
 800ed4a:	7812      	ldrb	r2, [r2, #0]
 800ed4c:	1e10      	subs	r0, r2, #0
 800ed4e:	bf18      	it	ne
 800ed50:	2001      	movne	r0, #1
 800ed52:	b002      	add	sp, #8
 800ed54:	4770      	bx	lr
 800ed56:	4610      	mov	r0, r2
 800ed58:	e7fb      	b.n	800ed52 <__ascii_mbtowc+0x16>
 800ed5a:	f06f 0001 	mvn.w	r0, #1
 800ed5e:	e7f8      	b.n	800ed52 <__ascii_mbtowc+0x16>

0800ed60 <__malloc_lock>:
 800ed60:	4801      	ldr	r0, [pc, #4]	; (800ed68 <__malloc_lock+0x8>)
 800ed62:	f000 bbf1 	b.w	800f548 <__retarget_lock_acquire_recursive>
 800ed66:	bf00      	nop
 800ed68:	24000cd0 	.word	0x24000cd0

0800ed6c <__malloc_unlock>:
 800ed6c:	4801      	ldr	r0, [pc, #4]	; (800ed74 <__malloc_unlock+0x8>)
 800ed6e:	f000 bbec 	b.w	800f54a <__retarget_lock_release_recursive>
 800ed72:	bf00      	nop
 800ed74:	24000cd0 	.word	0x24000cd0

0800ed78 <__sfputc_r>:
 800ed78:	6893      	ldr	r3, [r2, #8]
 800ed7a:	3b01      	subs	r3, #1
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	b410      	push	{r4}
 800ed80:	6093      	str	r3, [r2, #8]
 800ed82:	da08      	bge.n	800ed96 <__sfputc_r+0x1e>
 800ed84:	6994      	ldr	r4, [r2, #24]
 800ed86:	42a3      	cmp	r3, r4
 800ed88:	db01      	blt.n	800ed8e <__sfputc_r+0x16>
 800ed8a:	290a      	cmp	r1, #10
 800ed8c:	d103      	bne.n	800ed96 <__sfputc_r+0x1e>
 800ed8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed92:	f000 b94b 	b.w	800f02c <__swbuf_r>
 800ed96:	6813      	ldr	r3, [r2, #0]
 800ed98:	1c58      	adds	r0, r3, #1
 800ed9a:	6010      	str	r0, [r2, #0]
 800ed9c:	7019      	strb	r1, [r3, #0]
 800ed9e:	4608      	mov	r0, r1
 800eda0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eda4:	4770      	bx	lr

0800eda6 <__sfputs_r>:
 800eda6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eda8:	4606      	mov	r6, r0
 800edaa:	460f      	mov	r7, r1
 800edac:	4614      	mov	r4, r2
 800edae:	18d5      	adds	r5, r2, r3
 800edb0:	42ac      	cmp	r4, r5
 800edb2:	d101      	bne.n	800edb8 <__sfputs_r+0x12>
 800edb4:	2000      	movs	r0, #0
 800edb6:	e007      	b.n	800edc8 <__sfputs_r+0x22>
 800edb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800edbc:	463a      	mov	r2, r7
 800edbe:	4630      	mov	r0, r6
 800edc0:	f7ff ffda 	bl	800ed78 <__sfputc_r>
 800edc4:	1c43      	adds	r3, r0, #1
 800edc6:	d1f3      	bne.n	800edb0 <__sfputs_r+0xa>
 800edc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800edcc <_vfiprintf_r>:
 800edcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edd0:	460d      	mov	r5, r1
 800edd2:	b09d      	sub	sp, #116	; 0x74
 800edd4:	4614      	mov	r4, r2
 800edd6:	4698      	mov	r8, r3
 800edd8:	4606      	mov	r6, r0
 800edda:	b118      	cbz	r0, 800ede4 <_vfiprintf_r+0x18>
 800eddc:	6983      	ldr	r3, [r0, #24]
 800edde:	b90b      	cbnz	r3, 800ede4 <_vfiprintf_r+0x18>
 800ede0:	f000 fb14 	bl	800f40c <__sinit>
 800ede4:	4b89      	ldr	r3, [pc, #548]	; (800f00c <_vfiprintf_r+0x240>)
 800ede6:	429d      	cmp	r5, r3
 800ede8:	d11b      	bne.n	800ee22 <_vfiprintf_r+0x56>
 800edea:	6875      	ldr	r5, [r6, #4]
 800edec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800edee:	07d9      	lsls	r1, r3, #31
 800edf0:	d405      	bmi.n	800edfe <_vfiprintf_r+0x32>
 800edf2:	89ab      	ldrh	r3, [r5, #12]
 800edf4:	059a      	lsls	r2, r3, #22
 800edf6:	d402      	bmi.n	800edfe <_vfiprintf_r+0x32>
 800edf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edfa:	f000 fba5 	bl	800f548 <__retarget_lock_acquire_recursive>
 800edfe:	89ab      	ldrh	r3, [r5, #12]
 800ee00:	071b      	lsls	r3, r3, #28
 800ee02:	d501      	bpl.n	800ee08 <_vfiprintf_r+0x3c>
 800ee04:	692b      	ldr	r3, [r5, #16]
 800ee06:	b9eb      	cbnz	r3, 800ee44 <_vfiprintf_r+0x78>
 800ee08:	4629      	mov	r1, r5
 800ee0a:	4630      	mov	r0, r6
 800ee0c:	f000 f96e 	bl	800f0ec <__swsetup_r>
 800ee10:	b1c0      	cbz	r0, 800ee44 <_vfiprintf_r+0x78>
 800ee12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ee14:	07dc      	lsls	r4, r3, #31
 800ee16:	d50e      	bpl.n	800ee36 <_vfiprintf_r+0x6a>
 800ee18:	f04f 30ff 	mov.w	r0, #4294967295
 800ee1c:	b01d      	add	sp, #116	; 0x74
 800ee1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee22:	4b7b      	ldr	r3, [pc, #492]	; (800f010 <_vfiprintf_r+0x244>)
 800ee24:	429d      	cmp	r5, r3
 800ee26:	d101      	bne.n	800ee2c <_vfiprintf_r+0x60>
 800ee28:	68b5      	ldr	r5, [r6, #8]
 800ee2a:	e7df      	b.n	800edec <_vfiprintf_r+0x20>
 800ee2c:	4b79      	ldr	r3, [pc, #484]	; (800f014 <_vfiprintf_r+0x248>)
 800ee2e:	429d      	cmp	r5, r3
 800ee30:	bf08      	it	eq
 800ee32:	68f5      	ldreq	r5, [r6, #12]
 800ee34:	e7da      	b.n	800edec <_vfiprintf_r+0x20>
 800ee36:	89ab      	ldrh	r3, [r5, #12]
 800ee38:	0598      	lsls	r0, r3, #22
 800ee3a:	d4ed      	bmi.n	800ee18 <_vfiprintf_r+0x4c>
 800ee3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ee3e:	f000 fb84 	bl	800f54a <__retarget_lock_release_recursive>
 800ee42:	e7e9      	b.n	800ee18 <_vfiprintf_r+0x4c>
 800ee44:	2300      	movs	r3, #0
 800ee46:	9309      	str	r3, [sp, #36]	; 0x24
 800ee48:	2320      	movs	r3, #32
 800ee4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ee4e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee52:	2330      	movs	r3, #48	; 0x30
 800ee54:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f018 <_vfiprintf_r+0x24c>
 800ee58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ee5c:	f04f 0901 	mov.w	r9, #1
 800ee60:	4623      	mov	r3, r4
 800ee62:	469a      	mov	sl, r3
 800ee64:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee68:	b10a      	cbz	r2, 800ee6e <_vfiprintf_r+0xa2>
 800ee6a:	2a25      	cmp	r2, #37	; 0x25
 800ee6c:	d1f9      	bne.n	800ee62 <_vfiprintf_r+0x96>
 800ee6e:	ebba 0b04 	subs.w	fp, sl, r4
 800ee72:	d00b      	beq.n	800ee8c <_vfiprintf_r+0xc0>
 800ee74:	465b      	mov	r3, fp
 800ee76:	4622      	mov	r2, r4
 800ee78:	4629      	mov	r1, r5
 800ee7a:	4630      	mov	r0, r6
 800ee7c:	f7ff ff93 	bl	800eda6 <__sfputs_r>
 800ee80:	3001      	adds	r0, #1
 800ee82:	f000 80aa 	beq.w	800efda <_vfiprintf_r+0x20e>
 800ee86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee88:	445a      	add	r2, fp
 800ee8a:	9209      	str	r2, [sp, #36]	; 0x24
 800ee8c:	f89a 3000 	ldrb.w	r3, [sl]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	f000 80a2 	beq.w	800efda <_vfiprintf_r+0x20e>
 800ee96:	2300      	movs	r3, #0
 800ee98:	f04f 32ff 	mov.w	r2, #4294967295
 800ee9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eea0:	f10a 0a01 	add.w	sl, sl, #1
 800eea4:	9304      	str	r3, [sp, #16]
 800eea6:	9307      	str	r3, [sp, #28]
 800eea8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eeac:	931a      	str	r3, [sp, #104]	; 0x68
 800eeae:	4654      	mov	r4, sl
 800eeb0:	2205      	movs	r2, #5
 800eeb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eeb6:	4858      	ldr	r0, [pc, #352]	; (800f018 <_vfiprintf_r+0x24c>)
 800eeb8:	f7f1 fa1a 	bl	80002f0 <memchr>
 800eebc:	9a04      	ldr	r2, [sp, #16]
 800eebe:	b9d8      	cbnz	r0, 800eef8 <_vfiprintf_r+0x12c>
 800eec0:	06d1      	lsls	r1, r2, #27
 800eec2:	bf44      	itt	mi
 800eec4:	2320      	movmi	r3, #32
 800eec6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eeca:	0713      	lsls	r3, r2, #28
 800eecc:	bf44      	itt	mi
 800eece:	232b      	movmi	r3, #43	; 0x2b
 800eed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eed4:	f89a 3000 	ldrb.w	r3, [sl]
 800eed8:	2b2a      	cmp	r3, #42	; 0x2a
 800eeda:	d015      	beq.n	800ef08 <_vfiprintf_r+0x13c>
 800eedc:	9a07      	ldr	r2, [sp, #28]
 800eede:	4654      	mov	r4, sl
 800eee0:	2000      	movs	r0, #0
 800eee2:	f04f 0c0a 	mov.w	ip, #10
 800eee6:	4621      	mov	r1, r4
 800eee8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eeec:	3b30      	subs	r3, #48	; 0x30
 800eeee:	2b09      	cmp	r3, #9
 800eef0:	d94e      	bls.n	800ef90 <_vfiprintf_r+0x1c4>
 800eef2:	b1b0      	cbz	r0, 800ef22 <_vfiprintf_r+0x156>
 800eef4:	9207      	str	r2, [sp, #28]
 800eef6:	e014      	b.n	800ef22 <_vfiprintf_r+0x156>
 800eef8:	eba0 0308 	sub.w	r3, r0, r8
 800eefc:	fa09 f303 	lsl.w	r3, r9, r3
 800ef00:	4313      	orrs	r3, r2
 800ef02:	9304      	str	r3, [sp, #16]
 800ef04:	46a2      	mov	sl, r4
 800ef06:	e7d2      	b.n	800eeae <_vfiprintf_r+0xe2>
 800ef08:	9b03      	ldr	r3, [sp, #12]
 800ef0a:	1d19      	adds	r1, r3, #4
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	9103      	str	r1, [sp, #12]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	bfbb      	ittet	lt
 800ef14:	425b      	neglt	r3, r3
 800ef16:	f042 0202 	orrlt.w	r2, r2, #2
 800ef1a:	9307      	strge	r3, [sp, #28]
 800ef1c:	9307      	strlt	r3, [sp, #28]
 800ef1e:	bfb8      	it	lt
 800ef20:	9204      	strlt	r2, [sp, #16]
 800ef22:	7823      	ldrb	r3, [r4, #0]
 800ef24:	2b2e      	cmp	r3, #46	; 0x2e
 800ef26:	d10c      	bne.n	800ef42 <_vfiprintf_r+0x176>
 800ef28:	7863      	ldrb	r3, [r4, #1]
 800ef2a:	2b2a      	cmp	r3, #42	; 0x2a
 800ef2c:	d135      	bne.n	800ef9a <_vfiprintf_r+0x1ce>
 800ef2e:	9b03      	ldr	r3, [sp, #12]
 800ef30:	1d1a      	adds	r2, r3, #4
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	9203      	str	r2, [sp, #12]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	bfb8      	it	lt
 800ef3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ef3e:	3402      	adds	r4, #2
 800ef40:	9305      	str	r3, [sp, #20]
 800ef42:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f028 <_vfiprintf_r+0x25c>
 800ef46:	7821      	ldrb	r1, [r4, #0]
 800ef48:	2203      	movs	r2, #3
 800ef4a:	4650      	mov	r0, sl
 800ef4c:	f7f1 f9d0 	bl	80002f0 <memchr>
 800ef50:	b140      	cbz	r0, 800ef64 <_vfiprintf_r+0x198>
 800ef52:	2340      	movs	r3, #64	; 0x40
 800ef54:	eba0 000a 	sub.w	r0, r0, sl
 800ef58:	fa03 f000 	lsl.w	r0, r3, r0
 800ef5c:	9b04      	ldr	r3, [sp, #16]
 800ef5e:	4303      	orrs	r3, r0
 800ef60:	3401      	adds	r4, #1
 800ef62:	9304      	str	r3, [sp, #16]
 800ef64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef68:	482c      	ldr	r0, [pc, #176]	; (800f01c <_vfiprintf_r+0x250>)
 800ef6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ef6e:	2206      	movs	r2, #6
 800ef70:	f7f1 f9be 	bl	80002f0 <memchr>
 800ef74:	2800      	cmp	r0, #0
 800ef76:	d03f      	beq.n	800eff8 <_vfiprintf_r+0x22c>
 800ef78:	4b29      	ldr	r3, [pc, #164]	; (800f020 <_vfiprintf_r+0x254>)
 800ef7a:	bb1b      	cbnz	r3, 800efc4 <_vfiprintf_r+0x1f8>
 800ef7c:	9b03      	ldr	r3, [sp, #12]
 800ef7e:	3307      	adds	r3, #7
 800ef80:	f023 0307 	bic.w	r3, r3, #7
 800ef84:	3308      	adds	r3, #8
 800ef86:	9303      	str	r3, [sp, #12]
 800ef88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef8a:	443b      	add	r3, r7
 800ef8c:	9309      	str	r3, [sp, #36]	; 0x24
 800ef8e:	e767      	b.n	800ee60 <_vfiprintf_r+0x94>
 800ef90:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef94:	460c      	mov	r4, r1
 800ef96:	2001      	movs	r0, #1
 800ef98:	e7a5      	b.n	800eee6 <_vfiprintf_r+0x11a>
 800ef9a:	2300      	movs	r3, #0
 800ef9c:	3401      	adds	r4, #1
 800ef9e:	9305      	str	r3, [sp, #20]
 800efa0:	4619      	mov	r1, r3
 800efa2:	f04f 0c0a 	mov.w	ip, #10
 800efa6:	4620      	mov	r0, r4
 800efa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800efac:	3a30      	subs	r2, #48	; 0x30
 800efae:	2a09      	cmp	r2, #9
 800efb0:	d903      	bls.n	800efba <_vfiprintf_r+0x1ee>
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d0c5      	beq.n	800ef42 <_vfiprintf_r+0x176>
 800efb6:	9105      	str	r1, [sp, #20]
 800efb8:	e7c3      	b.n	800ef42 <_vfiprintf_r+0x176>
 800efba:	fb0c 2101 	mla	r1, ip, r1, r2
 800efbe:	4604      	mov	r4, r0
 800efc0:	2301      	movs	r3, #1
 800efc2:	e7f0      	b.n	800efa6 <_vfiprintf_r+0x1da>
 800efc4:	ab03      	add	r3, sp, #12
 800efc6:	9300      	str	r3, [sp, #0]
 800efc8:	462a      	mov	r2, r5
 800efca:	4b16      	ldr	r3, [pc, #88]	; (800f024 <_vfiprintf_r+0x258>)
 800efcc:	a904      	add	r1, sp, #16
 800efce:	4630      	mov	r0, r6
 800efd0:	f7fe f86e 	bl	800d0b0 <_printf_float>
 800efd4:	4607      	mov	r7, r0
 800efd6:	1c78      	adds	r0, r7, #1
 800efd8:	d1d6      	bne.n	800ef88 <_vfiprintf_r+0x1bc>
 800efda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800efdc:	07d9      	lsls	r1, r3, #31
 800efde:	d405      	bmi.n	800efec <_vfiprintf_r+0x220>
 800efe0:	89ab      	ldrh	r3, [r5, #12]
 800efe2:	059a      	lsls	r2, r3, #22
 800efe4:	d402      	bmi.n	800efec <_vfiprintf_r+0x220>
 800efe6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800efe8:	f000 faaf 	bl	800f54a <__retarget_lock_release_recursive>
 800efec:	89ab      	ldrh	r3, [r5, #12]
 800efee:	065b      	lsls	r3, r3, #25
 800eff0:	f53f af12 	bmi.w	800ee18 <_vfiprintf_r+0x4c>
 800eff4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eff6:	e711      	b.n	800ee1c <_vfiprintf_r+0x50>
 800eff8:	ab03      	add	r3, sp, #12
 800effa:	9300      	str	r3, [sp, #0]
 800effc:	462a      	mov	r2, r5
 800effe:	4b09      	ldr	r3, [pc, #36]	; (800f024 <_vfiprintf_r+0x258>)
 800f000:	a904      	add	r1, sp, #16
 800f002:	4630      	mov	r0, r6
 800f004:	f7fe fae0 	bl	800d5c8 <_printf_i>
 800f008:	e7e4      	b.n	800efd4 <_vfiprintf_r+0x208>
 800f00a:	bf00      	nop
 800f00c:	080114ac 	.word	0x080114ac
 800f010:	080114cc 	.word	0x080114cc
 800f014:	0801148c 	.word	0x0801148c
 800f018:	0801137a 	.word	0x0801137a
 800f01c:	08011384 	.word	0x08011384
 800f020:	0800d0b1 	.word	0x0800d0b1
 800f024:	0800eda7 	.word	0x0800eda7
 800f028:	08011380 	.word	0x08011380

0800f02c <__swbuf_r>:
 800f02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f02e:	460e      	mov	r6, r1
 800f030:	4614      	mov	r4, r2
 800f032:	4605      	mov	r5, r0
 800f034:	b118      	cbz	r0, 800f03e <__swbuf_r+0x12>
 800f036:	6983      	ldr	r3, [r0, #24]
 800f038:	b90b      	cbnz	r3, 800f03e <__swbuf_r+0x12>
 800f03a:	f000 f9e7 	bl	800f40c <__sinit>
 800f03e:	4b21      	ldr	r3, [pc, #132]	; (800f0c4 <__swbuf_r+0x98>)
 800f040:	429c      	cmp	r4, r3
 800f042:	d12b      	bne.n	800f09c <__swbuf_r+0x70>
 800f044:	686c      	ldr	r4, [r5, #4]
 800f046:	69a3      	ldr	r3, [r4, #24]
 800f048:	60a3      	str	r3, [r4, #8]
 800f04a:	89a3      	ldrh	r3, [r4, #12]
 800f04c:	071a      	lsls	r2, r3, #28
 800f04e:	d52f      	bpl.n	800f0b0 <__swbuf_r+0x84>
 800f050:	6923      	ldr	r3, [r4, #16]
 800f052:	b36b      	cbz	r3, 800f0b0 <__swbuf_r+0x84>
 800f054:	6923      	ldr	r3, [r4, #16]
 800f056:	6820      	ldr	r0, [r4, #0]
 800f058:	1ac0      	subs	r0, r0, r3
 800f05a:	6963      	ldr	r3, [r4, #20]
 800f05c:	b2f6      	uxtb	r6, r6
 800f05e:	4283      	cmp	r3, r0
 800f060:	4637      	mov	r7, r6
 800f062:	dc04      	bgt.n	800f06e <__swbuf_r+0x42>
 800f064:	4621      	mov	r1, r4
 800f066:	4628      	mov	r0, r5
 800f068:	f000 f93c 	bl	800f2e4 <_fflush_r>
 800f06c:	bb30      	cbnz	r0, 800f0bc <__swbuf_r+0x90>
 800f06e:	68a3      	ldr	r3, [r4, #8]
 800f070:	3b01      	subs	r3, #1
 800f072:	60a3      	str	r3, [r4, #8]
 800f074:	6823      	ldr	r3, [r4, #0]
 800f076:	1c5a      	adds	r2, r3, #1
 800f078:	6022      	str	r2, [r4, #0]
 800f07a:	701e      	strb	r6, [r3, #0]
 800f07c:	6963      	ldr	r3, [r4, #20]
 800f07e:	3001      	adds	r0, #1
 800f080:	4283      	cmp	r3, r0
 800f082:	d004      	beq.n	800f08e <__swbuf_r+0x62>
 800f084:	89a3      	ldrh	r3, [r4, #12]
 800f086:	07db      	lsls	r3, r3, #31
 800f088:	d506      	bpl.n	800f098 <__swbuf_r+0x6c>
 800f08a:	2e0a      	cmp	r6, #10
 800f08c:	d104      	bne.n	800f098 <__swbuf_r+0x6c>
 800f08e:	4621      	mov	r1, r4
 800f090:	4628      	mov	r0, r5
 800f092:	f000 f927 	bl	800f2e4 <_fflush_r>
 800f096:	b988      	cbnz	r0, 800f0bc <__swbuf_r+0x90>
 800f098:	4638      	mov	r0, r7
 800f09a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f09c:	4b0a      	ldr	r3, [pc, #40]	; (800f0c8 <__swbuf_r+0x9c>)
 800f09e:	429c      	cmp	r4, r3
 800f0a0:	d101      	bne.n	800f0a6 <__swbuf_r+0x7a>
 800f0a2:	68ac      	ldr	r4, [r5, #8]
 800f0a4:	e7cf      	b.n	800f046 <__swbuf_r+0x1a>
 800f0a6:	4b09      	ldr	r3, [pc, #36]	; (800f0cc <__swbuf_r+0xa0>)
 800f0a8:	429c      	cmp	r4, r3
 800f0aa:	bf08      	it	eq
 800f0ac:	68ec      	ldreq	r4, [r5, #12]
 800f0ae:	e7ca      	b.n	800f046 <__swbuf_r+0x1a>
 800f0b0:	4621      	mov	r1, r4
 800f0b2:	4628      	mov	r0, r5
 800f0b4:	f000 f81a 	bl	800f0ec <__swsetup_r>
 800f0b8:	2800      	cmp	r0, #0
 800f0ba:	d0cb      	beq.n	800f054 <__swbuf_r+0x28>
 800f0bc:	f04f 37ff 	mov.w	r7, #4294967295
 800f0c0:	e7ea      	b.n	800f098 <__swbuf_r+0x6c>
 800f0c2:	bf00      	nop
 800f0c4:	080114ac 	.word	0x080114ac
 800f0c8:	080114cc 	.word	0x080114cc
 800f0cc:	0801148c 	.word	0x0801148c

0800f0d0 <__ascii_wctomb>:
 800f0d0:	b149      	cbz	r1, 800f0e6 <__ascii_wctomb+0x16>
 800f0d2:	2aff      	cmp	r2, #255	; 0xff
 800f0d4:	bf85      	ittet	hi
 800f0d6:	238a      	movhi	r3, #138	; 0x8a
 800f0d8:	6003      	strhi	r3, [r0, #0]
 800f0da:	700a      	strbls	r2, [r1, #0]
 800f0dc:	f04f 30ff 	movhi.w	r0, #4294967295
 800f0e0:	bf98      	it	ls
 800f0e2:	2001      	movls	r0, #1
 800f0e4:	4770      	bx	lr
 800f0e6:	4608      	mov	r0, r1
 800f0e8:	4770      	bx	lr
	...

0800f0ec <__swsetup_r>:
 800f0ec:	4b32      	ldr	r3, [pc, #200]	; (800f1b8 <__swsetup_r+0xcc>)
 800f0ee:	b570      	push	{r4, r5, r6, lr}
 800f0f0:	681d      	ldr	r5, [r3, #0]
 800f0f2:	4606      	mov	r6, r0
 800f0f4:	460c      	mov	r4, r1
 800f0f6:	b125      	cbz	r5, 800f102 <__swsetup_r+0x16>
 800f0f8:	69ab      	ldr	r3, [r5, #24]
 800f0fa:	b913      	cbnz	r3, 800f102 <__swsetup_r+0x16>
 800f0fc:	4628      	mov	r0, r5
 800f0fe:	f000 f985 	bl	800f40c <__sinit>
 800f102:	4b2e      	ldr	r3, [pc, #184]	; (800f1bc <__swsetup_r+0xd0>)
 800f104:	429c      	cmp	r4, r3
 800f106:	d10f      	bne.n	800f128 <__swsetup_r+0x3c>
 800f108:	686c      	ldr	r4, [r5, #4]
 800f10a:	89a3      	ldrh	r3, [r4, #12]
 800f10c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f110:	0719      	lsls	r1, r3, #28
 800f112:	d42c      	bmi.n	800f16e <__swsetup_r+0x82>
 800f114:	06dd      	lsls	r5, r3, #27
 800f116:	d411      	bmi.n	800f13c <__swsetup_r+0x50>
 800f118:	2309      	movs	r3, #9
 800f11a:	6033      	str	r3, [r6, #0]
 800f11c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f120:	81a3      	strh	r3, [r4, #12]
 800f122:	f04f 30ff 	mov.w	r0, #4294967295
 800f126:	e03e      	b.n	800f1a6 <__swsetup_r+0xba>
 800f128:	4b25      	ldr	r3, [pc, #148]	; (800f1c0 <__swsetup_r+0xd4>)
 800f12a:	429c      	cmp	r4, r3
 800f12c:	d101      	bne.n	800f132 <__swsetup_r+0x46>
 800f12e:	68ac      	ldr	r4, [r5, #8]
 800f130:	e7eb      	b.n	800f10a <__swsetup_r+0x1e>
 800f132:	4b24      	ldr	r3, [pc, #144]	; (800f1c4 <__swsetup_r+0xd8>)
 800f134:	429c      	cmp	r4, r3
 800f136:	bf08      	it	eq
 800f138:	68ec      	ldreq	r4, [r5, #12]
 800f13a:	e7e6      	b.n	800f10a <__swsetup_r+0x1e>
 800f13c:	0758      	lsls	r0, r3, #29
 800f13e:	d512      	bpl.n	800f166 <__swsetup_r+0x7a>
 800f140:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f142:	b141      	cbz	r1, 800f156 <__swsetup_r+0x6a>
 800f144:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f148:	4299      	cmp	r1, r3
 800f14a:	d002      	beq.n	800f152 <__swsetup_r+0x66>
 800f14c:	4630      	mov	r0, r6
 800f14e:	f7ff fd0b 	bl	800eb68 <_free_r>
 800f152:	2300      	movs	r3, #0
 800f154:	6363      	str	r3, [r4, #52]	; 0x34
 800f156:	89a3      	ldrh	r3, [r4, #12]
 800f158:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f15c:	81a3      	strh	r3, [r4, #12]
 800f15e:	2300      	movs	r3, #0
 800f160:	6063      	str	r3, [r4, #4]
 800f162:	6923      	ldr	r3, [r4, #16]
 800f164:	6023      	str	r3, [r4, #0]
 800f166:	89a3      	ldrh	r3, [r4, #12]
 800f168:	f043 0308 	orr.w	r3, r3, #8
 800f16c:	81a3      	strh	r3, [r4, #12]
 800f16e:	6923      	ldr	r3, [r4, #16]
 800f170:	b94b      	cbnz	r3, 800f186 <__swsetup_r+0x9a>
 800f172:	89a3      	ldrh	r3, [r4, #12]
 800f174:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f17c:	d003      	beq.n	800f186 <__swsetup_r+0x9a>
 800f17e:	4621      	mov	r1, r4
 800f180:	4630      	mov	r0, r6
 800f182:	f000 fa07 	bl	800f594 <__smakebuf_r>
 800f186:	89a0      	ldrh	r0, [r4, #12]
 800f188:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f18c:	f010 0301 	ands.w	r3, r0, #1
 800f190:	d00a      	beq.n	800f1a8 <__swsetup_r+0xbc>
 800f192:	2300      	movs	r3, #0
 800f194:	60a3      	str	r3, [r4, #8]
 800f196:	6963      	ldr	r3, [r4, #20]
 800f198:	425b      	negs	r3, r3
 800f19a:	61a3      	str	r3, [r4, #24]
 800f19c:	6923      	ldr	r3, [r4, #16]
 800f19e:	b943      	cbnz	r3, 800f1b2 <__swsetup_r+0xc6>
 800f1a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f1a4:	d1ba      	bne.n	800f11c <__swsetup_r+0x30>
 800f1a6:	bd70      	pop	{r4, r5, r6, pc}
 800f1a8:	0781      	lsls	r1, r0, #30
 800f1aa:	bf58      	it	pl
 800f1ac:	6963      	ldrpl	r3, [r4, #20]
 800f1ae:	60a3      	str	r3, [r4, #8]
 800f1b0:	e7f4      	b.n	800f19c <__swsetup_r+0xb0>
 800f1b2:	2000      	movs	r0, #0
 800f1b4:	e7f7      	b.n	800f1a6 <__swsetup_r+0xba>
 800f1b6:	bf00      	nop
 800f1b8:	24000024 	.word	0x24000024
 800f1bc:	080114ac 	.word	0x080114ac
 800f1c0:	080114cc 	.word	0x080114cc
 800f1c4:	0801148c 	.word	0x0801148c

0800f1c8 <abort>:
 800f1c8:	b508      	push	{r3, lr}
 800f1ca:	2006      	movs	r0, #6
 800f1cc:	f000 fa4a 	bl	800f664 <raise>
 800f1d0:	2001      	movs	r0, #1
 800f1d2:	f7f3 fbff 	bl	80029d4 <_exit>
	...

0800f1d8 <__sflush_r>:
 800f1d8:	898a      	ldrh	r2, [r1, #12]
 800f1da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1de:	4605      	mov	r5, r0
 800f1e0:	0710      	lsls	r0, r2, #28
 800f1e2:	460c      	mov	r4, r1
 800f1e4:	d458      	bmi.n	800f298 <__sflush_r+0xc0>
 800f1e6:	684b      	ldr	r3, [r1, #4]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	dc05      	bgt.n	800f1f8 <__sflush_r+0x20>
 800f1ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	dc02      	bgt.n	800f1f8 <__sflush_r+0x20>
 800f1f2:	2000      	movs	r0, #0
 800f1f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f1fa:	2e00      	cmp	r6, #0
 800f1fc:	d0f9      	beq.n	800f1f2 <__sflush_r+0x1a>
 800f1fe:	2300      	movs	r3, #0
 800f200:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f204:	682f      	ldr	r7, [r5, #0]
 800f206:	602b      	str	r3, [r5, #0]
 800f208:	d032      	beq.n	800f270 <__sflush_r+0x98>
 800f20a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f20c:	89a3      	ldrh	r3, [r4, #12]
 800f20e:	075a      	lsls	r2, r3, #29
 800f210:	d505      	bpl.n	800f21e <__sflush_r+0x46>
 800f212:	6863      	ldr	r3, [r4, #4]
 800f214:	1ac0      	subs	r0, r0, r3
 800f216:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f218:	b10b      	cbz	r3, 800f21e <__sflush_r+0x46>
 800f21a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f21c:	1ac0      	subs	r0, r0, r3
 800f21e:	2300      	movs	r3, #0
 800f220:	4602      	mov	r2, r0
 800f222:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f224:	6a21      	ldr	r1, [r4, #32]
 800f226:	4628      	mov	r0, r5
 800f228:	47b0      	blx	r6
 800f22a:	1c43      	adds	r3, r0, #1
 800f22c:	89a3      	ldrh	r3, [r4, #12]
 800f22e:	d106      	bne.n	800f23e <__sflush_r+0x66>
 800f230:	6829      	ldr	r1, [r5, #0]
 800f232:	291d      	cmp	r1, #29
 800f234:	d82c      	bhi.n	800f290 <__sflush_r+0xb8>
 800f236:	4a2a      	ldr	r2, [pc, #168]	; (800f2e0 <__sflush_r+0x108>)
 800f238:	40ca      	lsrs	r2, r1
 800f23a:	07d6      	lsls	r6, r2, #31
 800f23c:	d528      	bpl.n	800f290 <__sflush_r+0xb8>
 800f23e:	2200      	movs	r2, #0
 800f240:	6062      	str	r2, [r4, #4]
 800f242:	04d9      	lsls	r1, r3, #19
 800f244:	6922      	ldr	r2, [r4, #16]
 800f246:	6022      	str	r2, [r4, #0]
 800f248:	d504      	bpl.n	800f254 <__sflush_r+0x7c>
 800f24a:	1c42      	adds	r2, r0, #1
 800f24c:	d101      	bne.n	800f252 <__sflush_r+0x7a>
 800f24e:	682b      	ldr	r3, [r5, #0]
 800f250:	b903      	cbnz	r3, 800f254 <__sflush_r+0x7c>
 800f252:	6560      	str	r0, [r4, #84]	; 0x54
 800f254:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f256:	602f      	str	r7, [r5, #0]
 800f258:	2900      	cmp	r1, #0
 800f25a:	d0ca      	beq.n	800f1f2 <__sflush_r+0x1a>
 800f25c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f260:	4299      	cmp	r1, r3
 800f262:	d002      	beq.n	800f26a <__sflush_r+0x92>
 800f264:	4628      	mov	r0, r5
 800f266:	f7ff fc7f 	bl	800eb68 <_free_r>
 800f26a:	2000      	movs	r0, #0
 800f26c:	6360      	str	r0, [r4, #52]	; 0x34
 800f26e:	e7c1      	b.n	800f1f4 <__sflush_r+0x1c>
 800f270:	6a21      	ldr	r1, [r4, #32]
 800f272:	2301      	movs	r3, #1
 800f274:	4628      	mov	r0, r5
 800f276:	47b0      	blx	r6
 800f278:	1c41      	adds	r1, r0, #1
 800f27a:	d1c7      	bne.n	800f20c <__sflush_r+0x34>
 800f27c:	682b      	ldr	r3, [r5, #0]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d0c4      	beq.n	800f20c <__sflush_r+0x34>
 800f282:	2b1d      	cmp	r3, #29
 800f284:	d001      	beq.n	800f28a <__sflush_r+0xb2>
 800f286:	2b16      	cmp	r3, #22
 800f288:	d101      	bne.n	800f28e <__sflush_r+0xb6>
 800f28a:	602f      	str	r7, [r5, #0]
 800f28c:	e7b1      	b.n	800f1f2 <__sflush_r+0x1a>
 800f28e:	89a3      	ldrh	r3, [r4, #12]
 800f290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f294:	81a3      	strh	r3, [r4, #12]
 800f296:	e7ad      	b.n	800f1f4 <__sflush_r+0x1c>
 800f298:	690f      	ldr	r7, [r1, #16]
 800f29a:	2f00      	cmp	r7, #0
 800f29c:	d0a9      	beq.n	800f1f2 <__sflush_r+0x1a>
 800f29e:	0793      	lsls	r3, r2, #30
 800f2a0:	680e      	ldr	r6, [r1, #0]
 800f2a2:	bf08      	it	eq
 800f2a4:	694b      	ldreq	r3, [r1, #20]
 800f2a6:	600f      	str	r7, [r1, #0]
 800f2a8:	bf18      	it	ne
 800f2aa:	2300      	movne	r3, #0
 800f2ac:	eba6 0807 	sub.w	r8, r6, r7
 800f2b0:	608b      	str	r3, [r1, #8]
 800f2b2:	f1b8 0f00 	cmp.w	r8, #0
 800f2b6:	dd9c      	ble.n	800f1f2 <__sflush_r+0x1a>
 800f2b8:	6a21      	ldr	r1, [r4, #32]
 800f2ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f2bc:	4643      	mov	r3, r8
 800f2be:	463a      	mov	r2, r7
 800f2c0:	4628      	mov	r0, r5
 800f2c2:	47b0      	blx	r6
 800f2c4:	2800      	cmp	r0, #0
 800f2c6:	dc06      	bgt.n	800f2d6 <__sflush_r+0xfe>
 800f2c8:	89a3      	ldrh	r3, [r4, #12]
 800f2ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f2ce:	81a3      	strh	r3, [r4, #12]
 800f2d0:	f04f 30ff 	mov.w	r0, #4294967295
 800f2d4:	e78e      	b.n	800f1f4 <__sflush_r+0x1c>
 800f2d6:	4407      	add	r7, r0
 800f2d8:	eba8 0800 	sub.w	r8, r8, r0
 800f2dc:	e7e9      	b.n	800f2b2 <__sflush_r+0xda>
 800f2de:	bf00      	nop
 800f2e0:	20400001 	.word	0x20400001

0800f2e4 <_fflush_r>:
 800f2e4:	b538      	push	{r3, r4, r5, lr}
 800f2e6:	690b      	ldr	r3, [r1, #16]
 800f2e8:	4605      	mov	r5, r0
 800f2ea:	460c      	mov	r4, r1
 800f2ec:	b913      	cbnz	r3, 800f2f4 <_fflush_r+0x10>
 800f2ee:	2500      	movs	r5, #0
 800f2f0:	4628      	mov	r0, r5
 800f2f2:	bd38      	pop	{r3, r4, r5, pc}
 800f2f4:	b118      	cbz	r0, 800f2fe <_fflush_r+0x1a>
 800f2f6:	6983      	ldr	r3, [r0, #24]
 800f2f8:	b90b      	cbnz	r3, 800f2fe <_fflush_r+0x1a>
 800f2fa:	f000 f887 	bl	800f40c <__sinit>
 800f2fe:	4b14      	ldr	r3, [pc, #80]	; (800f350 <_fflush_r+0x6c>)
 800f300:	429c      	cmp	r4, r3
 800f302:	d11b      	bne.n	800f33c <_fflush_r+0x58>
 800f304:	686c      	ldr	r4, [r5, #4]
 800f306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d0ef      	beq.n	800f2ee <_fflush_r+0xa>
 800f30e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f310:	07d0      	lsls	r0, r2, #31
 800f312:	d404      	bmi.n	800f31e <_fflush_r+0x3a>
 800f314:	0599      	lsls	r1, r3, #22
 800f316:	d402      	bmi.n	800f31e <_fflush_r+0x3a>
 800f318:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f31a:	f000 f915 	bl	800f548 <__retarget_lock_acquire_recursive>
 800f31e:	4628      	mov	r0, r5
 800f320:	4621      	mov	r1, r4
 800f322:	f7ff ff59 	bl	800f1d8 <__sflush_r>
 800f326:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f328:	07da      	lsls	r2, r3, #31
 800f32a:	4605      	mov	r5, r0
 800f32c:	d4e0      	bmi.n	800f2f0 <_fflush_r+0xc>
 800f32e:	89a3      	ldrh	r3, [r4, #12]
 800f330:	059b      	lsls	r3, r3, #22
 800f332:	d4dd      	bmi.n	800f2f0 <_fflush_r+0xc>
 800f334:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f336:	f000 f908 	bl	800f54a <__retarget_lock_release_recursive>
 800f33a:	e7d9      	b.n	800f2f0 <_fflush_r+0xc>
 800f33c:	4b05      	ldr	r3, [pc, #20]	; (800f354 <_fflush_r+0x70>)
 800f33e:	429c      	cmp	r4, r3
 800f340:	d101      	bne.n	800f346 <_fflush_r+0x62>
 800f342:	68ac      	ldr	r4, [r5, #8]
 800f344:	e7df      	b.n	800f306 <_fflush_r+0x22>
 800f346:	4b04      	ldr	r3, [pc, #16]	; (800f358 <_fflush_r+0x74>)
 800f348:	429c      	cmp	r4, r3
 800f34a:	bf08      	it	eq
 800f34c:	68ec      	ldreq	r4, [r5, #12]
 800f34e:	e7da      	b.n	800f306 <_fflush_r+0x22>
 800f350:	080114ac 	.word	0x080114ac
 800f354:	080114cc 	.word	0x080114cc
 800f358:	0801148c 	.word	0x0801148c

0800f35c <std>:
 800f35c:	2300      	movs	r3, #0
 800f35e:	b510      	push	{r4, lr}
 800f360:	4604      	mov	r4, r0
 800f362:	e9c0 3300 	strd	r3, r3, [r0]
 800f366:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f36a:	6083      	str	r3, [r0, #8]
 800f36c:	8181      	strh	r1, [r0, #12]
 800f36e:	6643      	str	r3, [r0, #100]	; 0x64
 800f370:	81c2      	strh	r2, [r0, #14]
 800f372:	6183      	str	r3, [r0, #24]
 800f374:	4619      	mov	r1, r3
 800f376:	2208      	movs	r2, #8
 800f378:	305c      	adds	r0, #92	; 0x5c
 800f37a:	f7fd fe01 	bl	800cf80 <memset>
 800f37e:	4b05      	ldr	r3, [pc, #20]	; (800f394 <std+0x38>)
 800f380:	6263      	str	r3, [r4, #36]	; 0x24
 800f382:	4b05      	ldr	r3, [pc, #20]	; (800f398 <std+0x3c>)
 800f384:	62a3      	str	r3, [r4, #40]	; 0x28
 800f386:	4b05      	ldr	r3, [pc, #20]	; (800f39c <std+0x40>)
 800f388:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f38a:	4b05      	ldr	r3, [pc, #20]	; (800f3a0 <std+0x44>)
 800f38c:	6224      	str	r4, [r4, #32]
 800f38e:	6323      	str	r3, [r4, #48]	; 0x30
 800f390:	bd10      	pop	{r4, pc}
 800f392:	bf00      	nop
 800f394:	0800f69d 	.word	0x0800f69d
 800f398:	0800f6bf 	.word	0x0800f6bf
 800f39c:	0800f6f7 	.word	0x0800f6f7
 800f3a0:	0800f71b 	.word	0x0800f71b

0800f3a4 <_cleanup_r>:
 800f3a4:	4901      	ldr	r1, [pc, #4]	; (800f3ac <_cleanup_r+0x8>)
 800f3a6:	f000 b8af 	b.w	800f508 <_fwalk_reent>
 800f3aa:	bf00      	nop
 800f3ac:	0800f2e5 	.word	0x0800f2e5

0800f3b0 <__sfmoreglue>:
 800f3b0:	b570      	push	{r4, r5, r6, lr}
 800f3b2:	1e4a      	subs	r2, r1, #1
 800f3b4:	2568      	movs	r5, #104	; 0x68
 800f3b6:	4355      	muls	r5, r2
 800f3b8:	460e      	mov	r6, r1
 800f3ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f3be:	f7ff fc23 	bl	800ec08 <_malloc_r>
 800f3c2:	4604      	mov	r4, r0
 800f3c4:	b140      	cbz	r0, 800f3d8 <__sfmoreglue+0x28>
 800f3c6:	2100      	movs	r1, #0
 800f3c8:	e9c0 1600 	strd	r1, r6, [r0]
 800f3cc:	300c      	adds	r0, #12
 800f3ce:	60a0      	str	r0, [r4, #8]
 800f3d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f3d4:	f7fd fdd4 	bl	800cf80 <memset>
 800f3d8:	4620      	mov	r0, r4
 800f3da:	bd70      	pop	{r4, r5, r6, pc}

0800f3dc <__sfp_lock_acquire>:
 800f3dc:	4801      	ldr	r0, [pc, #4]	; (800f3e4 <__sfp_lock_acquire+0x8>)
 800f3de:	f000 b8b3 	b.w	800f548 <__retarget_lock_acquire_recursive>
 800f3e2:	bf00      	nop
 800f3e4:	24000cd4 	.word	0x24000cd4

0800f3e8 <__sfp_lock_release>:
 800f3e8:	4801      	ldr	r0, [pc, #4]	; (800f3f0 <__sfp_lock_release+0x8>)
 800f3ea:	f000 b8ae 	b.w	800f54a <__retarget_lock_release_recursive>
 800f3ee:	bf00      	nop
 800f3f0:	24000cd4 	.word	0x24000cd4

0800f3f4 <__sinit_lock_acquire>:
 800f3f4:	4801      	ldr	r0, [pc, #4]	; (800f3fc <__sinit_lock_acquire+0x8>)
 800f3f6:	f000 b8a7 	b.w	800f548 <__retarget_lock_acquire_recursive>
 800f3fa:	bf00      	nop
 800f3fc:	24000ccf 	.word	0x24000ccf

0800f400 <__sinit_lock_release>:
 800f400:	4801      	ldr	r0, [pc, #4]	; (800f408 <__sinit_lock_release+0x8>)
 800f402:	f000 b8a2 	b.w	800f54a <__retarget_lock_release_recursive>
 800f406:	bf00      	nop
 800f408:	24000ccf 	.word	0x24000ccf

0800f40c <__sinit>:
 800f40c:	b510      	push	{r4, lr}
 800f40e:	4604      	mov	r4, r0
 800f410:	f7ff fff0 	bl	800f3f4 <__sinit_lock_acquire>
 800f414:	69a3      	ldr	r3, [r4, #24]
 800f416:	b11b      	cbz	r3, 800f420 <__sinit+0x14>
 800f418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f41c:	f7ff bff0 	b.w	800f400 <__sinit_lock_release>
 800f420:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f424:	6523      	str	r3, [r4, #80]	; 0x50
 800f426:	4b13      	ldr	r3, [pc, #76]	; (800f474 <__sinit+0x68>)
 800f428:	4a13      	ldr	r2, [pc, #76]	; (800f478 <__sinit+0x6c>)
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	62a2      	str	r2, [r4, #40]	; 0x28
 800f42e:	42a3      	cmp	r3, r4
 800f430:	bf04      	itt	eq
 800f432:	2301      	moveq	r3, #1
 800f434:	61a3      	streq	r3, [r4, #24]
 800f436:	4620      	mov	r0, r4
 800f438:	f000 f820 	bl	800f47c <__sfp>
 800f43c:	6060      	str	r0, [r4, #4]
 800f43e:	4620      	mov	r0, r4
 800f440:	f000 f81c 	bl	800f47c <__sfp>
 800f444:	60a0      	str	r0, [r4, #8]
 800f446:	4620      	mov	r0, r4
 800f448:	f000 f818 	bl	800f47c <__sfp>
 800f44c:	2200      	movs	r2, #0
 800f44e:	60e0      	str	r0, [r4, #12]
 800f450:	2104      	movs	r1, #4
 800f452:	6860      	ldr	r0, [r4, #4]
 800f454:	f7ff ff82 	bl	800f35c <std>
 800f458:	68a0      	ldr	r0, [r4, #8]
 800f45a:	2201      	movs	r2, #1
 800f45c:	2109      	movs	r1, #9
 800f45e:	f7ff ff7d 	bl	800f35c <std>
 800f462:	68e0      	ldr	r0, [r4, #12]
 800f464:	2202      	movs	r2, #2
 800f466:	2112      	movs	r1, #18
 800f468:	f7ff ff78 	bl	800f35c <std>
 800f46c:	2301      	movs	r3, #1
 800f46e:	61a3      	str	r3, [r4, #24]
 800f470:	e7d2      	b.n	800f418 <__sinit+0xc>
 800f472:	bf00      	nop
 800f474:	08011108 	.word	0x08011108
 800f478:	0800f3a5 	.word	0x0800f3a5

0800f47c <__sfp>:
 800f47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f47e:	4607      	mov	r7, r0
 800f480:	f7ff ffac 	bl	800f3dc <__sfp_lock_acquire>
 800f484:	4b1e      	ldr	r3, [pc, #120]	; (800f500 <__sfp+0x84>)
 800f486:	681e      	ldr	r6, [r3, #0]
 800f488:	69b3      	ldr	r3, [r6, #24]
 800f48a:	b913      	cbnz	r3, 800f492 <__sfp+0x16>
 800f48c:	4630      	mov	r0, r6
 800f48e:	f7ff ffbd 	bl	800f40c <__sinit>
 800f492:	3648      	adds	r6, #72	; 0x48
 800f494:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f498:	3b01      	subs	r3, #1
 800f49a:	d503      	bpl.n	800f4a4 <__sfp+0x28>
 800f49c:	6833      	ldr	r3, [r6, #0]
 800f49e:	b30b      	cbz	r3, 800f4e4 <__sfp+0x68>
 800f4a0:	6836      	ldr	r6, [r6, #0]
 800f4a2:	e7f7      	b.n	800f494 <__sfp+0x18>
 800f4a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f4a8:	b9d5      	cbnz	r5, 800f4e0 <__sfp+0x64>
 800f4aa:	4b16      	ldr	r3, [pc, #88]	; (800f504 <__sfp+0x88>)
 800f4ac:	60e3      	str	r3, [r4, #12]
 800f4ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f4b2:	6665      	str	r5, [r4, #100]	; 0x64
 800f4b4:	f000 f847 	bl	800f546 <__retarget_lock_init_recursive>
 800f4b8:	f7ff ff96 	bl	800f3e8 <__sfp_lock_release>
 800f4bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f4c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f4c4:	6025      	str	r5, [r4, #0]
 800f4c6:	61a5      	str	r5, [r4, #24]
 800f4c8:	2208      	movs	r2, #8
 800f4ca:	4629      	mov	r1, r5
 800f4cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f4d0:	f7fd fd56 	bl	800cf80 <memset>
 800f4d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f4d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f4dc:	4620      	mov	r0, r4
 800f4de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f4e0:	3468      	adds	r4, #104	; 0x68
 800f4e2:	e7d9      	b.n	800f498 <__sfp+0x1c>
 800f4e4:	2104      	movs	r1, #4
 800f4e6:	4638      	mov	r0, r7
 800f4e8:	f7ff ff62 	bl	800f3b0 <__sfmoreglue>
 800f4ec:	4604      	mov	r4, r0
 800f4ee:	6030      	str	r0, [r6, #0]
 800f4f0:	2800      	cmp	r0, #0
 800f4f2:	d1d5      	bne.n	800f4a0 <__sfp+0x24>
 800f4f4:	f7ff ff78 	bl	800f3e8 <__sfp_lock_release>
 800f4f8:	230c      	movs	r3, #12
 800f4fa:	603b      	str	r3, [r7, #0]
 800f4fc:	e7ee      	b.n	800f4dc <__sfp+0x60>
 800f4fe:	bf00      	nop
 800f500:	08011108 	.word	0x08011108
 800f504:	ffff0001 	.word	0xffff0001

0800f508 <_fwalk_reent>:
 800f508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f50c:	4606      	mov	r6, r0
 800f50e:	4688      	mov	r8, r1
 800f510:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f514:	2700      	movs	r7, #0
 800f516:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f51a:	f1b9 0901 	subs.w	r9, r9, #1
 800f51e:	d505      	bpl.n	800f52c <_fwalk_reent+0x24>
 800f520:	6824      	ldr	r4, [r4, #0]
 800f522:	2c00      	cmp	r4, #0
 800f524:	d1f7      	bne.n	800f516 <_fwalk_reent+0xe>
 800f526:	4638      	mov	r0, r7
 800f528:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f52c:	89ab      	ldrh	r3, [r5, #12]
 800f52e:	2b01      	cmp	r3, #1
 800f530:	d907      	bls.n	800f542 <_fwalk_reent+0x3a>
 800f532:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f536:	3301      	adds	r3, #1
 800f538:	d003      	beq.n	800f542 <_fwalk_reent+0x3a>
 800f53a:	4629      	mov	r1, r5
 800f53c:	4630      	mov	r0, r6
 800f53e:	47c0      	blx	r8
 800f540:	4307      	orrs	r7, r0
 800f542:	3568      	adds	r5, #104	; 0x68
 800f544:	e7e9      	b.n	800f51a <_fwalk_reent+0x12>

0800f546 <__retarget_lock_init_recursive>:
 800f546:	4770      	bx	lr

0800f548 <__retarget_lock_acquire_recursive>:
 800f548:	4770      	bx	lr

0800f54a <__retarget_lock_release_recursive>:
 800f54a:	4770      	bx	lr

0800f54c <__swhatbuf_r>:
 800f54c:	b570      	push	{r4, r5, r6, lr}
 800f54e:	460e      	mov	r6, r1
 800f550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f554:	2900      	cmp	r1, #0
 800f556:	b096      	sub	sp, #88	; 0x58
 800f558:	4614      	mov	r4, r2
 800f55a:	461d      	mov	r5, r3
 800f55c:	da07      	bge.n	800f56e <__swhatbuf_r+0x22>
 800f55e:	2300      	movs	r3, #0
 800f560:	602b      	str	r3, [r5, #0]
 800f562:	89b3      	ldrh	r3, [r6, #12]
 800f564:	061a      	lsls	r2, r3, #24
 800f566:	d410      	bmi.n	800f58a <__swhatbuf_r+0x3e>
 800f568:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f56c:	e00e      	b.n	800f58c <__swhatbuf_r+0x40>
 800f56e:	466a      	mov	r2, sp
 800f570:	f000 f8fa 	bl	800f768 <_fstat_r>
 800f574:	2800      	cmp	r0, #0
 800f576:	dbf2      	blt.n	800f55e <__swhatbuf_r+0x12>
 800f578:	9a01      	ldr	r2, [sp, #4]
 800f57a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f57e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f582:	425a      	negs	r2, r3
 800f584:	415a      	adcs	r2, r3
 800f586:	602a      	str	r2, [r5, #0]
 800f588:	e7ee      	b.n	800f568 <__swhatbuf_r+0x1c>
 800f58a:	2340      	movs	r3, #64	; 0x40
 800f58c:	2000      	movs	r0, #0
 800f58e:	6023      	str	r3, [r4, #0]
 800f590:	b016      	add	sp, #88	; 0x58
 800f592:	bd70      	pop	{r4, r5, r6, pc}

0800f594 <__smakebuf_r>:
 800f594:	898b      	ldrh	r3, [r1, #12]
 800f596:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f598:	079d      	lsls	r5, r3, #30
 800f59a:	4606      	mov	r6, r0
 800f59c:	460c      	mov	r4, r1
 800f59e:	d507      	bpl.n	800f5b0 <__smakebuf_r+0x1c>
 800f5a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f5a4:	6023      	str	r3, [r4, #0]
 800f5a6:	6123      	str	r3, [r4, #16]
 800f5a8:	2301      	movs	r3, #1
 800f5aa:	6163      	str	r3, [r4, #20]
 800f5ac:	b002      	add	sp, #8
 800f5ae:	bd70      	pop	{r4, r5, r6, pc}
 800f5b0:	ab01      	add	r3, sp, #4
 800f5b2:	466a      	mov	r2, sp
 800f5b4:	f7ff ffca 	bl	800f54c <__swhatbuf_r>
 800f5b8:	9900      	ldr	r1, [sp, #0]
 800f5ba:	4605      	mov	r5, r0
 800f5bc:	4630      	mov	r0, r6
 800f5be:	f7ff fb23 	bl	800ec08 <_malloc_r>
 800f5c2:	b948      	cbnz	r0, 800f5d8 <__smakebuf_r+0x44>
 800f5c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5c8:	059a      	lsls	r2, r3, #22
 800f5ca:	d4ef      	bmi.n	800f5ac <__smakebuf_r+0x18>
 800f5cc:	f023 0303 	bic.w	r3, r3, #3
 800f5d0:	f043 0302 	orr.w	r3, r3, #2
 800f5d4:	81a3      	strh	r3, [r4, #12]
 800f5d6:	e7e3      	b.n	800f5a0 <__smakebuf_r+0xc>
 800f5d8:	4b0d      	ldr	r3, [pc, #52]	; (800f610 <__smakebuf_r+0x7c>)
 800f5da:	62b3      	str	r3, [r6, #40]	; 0x28
 800f5dc:	89a3      	ldrh	r3, [r4, #12]
 800f5de:	6020      	str	r0, [r4, #0]
 800f5e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f5e4:	81a3      	strh	r3, [r4, #12]
 800f5e6:	9b00      	ldr	r3, [sp, #0]
 800f5e8:	6163      	str	r3, [r4, #20]
 800f5ea:	9b01      	ldr	r3, [sp, #4]
 800f5ec:	6120      	str	r0, [r4, #16]
 800f5ee:	b15b      	cbz	r3, 800f608 <__smakebuf_r+0x74>
 800f5f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f5f4:	4630      	mov	r0, r6
 800f5f6:	f000 f8c9 	bl	800f78c <_isatty_r>
 800f5fa:	b128      	cbz	r0, 800f608 <__smakebuf_r+0x74>
 800f5fc:	89a3      	ldrh	r3, [r4, #12]
 800f5fe:	f023 0303 	bic.w	r3, r3, #3
 800f602:	f043 0301 	orr.w	r3, r3, #1
 800f606:	81a3      	strh	r3, [r4, #12]
 800f608:	89a0      	ldrh	r0, [r4, #12]
 800f60a:	4305      	orrs	r5, r0
 800f60c:	81a5      	strh	r5, [r4, #12]
 800f60e:	e7cd      	b.n	800f5ac <__smakebuf_r+0x18>
 800f610:	0800f3a5 	.word	0x0800f3a5

0800f614 <_raise_r>:
 800f614:	291f      	cmp	r1, #31
 800f616:	b538      	push	{r3, r4, r5, lr}
 800f618:	4604      	mov	r4, r0
 800f61a:	460d      	mov	r5, r1
 800f61c:	d904      	bls.n	800f628 <_raise_r+0x14>
 800f61e:	2316      	movs	r3, #22
 800f620:	6003      	str	r3, [r0, #0]
 800f622:	f04f 30ff 	mov.w	r0, #4294967295
 800f626:	bd38      	pop	{r3, r4, r5, pc}
 800f628:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f62a:	b112      	cbz	r2, 800f632 <_raise_r+0x1e>
 800f62c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f630:	b94b      	cbnz	r3, 800f646 <_raise_r+0x32>
 800f632:	4620      	mov	r0, r4
 800f634:	f000 f830 	bl	800f698 <_getpid_r>
 800f638:	462a      	mov	r2, r5
 800f63a:	4601      	mov	r1, r0
 800f63c:	4620      	mov	r0, r4
 800f63e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f642:	f000 b817 	b.w	800f674 <_kill_r>
 800f646:	2b01      	cmp	r3, #1
 800f648:	d00a      	beq.n	800f660 <_raise_r+0x4c>
 800f64a:	1c59      	adds	r1, r3, #1
 800f64c:	d103      	bne.n	800f656 <_raise_r+0x42>
 800f64e:	2316      	movs	r3, #22
 800f650:	6003      	str	r3, [r0, #0]
 800f652:	2001      	movs	r0, #1
 800f654:	e7e7      	b.n	800f626 <_raise_r+0x12>
 800f656:	2400      	movs	r4, #0
 800f658:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f65c:	4628      	mov	r0, r5
 800f65e:	4798      	blx	r3
 800f660:	2000      	movs	r0, #0
 800f662:	e7e0      	b.n	800f626 <_raise_r+0x12>

0800f664 <raise>:
 800f664:	4b02      	ldr	r3, [pc, #8]	; (800f670 <raise+0xc>)
 800f666:	4601      	mov	r1, r0
 800f668:	6818      	ldr	r0, [r3, #0]
 800f66a:	f7ff bfd3 	b.w	800f614 <_raise_r>
 800f66e:	bf00      	nop
 800f670:	24000024 	.word	0x24000024

0800f674 <_kill_r>:
 800f674:	b538      	push	{r3, r4, r5, lr}
 800f676:	4d07      	ldr	r5, [pc, #28]	; (800f694 <_kill_r+0x20>)
 800f678:	2300      	movs	r3, #0
 800f67a:	4604      	mov	r4, r0
 800f67c:	4608      	mov	r0, r1
 800f67e:	4611      	mov	r1, r2
 800f680:	602b      	str	r3, [r5, #0]
 800f682:	f7f3 f997 	bl	80029b4 <_kill>
 800f686:	1c43      	adds	r3, r0, #1
 800f688:	d102      	bne.n	800f690 <_kill_r+0x1c>
 800f68a:	682b      	ldr	r3, [r5, #0]
 800f68c:	b103      	cbz	r3, 800f690 <_kill_r+0x1c>
 800f68e:	6023      	str	r3, [r4, #0]
 800f690:	bd38      	pop	{r3, r4, r5, pc}
 800f692:	bf00      	nop
 800f694:	24000cc8 	.word	0x24000cc8

0800f698 <_getpid_r>:
 800f698:	f7f3 b984 	b.w	80029a4 <_getpid>

0800f69c <__sread>:
 800f69c:	b510      	push	{r4, lr}
 800f69e:	460c      	mov	r4, r1
 800f6a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6a4:	f000 f894 	bl	800f7d0 <_read_r>
 800f6a8:	2800      	cmp	r0, #0
 800f6aa:	bfab      	itete	ge
 800f6ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f6ae:	89a3      	ldrhlt	r3, [r4, #12]
 800f6b0:	181b      	addge	r3, r3, r0
 800f6b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f6b6:	bfac      	ite	ge
 800f6b8:	6563      	strge	r3, [r4, #84]	; 0x54
 800f6ba:	81a3      	strhlt	r3, [r4, #12]
 800f6bc:	bd10      	pop	{r4, pc}

0800f6be <__swrite>:
 800f6be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6c2:	461f      	mov	r7, r3
 800f6c4:	898b      	ldrh	r3, [r1, #12]
 800f6c6:	05db      	lsls	r3, r3, #23
 800f6c8:	4605      	mov	r5, r0
 800f6ca:	460c      	mov	r4, r1
 800f6cc:	4616      	mov	r6, r2
 800f6ce:	d505      	bpl.n	800f6dc <__swrite+0x1e>
 800f6d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6d4:	2302      	movs	r3, #2
 800f6d6:	2200      	movs	r2, #0
 800f6d8:	f000 f868 	bl	800f7ac <_lseek_r>
 800f6dc:	89a3      	ldrh	r3, [r4, #12]
 800f6de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f6e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f6e6:	81a3      	strh	r3, [r4, #12]
 800f6e8:	4632      	mov	r2, r6
 800f6ea:	463b      	mov	r3, r7
 800f6ec:	4628      	mov	r0, r5
 800f6ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6f2:	f000 b817 	b.w	800f724 <_write_r>

0800f6f6 <__sseek>:
 800f6f6:	b510      	push	{r4, lr}
 800f6f8:	460c      	mov	r4, r1
 800f6fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6fe:	f000 f855 	bl	800f7ac <_lseek_r>
 800f702:	1c43      	adds	r3, r0, #1
 800f704:	89a3      	ldrh	r3, [r4, #12]
 800f706:	bf15      	itete	ne
 800f708:	6560      	strne	r0, [r4, #84]	; 0x54
 800f70a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f70e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f712:	81a3      	strheq	r3, [r4, #12]
 800f714:	bf18      	it	ne
 800f716:	81a3      	strhne	r3, [r4, #12]
 800f718:	bd10      	pop	{r4, pc}

0800f71a <__sclose>:
 800f71a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f71e:	f000 b813 	b.w	800f748 <_close_r>
	...

0800f724 <_write_r>:
 800f724:	b538      	push	{r3, r4, r5, lr}
 800f726:	4d07      	ldr	r5, [pc, #28]	; (800f744 <_write_r+0x20>)
 800f728:	4604      	mov	r4, r0
 800f72a:	4608      	mov	r0, r1
 800f72c:	4611      	mov	r1, r2
 800f72e:	2200      	movs	r2, #0
 800f730:	602a      	str	r2, [r5, #0]
 800f732:	461a      	mov	r2, r3
 800f734:	f7f3 f975 	bl	8002a22 <_write>
 800f738:	1c43      	adds	r3, r0, #1
 800f73a:	d102      	bne.n	800f742 <_write_r+0x1e>
 800f73c:	682b      	ldr	r3, [r5, #0]
 800f73e:	b103      	cbz	r3, 800f742 <_write_r+0x1e>
 800f740:	6023      	str	r3, [r4, #0]
 800f742:	bd38      	pop	{r3, r4, r5, pc}
 800f744:	24000cc8 	.word	0x24000cc8

0800f748 <_close_r>:
 800f748:	b538      	push	{r3, r4, r5, lr}
 800f74a:	4d06      	ldr	r5, [pc, #24]	; (800f764 <_close_r+0x1c>)
 800f74c:	2300      	movs	r3, #0
 800f74e:	4604      	mov	r4, r0
 800f750:	4608      	mov	r0, r1
 800f752:	602b      	str	r3, [r5, #0]
 800f754:	f7f3 f981 	bl	8002a5a <_close>
 800f758:	1c43      	adds	r3, r0, #1
 800f75a:	d102      	bne.n	800f762 <_close_r+0x1a>
 800f75c:	682b      	ldr	r3, [r5, #0]
 800f75e:	b103      	cbz	r3, 800f762 <_close_r+0x1a>
 800f760:	6023      	str	r3, [r4, #0]
 800f762:	bd38      	pop	{r3, r4, r5, pc}
 800f764:	24000cc8 	.word	0x24000cc8

0800f768 <_fstat_r>:
 800f768:	b538      	push	{r3, r4, r5, lr}
 800f76a:	4d07      	ldr	r5, [pc, #28]	; (800f788 <_fstat_r+0x20>)
 800f76c:	2300      	movs	r3, #0
 800f76e:	4604      	mov	r4, r0
 800f770:	4608      	mov	r0, r1
 800f772:	4611      	mov	r1, r2
 800f774:	602b      	str	r3, [r5, #0]
 800f776:	f7f3 f97c 	bl	8002a72 <_fstat>
 800f77a:	1c43      	adds	r3, r0, #1
 800f77c:	d102      	bne.n	800f784 <_fstat_r+0x1c>
 800f77e:	682b      	ldr	r3, [r5, #0]
 800f780:	b103      	cbz	r3, 800f784 <_fstat_r+0x1c>
 800f782:	6023      	str	r3, [r4, #0]
 800f784:	bd38      	pop	{r3, r4, r5, pc}
 800f786:	bf00      	nop
 800f788:	24000cc8 	.word	0x24000cc8

0800f78c <_isatty_r>:
 800f78c:	b538      	push	{r3, r4, r5, lr}
 800f78e:	4d06      	ldr	r5, [pc, #24]	; (800f7a8 <_isatty_r+0x1c>)
 800f790:	2300      	movs	r3, #0
 800f792:	4604      	mov	r4, r0
 800f794:	4608      	mov	r0, r1
 800f796:	602b      	str	r3, [r5, #0]
 800f798:	f7f3 f97b 	bl	8002a92 <_isatty>
 800f79c:	1c43      	adds	r3, r0, #1
 800f79e:	d102      	bne.n	800f7a6 <_isatty_r+0x1a>
 800f7a0:	682b      	ldr	r3, [r5, #0]
 800f7a2:	b103      	cbz	r3, 800f7a6 <_isatty_r+0x1a>
 800f7a4:	6023      	str	r3, [r4, #0]
 800f7a6:	bd38      	pop	{r3, r4, r5, pc}
 800f7a8:	24000cc8 	.word	0x24000cc8

0800f7ac <_lseek_r>:
 800f7ac:	b538      	push	{r3, r4, r5, lr}
 800f7ae:	4d07      	ldr	r5, [pc, #28]	; (800f7cc <_lseek_r+0x20>)
 800f7b0:	4604      	mov	r4, r0
 800f7b2:	4608      	mov	r0, r1
 800f7b4:	4611      	mov	r1, r2
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	602a      	str	r2, [r5, #0]
 800f7ba:	461a      	mov	r2, r3
 800f7bc:	f7f3 f974 	bl	8002aa8 <_lseek>
 800f7c0:	1c43      	adds	r3, r0, #1
 800f7c2:	d102      	bne.n	800f7ca <_lseek_r+0x1e>
 800f7c4:	682b      	ldr	r3, [r5, #0]
 800f7c6:	b103      	cbz	r3, 800f7ca <_lseek_r+0x1e>
 800f7c8:	6023      	str	r3, [r4, #0]
 800f7ca:	bd38      	pop	{r3, r4, r5, pc}
 800f7cc:	24000cc8 	.word	0x24000cc8

0800f7d0 <_read_r>:
 800f7d0:	b538      	push	{r3, r4, r5, lr}
 800f7d2:	4d07      	ldr	r5, [pc, #28]	; (800f7f0 <_read_r+0x20>)
 800f7d4:	4604      	mov	r4, r0
 800f7d6:	4608      	mov	r0, r1
 800f7d8:	4611      	mov	r1, r2
 800f7da:	2200      	movs	r2, #0
 800f7dc:	602a      	str	r2, [r5, #0]
 800f7de:	461a      	mov	r2, r3
 800f7e0:	f7f3 f902 	bl	80029e8 <_read>
 800f7e4:	1c43      	adds	r3, r0, #1
 800f7e6:	d102      	bne.n	800f7ee <_read_r+0x1e>
 800f7e8:	682b      	ldr	r3, [r5, #0]
 800f7ea:	b103      	cbz	r3, 800f7ee <_read_r+0x1e>
 800f7ec:	6023      	str	r3, [r4, #0]
 800f7ee:	bd38      	pop	{r3, r4, r5, pc}
 800f7f0:	24000cc8 	.word	0x24000cc8

0800f7f4 <_init>:
 800f7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7f6:	bf00      	nop
 800f7f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7fa:	bc08      	pop	{r3}
 800f7fc:	469e      	mov	lr, r3
 800f7fe:	4770      	bx	lr

0800f800 <_fini>:
 800f800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f802:	bf00      	nop
 800f804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f806:	bc08      	pop	{r3}
 800f808:	469e      	mov	lr, r3
 800f80a:	4770      	bx	lr
