
VirtualQueue_04252021.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010224  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000eb0  080103b8  080103b8  000203b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011268  08011268  00030200  2**0
                  CONTENTS
  4 .ARM          00000008  08011268  08011268  00021268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011270  08011270  00030200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011270  08011270  00021270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011274  08011274  00021274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08011278  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e60  20000200  08011478  00030200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001060  08011478  00031060  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024d13  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000041e8  00000000  00000000  00054f43  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001c00  00000000  00000000  00059130  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001a08  00000000  00000000  0005ad30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002e5b6  00000000  00000000  0005c738  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001a3a7  00000000  00000000  0008acee  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00113d92  00000000  00000000  000a5095  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b8e27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000874c  00000000  00000000  001b8ea4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801039c 	.word	0x0801039c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	0801039c 	.word	0x0801039c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b972 	b.w	8000f34 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9e08      	ldr	r6, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	4688      	mov	r8, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d14b      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c76:	428a      	cmp	r2, r1
 8000c78:	4615      	mov	r5, r2
 8000c7a:	d967      	bls.n	8000d4c <__udivmoddi4+0xe4>
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	b14a      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c82:	f1c2 0720 	rsb	r7, r2, #32
 8000c86:	fa01 f302 	lsl.w	r3, r1, r2
 8000c8a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c8e:	4095      	lsls	r5, r2
 8000c90:	ea47 0803 	orr.w	r8, r7, r3
 8000c94:	4094      	lsls	r4, r2
 8000c96:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c9a:	0c23      	lsrs	r3, r4, #16
 8000c9c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ca0:	fa1f fc85 	uxth.w	ip, r5
 8000ca4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ca8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cac:	fb07 f10c 	mul.w	r1, r7, ip
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x60>
 8000cb4:	18eb      	adds	r3, r5, r3
 8000cb6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cba:	f080 811b 	bcs.w	8000ef4 <__udivmoddi4+0x28c>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 8118 	bls.w	8000ef4 <__udivmoddi4+0x28c>
 8000cc4:	3f02      	subs	r7, #2
 8000cc6:	442b      	add	r3, r5
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cdc:	45a4      	cmp	ip, r4
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x8c>
 8000ce0:	192c      	adds	r4, r5, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	f080 8107 	bcs.w	8000ef8 <__udivmoddi4+0x290>
 8000cea:	45a4      	cmp	ip, r4
 8000cec:	f240 8104 	bls.w	8000ef8 <__udivmoddi4+0x290>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	442c      	add	r4, r5
 8000cf4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cf8:	eba4 040c 	sub.w	r4, r4, ip
 8000cfc:	2700      	movs	r7, #0
 8000cfe:	b11e      	cbz	r6, 8000d08 <__udivmoddi4+0xa0>
 8000d00:	40d4      	lsrs	r4, r2
 8000d02:	2300      	movs	r3, #0
 8000d04:	e9c6 4300 	strd	r4, r3, [r6]
 8000d08:	4639      	mov	r1, r7
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0xbe>
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	f000 80eb 	beq.w	8000eee <__udivmoddi4+0x286>
 8000d18:	2700      	movs	r7, #0
 8000d1a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d1e:	4638      	mov	r0, r7
 8000d20:	4639      	mov	r1, r7
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f783 	clz	r7, r3
 8000d2a:	2f00      	cmp	r7, #0
 8000d2c:	d147      	bne.n	8000dbe <__udivmoddi4+0x156>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0xd0>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80fa 	bhi.w	8000f2c <__udivmoddi4+0x2c4>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	4698      	mov	r8, r3
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	d0e0      	beq.n	8000d08 <__udivmoddi4+0xa0>
 8000d46:	e9c6 4800 	strd	r4, r8, [r6]
 8000d4a:	e7dd      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000d4c:	b902      	cbnz	r2, 8000d50 <__udivmoddi4+0xe8>
 8000d4e:	deff      	udf	#255	; 0xff
 8000d50:	fab2 f282 	clz	r2, r2
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f040 808f 	bne.w	8000e78 <__udivmoddi4+0x210>
 8000d5a:	1b49      	subs	r1, r1, r5
 8000d5c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d60:	fa1f f885 	uxth.w	r8, r5
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d6a:	0c23      	lsrs	r3, r4, #16
 8000d6c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb08 f10c 	mul.w	r1, r8, ip
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x124>
 8000d7c:	18eb      	adds	r3, r5, r3
 8000d7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x122>
 8000d84:	4299      	cmp	r1, r3
 8000d86:	f200 80cd 	bhi.w	8000f24 <__udivmoddi4+0x2bc>
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	1a59      	subs	r1, r3, r1
 8000d8e:	b2a3      	uxth	r3, r4
 8000d90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d94:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d98:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d9c:	fb08 f800 	mul.w	r8, r8, r0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d907      	bls.n	8000db4 <__udivmoddi4+0x14c>
 8000da4:	192c      	adds	r4, r5, r4
 8000da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x14a>
 8000dac:	45a0      	cmp	r8, r4
 8000dae:	f200 80b6 	bhi.w	8000f1e <__udivmoddi4+0x2b6>
 8000db2:	4618      	mov	r0, r3
 8000db4:	eba4 0408 	sub.w	r4, r4, r8
 8000db8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dbc:	e79f      	b.n	8000cfe <__udivmoddi4+0x96>
 8000dbe:	f1c7 0c20 	rsb	ip, r7, #32
 8000dc2:	40bb      	lsls	r3, r7
 8000dc4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dc8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dcc:	fa01 f407 	lsl.w	r4, r1, r7
 8000dd0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000dd4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000dd8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ddc:	4325      	orrs	r5, r4
 8000dde:	fbb3 f9f8 	udiv	r9, r3, r8
 8000de2:	0c2c      	lsrs	r4, r5, #16
 8000de4:	fb08 3319 	mls	r3, r8, r9, r3
 8000de8:	fa1f fa8e 	uxth.w	sl, lr
 8000dec:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000df0:	fb09 f40a 	mul.w	r4, r9, sl
 8000df4:	429c      	cmp	r4, r3
 8000df6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dfa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dfe:	d90b      	bls.n	8000e18 <__udivmoddi4+0x1b0>
 8000e00:	eb1e 0303 	adds.w	r3, lr, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	f080 8087 	bcs.w	8000f1a <__udivmoddi4+0x2b2>
 8000e0c:	429c      	cmp	r4, r3
 8000e0e:	f240 8084 	bls.w	8000f1a <__udivmoddi4+0x2b2>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4473      	add	r3, lr
 8000e18:	1b1b      	subs	r3, r3, r4
 8000e1a:	b2ad      	uxth	r5, r5
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3310 	mls	r3, r8, r0, r3
 8000e24:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e28:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e2c:	45a2      	cmp	sl, r4
 8000e2e:	d908      	bls.n	8000e42 <__udivmoddi4+0x1da>
 8000e30:	eb1e 0404 	adds.w	r4, lr, r4
 8000e34:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e38:	d26b      	bcs.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3a:	45a2      	cmp	sl, r4
 8000e3c:	d969      	bls.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4474      	add	r4, lr
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	eba4 040a 	sub.w	r4, r4, sl
 8000e4e:	454c      	cmp	r4, r9
 8000e50:	46c2      	mov	sl, r8
 8000e52:	464b      	mov	r3, r9
 8000e54:	d354      	bcc.n	8000f00 <__udivmoddi4+0x298>
 8000e56:	d051      	beq.n	8000efc <__udivmoddi4+0x294>
 8000e58:	2e00      	cmp	r6, #0
 8000e5a:	d069      	beq.n	8000f30 <__udivmoddi4+0x2c8>
 8000e5c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e60:	eb64 0403 	sbc.w	r4, r4, r3
 8000e64:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e68:	40fd      	lsrs	r5, r7
 8000e6a:	40fc      	lsrs	r4, r7
 8000e6c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e70:	e9c6 5400 	strd	r5, r4, [r6]
 8000e74:	2700      	movs	r7, #0
 8000e76:	e747      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e80:	4095      	lsls	r5, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	fa21 f303 	lsr.w	r3, r1, r3
 8000e8a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e8e:	4338      	orrs	r0, r7
 8000e90:	0c01      	lsrs	r1, r0, #16
 8000e92:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e96:	fa1f f885 	uxth.w	r8, r5
 8000e9a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb07 f308 	mul.w	r3, r7, r8
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eac:	d907      	bls.n	8000ebe <__udivmoddi4+0x256>
 8000eae:	1869      	adds	r1, r5, r1
 8000eb0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000eb4:	d22f      	bcs.n	8000f16 <__udivmoddi4+0x2ae>
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	d92d      	bls.n	8000f16 <__udivmoddi4+0x2ae>
 8000eba:	3f02      	subs	r7, #2
 8000ebc:	4429      	add	r1, r5
 8000ebe:	1acb      	subs	r3, r1, r3
 8000ec0:	b281      	uxth	r1, r0
 8000ec2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ece:	fb00 f308 	mul.w	r3, r0, r8
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	d907      	bls.n	8000ee6 <__udivmoddi4+0x27e>
 8000ed6:	1869      	adds	r1, r5, r1
 8000ed8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000edc:	d217      	bcs.n	8000f0e <__udivmoddi4+0x2a6>
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	d915      	bls.n	8000f0e <__udivmoddi4+0x2a6>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	4429      	add	r1, r5
 8000ee6:	1ac9      	subs	r1, r1, r3
 8000ee8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eec:	e73b      	b.n	8000d66 <__udivmoddi4+0xfe>
 8000eee:	4637      	mov	r7, r6
 8000ef0:	4630      	mov	r0, r6
 8000ef2:	e709      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000ef4:	4607      	mov	r7, r0
 8000ef6:	e6e7      	b.n	8000cc8 <__udivmoddi4+0x60>
 8000ef8:	4618      	mov	r0, r3
 8000efa:	e6fb      	b.n	8000cf4 <__udivmoddi4+0x8c>
 8000efc:	4541      	cmp	r1, r8
 8000efe:	d2ab      	bcs.n	8000e58 <__udivmoddi4+0x1f0>
 8000f00:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f04:	eb69 020e 	sbc.w	r2, r9, lr
 8000f08:	3801      	subs	r0, #1
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	e7a4      	b.n	8000e58 <__udivmoddi4+0x1f0>
 8000f0e:	4660      	mov	r0, ip
 8000f10:	e7e9      	b.n	8000ee6 <__udivmoddi4+0x27e>
 8000f12:	4618      	mov	r0, r3
 8000f14:	e795      	b.n	8000e42 <__udivmoddi4+0x1da>
 8000f16:	4667      	mov	r7, ip
 8000f18:	e7d1      	b.n	8000ebe <__udivmoddi4+0x256>
 8000f1a:	4681      	mov	r9, r0
 8000f1c:	e77c      	b.n	8000e18 <__udivmoddi4+0x1b0>
 8000f1e:	3802      	subs	r0, #2
 8000f20:	442c      	add	r4, r5
 8000f22:	e747      	b.n	8000db4 <__udivmoddi4+0x14c>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	442b      	add	r3, r5
 8000f2a:	e72f      	b.n	8000d8c <__udivmoddi4+0x124>
 8000f2c:	4638      	mov	r0, r7
 8000f2e:	e708      	b.n	8000d42 <__udivmoddi4+0xda>
 8000f30:	4637      	mov	r7, r6
 8000f32:	e6e9      	b.n	8000d08 <__udivmoddi4+0xa0>

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <SPI_write_command>:

/**
 * Select the register to read or write
 *
 */
uint8_t SPI_write_command(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	460b      	mov	r3, r1
 8000f42:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef status;

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8000f44:	2200      	movs	r2, #0
 8000f46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f4a:	4815      	ldr	r0, [pc, #84]	; (8000fa0 <SPI_write_command+0x68>)
 8000f4c:	f007 ff94 	bl	8008e78 <HAL_GPIO_WritePin>

	uint8_t reg = RA8875_CMDWRITE;
 8000f50:	2380      	movs	r3, #128	; 0x80
 8000f52:	73bb      	strb	r3, [r7, #14]
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 8000f54:	f107 010e 	add.w	r1, r7, #14
 8000f58:	230a      	movs	r3, #10
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f00a fa33 	bl	800b3c8 <HAL_SPI_Transmit>
 8000f62:	4603      	mov	r3, r0
 8000f64:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000f66:	7bfb      	ldrb	r3, [r7, #15]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <SPI_write_command+0x38>
		return DISPLAY_ERROR;
 8000f6c:	23ff      	movs	r3, #255	; 0xff
 8000f6e:	e013      	b.n	8000f98 <SPI_write_command+0x60>

	status = HAL_SPI_Transmit(hspi, &reg_to_sel, 1, 10);
 8000f70:	1cf9      	adds	r1, r7, #3
 8000f72:	230a      	movs	r3, #10
 8000f74:	2201      	movs	r2, #1
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f00a fa26 	bl	800b3c8 <HAL_SPI_Transmit>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <SPI_write_command+0x52>
		return DISPLAY_ERROR;
 8000f86:	23ff      	movs	r3, #255	; 0xff
 8000f88:	e006      	b.n	8000f98 <SPI_write_command+0x60>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f90:	4803      	ldr	r0, [pc, #12]	; (8000fa0 <SPI_write_command+0x68>)
 8000f92:	f007 ff71 	bl	8008e78 <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8000f96:	2300      	movs	r3, #0
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3710      	adds	r7, #16
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	48001000 	.word	0x48001000

08000fa4 <SPI_read_data>:

/**
 * Read the data from the current register
 *
 */
uint8_t SPI_read_data(SPI_HandleTypeDef* hspi, uint8_t* Rxdata) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t reg = RA8875_DATAREAD;
 8000fae:	2340      	movs	r3, #64	; 0x40
 8000fb0:	73bb      	strb	r3, [r7, #14]

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fb8:	4814      	ldr	r0, [pc, #80]	; (800100c <SPI_read_data+0x68>)
 8000fba:	f007 ff5d 	bl	8008e78 <HAL_GPIO_WritePin>

	// write READ command to slave and read the data
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 8000fbe:	f107 010e 	add.w	r1, r7, #14
 8000fc2:	230a      	movs	r3, #10
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f00a f9fe 	bl	800b3c8 <HAL_SPI_Transmit>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <SPI_read_data+0x36>
		return DISPLAY_ERROR;
 8000fd6:	23ff      	movs	r3, #255	; 0xff
 8000fd8:	e013      	b.n	8001002 <SPI_read_data+0x5e>

	status = HAL_SPI_Receive(hspi, Rxdata, 1, 10);
 8000fda:	230a      	movs	r3, #10
 8000fdc:	2201      	movs	r2, #1
 8000fde:	6839      	ldr	r1, [r7, #0]
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f00a fb57 	bl	800b694 <HAL_SPI_Receive>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <SPI_read_data+0x50>
		return DISPLAY_ERROR;
 8000ff0:	23ff      	movs	r3, #255	; 0xff
 8000ff2:	e006      	b.n	8001002 <SPI_read_data+0x5e>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ffa:	4804      	ldr	r0, [pc, #16]	; (800100c <SPI_read_data+0x68>)
 8000ffc:	f007 ff3c 	bl	8008e78 <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	48001000 	.word	0x48001000

08001010 <SPI_write_data>:

/**
 * Write the data to the current register
 *
 */
uint8_t SPI_write_data(SPI_HandleTypeDef* hspi, uint8_t* TxData) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t reg = RA8875_DATAWRITE;
 800101a:	2300      	movs	r3, #0
 800101c:	73bb      	strb	r3, [r7, #14]

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 800101e:	2200      	movs	r2, #0
 8001020:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001024:	4814      	ldr	r0, [pc, #80]	; (8001078 <SPI_write_data+0x68>)
 8001026:	f007 ff27 	bl	8008e78 <HAL_GPIO_WritePin>

	// write WRITE command to slave and write the data
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 800102a:	f107 010e 	add.w	r1, r7, #14
 800102e:	230a      	movs	r3, #10
 8001030:	2201      	movs	r2, #1
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f00a f9c8 	bl	800b3c8 <HAL_SPI_Transmit>
 8001038:	4603      	mov	r3, r0
 800103a:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <SPI_write_data+0x36>
		return DISPLAY_ERROR;
 8001042:	23ff      	movs	r3, #255	; 0xff
 8001044:	e013      	b.n	800106e <SPI_write_data+0x5e>

	status = HAL_SPI_Transmit(hspi, TxData, 1, 10);
 8001046:	230a      	movs	r3, #10
 8001048:	2201      	movs	r2, #1
 800104a:	6839      	ldr	r1, [r7, #0]
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f00a f9bb 	bl	800b3c8 <HAL_SPI_Transmit>
 8001052:	4603      	mov	r3, r0
 8001054:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <SPI_write_data+0x50>
		return DISPLAY_ERROR;
 800105c:	23ff      	movs	r3, #255	; 0xff
 800105e:	e006      	b.n	800106e <SPI_write_data+0x5e>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8001060:	2201      	movs	r2, #1
 8001062:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001066:	4804      	ldr	r0, [pc, #16]	; (8001078 <SPI_write_data+0x68>)
 8001068:	f007 ff06 	bl	8008e78 <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	48001000 	.word	0x48001000

0800107c <SPI_read_register>:
/**
 *  Select the register to read from and transmit the data using TxData
 *  Rxdata will be the returned data
 *
 */
uint8_t SPI_read_register(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel, uint8_t* Rxdata) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	460b      	mov	r3, r1
 8001086:	607a      	str	r2, [r7, #4]
 8001088:	72fb      	strb	r3, [r7, #11]
	uint8_t ret;
	// issue a read coomand and read data
	ret = SPI_write_command(hspi, reg_to_sel);
 800108a:	7afb      	ldrb	r3, [r7, #11]
 800108c:	4619      	mov	r1, r3
 800108e:	68f8      	ldr	r0, [r7, #12]
 8001090:	f7ff ff52 	bl	8000f38 <SPI_write_command>
 8001094:	4603      	mov	r3, r0
 8001096:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8001098:	7dfb      	ldrb	r3, [r7, #23]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <SPI_read_register+0x26>
		return DISPLAY_ERROR;
 800109e:	23ff      	movs	r3, #255	; 0xff
 80010a0:	e00b      	b.n	80010ba <SPI_read_register+0x3e>

	ret = SPI_read_data(hspi, Rxdata);
 80010a2:	6879      	ldr	r1, [r7, #4]
 80010a4:	68f8      	ldr	r0, [r7, #12]
 80010a6:	f7ff ff7d 	bl	8000fa4 <SPI_read_data>
 80010aa:	4603      	mov	r3, r0
 80010ac:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 80010ae:	7dfb      	ldrb	r3, [r7, #23]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <SPI_read_register+0x3c>
		return DISPLAY_ERROR;
 80010b4:	23ff      	movs	r3, #255	; 0xff
 80010b6:	e000      	b.n	80010ba <SPI_read_register+0x3e>

	return DISPLAY_OK;
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <SPI_write_register>:

/**
 *  Select the register to write to and transmit the data using TxData
 *
 */
uint8_t SPI_write_register(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel, uint8_t* TxData) {
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b086      	sub	sp, #24
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	60f8      	str	r0, [r7, #12]
 80010ca:	460b      	mov	r3, r1
 80010cc:	607a      	str	r2, [r7, #4]
 80010ce:	72fb      	strb	r3, [r7, #11]
	uint8_t ret;
	ret = SPI_write_command(hspi, reg_to_sel);
 80010d0:	7afb      	ldrb	r3, [r7, #11]
 80010d2:	4619      	mov	r1, r3
 80010d4:	68f8      	ldr	r0, [r7, #12]
 80010d6:	f7ff ff2f 	bl	8000f38 <SPI_write_command>
 80010da:	4603      	mov	r3, r0
 80010dc:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 80010de:	7dfb      	ldrb	r3, [r7, #23]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <SPI_write_register+0x26>
		return DISPLAY_ERROR;
 80010e4:	23ff      	movs	r3, #255	; 0xff
 80010e6:	e00b      	b.n	8001100 <SPI_write_register+0x3e>

	ret = SPI_write_data(hspi, TxData);
 80010e8:	6879      	ldr	r1, [r7, #4]
 80010ea:	68f8      	ldr	r0, [r7, #12]
 80010ec:	f7ff ff90 	bl	8001010 <SPI_write_data>
 80010f0:	4603      	mov	r3, r0
 80010f2:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 80010f4:	7dfb      	ldrb	r3, [r7, #23]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <SPI_write_register+0x3c>
		return DISPLAY_ERROR;
 80010fa:	23ff      	movs	r3, #255	; 0xff
 80010fc:	e000      	b.n	8001100 <SPI_write_register+0x3e>

	return DISPLAY_OK;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3718      	adds	r7, #24
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <wait_poll>:
/**
 *  Select the register to write to and transmit the data using TxData
 *	return true if expected status has been reached
 *  return false if SPI_read has errors
 */
bool wait_poll(SPI_HandleTypeDef* hspi,uint8_t reg_to_sel, uint8_t wait_flag) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	460b      	mov	r3, r1
 8001112:	70fb      	strb	r3, [r7, #3]
 8001114:	4613      	mov	r3, r2
 8001116:	70bb      	strb	r3, [r7, #2]
	uint8_t RxData;
	uint8_t ret;
	// wait for the command to finish
	while(1) {
		RxData = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	73bb      	strb	r3, [r7, #14]
		ret = SPI_read_register(hspi, reg_to_sel, &RxData);
 800111c:	f107 020e 	add.w	r2, r7, #14
 8001120:	78fb      	ldrb	r3, [r7, #3]
 8001122:	4619      	mov	r1, r3
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f7ff ffa9 	bl	800107c <SPI_read_register>
 800112a:	4603      	mov	r3, r0
 800112c:	73fb      	strb	r3, [r7, #15]
		if(ret != DISPLAY_OK)
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <wait_poll+0x30>
			return false;
 8001134:	2300      	movs	r3, #0
 8001136:	e006      	b.n	8001146 <wait_poll+0x3e>
		if(!(RxData & wait_flag))
 8001138:	7bba      	ldrb	r2, [r7, #14]
 800113a:	78bb      	ldrb	r3, [r7, #2]
 800113c:	4013      	ands	r3, r2
 800113e:	b2db      	uxtb	r3, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	d1e9      	bne.n	8001118 <wait_poll+0x10>
			return true;
 8001144:	2301      	movs	r3, #1
	}
	// unreach but return to avoid compiler yelling
	return false;
}
 8001146:	4618      	mov	r0, r3
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <rect_helper>:
 *	|					   |
 *	|					   |
 *	|					   |
 *	Y  X----------------X1 Y
 */
void rect_helper(SPI_HandleTypeDef* hspi, int16_t x, int16_t y, int16_t x1, int16_t y1, uint16_t color, bool filled){
 800114e:	b580      	push	{r7, lr}
 8001150:	b086      	sub	sp, #24
 8001152:	af00      	add	r7, sp, #0
 8001154:	60f8      	str	r0, [r7, #12]
 8001156:	4608      	mov	r0, r1
 8001158:	4611      	mov	r1, r2
 800115a:	461a      	mov	r2, r3
 800115c:	4603      	mov	r3, r0
 800115e:	817b      	strh	r3, [r7, #10]
 8001160:	460b      	mov	r3, r1
 8001162:	813b      	strh	r3, [r7, #8]
 8001164:	4613      	mov	r3, r2
 8001166:	80fb      	strh	r3, [r7, #6]
	uint8_t TxData = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	75fb      	strb	r3, [r7, #23]

	// Set X
	SPI_write_command(hspi, 0x91);
 800116c:	2191      	movs	r1, #145	; 0x91
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f7ff fee2 	bl	8000f38 <SPI_write_command>
	TxData = x;
 8001174:	897b      	ldrh	r3, [r7, #10]
 8001176:	b2db      	uxtb	r3, r3
 8001178:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 800117a:	f107 0317 	add.w	r3, r7, #23
 800117e:	4619      	mov	r1, r3
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f7ff ff45 	bl	8001010 <SPI_write_data>
	SPI_write_command(hspi, 0x92);
 8001186:	2192      	movs	r1, #146	; 0x92
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	f7ff fed5 	bl	8000f38 <SPI_write_command>
	TxData = x >> 8;
 800118e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001192:	121b      	asrs	r3, r3, #8
 8001194:	b21b      	sxth	r3, r3
 8001196:	b2db      	uxtb	r3, r3
 8001198:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 800119a:	f107 0317 	add.w	r3, r7, #23
 800119e:	4619      	mov	r1, r3
 80011a0:	68f8      	ldr	r0, [r7, #12]
 80011a2:	f7ff ff35 	bl	8001010 <SPI_write_data>

	// Set Y
	SPI_write_command(hspi, 0x93);
 80011a6:	2193      	movs	r1, #147	; 0x93
 80011a8:	68f8      	ldr	r0, [r7, #12]
 80011aa:	f7ff fec5 	bl	8000f38 <SPI_write_command>
	TxData = y;
 80011ae:	893b      	ldrh	r3, [r7, #8]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80011b4:	f107 0317 	add.w	r3, r7, #23
 80011b8:	4619      	mov	r1, r3
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f7ff ff28 	bl	8001010 <SPI_write_data>
	SPI_write_command(hspi, 0x94);
 80011c0:	2194      	movs	r1, #148	; 0x94
 80011c2:	68f8      	ldr	r0, [r7, #12]
 80011c4:	f7ff feb8 	bl	8000f38 <SPI_write_command>
	TxData = y >> 8;
 80011c8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80011cc:	121b      	asrs	r3, r3, #8
 80011ce:	b21b      	sxth	r3, r3
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80011d4:	f107 0317 	add.w	r3, r7, #23
 80011d8:	4619      	mov	r1, r3
 80011da:	68f8      	ldr	r0, [r7, #12]
 80011dc:	f7ff ff18 	bl	8001010 <SPI_write_data>

	// set X1
	SPI_write_command(hspi, 0x95);
 80011e0:	2195      	movs	r1, #149	; 0x95
 80011e2:	68f8      	ldr	r0, [r7, #12]
 80011e4:	f7ff fea8 	bl	8000f38 <SPI_write_command>
	TxData = x1;
 80011e8:	88fb      	ldrh	r3, [r7, #6]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80011ee:	f107 0317 	add.w	r3, r7, #23
 80011f2:	4619      	mov	r1, r3
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f7ff ff0b 	bl	8001010 <SPI_write_data>
	SPI_write_command(hspi, 0x96);
 80011fa:	2196      	movs	r1, #150	; 0x96
 80011fc:	68f8      	ldr	r0, [r7, #12]
 80011fe:	f7ff fe9b 	bl	8000f38 <SPI_write_command>
	TxData = x1 >> 8;
 8001202:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001206:	121b      	asrs	r3, r3, #8
 8001208:	b21b      	sxth	r3, r3
 800120a:	b2db      	uxtb	r3, r3
 800120c:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 800120e:	f107 0317 	add.w	r3, r7, #23
 8001212:	4619      	mov	r1, r3
 8001214:	68f8      	ldr	r0, [r7, #12]
 8001216:	f7ff fefb 	bl	8001010 <SPI_write_data>

	// set Y1
	SPI_write_command(hspi, 0x97);
 800121a:	2197      	movs	r1, #151	; 0x97
 800121c:	68f8      	ldr	r0, [r7, #12]
 800121e:	f7ff fe8b 	bl	8000f38 <SPI_write_command>
	TxData = y1;
 8001222:	8c3b      	ldrh	r3, [r7, #32]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8001228:	f107 0317 	add.w	r3, r7, #23
 800122c:	4619      	mov	r1, r3
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f7ff feee 	bl	8001010 <SPI_write_data>
	SPI_write_command(hspi, 0x98);
 8001234:	2198      	movs	r1, #152	; 0x98
 8001236:	68f8      	ldr	r0, [r7, #12]
 8001238:	f7ff fe7e 	bl	8000f38 <SPI_write_command>
	TxData = y1 >> 8;
 800123c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001240:	121b      	asrs	r3, r3, #8
 8001242:	b21b      	sxth	r3, r3
 8001244:	b2db      	uxtb	r3, r3
 8001246:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8001248:	f107 0317 	add.w	r3, r7, #23
 800124c:	4619      	mov	r1, r3
 800124e:	68f8      	ldr	r0, [r7, #12]
 8001250:	f7ff fede 	bl	8001010 <SPI_write_data>

	// set Color
	SPI_write_command(hspi, 0x63);
 8001254:	2163      	movs	r1, #99	; 0x63
 8001256:	68f8      	ldr	r0, [r7, #12]
 8001258:	f7ff fe6e 	bl	8000f38 <SPI_write_command>
	TxData = (color & 0xf800) >> 11;
 800125c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800125e:	0adb      	lsrs	r3, r3, #11
 8001260:	b29b      	uxth	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8001266:	f107 0317 	add.w	r3, r7, #23
 800126a:	4619      	mov	r1, r3
 800126c:	68f8      	ldr	r0, [r7, #12]
 800126e:	f7ff fecf 	bl	8001010 <SPI_write_data>
	SPI_write_command(hspi, 0x64);
 8001272:	2164      	movs	r1, #100	; 0x64
 8001274:	68f8      	ldr	r0, [r7, #12]
 8001276:	f7ff fe5f 	bl	8000f38 <SPI_write_command>
	TxData = (color & 0x07e0) >> 5;
 800127a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800127c:	115b      	asrs	r3, r3, #5
 800127e:	b2db      	uxtb	r3, r3
 8001280:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001284:	b2db      	uxtb	r3, r3
 8001286:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8001288:	f107 0317 	add.w	r3, r7, #23
 800128c:	4619      	mov	r1, r3
 800128e:	68f8      	ldr	r0, [r7, #12]
 8001290:	f7ff febe 	bl	8001010 <SPI_write_data>
	SPI_write_command(hspi, 0x65);
 8001294:	2165      	movs	r1, #101	; 0x65
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f7ff fe4e 	bl	8000f38 <SPI_write_command>
	TxData = color & 0x001f;
 800129c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	f003 031f 	and.w	r3, r3, #31
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80012a8:	f107 0317 	add.w	r3, r7, #23
 80012ac:	4619      	mov	r1, r3
 80012ae:	68f8      	ldr	r0, [r7, #12]
 80012b0:	f7ff feae 	bl	8001010 <SPI_write_data>

	// Draw
	SPI_write_command(hspi, RA8875_DCR);
 80012b4:	2190      	movs	r1, #144	; 0x90
 80012b6:	68f8      	ldr	r0, [r7, #12]
 80012b8:	f7ff fe3e 	bl	8000f38 <SPI_write_command>
	if(filled == true) {
 80012bc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d108      	bne.n	80012d6 <rect_helper+0x188>
		TxData = 0xB0;
 80012c4:	23b0      	movs	r3, #176	; 0xb0
 80012c6:	75fb      	strb	r3, [r7, #23]
		SPI_write_data(hspi, &TxData);
 80012c8:	f107 0317 	add.w	r3, r7, #23
 80012cc:	4619      	mov	r1, r3
 80012ce:	68f8      	ldr	r0, [r7, #12]
 80012d0:	f7ff fe9e 	bl	8001010 <SPI_write_data>
 80012d4:	e007      	b.n	80012e6 <rect_helper+0x198>
	} else {
		TxData = 0x90;
 80012d6:	2390      	movs	r3, #144	; 0x90
 80012d8:	75fb      	strb	r3, [r7, #23]
		SPI_write_data(hspi, &TxData);
 80012da:	f107 0317 	add.w	r3, r7, #23
 80012de:	4619      	mov	r1, r3
 80012e0:	68f8      	ldr	r0, [r7, #12]
 80012e2:	f7ff fe95 	bl	8001010 <SPI_write_data>
	}

	wait_poll(hspi, RA8875_DCR, RA8875_DCR_LINESQUTRI_STATUS);
 80012e6:	2280      	movs	r2, #128	; 0x80
 80012e8:	2190      	movs	r1, #144	; 0x90
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f7ff ff0c 	bl	8001108 <wait_poll>
}
 80012f0:	bf00      	nop
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <initialize_PLL>:

/**
 * Initialize the PLL
 *
 */
uint8_t initialize_PLL(SPI_HandleTypeDef* hspi){
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	73fb      	strb	r3, [r7, #15]
	uint8_t TxData = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	73bb      	strb	r3, [r7, #14]

	TxData = RA8875_PLLC1_PLLDIV1 + 11;
 8001308:	230b      	movs	r3, #11
 800130a:	73bb      	strb	r3, [r7, #14]
	ret = SPI_write_register(hspi, RA8875_PLLC1, &TxData);
 800130c:	f107 030e 	add.w	r3, r7, #14
 8001310:	461a      	mov	r2, r3
 8001312:	2188      	movs	r1, #136	; 0x88
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff fed4 	bl	80010c2 <SPI_write_register>
 800131a:	4603      	mov	r3, r0
 800131c:	73fb      	strb	r3, [r7, #15]
	if (ret != DISPLAY_OK)
 800131e:	7bfb      	ldrb	r3, [r7, #15]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <initialize_PLL+0x30>
		return DISPLAY_ERROR;
 8001324:	23ff      	movs	r3, #255	; 0xff
 8001326:	e016      	b.n	8001356 <initialize_PLL+0x5e>
	HAL_Delay(1);
 8001328:	2001      	movs	r0, #1
 800132a:	f005 fef5 	bl	8007118 <HAL_Delay>

	TxData = RA8875_PLLC2_DIV4;
 800132e:	2302      	movs	r3, #2
 8001330:	73bb      	strb	r3, [r7, #14]
	ret = SPI_write_register(hspi,  RA8875_PLLC2, &TxData);
 8001332:	f107 030e 	add.w	r3, r7, #14
 8001336:	461a      	mov	r2, r3
 8001338:	2189      	movs	r1, #137	; 0x89
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff fec1 	bl	80010c2 <SPI_write_register>
 8001340:	4603      	mov	r3, r0
 8001342:	73fb      	strb	r3, [r7, #15]
	if (ret != DISPLAY_OK)
 8001344:	7bfb      	ldrb	r3, [r7, #15]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <initialize_PLL+0x56>
		return DISPLAY_ERROR;
 800134a:	23ff      	movs	r3, #255	; 0xff
 800134c:	e003      	b.n	8001356 <initialize_PLL+0x5e>
	HAL_Delay(1);
 800134e:	2001      	movs	r0, #1
 8001350:	f005 fee2 	bl	8007118 <HAL_Delay>

	return DISPLAY_OK;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
	...

08001360 <initialize_driverIC>:

/**
 *  Initialize the driver IC (clock setup, etc etc)
 */
uint8_t initialize_driverIC(SPI_HandleTypeDef* hspi){
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	75fb      	strb	r3, [r7, #23]
	uint8_t TxData = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	733b      	strb	r3, [r7, #12]

	// Timing value
	uint8_t   pixclk = RA8875_PCSR_PDATL | RA8875_PCSR_2CLK;
 8001370:	2381      	movs	r3, #129	; 0x81
 8001372:	75bb      	strb	r3, [r7, #22]
	uint8_t   hsync_nondisp = 26;
 8001374:	231a      	movs	r3, #26
 8001376:	757b      	strb	r3, [r7, #21]
	uint8_t   hsync_start = 32;
 8001378:	2320      	movs	r3, #32
 800137a:	753b      	strb	r3, [r7, #20]
	uint8_t   hsync_pw = 96;
 800137c:	2360      	movs	r3, #96	; 0x60
 800137e:	74fb      	strb	r3, [r7, #19]
	uint8_t   hsync_finetune = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	74bb      	strb	r3, [r7, #18]
	uint16_t  vsync_nondisp = 32;
 8001384:	2320      	movs	r3, #32
 8001386:	823b      	strh	r3, [r7, #16]
	uint16_t  vsync_start = 23;
 8001388:	2317      	movs	r3, #23
 800138a:	81fb      	strh	r3, [r7, #14]
	uint8_t   vsync_pw = 2;
 800138c:	2302      	movs	r3, #2
 800138e:	737b      	strb	r3, [r7, #13]
	display_voffset = 0; // vertical offset can be changed over here
 8001390:	4bd0      	ldr	r3, [pc, #832]	; (80016d4 <initialize_driverIC+0x374>)
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]

	initialize_PLL(hspi);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7ff ffae 	bl	80012f8 <initialize_PLL>

	TxData = RA8875_SYSR_16BPP | RA8875_SYSR_MCU8;
 800139c:	230c      	movs	r3, #12
 800139e:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_SYSR , &TxData);
 80013a0:	f107 030c 	add.w	r3, r7, #12
 80013a4:	461a      	mov	r2, r3
 80013a6:	2110      	movs	r1, #16
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff fe8a 	bl	80010c2 <SPI_write_register>
 80013ae:	4603      	mov	r3, r0
 80013b0:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 80013b2:	7dfb      	ldrb	r3, [r7, #23]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <initialize_driverIC+0x5c>
		return DISPLAY_ERROR;
 80013b8:	23ff      	movs	r3, #255	; 0xff
 80013ba:	e1a2      	b.n	8001702 <initialize_driverIC+0x3a2>

	TxData = pixclk;
 80013bc:	7dbb      	ldrb	r3, [r7, #22]
 80013be:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_PCSR , &TxData);
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	461a      	mov	r2, r3
 80013c6:	2104      	movs	r1, #4
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff fe7a 	bl	80010c2 <SPI_write_register>
 80013ce:	4603      	mov	r3, r0
 80013d0:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 80013d2:	7dfb      	ldrb	r3, [r7, #23]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <initialize_driverIC+0x7c>
		return DISPLAY_ERROR;
 80013d8:	23ff      	movs	r3, #255	; 0xff
 80013da:	e192      	b.n	8001702 <initialize_driverIC+0x3a2>
	HAL_Delay(1);
 80013dc:	2001      	movs	r0, #1
 80013de:	f005 fe9b 	bl	8007118 <HAL_Delay>

	// Starting to set all the registers
	// return if errors occur in each segment (easier to debug)

	/* Horizontal settings registers */
	TxData = (display_width / 8) - 1;
 80013e2:	f44f 7348 	mov.w	r3, #800	; 0x320
 80013e6:	08db      	lsrs	r3, r3, #3
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	3b01      	subs	r3, #1
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HDWR , &TxData);
 80013f2:	f107 030c 	add.w	r3, r7, #12
 80013f6:	461a      	mov	r2, r3
 80013f8:	2114      	movs	r1, #20
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff fe61 	bl	80010c2 <SPI_write_register>
 8001400:	4603      	mov	r3, r0
 8001402:	461a      	mov	r2, r3
 8001404:	7dfb      	ldrb	r3, [r7, #23]
 8001406:	4313      	orrs	r3, r2
 8001408:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_HNDFTR_DE_HIGH + hsync_finetune;
 800140a:	7cbb      	ldrb	r3, [r7, #18]
 800140c:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HNDFTR , &TxData);
 800140e:	f107 030c 	add.w	r3, r7, #12
 8001412:	461a      	mov	r2, r3
 8001414:	2115      	movs	r1, #21
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff fe53 	bl	80010c2 <SPI_write_register>
 800141c:	4603      	mov	r3, r0
 800141e:	461a      	mov	r2, r3
 8001420:	7dfb      	ldrb	r3, [r7, #23]
 8001422:	4313      	orrs	r3, r2
 8001424:	75fb      	strb	r3, [r7, #23]
	TxData =  (hsync_nondisp - hsync_finetune - 2) / 8;
 8001426:	7d7a      	ldrb	r2, [r7, #21]
 8001428:	7cbb      	ldrb	r3, [r7, #18]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	3b02      	subs	r3, #2
 800142e:	2b00      	cmp	r3, #0
 8001430:	da00      	bge.n	8001434 <initialize_driverIC+0xd4>
 8001432:	3307      	adds	r3, #7
 8001434:	10db      	asrs	r3, r3, #3
 8001436:	b2db      	uxtb	r3, r3
 8001438:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HNDR , &TxData);
 800143a:	f107 030c 	add.w	r3, r7, #12
 800143e:	461a      	mov	r2, r3
 8001440:	2116      	movs	r1, #22
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fe3d 	bl	80010c2 <SPI_write_register>
 8001448:	4603      	mov	r3, r0
 800144a:	461a      	mov	r2, r3
 800144c:	7dfb      	ldrb	r3, [r7, #23]
 800144e:	4313      	orrs	r3, r2
 8001450:	75fb      	strb	r3, [r7, #23]
	TxData = hsync_start / 8 - 1;
 8001452:	7d3b      	ldrb	r3, [r7, #20]
 8001454:	08db      	lsrs	r3, r3, #3
 8001456:	b2db      	uxtb	r3, r3
 8001458:	3b01      	subs	r3, #1
 800145a:	b2db      	uxtb	r3, r3
 800145c:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSTR , &TxData);
 800145e:	f107 030c 	add.w	r3, r7, #12
 8001462:	461a      	mov	r2, r3
 8001464:	2117      	movs	r1, #23
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff fe2b 	bl	80010c2 <SPI_write_register>
 800146c:	4603      	mov	r3, r0
 800146e:	461a      	mov	r2, r3
 8001470:	7dfb      	ldrb	r3, [r7, #23]
 8001472:	4313      	orrs	r3, r2
 8001474:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_HPWR_LOW + (hsync_pw / 8 - 1);
 8001476:	7cfb      	ldrb	r3, [r7, #19]
 8001478:	08db      	lsrs	r3, r3, #3
 800147a:	b2db      	uxtb	r3, r3
 800147c:	3b01      	subs	r3, #1
 800147e:	b2db      	uxtb	r3, r3
 8001480:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HPWR , &TxData);
 8001482:	f107 030c 	add.w	r3, r7, #12
 8001486:	461a      	mov	r2, r3
 8001488:	2118      	movs	r1, #24
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7ff fe19 	bl	80010c2 <SPI_write_register>
 8001490:	4603      	mov	r3, r0
 8001492:	461a      	mov	r2, r3
 8001494:	7dfb      	ldrb	r3, [r7, #23]
 8001496:	4313      	orrs	r3, r2
 8001498:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 800149a:	7dfb      	ldrb	r3, [r7, #23]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <initialize_driverIC+0x144>
		return DISPLAY_ERROR;
 80014a0:	23ff      	movs	r3, #255	; 0xff
 80014a2:	e12e      	b.n	8001702 <initialize_driverIC+0x3a2>

	/* Vertical settings registers */
	TxData = (display_height - 1 + display_voffset) & 0xFF;
 80014a4:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80014a8:	b2da      	uxtb	r2, r3
 80014aa:	4b8a      	ldr	r3, [pc, #552]	; (80016d4 <initialize_driverIC+0x374>)
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	3b01      	subs	r3, #1
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VDHR0 , &TxData);
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	461a      	mov	r2, r3
 80014be:	2119      	movs	r1, #25
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff fdfe 	bl	80010c2 <SPI_write_register>
 80014c6:	4603      	mov	r3, r0
 80014c8:	461a      	mov	r2, r3
 80014ca:	7dfb      	ldrb	r3, [r7, #23]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	75fb      	strb	r3, [r7, #23]
	TxData = (display_height - 1 + display_voffset) >> 8;
 80014d0:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80014d4:	3b01      	subs	r3, #1
 80014d6:	4a7f      	ldr	r2, [pc, #508]	; (80016d4 <initialize_driverIC+0x374>)
 80014d8:	7812      	ldrb	r2, [r2, #0]
 80014da:	4413      	add	r3, r2
 80014dc:	121b      	asrs	r3, r3, #8
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VDHR1 , &TxData);
 80014e2:	f107 030c 	add.w	r3, r7, #12
 80014e6:	461a      	mov	r2, r3
 80014e8:	211a      	movs	r1, #26
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff fde9 	bl	80010c2 <SPI_write_register>
 80014f0:	4603      	mov	r3, r0
 80014f2:	461a      	mov	r2, r3
 80014f4:	7dfb      	ldrb	r3, [r7, #23]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	75fb      	strb	r3, [r7, #23]
	TxData =  vsync_nondisp - 1;
 80014fa:	8a3b      	ldrh	r3, [r7, #16]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	3b01      	subs	r3, #1
 8001500:	b2db      	uxtb	r3, r3
 8001502:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VNDR0 , &TxData);
 8001504:	f107 030c 	add.w	r3, r7, #12
 8001508:	461a      	mov	r2, r3
 800150a:	211b      	movs	r1, #27
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff fdd8 	bl	80010c2 <SPI_write_register>
 8001512:	4603      	mov	r3, r0
 8001514:	461a      	mov	r2, r3
 8001516:	7dfb      	ldrb	r3, [r7, #23]
 8001518:	4313      	orrs	r3, r2
 800151a:	75fb      	strb	r3, [r7, #23]
	TxData =  vsync_nondisp >> 8;
 800151c:	8a3b      	ldrh	r3, [r7, #16]
 800151e:	0a1b      	lsrs	r3, r3, #8
 8001520:	b29b      	uxth	r3, r3
 8001522:	b2db      	uxtb	r3, r3
 8001524:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VNDR1 , &TxData);
 8001526:	f107 030c 	add.w	r3, r7, #12
 800152a:	461a      	mov	r2, r3
 800152c:	211c      	movs	r1, #28
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff fdc7 	bl	80010c2 <SPI_write_register>
 8001534:	4603      	mov	r3, r0
 8001536:	461a      	mov	r2, r3
 8001538:	7dfb      	ldrb	r3, [r7, #23]
 800153a:	4313      	orrs	r3, r2
 800153c:	75fb      	strb	r3, [r7, #23]
	TxData = vsync_start - 1;
 800153e:	89fb      	ldrh	r3, [r7, #14]
 8001540:	b2db      	uxtb	r3, r3
 8001542:	3b01      	subs	r3, #1
 8001544:	b2db      	uxtb	r3, r3
 8001546:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSTR0 , &TxData);
 8001548:	f107 030c 	add.w	r3, r7, #12
 800154c:	461a      	mov	r2, r3
 800154e:	211d      	movs	r1, #29
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff fdb6 	bl	80010c2 <SPI_write_register>
 8001556:	4603      	mov	r3, r0
 8001558:	461a      	mov	r2, r3
 800155a:	7dfb      	ldrb	r3, [r7, #23]
 800155c:	4313      	orrs	r3, r2
 800155e:	75fb      	strb	r3, [r7, #23]
	TxData = vsync_start >> 8;
 8001560:	89fb      	ldrh	r3, [r7, #14]
 8001562:	0a1b      	lsrs	r3, r3, #8
 8001564:	b29b      	uxth	r3, r3
 8001566:	b2db      	uxtb	r3, r3
 8001568:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSTR1 , &TxData);
 800156a:	f107 030c 	add.w	r3, r7, #12
 800156e:	461a      	mov	r2, r3
 8001570:	211e      	movs	r1, #30
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff fda5 	bl	80010c2 <SPI_write_register>
 8001578:	4603      	mov	r3, r0
 800157a:	461a      	mov	r2, r3
 800157c:	7dfb      	ldrb	r3, [r7, #23]
 800157e:	4313      	orrs	r3, r2
 8001580:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_VPWR_LOW + vsync_pw - 1;
 8001582:	7b7b      	ldrb	r3, [r7, #13]
 8001584:	3b01      	subs	r3, #1
 8001586:	b2db      	uxtb	r3, r3
 8001588:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VPWR , &TxData);
 800158a:	f107 030c 	add.w	r3, r7, #12
 800158e:	461a      	mov	r2, r3
 8001590:	211f      	movs	r1, #31
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff fd95 	bl	80010c2 <SPI_write_register>
 8001598:	4603      	mov	r3, r0
 800159a:	461a      	mov	r2, r3
 800159c:	7dfb      	ldrb	r3, [r7, #23]
 800159e:	4313      	orrs	r3, r2
 80015a0:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 80015a2:	7dfb      	ldrb	r3, [r7, #23]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <initialize_driverIC+0x24c>
		return DISPLAY_ERROR;
 80015a8:	23ff      	movs	r3, #255	; 0xff
 80015aa:	e0aa      	b.n	8001702 <initialize_driverIC+0x3a2>

	/* Set active window X */
	TxData = 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSAW0 , &TxData);
 80015b0:	f107 030c 	add.w	r3, r7, #12
 80015b4:	461a      	mov	r2, r3
 80015b6:	2130      	movs	r1, #48	; 0x30
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff fd82 	bl	80010c2 <SPI_write_register>
 80015be:	4603      	mov	r3, r0
 80015c0:	461a      	mov	r2, r3
 80015c2:	7dfb      	ldrb	r3, [r7, #23]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	75fb      	strb	r3, [r7, #23]
	TxData = 0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSAW1 , &TxData);
 80015cc:	f107 030c 	add.w	r3, r7, #12
 80015d0:	461a      	mov	r2, r3
 80015d2:	2131      	movs	r1, #49	; 0x31
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff fd74 	bl	80010c2 <SPI_write_register>
 80015da:	4603      	mov	r3, r0
 80015dc:	461a      	mov	r2, r3
 80015de:	7dfb      	ldrb	r3, [r7, #23]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	75fb      	strb	r3, [r7, #23]
	TxData =  (display_width - 1) & 0xFF;
 80015e4:	f44f 7348 	mov.w	r3, #800	; 0x320
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	3b01      	subs	r3, #1
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HEAW0 , &TxData);
 80015f0:	f107 030c 	add.w	r3, r7, #12
 80015f4:	461a      	mov	r2, r3
 80015f6:	2134      	movs	r1, #52	; 0x34
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff fd62 	bl	80010c2 <SPI_write_register>
 80015fe:	4603      	mov	r3, r0
 8001600:	461a      	mov	r2, r3
 8001602:	7dfb      	ldrb	r3, [r7, #23]
 8001604:	4313      	orrs	r3, r2
 8001606:	75fb      	strb	r3, [r7, #23]
	TxData = (display_width - 1) >> 8;
 8001608:	f44f 7348 	mov.w	r3, #800	; 0x320
 800160c:	3b01      	subs	r3, #1
 800160e:	121b      	asrs	r3, r3, #8
 8001610:	b2db      	uxtb	r3, r3
 8001612:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HEAW1 , &TxData);
 8001614:	f107 030c 	add.w	r3, r7, #12
 8001618:	461a      	mov	r2, r3
 800161a:	2135      	movs	r1, #53	; 0x35
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff fd50 	bl	80010c2 <SPI_write_register>
 8001622:	4603      	mov	r3, r0
 8001624:	461a      	mov	r2, r3
 8001626:	7dfb      	ldrb	r3, [r7, #23]
 8001628:	4313      	orrs	r3, r2
 800162a:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 800162c:	7dfb      	ldrb	r3, [r7, #23]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <initialize_driverIC+0x2d6>
		return DISPLAY_ERROR;
 8001632:	23ff      	movs	r3, #255	; 0xff
 8001634:	e065      	b.n	8001702 <initialize_driverIC+0x3a2>

	/* Set active window Y */
	TxData = 0 + display_voffset;
 8001636:	4b27      	ldr	r3, [pc, #156]	; (80016d4 <initialize_driverIC+0x374>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSAW0 , &TxData);
 800163c:	f107 030c 	add.w	r3, r7, #12
 8001640:	461a      	mov	r2, r3
 8001642:	2132      	movs	r1, #50	; 0x32
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff fd3c 	bl	80010c2 <SPI_write_register>
 800164a:	4603      	mov	r3, r0
 800164c:	461a      	mov	r2, r3
 800164e:	7dfb      	ldrb	r3, [r7, #23]
 8001650:	4313      	orrs	r3, r2
 8001652:	75fb      	strb	r3, [r7, #23]
	TxData = 0 + display_voffset;
 8001654:	4b1f      	ldr	r3, [pc, #124]	; (80016d4 <initialize_driverIC+0x374>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSAW1 , &TxData);
 800165a:	f107 030c 	add.w	r3, r7, #12
 800165e:	461a      	mov	r2, r3
 8001660:	2133      	movs	r1, #51	; 0x33
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff fd2d 	bl	80010c2 <SPI_write_register>
 8001668:	4603      	mov	r3, r0
 800166a:	461a      	mov	r2, r3
 800166c:	7dfb      	ldrb	r3, [r7, #23]
 800166e:	4313      	orrs	r3, r2
 8001670:	75fb      	strb	r3, [r7, #23]
	TxData =  (display_height - 1 + display_voffset) & 0xFF;
 8001672:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001676:	b2da      	uxtb	r2, r3
 8001678:	4b16      	ldr	r3, [pc, #88]	; (80016d4 <initialize_driverIC+0x374>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	4413      	add	r3, r2
 800167e:	b2db      	uxtb	r3, r3
 8001680:	3b01      	subs	r3, #1
 8001682:	b2db      	uxtb	r3, r3
 8001684:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VEAW0 , &TxData);
 8001686:	f107 030c 	add.w	r3, r7, #12
 800168a:	461a      	mov	r2, r3
 800168c:	2136      	movs	r1, #54	; 0x36
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f7ff fd17 	bl	80010c2 <SPI_write_register>
 8001694:	4603      	mov	r3, r0
 8001696:	461a      	mov	r2, r3
 8001698:	7dfb      	ldrb	r3, [r7, #23]
 800169a:	4313      	orrs	r3, r2
 800169c:	75fb      	strb	r3, [r7, #23]
	TxData = (display_height - 1 + display_voffset) >> 8;
 800169e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80016a2:	3b01      	subs	r3, #1
 80016a4:	4a0b      	ldr	r2, [pc, #44]	; (80016d4 <initialize_driverIC+0x374>)
 80016a6:	7812      	ldrb	r2, [r2, #0]
 80016a8:	4413      	add	r3, r2
 80016aa:	121b      	asrs	r3, r3, #8
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VEAW1 , &TxData);
 80016b0:	f107 030c 	add.w	r3, r7, #12
 80016b4:	461a      	mov	r2, r3
 80016b6:	2137      	movs	r1, #55	; 0x37
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f7ff fd02 	bl	80010c2 <SPI_write_register>
 80016be:	4603      	mov	r3, r0
 80016c0:	461a      	mov	r2, r3
 80016c2:	7dfb      	ldrb	r3, [r7, #23]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 80016c8:	7dfb      	ldrb	r3, [r7, #23]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d004      	beq.n	80016d8 <initialize_driverIC+0x378>
		return DISPLAY_ERROR;
 80016ce:	23ff      	movs	r3, #255	; 0xff
 80016d0:	e017      	b.n	8001702 <initialize_driverIC+0x3a2>
 80016d2:	bf00      	nop
 80016d4:	2000021c 	.word	0x2000021c

	/* Clear the entire window */
	TxData = RA8875_MCLR_START | RA8875_MCLR_FULL;
 80016d8:	2380      	movs	r3, #128	; 0x80
 80016da:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_MCLR, &TxData);
 80016dc:	f107 030c 	add.w	r3, r7, #12
 80016e0:	461a      	mov	r2, r3
 80016e2:	218e      	movs	r1, #142	; 0x8e
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff fcec 	bl	80010c2 <SPI_write_register>
 80016ea:	4603      	mov	r3, r0
 80016ec:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 80016ee:	7dfb      	ldrb	r3, [r7, #23]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <initialize_driverIC+0x398>
		return DISPLAY_ERROR;
 80016f4:	23ff      	movs	r3, #255	; 0xff
 80016f6:	e004      	b.n	8001702 <initialize_driverIC+0x3a2>

	HAL_Delay(500);
 80016f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016fc:	f005 fd0c 	bl	8007118 <HAL_Delay>

	return DISPLAY_OK;
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop

0800170c <initialize_display>:

/**
 *  initialize the LCD driver and any HW required by the display.
 *  Returns true if display is successfully been initialized
 */
bool initialize_display(SPI_HandleTypeDef *hspi) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint8_t ret;
  uint8_t reg;
  uint8_t RxData = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	737b      	strb	r3, [r7, #13]

  // CS pin to High before we start writing
  HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8001718:	2201      	movs	r2, #1
 800171a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800171e:	481b      	ldr	r0, [pc, #108]	; (800178c <initialize_display+0x80>)
 8001720:	f007 fbaa 	bl	8008e78 <HAL_GPIO_WritePin>

  // CS pin to LOW and to HIGH to reset
  HAL_GPIO_WritePin(GPIOE, RST_PIN, GPIO_PIN_RESET);
 8001724:	2200      	movs	r2, #0
 8001726:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800172a:	4818      	ldr	r0, [pc, #96]	; (800178c <initialize_display+0x80>)
 800172c:	f007 fba4 	bl	8008e78 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001730:	2064      	movs	r0, #100	; 0x64
 8001732:	f005 fcf1 	bl	8007118 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOE, RST_PIN, GPIO_PIN_SET);
 8001736:	2201      	movs	r2, #1
 8001738:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800173c:	4813      	ldr	r0, [pc, #76]	; (800178c <initialize_display+0x80>)
 800173e:	f007 fb9b 	bl	8008e78 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001742:	2064      	movs	r0, #100	; 0x64
 8001744:	f005 fce8 	bl	8007118 <HAL_Delay>

  // read Register 0 to check the model
  reg = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	73fb      	strb	r3, [r7, #15]
  ret = SPI_read_register(hspi, reg, &RxData);
 800174c:	f107 020d 	add.w	r2, r7, #13
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	4619      	mov	r1, r3
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff fc91 	bl	800107c <SPI_read_register>
 800175a:	4603      	mov	r3, r0
 800175c:	73bb      	strb	r3, [r7, #14]
  if(ret != DISPLAY_OK || RxData != 0x75)
 800175e:	7bbb      	ldrb	r3, [r7, #14]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d102      	bne.n	800176a <initialize_display+0x5e>
 8001764:	7b7b      	ldrb	r3, [r7, #13]
 8001766:	2b75      	cmp	r3, #117	; 0x75
 8001768:	d001      	beq.n	800176e <initialize_display+0x62>
	  return false;
 800176a:	2300      	movs	r3, #0
 800176c:	e00a      	b.n	8001784 <initialize_display+0x78>

  ret = initialize_driverIC(hspi);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f7ff fdf6 	bl	8001360 <initialize_driverIC>
 8001774:	4603      	mov	r3, r0
 8001776:	73bb      	strb	r3, [r7, #14]
  if(ret != DISPLAY_OK)
 8001778:	7bbb      	ldrb	r3, [r7, #14]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <initialize_display+0x76>
	  return false;
 800177e:	2300      	movs	r3, #0
 8001780:	e000      	b.n	8001784 <initialize_display+0x78>

  return true;
 8001782:	2301      	movs	r3, #1
}
 8001784:	4618      	mov	r0, r3
 8001786:	3710      	adds	r7, #16
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	48001000 	.word	0x48001000

08001790 <display_on>:

/**
 *  Power on the display
 */
void display_on(SPI_HandleTypeDef *hspi, bool on){
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	460b      	mov	r3, r1
 800179a:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 80017a0:	78fb      	ldrb	r3, [r7, #3]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d109      	bne.n	80017ba <display_on+0x2a>
	{
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPON;
 80017a6:	2380      	movs	r3, #128	; 0x80
 80017a8:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
 80017aa:	f107 030f 	add.w	r3, r7, #15
 80017ae:	461a      	mov	r2, r3
 80017b0:	2101      	movs	r1, #1
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff fc85 	bl	80010c2 <SPI_write_register>
	else
	{
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPOFF;
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
	}
	return;
 80017b8:	e009      	b.n	80017ce <display_on+0x3e>
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPOFF;
 80017ba:	2300      	movs	r3, #0
 80017bc:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
 80017be:	f107 030f 	add.w	r3, r7, #15
 80017c2:	461a      	mov	r2, r3
 80017c4:	2101      	movs	r1, #1
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f7ff fc7b 	bl	80010c2 <SPI_write_register>
	return;
 80017cc:	bf00      	nop
}
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <GPIOX_on>:

/**
 *  Set the Extra General Purpose IO Register
 *
 */
void GPIOX_on(SPI_HandleTypeDef *hspi, bool on){
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	460b      	mov	r3, r1
 80017de:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = 0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 80017e4:	78fb      	ldrb	r3, [r7, #3]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d109      	bne.n	80017fe <GPIOX_on+0x2a>
	{
		TxData = 1;
 80017ea:	2301      	movs	r3, #1
 80017ec:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
 80017ee:	f107 030f 	add.w	r3, r7, #15
 80017f2:	461a      	mov	r2, r3
 80017f4:	21c7      	movs	r1, #199	; 0xc7
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7ff fc63 	bl	80010c2 <SPI_write_register>
	else
	{
		TxData = 0;
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
	}
	return;
 80017fc:	e009      	b.n	8001812 <GPIOX_on+0x3e>
		TxData = 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
 8001802:	f107 030f 	add.w	r3, r7, #15
 8001806:	461a      	mov	r2, r3
 8001808:	21c7      	movs	r1, #199	; 0xc7
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f7ff fc59 	bl	80010c2 <SPI_write_register>
	return;
 8001810:	bf00      	nop
}
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <PWM1_config>:

/**
 *  Configure the PWM1 clock
 */
void PWM1_config(SPI_HandleTypeDef *hspi, bool on, uint8_t clock){
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	460b      	mov	r3, r1
 8001822:	70fb      	strb	r3, [r7, #3]
 8001824:	4613      	mov	r3, r2
 8001826:	70bb      	strb	r3, [r7, #2]
	uint8_t TxData = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	2b01      	cmp	r3, #1
 8001830:	d111      	bne.n	8001856 <PWM1_config+0x3e>
	{
		TxData = RA8875_P1CR_ENABLE | (clock & 0xF);
 8001832:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	b25b      	sxtb	r3, r3
 800183c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001840:	b25b      	sxtb	r3, r3
 8001842:	b2db      	uxtb	r3, r3
 8001844:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
 8001846:	f107 030f 	add.w	r3, r7, #15
 800184a:	461a      	mov	r2, r3
 800184c:	218a      	movs	r1, #138	; 0x8a
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff fc37 	bl	80010c2 <SPI_write_register>
	else
	{
		TxData = RA8875_P1CR_DISABLE | (clock & 0xF);
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
	}
	return;
 8001854:	e00c      	b.n	8001870 <PWM1_config+0x58>
		TxData = RA8875_P1CR_DISABLE | (clock & 0xF);
 8001856:	78bb      	ldrb	r3, [r7, #2]
 8001858:	f003 030f 	and.w	r3, r3, #15
 800185c:	b2db      	uxtb	r3, r3
 800185e:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
 8001860:	f107 030f 	add.w	r3, r7, #15
 8001864:	461a      	mov	r2, r3
 8001866:	218a      	movs	r1, #138	; 0x8a
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f7ff fc2a 	bl	80010c2 <SPI_write_register>
	return;
 800186e:	bf00      	nop
}
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <PWM1_out>:

/**
 * Configure the duty cycle of the PWM
 *
 */
void PWM1_out(SPI_HandleTypeDef *hspi, uint8_t duty_cycle){
 8001876:	b580      	push	{r7, lr}
 8001878:	b084      	sub	sp, #16
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
 800187e:	460b      	mov	r3, r1
 8001880:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = duty_cycle;
 8001882:	78fb      	ldrb	r3, [r7, #3]
 8001884:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, RA8875_P1DCR, &TxData);
 8001886:	f107 030f 	add.w	r3, r7, #15
 800188a:	461a      	mov	r2, r3
 800188c:	218b      	movs	r1, #139	; 0x8b
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7ff fc17 	bl	80010c2 <SPI_write_register>
}
 8001894:	bf00      	nop
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <fill_screen>:

/**
 *  Fill the screen with color
 *
 */
void fill_screen(SPI_HandleTypeDef *hspi, uint16_t color) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af04      	add	r7, sp, #16
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	460b      	mov	r3, r1
 80018a6:	807b      	strh	r3, [r7, #2]
	rect_helper(hspi, 0, 0, display_width - 1, display_height - 1, color, true);
 80018a8:	f44f 7348 	mov.w	r3, #800	; 0x320
 80018ac:	3b01      	subs	r3, #1
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	b219      	sxth	r1, r3
 80018b2:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80018b6:	3b01      	subs	r3, #1
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	2201      	movs	r2, #1
 80018be:	9202      	str	r2, [sp, #8]
 80018c0:	887a      	ldrh	r2, [r7, #2]
 80018c2:	9201      	str	r2, [sp, #4]
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	460b      	mov	r3, r1
 80018c8:	2200      	movs	r2, #0
 80018ca:	2100      	movs	r1, #0
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff fc3e 	bl	800114e <rect_helper>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <text_mode>:

/**
 *  Sets the display in text mode
 *
 */
void text_mode(SPI_HandleTypeDef *hspi) {
 80018da:	b580      	push	{r7, lr}
 80018dc:	b084      	sub	sp, #16
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
	uint8_t RxData = 0;
 80018e2:	2300      	movs	r3, #0
 80018e4:	73fb      	strb	r3, [r7, #15]
	// Set text mode
	SPI_read_register(hspi, RA8875_MWCR0, &RxData);
 80018e6:	f107 030f 	add.w	r3, r7, #15
 80018ea:	461a      	mov	r2, r3
 80018ec:	2140      	movs	r1, #64	; 0x40
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7ff fbc4 	bl	800107c <SPI_read_register>
	RxData |= RA8875_MWCR0_TXTMODE;
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	73fb      	strb	r3, [r7, #15]
	SPI_write_data(hspi, &RxData);
 80018fe:	f107 030f 	add.w	r3, r7, #15
 8001902:	4619      	mov	r1, r3
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff fb83 	bl	8001010 <SPI_write_data>

	// Select internal (ROM) font
	SPI_read_register(hspi, 0x21, &RxData);
 800190a:	f107 030f 	add.w	r3, r7, #15
 800190e:	461a      	mov	r2, r3
 8001910:	2121      	movs	r1, #33	; 0x21
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7ff fbb2 	bl	800107c <SPI_read_register>
	RxData &= ~((1 << 7) | (1 << 5)); // clear bits 7 and 5
 8001918:	7bfb      	ldrb	r3, [r7, #15]
 800191a:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 800191e:	b2db      	uxtb	r3, r3
 8001920:	73fb      	strb	r3, [r7, #15]
	SPI_write_data(hspi, &RxData);
 8001922:	f107 030f 	add.w	r3, r7, #15
 8001926:	4619      	mov	r1, r3
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f7ff fb71 	bl	8001010 <SPI_write_data>
}
 800192e:	bf00      	nop
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <set_cursor>:

/**
 *  Set the location of the cursor
 *
 */
void set_cursor(SPI_HandleTypeDef *hspi, uint16_t x, uint16_t y){
 8001936:	b580      	push	{r7, lr}
 8001938:	b084      	sub	sp, #16
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
 800193e:	460b      	mov	r3, r1
 8001940:	807b      	strh	r3, [r7, #2]
 8001942:	4613      	mov	r3, r2
 8001944:	803b      	strh	r3, [r7, #0]
	uint8_t TxData = 0;
 8001946:	2300      	movs	r3, #0
 8001948:	73fb      	strb	r3, [r7, #15]

	TxData = x & 0xFF;
 800194a:	887b      	ldrh	r3, [r7, #2]
 800194c:	b2db      	uxtb	r3, r3
 800194e:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2A, &TxData);
 8001950:	f107 030f 	add.w	r3, r7, #15
 8001954:	461a      	mov	r2, r3
 8001956:	212a      	movs	r1, #42	; 0x2a
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff fbb2 	bl	80010c2 <SPI_write_register>

	TxData = x >> 8;
 800195e:	887b      	ldrh	r3, [r7, #2]
 8001960:	0a1b      	lsrs	r3, r3, #8
 8001962:	b29b      	uxth	r3, r3
 8001964:	b2db      	uxtb	r3, r3
 8001966:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2B, &TxData);
 8001968:	f107 030f 	add.w	r3, r7, #15
 800196c:	461a      	mov	r2, r3
 800196e:	212b      	movs	r1, #43	; 0x2b
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff fba6 	bl	80010c2 <SPI_write_register>

	TxData = y & 0xFF;
 8001976:	883b      	ldrh	r3, [r7, #0]
 8001978:	b2db      	uxtb	r3, r3
 800197a:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2C, &TxData);
 800197c:	f107 030f 	add.w	r3, r7, #15
 8001980:	461a      	mov	r2, r3
 8001982:	212c      	movs	r1, #44	; 0x2c
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7ff fb9c 	bl	80010c2 <SPI_write_register>

	TxData = y >> 8;
 800198a:	883b      	ldrh	r3, [r7, #0]
 800198c:	0a1b      	lsrs	r3, r3, #8
 800198e:	b29b      	uxth	r3, r3
 8001990:	b2db      	uxtb	r3, r3
 8001992:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2D, &TxData);
 8001994:	f107 030f 	add.w	r3, r7, #15
 8001998:	461a      	mov	r2, r3
 800199a:	212d      	movs	r1, #45	; 0x2d
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f7ff fb90 	bl	80010c2 <SPI_write_register>
}
 80019a2:	bf00      	nop
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <text_write>:

/**
 *  Write the string to the screen
 */
void text_write(SPI_HandleTypeDef *hspi, char* buffer, uint16_t len) {
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b086      	sub	sp, #24
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	4613      	mov	r3, r2
 80019b6:	80fb      	strh	r3, [r7, #6]
	SPI_write_command(hspi, RA8875_MRWC);
 80019b8:	2102      	movs	r1, #2
 80019ba:	68f8      	ldr	r0, [r7, #12]
 80019bc:	f7ff fabc 	bl	8000f38 <SPI_write_command>


	for(uint16_t i = 0; i < len; i++) {
 80019c0:	2300      	movs	r3, #0
 80019c2:	82fb      	strh	r3, [r7, #22]
 80019c4:	e00d      	b.n	80019e2 <text_write+0x38>
		uint8_t each_char = buffer[i];
 80019c6:	8afb      	ldrh	r3, [r7, #22]
 80019c8:	68ba      	ldr	r2, [r7, #8]
 80019ca:	4413      	add	r3, r2
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	757b      	strb	r3, [r7, #21]
		SPI_write_data(hspi, &each_char);
 80019d0:	f107 0315 	add.w	r3, r7, #21
 80019d4:	4619      	mov	r1, r3
 80019d6:	68f8      	ldr	r0, [r7, #12]
 80019d8:	f7ff fb1a 	bl	8001010 <SPI_write_data>
	for(uint16_t i = 0; i < len; i++) {
 80019dc:	8afb      	ldrh	r3, [r7, #22]
 80019de:	3301      	adds	r3, #1
 80019e0:	82fb      	strh	r3, [r7, #22]
 80019e2:	8afa      	ldrh	r2, [r7, #22]
 80019e4:	88fb      	ldrh	r3, [r7, #6]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d3ed      	bcc.n	80019c6 <text_write+0x1c>
	}
	HAL_Delay(1);
 80019ea:	2001      	movs	r0, #1
 80019ec:	f005 fb94 	bl	8007118 <HAL_Delay>
}
 80019f0:	bf00      	nop
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <clear_screen>:

void clear_screen(SPI_HandleTypeDef *hspi) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
	uint8_t TxData = 0;
 8001a00:	2300      	movs	r3, #0
 8001a02:	73fb      	strb	r3, [r7, #15]

	TxData = RA8875_MCLR_START | RA8875_MCLR_FULL;
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, RA8875_MCLR, &TxData);
 8001a08:	f107 030f 	add.w	r3, r7, #15
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	218e      	movs	r1, #142	; 0x8e
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff fb56 	bl	80010c2 <SPI_write_register>
}
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <set_text_color>:

/**
 *  Set the color of the text
 *
 */
void set_text_color(SPI_HandleTypeDef *hspi, uint16_t text_color) {
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b084      	sub	sp, #16
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
 8001a26:	460b      	mov	r3, r1
 8001a28:	807b      	strh	r3, [r7, #2]
	uint8_t TxData = 0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	73fb      	strb	r3, [r7, #15]
	uint8_t RxData = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	73bb      	strb	r3, [r7, #14]

	// Set Fore Color
	TxData = ((text_color & 0xf800) >> 11);
 8001a32:	887b      	ldrh	r3, [r7, #2]
 8001a34:	0adb      	lsrs	r3, r3, #11
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x63, &TxData);
 8001a3c:	f107 030f 	add.w	r3, r7, #15
 8001a40:	461a      	mov	r2, r3
 8001a42:	2163      	movs	r1, #99	; 0x63
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff fb3c 	bl	80010c2 <SPI_write_register>

	TxData = ((text_color & 0x07e0) >> 5);
 8001a4a:	887b      	ldrh	r3, [r7, #2]
 8001a4c:	115b      	asrs	r3, r3, #5
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x64, &TxData);
 8001a58:	f107 030f 	add.w	r3, r7, #15
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	2164      	movs	r1, #100	; 0x64
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7ff fb2e 	bl	80010c2 <SPI_write_register>

	TxData = text_color & 0x001f;
 8001a66:	887b      	ldrh	r3, [r7, #2]
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	f003 031f 	and.w	r3, r3, #31
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x65, &TxData);
 8001a72:	f107 030f 	add.w	r3, r7, #15
 8001a76:	461a      	mov	r2, r3
 8001a78:	2165      	movs	r1, #101	; 0x65
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff fb21 	bl	80010c2 <SPI_write_register>

	// Set transparency flag
	TxData = text_color & 0x001f;
 8001a80:	887b      	ldrh	r3, [r7, #2]
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	f003 031f 	and.w	r3, r3, #31
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	73fb      	strb	r3, [r7, #15]
	SPI_read_register(hspi, 0x22, &RxData);
 8001a8c:	f107 030e 	add.w	r3, r7, #14
 8001a90:	461a      	mov	r2, r3
 8001a92:	2122      	movs	r1, #34	; 0x22
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff faf1 	bl	800107c <SPI_read_register>
	RxData |= (1 << 6);
 8001a9a:	7bbb      	ldrb	r3, [r7, #14]
 8001a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	73bb      	strb	r3, [r7, #14]
	SPI_write_data(hspi, &RxData);
 8001aa4:	f107 030e 	add.w	r3, r7, #14
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff fab0 	bl	8001010 <SPI_write_data>
}
 8001ab0:	bf00      	nop
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <enlarge_text>:

/**
 *  Enlarge the text, 4x zoom is the max
 *
 */
void enlarge_text(SPI_HandleTypeDef *hspi, uint8_t zoom) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	70fb      	strb	r3, [r7, #3]
	uint8_t actual_zoom = zoom - 1;
 8001ac4:	78fb      	ldrb	r3, [r7, #3]
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	73fb      	strb	r3, [r7, #15]
	uint8_t RxData = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	73bb      	strb	r3, [r7, #14]

	if(actual_zoom > 3)
 8001ace:	7bfb      	ldrb	r3, [r7, #15]
 8001ad0:	2b03      	cmp	r3, #3
 8001ad2:	d901      	bls.n	8001ad8 <enlarge_text+0x20>
		actual_zoom = 3;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	73fb      	strb	r3, [r7, #15]

	SPI_read_register(hspi, 0x22 , &RxData);
 8001ad8:	f107 030e 	add.w	r3, r7, #14
 8001adc:	461a      	mov	r2, r3
 8001ade:	2122      	movs	r1, #34	; 0x22
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f7ff facb 	bl	800107c <SPI_read_register>
	RxData &= ~(0xF);
 8001ae6:	7bbb      	ldrb	r3, [r7, #14]
 8001ae8:	f023 030f 	bic.w	r3, r3, #15
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	73bb      	strb	r3, [r7, #14]
	RxData |= actual_zoom << 2;
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	b25a      	sxtb	r2, r3
 8001af6:	7bbb      	ldrb	r3, [r7, #14]
 8001af8:	b25b      	sxtb	r3, r3
 8001afa:	4313      	orrs	r3, r2
 8001afc:	b25b      	sxtb	r3, r3
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	73bb      	strb	r3, [r7, #14]
	RxData |= actual_zoom;
 8001b02:	7bba      	ldrb	r2, [r7, #14]
 8001b04:	7bfb      	ldrb	r3, [r7, #15]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	73bb      	strb	r3, [r7, #14]
	SPI_write_data(hspi, &RxData);
 8001b0c:	f107 030e 	add.w	r3, r7, #14
 8001b10:	4619      	mov	r1, r3
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff fa7c 	bl	8001010 <SPI_write_data>

}
 8001b18:	bf00      	nop
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <main_display_init>:

/**
 * Initialize the display to our settings
 *
 */
void main_display_init(SPI_HandleTypeDef *hspi) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	 initialize_display(hspi); // initialize display
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f7ff fdef 	bl	800170c <initialize_display>
	 display_on(hspi, true); // turn on display
 8001b2e:	2101      	movs	r1, #1
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff fe2d 	bl	8001790 <display_on>
	 GPIOX_on(hspi, true);  // Enable TFT - display enable tied to GPIOX
 8001b36:	2101      	movs	r1, #1
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f7ff fe4b 	bl	80017d4 <GPIOX_on>
	 PWM1_config(hspi, true, RA8875_PWM_CLK_DIV1024); // turn on the backlight using PWM
 8001b3e:	220a      	movs	r2, #10
 8001b40:	2101      	movs	r1, #1
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff fe68 	bl	8001818 <PWM1_config>
	 PWM1_out(hspi, 255); // set blacklight to the highest
 8001b48:	21ff      	movs	r1, #255	; 0xff
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f7ff fe93 	bl	8001876 <PWM1_out>
	 fill_screen(hspi, RA8875_BLACK);
 8001b50:	2100      	movs	r1, #0
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f7ff fea2 	bl	800189c <fill_screen>
	 text_mode(hspi); // Switch from graphics mode to text mode
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f7ff febe 	bl	80018da <text_mode>
}
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <print_message>:

void print_message(SPI_HandleTypeDef *hspi, char *msg, int height) {
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b084      	sub	sp, #16
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	60f8      	str	r0, [r7, #12]
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	607a      	str	r2, [r7, #4]
	if(msg != NULL) {
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d017      	beq.n	8001ba8 <print_message+0x42>
		set_cursor(hspi,70, 235 + height * next_line_height);
 8001b78:	2323      	movs	r3, #35	; 0x23
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	fb12 f303 	smulbb	r3, r2, r3
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	33eb      	adds	r3, #235	; 0xeb
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	2146      	movs	r1, #70	; 0x46
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	f7ff fed1 	bl	8001936 <set_cursor>
		text_write(hspi, msg, strlen(msg)); // Write the string to the display
 8001b94:	68b8      	ldr	r0, [r7, #8]
 8001b96:	f7fe fb1b 	bl	80001d0 <strlen>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	68b9      	ldr	r1, [r7, #8]
 8001ba2:	68f8      	ldr	r0, [r7, #12]
 8001ba4:	f7ff ff01 	bl	80019aa <text_write>
	}
}
 8001ba8:	bf00      	nop
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <main_display_info>:

/**
 * Display number of people in store, number of people in Queue and output Messages:
 * using height 35 as next line
 */
void main_display_info(SPI_HandleTypeDef *hspi, int num_people_in_store, int num_people_in_queue, int max_capacity, char *msg1, char* msg2, char* msg3, char* msg4) {
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	b099      	sub	sp, #100	; 0x64
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
 8001bbc:	603b      	str	r3, [r7, #0]
	char buffer[64];
	char msg_header[] = "     Messages:";
 8001bbe:	4b45      	ldr	r3, [pc, #276]	; (8001cd4 <main_display_info+0x124>)
 8001bc0:	f107 0410 	add.w	r4, r7, #16
 8001bc4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bc6:	c407      	stmia	r4!, {r0, r1, r2}
 8001bc8:	8023      	strh	r3, [r4, #0]
 8001bca:	3402      	adds	r4, #2
 8001bcc:	0c1b      	lsrs	r3, r3, #16
 8001bce:	7023      	strb	r3, [r4, #0]

	// Basic setup, clear screen, set color and set text size
	clear_screen(hspi);
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	f7ff ff11 	bl	80019f8 <clear_screen>
	set_text_color(hspi, RA8875_WHITE);
 8001bd6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001bda:	68f8      	ldr	r0, [r7, #12]
 8001bdc:	f7ff ff1f 	bl	8001a1e <set_text_color>
	enlarge_text(hspi, 2);
 8001be0:	2102      	movs	r1, #2
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f7ff ff68 	bl	8001ab8 <enlarge_text>

	sprintf(buffer, "     Number of people in store: %d", num_people_in_store);
 8001be8:	f107 0320 	add.w	r3, r7, #32
 8001bec:	68ba      	ldr	r2, [r7, #8]
 8001bee:	493a      	ldr	r1, [pc, #232]	; (8001cd8 <main_display_info+0x128>)
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f00c f87b 	bl	800dcec <siprintf>
	set_cursor(hspi, 15, 20);
 8001bf6:	2214      	movs	r2, #20
 8001bf8:	210f      	movs	r1, #15
 8001bfa:	68f8      	ldr	r0, [r7, #12]
 8001bfc:	f7ff fe9b 	bl	8001936 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 8001c00:	f107 0320 	add.w	r3, r7, #32
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7fe fae3 	bl	80001d0 <strlen>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	f107 0320 	add.w	r3, r7, #32
 8001c12:	4619      	mov	r1, r3
 8001c14:	68f8      	ldr	r0, [r7, #12]
 8001c16:	f7ff fec8 	bl	80019aa <text_write>

	sprintf(buffer, "     Number of people on queue: %d", num_people_in_queue);
 8001c1a:	f107 0320 	add.w	r3, r7, #32
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	492e      	ldr	r1, [pc, #184]	; (8001cdc <main_display_info+0x12c>)
 8001c22:	4618      	mov	r0, r3
 8001c24:	f00c f862 	bl	800dcec <siprintf>
	set_cursor(hspi, 15, 55);
 8001c28:	2237      	movs	r2, #55	; 0x37
 8001c2a:	210f      	movs	r1, #15
 8001c2c:	68f8      	ldr	r0, [r7, #12]
 8001c2e:	f7ff fe82 	bl	8001936 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 8001c32:	f107 0320 	add.w	r3, r7, #32
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7fe faca 	bl	80001d0 <strlen>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	f107 0320 	add.w	r3, r7, #32
 8001c44:	4619      	mov	r1, r3
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f7ff feaf 	bl	80019aa <text_write>

	sprintf(buffer, "     Max Capacity allowed: %d", max_capacity);
 8001c4c:	f107 0320 	add.w	r3, r7, #32
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	4923      	ldr	r1, [pc, #140]	; (8001ce0 <main_display_info+0x130>)
 8001c54:	4618      	mov	r0, r3
 8001c56:	f00c f849 	bl	800dcec <siprintf>
	set_cursor(hspi, 15, 90);
 8001c5a:	225a      	movs	r2, #90	; 0x5a
 8001c5c:	210f      	movs	r1, #15
 8001c5e:	68f8      	ldr	r0, [r7, #12]
 8001c60:	f7ff fe69 	bl	8001936 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 8001c64:	f107 0320 	add.w	r3, r7, #32
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7fe fab1 	bl	80001d0 <strlen>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	b29a      	uxth	r2, r3
 8001c72:	f107 0320 	add.w	r3, r7, #32
 8001c76:	4619      	mov	r1, r3
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	f7ff fe96 	bl	80019aa <text_write>

	set_cursor(hspi, 15, 200);
 8001c7e:	22c8      	movs	r2, #200	; 0xc8
 8001c80:	210f      	movs	r1, #15
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	f7ff fe57 	bl	8001936 <set_cursor>
	text_write(hspi, msg_header, strlen(msg_header)); // Write the string to the display
 8001c88:	f107 0310 	add.w	r3, r7, #16
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe fa9f 	bl	80001d0 <strlen>
 8001c92:	4603      	mov	r3, r0
 8001c94:	b29a      	uxth	r2, r3
 8001c96:	f107 0310 	add.w	r3, r7, #16
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	68f8      	ldr	r0, [r7, #12]
 8001c9e:	f7ff fe84 	bl	80019aa <text_write>

	print_message(hspi, msg1, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8001ca6:	68f8      	ldr	r0, [r7, #12]
 8001ca8:	f7ff ff5d 	bl	8001b66 <print_message>
	print_message(hspi, msg2, 1);
 8001cac:	2201      	movs	r2, #1
 8001cae:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001cb0:	68f8      	ldr	r0, [r7, #12]
 8001cb2:	f7ff ff58 	bl	8001b66 <print_message>
	print_message(hspi, msg3, 2);
 8001cb6:	2202      	movs	r2, #2
 8001cb8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f7ff ff53 	bl	8001b66 <print_message>
	print_message(hspi, msg4, 3);
 8001cc0:	2203      	movs	r2, #3
 8001cc2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f7ff ff4e 	bl	8001b66 <print_message>
}
 8001cca:	bf00      	nop
 8001ccc:	3764      	adds	r7, #100	; 0x64
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd90      	pop	{r4, r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	08010420 	.word	0x08010420
 8001cd8:	080103b8 	.word	0x080103b8
 8001cdc:	080103dc 	.word	0x080103dc
 8001ce0:	08010400 	.word	0x08010400

08001ce4 <jsmn_alloc_token>:
#ifndef JSMN_HEADER
/**
 * Allocates a fresh unused token from the token pool.
 */
static jsmntok_t *jsmn_alloc_token(jsmn_parser *parser, jsmntok_t *tokens,
                                   const size_t num_tokens) {
 8001ce4:	b480      	push	{r7}
 8001ce6:	b087      	sub	sp, #28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
  jsmntok_t *tok;
  if (parser->toknext >= num_tokens) {
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d801      	bhi.n	8001cfe <jsmn_alloc_token+0x1a>
    return NULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	e014      	b.n	8001d28 <jsmn_alloc_token+0x44>
  }
  tok = &tokens[parser->toknext++];
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	1c59      	adds	r1, r3, #1
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	6051      	str	r1, [r2, #4]
 8001d08:	011b      	lsls	r3, r3, #4
 8001d0a:	68ba      	ldr	r2, [r7, #8]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	617b      	str	r3, [r7, #20]
  tok->start = tok->end = -1;
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	f04f 32ff 	mov.w	r2, #4294967295
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	689a      	ldr	r2, [r3, #8]
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	605a      	str	r2, [r3, #4]
  tok->size = 0;
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	2200      	movs	r2, #0
 8001d24:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
  tok->parent = -1;
#endif
  return tok;
 8001d26:	697b      	ldr	r3, [r7, #20]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	371c      	adds	r7, #28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <jsmn_fill_token>:

/**
 * Fills token type and boundaries.
 */
static void jsmn_fill_token(jsmntok_t *token, const jsmntype_t type,
                            const int start, const int end) {
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	607a      	str	r2, [r7, #4]
 8001d3e:	603b      	str	r3, [r7, #0]
 8001d40:	460b      	mov	r3, r1
 8001d42:	72fb      	strb	r3, [r7, #11]
  token->type = type;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	7afa      	ldrb	r2, [r7, #11]
 8001d48:	701a      	strb	r2, [r3, #0]
  token->start = start;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	605a      	str	r2, [r3, #4]
  token->end = end;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	683a      	ldr	r2, [r7, #0]
 8001d54:	609a      	str	r2, [r3, #8]
  token->size = 0;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	60da      	str	r2, [r3, #12]
}
 8001d5c:	bf00      	nop
 8001d5e:	3714      	adds	r7, #20
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <jsmn_parse_primitive>:
/**
 * Fills next available token with JSON primitive.
 */
static int jsmn_parse_primitive(jsmn_parser *parser, const char *js,
                                const size_t len, jsmntok_t *tokens,
                                const size_t num_tokens) {
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
 8001d74:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;
  int start;

  start = parser->pos;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	617b      	str	r3, [r7, #20]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8001d7c:	e034      	b.n	8001de8 <jsmn_parse_primitive+0x80>
    switch (js[parser->pos]) {
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	4413      	add	r3, r2
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2b20      	cmp	r3, #32
 8001d8a:	d03a      	beq.n	8001e02 <jsmn_parse_primitive+0x9a>
 8001d8c:	2b20      	cmp	r3, #32
 8001d8e:	dc06      	bgt.n	8001d9e <jsmn_parse_primitive+0x36>
 8001d90:	2b09      	cmp	r3, #9
 8001d92:	db0f      	blt.n	8001db4 <jsmn_parse_primitive+0x4c>
 8001d94:	2b0a      	cmp	r3, #10
 8001d96:	dd34      	ble.n	8001e02 <jsmn_parse_primitive+0x9a>
 8001d98:	2b0d      	cmp	r3, #13
 8001d9a:	d032      	beq.n	8001e02 <jsmn_parse_primitive+0x9a>
    case ']':
    case '}':
      goto found;
    default:
                   /* to quiet a warning from gcc*/
      break;
 8001d9c:	e00a      	b.n	8001db4 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 8001d9e:	2b3a      	cmp	r3, #58	; 0x3a
 8001da0:	d02f      	beq.n	8001e02 <jsmn_parse_primitive+0x9a>
 8001da2:	2b3a      	cmp	r3, #58	; 0x3a
 8001da4:	dc02      	bgt.n	8001dac <jsmn_parse_primitive+0x44>
 8001da6:	2b2c      	cmp	r3, #44	; 0x2c
 8001da8:	d02b      	beq.n	8001e02 <jsmn_parse_primitive+0x9a>
      break;
 8001daa:	e003      	b.n	8001db4 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 8001dac:	2b5d      	cmp	r3, #93	; 0x5d
 8001dae:	d028      	beq.n	8001e02 <jsmn_parse_primitive+0x9a>
 8001db0:	2b7d      	cmp	r3, #125	; 0x7d
 8001db2:	d026      	beq.n	8001e02 <jsmn_parse_primitive+0x9a>
      break;
 8001db4:	bf00      	nop
    }
    if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68ba      	ldr	r2, [r7, #8]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	2b1f      	cmp	r3, #31
 8001dc2:	d906      	bls.n	8001dd2 <jsmn_parse_primitive+0x6a>
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	68ba      	ldr	r2, [r7, #8]
 8001dca:	4413      	add	r3, r2
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2b7e      	cmp	r3, #126	; 0x7e
 8001dd0:	d905      	bls.n	8001dde <jsmn_parse_primitive+0x76>
      parser->pos = start;
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	601a      	str	r2, [r3, #0]
      return JSMN_ERROR_INVAL;
 8001dd8:	f06f 0301 	mvn.w	r3, #1
 8001ddc:	e03a      	b.n	8001e54 <jsmn_parse_primitive+0xec>
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	1c5a      	adds	r2, r3, #1
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d909      	bls.n	8001e06 <jsmn_parse_primitive+0x9e>
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	68ba      	ldr	r2, [r7, #8]
 8001df8:	4413      	add	r3, r2
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1be      	bne.n	8001d7e <jsmn_parse_primitive+0x16>
  /* In strict mode primitive must be followed by a comma/object/array */
  parser->pos = start;
  return JSMN_ERROR_PART;
#endif

found:
 8001e00:	e001      	b.n	8001e06 <jsmn_parse_primitive+0x9e>
      goto found;
 8001e02:	bf00      	nop
 8001e04:	e000      	b.n	8001e08 <jsmn_parse_primitive+0xa0>
found:
 8001e06:	bf00      	nop
  if (tokens == NULL) {
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d106      	bne.n	8001e1c <jsmn_parse_primitive+0xb4>
    parser->pos--;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	1e5a      	subs	r2, r3, #1
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	601a      	str	r2, [r3, #0]
    return 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	e01b      	b.n	8001e54 <jsmn_parse_primitive+0xec>
  }
  token = jsmn_alloc_token(parser, tokens, num_tokens);
 8001e1c:	6a3a      	ldr	r2, [r7, #32]
 8001e1e:	6839      	ldr	r1, [r7, #0]
 8001e20:	68f8      	ldr	r0, [r7, #12]
 8001e22:	f7ff ff5f 	bl	8001ce4 <jsmn_alloc_token>
 8001e26:	6138      	str	r0, [r7, #16]
  if (token == NULL) {
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d105      	bne.n	8001e3a <jsmn_parse_primitive+0xd2>
    parser->pos = start;
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	601a      	str	r2, [r3, #0]
    return JSMN_ERROR_NOMEM;
 8001e34:	f04f 33ff 	mov.w	r3, #4294967295
 8001e38:	e00c      	b.n	8001e54 <jsmn_parse_primitive+0xec>
  }
  jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	2104      	movs	r1, #4
 8001e42:	6938      	ldr	r0, [r7, #16]
 8001e44:	f7ff ff76 	bl	8001d34 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
  token->parent = parser->toksuper;
#endif
  parser->pos--;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	1e5a      	subs	r2, r3, #1
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	601a      	str	r2, [r3, #0]
  return 0;
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <jsmn_parse_string>:
/**
 * Fills next token with JSON string.
 */
static int jsmn_parse_string(jsmn_parser *parser, const char *js,
                             const size_t len, jsmntok_t *tokens,
                             const size_t num_tokens) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b088      	sub	sp, #32
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
 8001e68:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;

  int start = parser->pos;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	61bb      	str	r3, [r7, #24]

  parser->pos++;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	1c5a      	adds	r2, r3, #1
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	601a      	str	r2, [r3, #0]

  /* Skip starting quote */
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8001e7a:	e14e      	b.n	800211a <jsmn_parse_string+0x2be>
    char c = js[parser->pos];
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68ba      	ldr	r2, [r7, #8]
 8001e82:	4413      	add	r3, r2
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	75fb      	strb	r3, [r7, #23]

    /* Quote: end of string */
    if (c == '\"') {
 8001e88:	7dfb      	ldrb	r3, [r7, #23]
 8001e8a:	2b22      	cmp	r3, #34	; 0x22
 8001e8c:	d11d      	bne.n	8001eca <jsmn_parse_string+0x6e>
      if (tokens == NULL) {
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <jsmn_parse_string+0x3c>
        return 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	e152      	b.n	800213e <jsmn_parse_string+0x2e2>
      }
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8001e98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e9a:	6839      	ldr	r1, [r7, #0]
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f7ff ff21 	bl	8001ce4 <jsmn_alloc_token>
 8001ea2:	6138      	str	r0, [r7, #16]
      if (token == NULL) {
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d105      	bne.n	8001eb6 <jsmn_parse_string+0x5a>
        parser->pos = start;
 8001eaa:	69ba      	ldr	r2, [r7, #24]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_NOMEM;
 8001eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb4:	e143      	b.n	800213e <jsmn_parse_string+0x2e2>
      }
      jsmn_fill_token(token, JSMN_STRING, start + 1, parser->pos);
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	1c5a      	adds	r2, r3, #1
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2103      	movs	r1, #3
 8001ec0:	6938      	ldr	r0, [r7, #16]
 8001ec2:	f7ff ff37 	bl	8001d34 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
      token->parent = parser->toksuper;
#endif
      return 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	e139      	b.n	800213e <jsmn_parse_string+0x2e2>
    }

    /* Backslash: Quoted symbol expected */
    if (c == '\\' && parser->pos + 1 < len) {
 8001eca:	7dfb      	ldrb	r3, [r7, #23]
 8001ecc:	2b5c      	cmp	r3, #92	; 0x5c
 8001ece:	f040 811c 	bne.w	800210a <jsmn_parse_string+0x2ae>
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	429a      	cmp	r2, r3
 8001edc:	f240 8115 	bls.w	800210a <jsmn_parse_string+0x2ae>
      int i;
      parser->pos++;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	601a      	str	r2, [r3, #0]
      switch (js[parser->pos]) {
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68ba      	ldr	r2, [r7, #8]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	3b22      	subs	r3, #34	; 0x22
 8001ef6:	2b53      	cmp	r3, #83	; 0x53
 8001ef8:	f200 8101 	bhi.w	80020fe <jsmn_parse_string+0x2a2>
 8001efc:	a201      	add	r2, pc, #4	; (adr r2, 8001f04 <jsmn_parse_string+0xa8>)
 8001efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f02:	bf00      	nop
 8001f04:	0800210f 	.word	0x0800210f
 8001f08:	080020ff 	.word	0x080020ff
 8001f0c:	080020ff 	.word	0x080020ff
 8001f10:	080020ff 	.word	0x080020ff
 8001f14:	080020ff 	.word	0x080020ff
 8001f18:	080020ff 	.word	0x080020ff
 8001f1c:	080020ff 	.word	0x080020ff
 8001f20:	080020ff 	.word	0x080020ff
 8001f24:	080020ff 	.word	0x080020ff
 8001f28:	080020ff 	.word	0x080020ff
 8001f2c:	080020ff 	.word	0x080020ff
 8001f30:	080020ff 	.word	0x080020ff
 8001f34:	080020ff 	.word	0x080020ff
 8001f38:	0800210f 	.word	0x0800210f
 8001f3c:	080020ff 	.word	0x080020ff
 8001f40:	080020ff 	.word	0x080020ff
 8001f44:	080020ff 	.word	0x080020ff
 8001f48:	080020ff 	.word	0x080020ff
 8001f4c:	080020ff 	.word	0x080020ff
 8001f50:	080020ff 	.word	0x080020ff
 8001f54:	080020ff 	.word	0x080020ff
 8001f58:	080020ff 	.word	0x080020ff
 8001f5c:	080020ff 	.word	0x080020ff
 8001f60:	080020ff 	.word	0x080020ff
 8001f64:	080020ff 	.word	0x080020ff
 8001f68:	080020ff 	.word	0x080020ff
 8001f6c:	080020ff 	.word	0x080020ff
 8001f70:	080020ff 	.word	0x080020ff
 8001f74:	080020ff 	.word	0x080020ff
 8001f78:	080020ff 	.word	0x080020ff
 8001f7c:	080020ff 	.word	0x080020ff
 8001f80:	080020ff 	.word	0x080020ff
 8001f84:	080020ff 	.word	0x080020ff
 8001f88:	080020ff 	.word	0x080020ff
 8001f8c:	080020ff 	.word	0x080020ff
 8001f90:	080020ff 	.word	0x080020ff
 8001f94:	080020ff 	.word	0x080020ff
 8001f98:	080020ff 	.word	0x080020ff
 8001f9c:	080020ff 	.word	0x080020ff
 8001fa0:	080020ff 	.word	0x080020ff
 8001fa4:	080020ff 	.word	0x080020ff
 8001fa8:	080020ff 	.word	0x080020ff
 8001fac:	080020ff 	.word	0x080020ff
 8001fb0:	080020ff 	.word	0x080020ff
 8001fb4:	080020ff 	.word	0x080020ff
 8001fb8:	080020ff 	.word	0x080020ff
 8001fbc:	080020ff 	.word	0x080020ff
 8001fc0:	080020ff 	.word	0x080020ff
 8001fc4:	080020ff 	.word	0x080020ff
 8001fc8:	080020ff 	.word	0x080020ff
 8001fcc:	080020ff 	.word	0x080020ff
 8001fd0:	080020ff 	.word	0x080020ff
 8001fd4:	080020ff 	.word	0x080020ff
 8001fd8:	080020ff 	.word	0x080020ff
 8001fdc:	080020ff 	.word	0x080020ff
 8001fe0:	080020ff 	.word	0x080020ff
 8001fe4:	080020ff 	.word	0x080020ff
 8001fe8:	080020ff 	.word	0x080020ff
 8001fec:	0800210f 	.word	0x0800210f
 8001ff0:	080020ff 	.word	0x080020ff
 8001ff4:	080020ff 	.word	0x080020ff
 8001ff8:	080020ff 	.word	0x080020ff
 8001ffc:	080020ff 	.word	0x080020ff
 8002000:	080020ff 	.word	0x080020ff
 8002004:	0800210f 	.word	0x0800210f
 8002008:	080020ff 	.word	0x080020ff
 800200c:	080020ff 	.word	0x080020ff
 8002010:	080020ff 	.word	0x080020ff
 8002014:	0800210f 	.word	0x0800210f
 8002018:	080020ff 	.word	0x080020ff
 800201c:	080020ff 	.word	0x080020ff
 8002020:	080020ff 	.word	0x080020ff
 8002024:	080020ff 	.word	0x080020ff
 8002028:	080020ff 	.word	0x080020ff
 800202c:	080020ff 	.word	0x080020ff
 8002030:	080020ff 	.word	0x080020ff
 8002034:	0800210f 	.word	0x0800210f
 8002038:	080020ff 	.word	0x080020ff
 800203c:	080020ff 	.word	0x080020ff
 8002040:	080020ff 	.word	0x080020ff
 8002044:	0800210f 	.word	0x0800210f
 8002048:	080020ff 	.word	0x080020ff
 800204c:	0800210f 	.word	0x0800210f
 8002050:	08002055 	.word	0x08002055
      case 'n':
      case 't':
        break;
      /* Allows escaped symbol \uXXXX */
      case 'u':
        parser->pos++;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	601a      	str	r2, [r3, #0]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 800205e:	2300      	movs	r3, #0
 8002060:	61fb      	str	r3, [r7, #28]
 8002062:	e037      	b.n	80020d4 <jsmn_parse_string+0x278>
             i++) {
          /* If it isn't a hex character we have an error */
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	4413      	add	r3, r2
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	2b2f      	cmp	r3, #47	; 0x2f
 8002070:	d906      	bls.n	8002080 <jsmn_parse_string+0x224>
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68ba      	ldr	r2, [r7, #8]
 8002078:	4413      	add	r3, r2
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	2b39      	cmp	r3, #57	; 0x39
 800207e:	d921      	bls.n	80020c4 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	68ba      	ldr	r2, [r7, #8]
 8002086:	4413      	add	r3, r2
 8002088:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 800208a:	2b40      	cmp	r3, #64	; 0x40
 800208c:	d906      	bls.n	800209c <jsmn_parse_string+0x240>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	4413      	add	r3, r2
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	2b46      	cmp	r3, #70	; 0x46
 800209a:	d913      	bls.n	80020c4 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68ba      	ldr	r2, [r7, #8]
 80020a2:	4413      	add	r3, r2
 80020a4:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 80020a6:	2b60      	cmp	r3, #96	; 0x60
 80020a8:	d906      	bls.n	80020b8 <jsmn_parse_string+0x25c>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	4413      	add	r3, r2
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2b66      	cmp	r3, #102	; 0x66
 80020b6:	d905      	bls.n	80020c4 <jsmn_parse_string+0x268>
            parser->pos = start;
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	601a      	str	r2, [r3, #0]
            return JSMN_ERROR_INVAL;
 80020be:	f06f 0301 	mvn.w	r3, #1
 80020c2:	e03c      	b.n	800213e <jsmn_parse_string+0x2e2>
          }
          parser->pos++;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	1c5a      	adds	r2, r3, #1
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	601a      	str	r2, [r3, #0]
             i++) {
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3301      	adds	r3, #1
 80020d2:	61fb      	str	r3, [r7, #28]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	2b03      	cmp	r3, #3
 80020d8:	dc0b      	bgt.n	80020f2 <jsmn_parse_string+0x296>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d906      	bls.n	80020f2 <jsmn_parse_string+0x296>
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68ba      	ldr	r2, [r7, #8]
 80020ea:	4413      	add	r3, r2
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1b8      	bne.n	8002064 <jsmn_parse_string+0x208>
        }
        parser->pos--;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	1e5a      	subs	r2, r3, #1
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	601a      	str	r2, [r3, #0]
        break;
 80020fc:	e008      	b.n	8002110 <jsmn_parse_string+0x2b4>
      /* Unexpected symbol */
      default:
        parser->pos = start;
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_INVAL;
 8002104:	f06f 0301 	mvn.w	r3, #1
 8002108:	e019      	b.n	800213e <jsmn_parse_string+0x2e2>
      }
    }
 800210a:	bf00      	nop
 800210c:	e000      	b.n	8002110 <jsmn_parse_string+0x2b4>
        break;
 800210e:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	1c5a      	adds	r2, r3, #1
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	429a      	cmp	r2, r3
 8002122:	d907      	bls.n	8002134 <jsmn_parse_string+0x2d8>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68ba      	ldr	r2, [r7, #8]
 800212a:	4413      	add	r3, r2
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	2b00      	cmp	r3, #0
 8002130:	f47f aea4 	bne.w	8001e7c <jsmn_parse_string+0x20>
  }
  parser->pos = start;
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	601a      	str	r2, [r3, #0]
  return JSMN_ERROR_PART;
 800213a:	f06f 0302 	mvn.w	r3, #2
}
 800213e:	4618      	mov	r0, r3
 8002140:	3720      	adds	r7, #32
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop

08002148 <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
JSMN_API int jsmn_parse(jsmn_parser *parser, const char *js, const size_t len,
                        jsmntok_t *tokens, const unsigned int num_tokens) {
 8002148:	b580      	push	{r7, lr}
 800214a:	b08c      	sub	sp, #48	; 0x30
 800214c:	af02      	add	r7, sp, #8
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
 8002154:	603b      	str	r3, [r7, #0]
  int r;
  int i;
  jsmntok_t *token;
  int count = parser->toknext;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	623b      	str	r3, [r7, #32]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 800215c:	e15f      	b.n	800241e <jsmn_parse+0x2d6>
    char c;
    jsmntype_t type;

    c = js[parser->pos];
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	4413      	add	r3, r2
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	77fb      	strb	r3, [r7, #31]
    switch (c) {
 800216a:	7ffb      	ldrb	r3, [r7, #31]
 800216c:	2b2c      	cmp	r3, #44	; 0x2c
 800216e:	f000 80dd 	beq.w	800232c <jsmn_parse+0x1e4>
 8002172:	2b2c      	cmp	r3, #44	; 0x2c
 8002174:	dc10      	bgt.n	8002198 <jsmn_parse+0x50>
 8002176:	2b0d      	cmp	r3, #13
 8002178:	f000 8141 	beq.w	80023fe <jsmn_parse+0x2b6>
 800217c:	2b0d      	cmp	r3, #13
 800217e:	dc04      	bgt.n	800218a <jsmn_parse+0x42>
 8002180:	3b09      	subs	r3, #9
 8002182:	2b01      	cmp	r3, #1
 8002184:	f200 8119 	bhi.w	80023ba <jsmn_parse+0x272>
      break;
    case '\t':
    case '\r':
    case '\n':
    case ' ':
      break;
 8002188:	e139      	b.n	80023fe <jsmn_parse+0x2b6>
    switch (c) {
 800218a:	2b20      	cmp	r3, #32
 800218c:	f000 8137 	beq.w	80023fe <jsmn_parse+0x2b6>
 8002190:	2b22      	cmp	r3, #34	; 0x22
 8002192:	f000 80a1 	beq.w	80022d8 <jsmn_parse+0x190>
 8002196:	e110      	b.n	80023ba <jsmn_parse+0x272>
 8002198:	2b5d      	cmp	r3, #93	; 0x5d
 800219a:	d043      	beq.n	8002224 <jsmn_parse+0xdc>
 800219c:	2b5d      	cmp	r3, #93	; 0x5d
 800219e:	dc05      	bgt.n	80021ac <jsmn_parse+0x64>
 80021a0:	2b3a      	cmp	r3, #58	; 0x3a
 80021a2:	f000 80bc 	beq.w	800231e <jsmn_parse+0x1d6>
 80021a6:	2b5b      	cmp	r3, #91	; 0x5b
 80021a8:	d005      	beq.n	80021b6 <jsmn_parse+0x6e>
 80021aa:	e106      	b.n	80023ba <jsmn_parse+0x272>
 80021ac:	2b7b      	cmp	r3, #123	; 0x7b
 80021ae:	d002      	beq.n	80021b6 <jsmn_parse+0x6e>
 80021b0:	2b7d      	cmp	r3, #125	; 0x7d
 80021b2:	d037      	beq.n	8002224 <jsmn_parse+0xdc>
 80021b4:	e101      	b.n	80023ba <jsmn_parse+0x272>
      count++;
 80021b6:	6a3b      	ldr	r3, [r7, #32]
 80021b8:	3301      	adds	r3, #1
 80021ba:	623b      	str	r3, [r7, #32]
      if (tokens == NULL) {
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	f000 811f 	beq.w	8002402 <jsmn_parse+0x2ba>
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 80021c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021c6:	6839      	ldr	r1, [r7, #0]
 80021c8:	68f8      	ldr	r0, [r7, #12]
 80021ca:	f7ff fd8b 	bl	8001ce4 <jsmn_alloc_token>
 80021ce:	61b8      	str	r0, [r7, #24]
      if (token == NULL) {
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d102      	bne.n	80021dc <jsmn_parse+0x94>
        return JSMN_ERROR_NOMEM;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295
 80021da:	e14f      	b.n	800247c <jsmn_parse+0x334>
      if (parser->toksuper != -1) {
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e4:	d00a      	beq.n	80021fc <jsmn_parse+0xb4>
        jsmntok_t *t = &tokens[parser->toksuper];
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	011b      	lsls	r3, r3, #4
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	4413      	add	r3, r2
 80021f0:	617b      	str	r3, [r7, #20]
        t->size++;
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	1c5a      	adds	r2, r3, #1
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	60da      	str	r2, [r3, #12]
      token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
 80021fc:	7ffb      	ldrb	r3, [r7, #31]
 80021fe:	2b7b      	cmp	r3, #123	; 0x7b
 8002200:	d101      	bne.n	8002206 <jsmn_parse+0xbe>
 8002202:	2201      	movs	r2, #1
 8002204:	e000      	b.n	8002208 <jsmn_parse+0xc0>
 8002206:	2202      	movs	r2, #2
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	701a      	strb	r2, [r3, #0]
      token->start = parser->pos;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	461a      	mov	r2, r3
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	605a      	str	r2, [r3, #4]
      parser->toksuper = parser->toknext - 1;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	3b01      	subs	r3, #1
 800221c:	461a      	mov	r2, r3
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	609a      	str	r2, [r3, #8]
      break;
 8002222:	e0f7      	b.n	8002414 <jsmn_parse+0x2cc>
      if (tokens == NULL) {
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 80ed 	beq.w	8002406 <jsmn_parse+0x2be>
      type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
 800222c:	7ffb      	ldrb	r3, [r7, #31]
 800222e:	2b7d      	cmp	r3, #125	; 0x7d
 8002230:	d101      	bne.n	8002236 <jsmn_parse+0xee>
 8002232:	2301      	movs	r3, #1
 8002234:	e000      	b.n	8002238 <jsmn_parse+0xf0>
 8002236:	2302      	movs	r3, #2
 8002238:	77bb      	strb	r3, [r7, #30]
      for (i = parser->toknext - 1; i >= 0; i--) {
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	3b01      	subs	r3, #1
 8002240:	627b      	str	r3, [r7, #36]	; 0x24
 8002242:	e024      	b.n	800228e <jsmn_parse+0x146>
        token = &tokens[i];
 8002244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002246:	011b      	lsls	r3, r3, #4
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	4413      	add	r3, r2
 800224c:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 800224e:	69bb      	ldr	r3, [r7, #24]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002256:	d017      	beq.n	8002288 <jsmn_parse+0x140>
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002260:	d112      	bne.n	8002288 <jsmn_parse+0x140>
          if (token->type != type) {
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	7fba      	ldrb	r2, [r7, #30]
 8002268:	429a      	cmp	r2, r3
 800226a:	d002      	beq.n	8002272 <jsmn_parse+0x12a>
            return JSMN_ERROR_INVAL;
 800226c:	f06f 0301 	mvn.w	r3, #1
 8002270:	e104      	b.n	800247c <jsmn_parse+0x334>
          parser->toksuper = -1;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f04f 32ff 	mov.w	r2, #4294967295
 8002278:	609a      	str	r2, [r3, #8]
          token->end = parser->pos + 1;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	3301      	adds	r3, #1
 8002280:	461a      	mov	r2, r3
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	609a      	str	r2, [r3, #8]
          break;
 8002286:	e005      	b.n	8002294 <jsmn_parse+0x14c>
      for (i = parser->toknext - 1; i >= 0; i--) {
 8002288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228a:	3b01      	subs	r3, #1
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
 800228e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002290:	2b00      	cmp	r3, #0
 8002292:	dad7      	bge.n	8002244 <jsmn_parse+0xfc>
      if (i == -1) {
 8002294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800229a:	d119      	bne.n	80022d0 <jsmn_parse+0x188>
        return JSMN_ERROR_INVAL;
 800229c:	f06f 0301 	mvn.w	r3, #1
 80022a0:	e0ec      	b.n	800247c <jsmn_parse+0x334>
        token = &tokens[i];
 80022a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a4:	011b      	lsls	r3, r3, #4
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	4413      	add	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b4:	d009      	beq.n	80022ca <jsmn_parse+0x182>
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022be:	d104      	bne.n	80022ca <jsmn_parse+0x182>
          parser->toksuper = i;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022c4:	609a      	str	r2, [r3, #8]
          break;
 80022c6:	bf00      	nop
      break;
 80022c8:	e0a4      	b.n	8002414 <jsmn_parse+0x2cc>
      for (; i >= 0; i--) {
 80022ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022cc:	3b01      	subs	r3, #1
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	dae5      	bge.n	80022a2 <jsmn_parse+0x15a>
      break;
 80022d6:	e09d      	b.n	8002414 <jsmn_parse+0x2cc>
      r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
 80022d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	68b9      	ldr	r1, [r7, #8]
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f7ff fdba 	bl	8001e5c <jsmn_parse_string>
 80022e8:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	da01      	bge.n	80022f4 <jsmn_parse+0x1ac>
        return r;
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	e0c3      	b.n	800247c <jsmn_parse+0x334>
      count++;
 80022f4:	6a3b      	ldr	r3, [r7, #32]
 80022f6:	3301      	adds	r3, #1
 80022f8:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002302:	f000 8082 	beq.w	800240a <jsmn_parse+0x2c2>
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d07e      	beq.n	800240a <jsmn_parse+0x2c2>
        tokens[parser->toksuper].size++;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	011b      	lsls	r3, r3, #4
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	4413      	add	r3, r2
 8002316:	68da      	ldr	r2, [r3, #12]
 8002318:	3201      	adds	r2, #1
 800231a:	60da      	str	r2, [r3, #12]
      break;
 800231c:	e075      	b.n	800240a <jsmn_parse+0x2c2>
    case ':':
      parser->toksuper = parser->toknext - 1;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	3b01      	subs	r3, #1
 8002324:	461a      	mov	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	609a      	str	r2, [r3, #8]
      break;
 800232a:	e073      	b.n	8002414 <jsmn_parse+0x2cc>
    case ',':
      if (tokens != NULL && parser->toksuper != -1 &&
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d06d      	beq.n	800240e <jsmn_parse+0x2c6>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800233a:	d068      	beq.n	800240e <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	011b      	lsls	r3, r3, #4
 8002342:	683a      	ldr	r2, [r7, #0]
 8002344:	4413      	add	r3, r2
 8002346:	781b      	ldrb	r3, [r3, #0]
      if (tokens != NULL && parser->toksuper != -1 &&
 8002348:	2b02      	cmp	r3, #2
 800234a:	d060      	beq.n	800240e <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_OBJECT) {
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	011b      	lsls	r3, r3, #4
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	4413      	add	r3, r2
 8002356:	781b      	ldrb	r3, [r3, #0]
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 8002358:	2b01      	cmp	r3, #1
 800235a:	d058      	beq.n	800240e <jsmn_parse+0x2c6>
#ifdef JSMN_PARENT_LINKS
        parser->toksuper = tokens[parser->toksuper].parent;
#else
        for (i = parser->toknext - 1; i >= 0; i--) {
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	3b01      	subs	r3, #1
 8002362:	627b      	str	r3, [r7, #36]	; 0x24
 8002364:	e025      	b.n	80023b2 <jsmn_parse+0x26a>
          if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
 8002366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002368:	011b      	lsls	r3, r3, #4
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	4413      	add	r3, r2
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	2b02      	cmp	r3, #2
 8002372:	d006      	beq.n	8002382 <jsmn_parse+0x23a>
 8002374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002376:	011b      	lsls	r3, r3, #4
 8002378:	683a      	ldr	r2, [r7, #0]
 800237a:	4413      	add	r3, r2
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d114      	bne.n	80023ac <jsmn_parse+0x264>
            if (tokens[i].start != -1 && tokens[i].end == -1) {
 8002382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002384:	011b      	lsls	r3, r3, #4
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	4413      	add	r3, r2
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002390:	d00c      	beq.n	80023ac <jsmn_parse+0x264>
 8002392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002394:	011b      	lsls	r3, r3, #4
 8002396:	683a      	ldr	r2, [r7, #0]
 8002398:	4413      	add	r3, r2
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a0:	d104      	bne.n	80023ac <jsmn_parse+0x264>
              parser->toksuper = i;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023a6:	609a      	str	r2, [r3, #8]
              break;
 80023a8:	bf00      	nop
            }
          }
        }
#endif
      }
      break;
 80023aa:	e030      	b.n	800240e <jsmn_parse+0x2c6>
        for (i = parser->toknext - 1; i >= 0; i--) {
 80023ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ae:	3b01      	subs	r3, #1
 80023b0:	627b      	str	r3, [r7, #36]	; 0x24
 80023b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	dad6      	bge.n	8002366 <jsmn_parse+0x21e>
      break;
 80023b8:	e029      	b.n	800240e <jsmn_parse+0x2c6>
      }
#else
    /* In non-strict mode every unquoted value is a primitive */
    default:
#endif
      r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
 80023ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023bc:	9300      	str	r3, [sp, #0]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	68b9      	ldr	r1, [r7, #8]
 80023c4:	68f8      	ldr	r0, [r7, #12]
 80023c6:	f7ff fccf 	bl	8001d68 <jsmn_parse_primitive>
 80023ca:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	da01      	bge.n	80023d6 <jsmn_parse+0x28e>
        return r;
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	e052      	b.n	800247c <jsmn_parse+0x334>
      }
      count++;
 80023d6:	6a3b      	ldr	r3, [r7, #32]
 80023d8:	3301      	adds	r3, #1
 80023da:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e4:	d015      	beq.n	8002412 <jsmn_parse+0x2ca>
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d012      	beq.n	8002412 <jsmn_parse+0x2ca>
        tokens[parser->toksuper].size++;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	4413      	add	r3, r2
 80023f6:	68da      	ldr	r2, [r3, #12]
 80023f8:	3201      	adds	r2, #1
 80023fa:	60da      	str	r2, [r3, #12]
      }
      break;
 80023fc:	e009      	b.n	8002412 <jsmn_parse+0x2ca>
      break;
 80023fe:	bf00      	nop
 8002400:	e008      	b.n	8002414 <jsmn_parse+0x2cc>
        break;
 8002402:	bf00      	nop
 8002404:	e006      	b.n	8002414 <jsmn_parse+0x2cc>
        break;
 8002406:	bf00      	nop
 8002408:	e004      	b.n	8002414 <jsmn_parse+0x2cc>
      break;
 800240a:	bf00      	nop
 800240c:	e002      	b.n	8002414 <jsmn_parse+0x2cc>
      break;
 800240e:	bf00      	nop
 8002410:	e000      	b.n	8002414 <jsmn_parse+0x2cc>
      break;
 8002412:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	1c5a      	adds	r2, r3, #1
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	429a      	cmp	r2, r3
 8002426:	d907      	bls.n	8002438 <jsmn_parse+0x2f0>
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	4413      	add	r3, r2
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	2b00      	cmp	r3, #0
 8002434:	f47f ae93 	bne.w	800215e <jsmn_parse+0x16>
      return JSMN_ERROR_INVAL;
#endif
    }
  }

  if (tokens != NULL) {
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d01d      	beq.n	800247a <jsmn_parse+0x332>
    for (i = parser->toknext - 1; i >= 0; i--) {
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	3b01      	subs	r3, #1
 8002444:	627b      	str	r3, [r7, #36]	; 0x24
 8002446:	e015      	b.n	8002474 <jsmn_parse+0x32c>
      /* Unmatched opened object or array */
      if (tokens[i].start != -1 && tokens[i].end == -1) {
 8002448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	683a      	ldr	r2, [r7, #0]
 800244e:	4413      	add	r3, r2
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002456:	d00a      	beq.n	800246e <jsmn_parse+0x326>
 8002458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245a:	011b      	lsls	r3, r3, #4
 800245c:	683a      	ldr	r2, [r7, #0]
 800245e:	4413      	add	r3, r2
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002466:	d102      	bne.n	800246e <jsmn_parse+0x326>
        return JSMN_ERROR_PART;
 8002468:	f06f 0302 	mvn.w	r3, #2
 800246c:	e006      	b.n	800247c <jsmn_parse+0x334>
    for (i = parser->toknext - 1; i >= 0; i--) {
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	3b01      	subs	r3, #1
 8002472:	627b      	str	r3, [r7, #36]	; 0x24
 8002474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002476:	2b00      	cmp	r3, #0
 8002478:	dae6      	bge.n	8002448 <jsmn_parse+0x300>
      }
    }
  }

  return count;
 800247a:	6a3b      	ldr	r3, [r7, #32]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3728      	adds	r7, #40	; 0x28
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <jsmn_init>:

/**
 * Creates a new parser based over a given buffer with an array of tokens
 * available.
 */
JSMN_API void jsmn_init(jsmn_parser *parser) {
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  parser->pos = 0;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]
  parser->toknext = 0;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	605a      	str	r2, [r3, #4]
  parser->toksuper = -1;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f04f 32ff 	mov.w	r2, #4294967295
 800249e:	609a      	str	r2, [r3, #8]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <jsoneq>:
#include "stdio.h"
#include "stdlib.h"
#include "string.h"

static int jsoneq(const char *json, jsmntok_t *tok, const char *s) 
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	2b03      	cmp	r3, #3
 80024be:	d11e      	bne.n	80024fe <jsoneq+0x52>
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7fd fe85 	bl	80001d0 <strlen>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4619      	mov	r1, r3
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	4299      	cmp	r1, r3
 80024d6:	d112      	bne.n	80024fe <jsoneq+0x52>
      strncmp(json + tok->start, s, tok->end - tok->start) == 0) {
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	461a      	mov	r2, r3
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	1898      	adds	r0, r3, r2
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	461a      	mov	r2, r3
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	f00b fc29 	bl	800dd46 <strncmp>
 80024f4:	4603      	mov	r3, r0
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <jsoneq+0x52>
    return 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	e001      	b.n	8002502 <jsoneq+0x56>
  }
  return -1;
 80024fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <my_strcpy>:

void my_strcpy(char *src, char *dst, int num)
{
 800250a:	b480      	push	{r7}
 800250c:	b087      	sub	sp, #28
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
    int i;

    if(src == NULL || dst == NULL)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d033      	beq.n	8002584 <my_strcpy+0x7a>
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d030      	beq.n	8002584 <my_strcpy+0x7a>
        return;
    for(i = 0; i < num; i++)
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	e022      	b.n	800256e <my_strcpy+0x64>
    {
        if(src[i] == '\"' || src[i] == ','|| src[i] == 0)
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	4413      	add	r3, r2
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b22      	cmp	r3, #34	; 0x22
 8002532:	d00b      	beq.n	800254c <my_strcpy+0x42>
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	4413      	add	r3, r2
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b2c      	cmp	r3, #44	; 0x2c
 800253e:	d005      	beq.n	800254c <my_strcpy+0x42>
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4413      	add	r3, r2
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d105      	bne.n	8002558 <my_strcpy+0x4e>
        {
            dst[i] = 0;
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	4413      	add	r3, r2
 8002552:	2200      	movs	r2, #0
 8002554:	701a      	strb	r2, [r3, #0]
            return;
 8002556:	e016      	b.n	8002586 <my_strcpy+0x7c>
        }

        dst[i]=src[i];
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	441a      	add	r2, r3
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	68b9      	ldr	r1, [r7, #8]
 8002562:	440b      	add	r3, r1
 8002564:	7812      	ldrb	r2, [r2, #0]
 8002566:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < num; i++)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	3301      	adds	r3, #1
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	429a      	cmp	r2, r3
 8002574:	dbd8      	blt.n	8002528 <my_strcpy+0x1e>
    }
    dst[i-1] = 0;
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	3b01      	subs	r3, #1
 800257a:	68ba      	ldr	r2, [r7, #8]
 800257c:	4413      	add	r3, r2
 800257e:	2200      	movs	r2, #0
 8002580:	701a      	strb	r2, [r3, #0]
 8002582:	e000      	b.n	8002586 <my_strcpy+0x7c>
        return;
 8002584:	bf00      	nop
}
 8002586:	371c      	adds	r7, #28
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <return_true_or_false_from_str>:

int return_true_or_false_from_str(char *str)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
    if(strncmp(str, "true",4) == 0)
 8002598:	2204      	movs	r2, #4
 800259a:	490e      	ldr	r1, [pc, #56]	; (80025d4 <return_true_or_false_from_str+0x44>)
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f00b fbd2 	bl	800dd46 <strncmp>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <return_true_or_false_from_str+0x1c>
        return true;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e00f      	b.n	80025cc <return_true_or_false_from_str+0x3c>
    if(strncmp(str, "false",5) == 0)
 80025ac:	2205      	movs	r2, #5
 80025ae:	490a      	ldr	r1, [pc, #40]	; (80025d8 <return_true_or_false_from_str+0x48>)
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f00b fbc8 	bl	800dd46 <strncmp>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d101      	bne.n	80025c0 <return_true_or_false_from_str+0x30>
        return false;
 80025bc:	2300      	movs	r3, #0
 80025be:	e005      	b.n	80025cc <return_true_or_false_from_str+0x3c>
    printf("%s\r\n",str);
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	4806      	ldr	r0, [pc, #24]	; (80025dc <return_true_or_false_from_str+0x4c>)
 80025c4:	f00b fb04 	bl	800dbd0 <iprintf>
    return -1;
 80025c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	08010430 	.word	0x08010430
 80025d8:	08010438 	.word	0x08010438
 80025dc:	08010440 	.word	0x08010440

080025e0 <barcode_parse_json>:

// convert barcode scan response
barcode_server_msg* barcode_parse_json(char *json_msg)
{
 80025e0:	b590      	push	{r4, r7, lr}
 80025e2:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 80025e6:	b08f      	sub	sp, #60	; 0x3c
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80025ee:	3b2c      	subs	r3, #44	; 0x2c
 80025f0:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    barcode_server_msg* new_msg = malloc(sizeof (barcode_server_msg));
 80025f2:	20a0      	movs	r0, #160	; 0xa0
 80025f4:	f00b fa20 	bl	800da38 <malloc>
 80025f8:	4603      	mov	r3, r0
 80025fa:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80025fe:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8002602:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8002604:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002608:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <barcode_parse_json+0x36>
        return NULL;
 8002612:	2300      	movs	r3, #0
 8002614:	e217      	b.n	8002a46 <barcode_parse_json+0x466>

    jsmn_init(&p);
 8002616:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800261a:	f103 0314 	add.w	r3, r3, #20
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff ff30 	bl	8002484 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8002624:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002628:	3b2c      	subs	r3, #44	; 0x2c
 800262a:	6818      	ldr	r0, [r3, #0]
 800262c:	f7fd fdd0 	bl	80001d0 <strlen>
 8002630:	4604      	mov	r4, r0
 8002632:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002636:	3b1c      	subs	r3, #28
 8002638:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800263c:	392c      	subs	r1, #44	; 0x2c
 800263e:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8002642:	f100 0014 	add.w	r0, r0, #20
 8002646:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800264a:	9200      	str	r2, [sp, #0]
 800264c:	4622      	mov	r2, r4
 800264e:	6809      	ldr	r1, [r1, #0]
 8002650:	f7ff fd7a 	bl	8002148 <jsmn_parse>
 8002654:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002658:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800265c:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 800265e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002662:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	da09      	bge.n	8002680 <barcode_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 800266c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002670:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002674:	6819      	ldr	r1, [r3, #0]
 8002676:	48d1      	ldr	r0, [pc, #836]	; (80029bc <barcode_parse_json+0x3dc>)
 8002678:	f00b faaa 	bl	800dbd0 <iprintf>
      return NULL;
 800267c:	2300      	movs	r3, #0
 800267e:	e1e2      	b.n	8002a46 <barcode_parse_json+0x466>
      printf("Object expected\r\n");
      return NULL;
    }*/

    /* Loop over all keys of the root object */
    for (i = 0; i < r; i++) {
 8002680:	2300      	movs	r3, #0
 8002682:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002686:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800268a:	6013      	str	r3, [r2, #0]
 800268c:	e1c9      	b.n	8002a22 <barcode_parse_json+0x442>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 800268e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002692:	3b1c      	subs	r3, #28
 8002694:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002698:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800269c:	6812      	ldr	r2, [r2, #0]
 800269e:	0112      	lsls	r2, r2, #4
 80026a0:	1899      	adds	r1, r3, r2
 80026a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026a6:	3b2c      	subs	r3, #44	; 0x2c
 80026a8:	4ac5      	ldr	r2, [pc, #788]	; (80029c0 <barcode_parse_json+0x3e0>)
 80026aa:	6818      	ldr	r0, [r3, #0]
 80026ac:	f7ff fefe 	bl	80024ac <jsoneq>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d148      	bne.n	8002748 <barcode_parse_json+0x168>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 80026b6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80026ba:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	1c5a      	adds	r2, r3, #1
 80026c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026c6:	3b1c      	subs	r3, #28
 80026c8:	0112      	lsls	r2, r2, #4
 80026ca:	4413      	add	r3, r2
 80026cc:	3304      	adds	r3, #4
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	461a      	mov	r2, r3
 80026d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026d6:	3b2c      	subs	r3, #44	; 0x2c
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	1898      	adds	r0, r3, r2
 80026dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026e0:	3b24      	subs	r3, #36	; 0x24
 80026e2:	220a      	movs	r2, #10
 80026e4:	4619      	mov	r1, r3
 80026e6:	f7ff ff10 	bl	800250a <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 80026ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026ee:	3b24      	subs	r3, #36	; 0x24
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff ff4d 	bl	8002590 <return_true_or_false_from_str>
 80026f6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80026fa:	f103 0320 	add.w	r3, r3, #32
 80026fe:	6018      	str	r0, [r3, #0]
 8002700:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002704:	f103 0320 	add.w	r3, r3, #32
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800270e:	d103      	bne.n	8002718 <barcode_parse_json+0x138>
			{
				printf("string is not true or false\r\n");
 8002710:	48ac      	ldr	r0, [pc, #688]	; (80029c4 <barcode_parse_json+0x3e4>)
 8002712:	f00b fad1 	bl	800dcb8 <puts>
 8002716:	e00b      	b.n	8002730 <barcode_parse_json+0x150>
			}
			else
			{
				new_msg -> ok = ret;
 8002718:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800271c:	f103 0320 	add.w	r3, r3, #32
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	b2da      	uxtb	r2, r3
 8002724:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002728:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8002730:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002734:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	3301      	adds	r3, #1
 800273c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002740:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	e161      	b.n	8002a0c <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "name") == 0) {
 8002748:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800274c:	3b1c      	subs	r3, #28
 800274e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002752:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002756:	6812      	ldr	r2, [r2, #0]
 8002758:	0112      	lsls	r2, r2, #4
 800275a:	1899      	adds	r1, r3, r2
 800275c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002760:	3b2c      	subs	r3, #44	; 0x2c
 8002762:	4a99      	ldr	r2, [pc, #612]	; (80029c8 <barcode_parse_json+0x3e8>)
 8002764:	6818      	ldr	r0, [r3, #0]
 8002766:	f7ff fea1 	bl	80024ac <jsoneq>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d128      	bne.n	80027c2 <barcode_parse_json+0x1e2>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.name, JSON_ITEM_MAX_SIZE);
 8002770:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002774:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	1c5a      	adds	r2, r3, #1
 800277c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002780:	3b1c      	subs	r3, #28
 8002782:	0112      	lsls	r2, r2, #4
 8002784:	4413      	add	r3, r2
 8002786:	3304      	adds	r3, #4
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	461a      	mov	r2, r3
 800278c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002790:	3b2c      	subs	r3, #44	; 0x2c
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	1898      	adds	r0, r3, r2
 8002796:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800279a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	3304      	adds	r3, #4
 80027a2:	2246      	movs	r2, #70	; 0x46
 80027a4:	4619      	mov	r1, r3
 80027a6:	f7ff feb0 	bl	800250a <my_strcpy>
            i++;
 80027aa:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80027ae:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	3301      	adds	r3, #1
 80027b6:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80027ba:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80027be:	6013      	str	r3, [r2, #0]
 80027c0:	e124      	b.n	8002a0c <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "email") == 0) {
 80027c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027c6:	3b1c      	subs	r3, #28
 80027c8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80027cc:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80027d0:	6812      	ldr	r2, [r2, #0]
 80027d2:	0112      	lsls	r2, r2, #4
 80027d4:	1899      	adds	r1, r3, r2
 80027d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027da:	3b2c      	subs	r3, #44	; 0x2c
 80027dc:	4a7b      	ldr	r2, [pc, #492]	; (80029cc <barcode_parse_json+0x3ec>)
 80027de:	6818      	ldr	r0, [r3, #0]
 80027e0:	f7ff fe64 	bl	80024ac <jsoneq>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d128      	bne.n	800283c <barcode_parse_json+0x25c>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.email, JSON_ITEM_MAX_SIZE);
 80027ea:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80027ee:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	1c5a      	adds	r2, r3, #1
 80027f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027fa:	3b1c      	subs	r3, #28
 80027fc:	0112      	lsls	r2, r2, #4
 80027fe:	4413      	add	r3, r2
 8002800:	3304      	adds	r3, #4
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	461a      	mov	r2, r3
 8002806:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800280a:	3b2c      	subs	r3, #44	; 0x2c
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	1898      	adds	r0, r3, r2
 8002810:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002814:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	334a      	adds	r3, #74	; 0x4a
 800281c:	2246      	movs	r2, #70	; 0x46
 800281e:	4619      	mov	r1, r3
 8002820:	f7ff fe73 	bl	800250a <my_strcpy>
            i++;
 8002824:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002828:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	3301      	adds	r3, #1
 8002830:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002834:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	e0e7      	b.n	8002a0c <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "id") == 0) {
 800283c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002840:	3b1c      	subs	r3, #28
 8002842:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002846:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800284a:	6812      	ldr	r2, [r2, #0]
 800284c:	0112      	lsls	r2, r2, #4
 800284e:	1899      	adds	r1, r3, r2
 8002850:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002854:	3b2c      	subs	r3, #44	; 0x2c
 8002856:	4a5e      	ldr	r2, [pc, #376]	; (80029d0 <barcode_parse_json+0x3f0>)
 8002858:	6818      	ldr	r0, [r3, #0]
 800285a:	f7ff fe27 	bl	80024ac <jsoneq>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d128      	bne.n	80028b6 <barcode_parse_json+0x2d6>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.id, 8);
 8002864:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002868:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	1c5a      	adds	r2, r3, #1
 8002870:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002874:	3b1c      	subs	r3, #28
 8002876:	0112      	lsls	r2, r2, #4
 8002878:	4413      	add	r3, r2
 800287a:	3304      	adds	r3, #4
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	461a      	mov	r2, r3
 8002880:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002884:	3b2c      	subs	r3, #44	; 0x2c
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	1898      	adds	r0, r3, r2
 800288a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800288e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	3390      	adds	r3, #144	; 0x90
 8002896:	2208      	movs	r2, #8
 8002898:	4619      	mov	r1, r3
 800289a:	f7ff fe36 	bl	800250a <my_strcpy>
            i++;
 800289e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80028a2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	3301      	adds	r3, #1
 80028aa:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80028ae:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80028b2:	6013      	str	r3, [r2, #0]
 80028b4:	e0aa      	b.n	8002a0c <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "numPeople") == 0) {
 80028b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028ba:	3b1c      	subs	r3, #28
 80028bc:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80028c0:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80028c4:	6812      	ldr	r2, [r2, #0]
 80028c6:	0112      	lsls	r2, r2, #4
 80028c8:	1899      	adds	r1, r3, r2
 80028ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028ce:	3b2c      	subs	r3, #44	; 0x2c
 80028d0:	4a40      	ldr	r2, [pc, #256]	; (80029d4 <barcode_parse_json+0x3f4>)
 80028d2:	6818      	ldr	r0, [r3, #0]
 80028d4:	f7ff fdea 	bl	80024ac <jsoneq>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d129      	bne.n	8002932 <barcode_parse_json+0x352>
    		new_msg -> customer.numPeople = atoi(json_msg + token[i+1].start);
 80028de:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80028e2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	1c5a      	adds	r2, r3, #1
 80028ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028ee:	3b1c      	subs	r3, #28
 80028f0:	0112      	lsls	r2, r2, #4
 80028f2:	4413      	add	r3, r2
 80028f4:	3304      	adds	r3, #4
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	461a      	mov	r2, r3
 80028fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028fe:	3b2c      	subs	r3, #44	; 0x2c
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4413      	add	r3, r2
 8002904:	4618      	mov	r0, r3
 8002906:	f00b f866 	bl	800d9d6 <atoi>
 800290a:	4602      	mov	r2, r0
 800290c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002910:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    	        i++;
 800291a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800291e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	3301      	adds	r3, #1
 8002926:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800292a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800292e:	6013      	str	r3, [r2, #0]
 8002930:	e06c      	b.n	8002a0c <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "isCheckingIn") == 0) {
 8002932:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002936:	3b1c      	subs	r3, #28
 8002938:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800293c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002940:	6812      	ldr	r2, [r2, #0]
 8002942:	0112      	lsls	r2, r2, #4
 8002944:	1899      	adds	r1, r3, r2
 8002946:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800294a:	3b2c      	subs	r3, #44	; 0x2c
 800294c:	4a22      	ldr	r2, [pc, #136]	; (80029d8 <barcode_parse_json+0x3f8>)
 800294e:	6818      	ldr	r0, [r3, #0]
 8002950:	f7ff fdac 	bl	80024ac <jsoneq>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d158      	bne.n	8002a0c <barcode_parse_json+0x42c>
            my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 800295a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800295e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	1c5a      	adds	r2, r3, #1
 8002966:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800296a:	3b1c      	subs	r3, #28
 800296c:	0112      	lsls	r2, r2, #4
 800296e:	4413      	add	r3, r2
 8002970:	3304      	adds	r3, #4
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	461a      	mov	r2, r3
 8002976:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800297a:	3b2c      	subs	r3, #44	; 0x2c
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	1898      	adds	r0, r3, r2
 8002980:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002984:	3b24      	subs	r3, #36	; 0x24
 8002986:	220a      	movs	r2, #10
 8002988:	4619      	mov	r1, r3
 800298a:	f7ff fdbe 	bl	800250a <my_strcpy>
            if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 800298e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002992:	3b24      	subs	r3, #36	; 0x24
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff fdfb 	bl	8002590 <return_true_or_false_from_str>
 800299a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800299e:	f103 0320 	add.w	r3, r3, #32
 80029a2:	6018      	str	r0, [r3, #0]
 80029a4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80029a8:	f103 0320 	add.w	r3, r3, #32
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b2:	d113      	bne.n	80029dc <barcode_parse_json+0x3fc>
            {
                printf("string is not true or false\r\n");
 80029b4:	4803      	ldr	r0, [pc, #12]	; (80029c4 <barcode_parse_json+0x3e4>)
 80029b6:	f00b f97f 	bl	800dcb8 <puts>
 80029ba:	e01c      	b.n	80029f6 <barcode_parse_json+0x416>
 80029bc:	08010448 	.word	0x08010448
 80029c0:	08010464 	.word	0x08010464
 80029c4:	08010468 	.word	0x08010468
 80029c8:	08010488 	.word	0x08010488
 80029cc:	08010490 	.word	0x08010490
 80029d0:	08010498 	.word	0x08010498
 80029d4:	0801049c 	.word	0x0801049c
 80029d8:	080104a8 	.word	0x080104a8
            }
            else
            {
            	new_msg -> isCheckingIn = ret;
 80029dc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80029e0:	f103 0320 	add.w	r3, r3, #32
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	b2da      	uxtb	r2, r3
 80029e8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80029ec:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
            }
            i++;
 80029f6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80029fa:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	3301      	adds	r3, #1
 8002a02:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002a06:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002a0a:	6013      	str	r3, [r2, #0]
    for (i = 0; i < r; i++) {
 8002a0c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002a10:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	3301      	adds	r3, #1
 8002a18:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002a1c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002a20:	6013      	str	r3, [r2, #0]
 8002a22:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002a26:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002a30:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	f6ff ae29 	blt.w	800268e <barcode_parse_json+0xae>
    	}
    }

    return new_msg;
 8002a3c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002a40:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002a44:	681b      	ldr	r3, [r3, #0]
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 8002a4c:	3734      	adds	r7, #52	; 0x34
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd90      	pop	{r4, r7, pc}
 8002a52:	bf00      	nop

08002a54 <no_data_parse_json>:

// convert no data type response
no_data_server_msg* no_data_parse_json(char *json_msg)
{
 8002a54:	b590      	push	{r4, r7, lr}
 8002a56:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8002a5a:	b08f      	sub	sp, #60	; 0x3c
 8002a5c:	af02      	add	r7, sp, #8
 8002a5e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a62:	3b2c      	subs	r3, #44	; 0x2c
 8002a64:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    no_data_server_msg* new_msg = malloc(sizeof (no_data_server_msg));
 8002a66:	2001      	movs	r0, #1
 8002a68:	f00a ffe6 	bl	800da38 <malloc>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002a72:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8002a76:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8002a78:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002a7c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <no_data_parse_json+0x36>
        return NULL;
 8002a86:	2300      	movs	r3, #0
 8002a88:	e0ba      	b.n	8002c00 <no_data_parse_json+0x1ac>

    jsmn_init(&p);
 8002a8a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002a8e:	f103 0314 	add.w	r3, r3, #20
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff fcf6 	bl	8002484 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8002a98:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a9c:	3b2c      	subs	r3, #44	; 0x2c
 8002a9e:	6818      	ldr	r0, [r3, #0]
 8002aa0:	f7fd fb96 	bl	80001d0 <strlen>
 8002aa4:	4604      	mov	r4, r0
 8002aa6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002aaa:	3b1c      	subs	r3, #28
 8002aac:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002ab0:	392c      	subs	r1, #44	; 0x2c
 8002ab2:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8002ab6:	f100 0014 	add.w	r0, r0, #20
 8002aba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002abe:	9200      	str	r2, [sp, #0]
 8002ac0:	4622      	mov	r2, r4
 8002ac2:	6809      	ldr	r1, [r1, #0]
 8002ac4:	f7ff fb40 	bl	8002148 <jsmn_parse>
 8002ac8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002acc:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002ad0:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8002ad2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002ad6:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	da09      	bge.n	8002af4 <no_data_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8002ae0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002ae4:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002ae8:	6819      	ldr	r1, [r3, #0]
 8002aea:	4848      	ldr	r0, [pc, #288]	; (8002c0c <no_data_parse_json+0x1b8>)
 8002aec:	f00b f870 	bl	800dbd0 <iprintf>
      return NULL;
 8002af0:	2300      	movs	r3, #0
 8002af2:	e085      	b.n	8002c00 <no_data_parse_json+0x1ac>
	  printf("Object expected\r\n");
	  return NULL;
	}*/

	/* Loop over all keys of the root object */
	for (i = 0; i < r; i++) {
 8002af4:	2300      	movs	r3, #0
 8002af6:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002afa:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002afe:	6013      	str	r3, [r2, #0]
 8002b00:	e06d      	b.n	8002bde <no_data_parse_json+0x18a>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 8002b02:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b06:	3b1c      	subs	r3, #28
 8002b08:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002b0c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	0112      	lsls	r2, r2, #4
 8002b14:	1899      	adds	r1, r3, r2
 8002b16:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b1a:	3b2c      	subs	r3, #44	; 0x2c
 8002b1c:	4a3c      	ldr	r2, [pc, #240]	; (8002c10 <no_data_parse_json+0x1bc>)
 8002b1e:	6818      	ldr	r0, [r3, #0]
 8002b20:	f7ff fcc4 	bl	80024ac <jsoneq>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d14e      	bne.n	8002bc8 <no_data_parse_json+0x174>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8002b2a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002b2e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	1c5a      	adds	r2, r3, #1
 8002b36:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b3a:	3b1c      	subs	r3, #28
 8002b3c:	0112      	lsls	r2, r2, #4
 8002b3e:	4413      	add	r3, r2
 8002b40:	3304      	adds	r3, #4
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	461a      	mov	r2, r3
 8002b46:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b4a:	3b2c      	subs	r3, #44	; 0x2c
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	1898      	adds	r0, r3, r2
 8002b50:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b54:	3b24      	subs	r3, #36	; 0x24
 8002b56:	220a      	movs	r2, #10
 8002b58:	4619      	mov	r1, r3
 8002b5a:	f7ff fcd6 	bl	800250a <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 8002b5e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b62:	3b24      	subs	r3, #36	; 0x24
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff fd13 	bl	8002590 <return_true_or_false_from_str>
 8002b6a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002b6e:	f103 0320 	add.w	r3, r3, #32
 8002b72:	6018      	str	r0, [r3, #0]
 8002b74:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002b78:	f103 0320 	add.w	r3, r3, #32
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b82:	d10a      	bne.n	8002b9a <no_data_parse_json+0x146>
			{
				printf("string is not true or false\r\n");
 8002b84:	4823      	ldr	r0, [pc, #140]	; (8002c14 <no_data_parse_json+0x1c0>)
 8002b86:	f00b f897 	bl	800dcb8 <puts>
				printf("%s\r\n", temp_str);
 8002b8a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b8e:	3b24      	subs	r3, #36	; 0x24
 8002b90:	4619      	mov	r1, r3
 8002b92:	4821      	ldr	r0, [pc, #132]	; (8002c18 <no_data_parse_json+0x1c4>)
 8002b94:	f00b f81c 	bl	800dbd0 <iprintf>
 8002b98:	e00b      	b.n	8002bb2 <no_data_parse_json+0x15e>
			}
			else
			{
				new_msg -> ok = ret;
 8002b9a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002b9e:	f103 0320 	add.w	r3, r3, #32
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	b2da      	uxtb	r2, r3
 8002ba6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002baa:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8002bb2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002bb6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002bc2:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002bc6:	6013      	str	r3, [r2, #0]
	for (i = 0; i < r; i++) {
 8002bc8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002bcc:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002bd8:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002bdc:	6013      	str	r3, [r2, #0]
 8002bde:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002be2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002bec:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	db85      	blt.n	8002b02 <no_data_parse_json+0xae>
    	}
    }

    return new_msg;
 8002bf6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002bfa:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002bfe:	681b      	ldr	r3, [r3, #0]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 8002c06:	3734      	adds	r7, #52	; 0x34
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd90      	pop	{r4, r7, pc}
 8002c0c:	08010448 	.word	0x08010448
 8002c10:	08010464 	.word	0x08010464
 8002c14:	08010468 	.word	0x08010468
 8002c18:	08010440 	.word	0x08010440

08002c1c <status_parse_json>:

// convert queue status response
status_server_msg* status_parse_json(char *json_msg)
{
 8002c1c:	b590      	push	{r4, r7, lr}
 8002c1e:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8002c22:	b08f      	sub	sp, #60	; 0x3c
 8002c24:	af02      	add	r7, sp, #8
 8002c26:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c2a:	3b2c      	subs	r3, #44	; 0x2c
 8002c2c:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    status_server_msg* new_msg = malloc(sizeof (status_server_msg));
 8002c2e:	2010      	movs	r0, #16
 8002c30:	f00a ff02 	bl	800da38 <malloc>
 8002c34:	4603      	mov	r3, r0
 8002c36:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002c3a:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8002c3e:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8002c40:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002c44:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <status_parse_json+0x36>
        return NULL;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	e16b      	b.n	8002f2a <status_parse_json+0x30e>

    jsmn_init(&p);
 8002c52:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002c56:	f103 0314 	add.w	r3, r3, #20
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff fc12 	bl	8002484 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8002c60:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c64:	3b2c      	subs	r3, #44	; 0x2c
 8002c66:	6818      	ldr	r0, [r3, #0]
 8002c68:	f7fd fab2 	bl	80001d0 <strlen>
 8002c6c:	4604      	mov	r4, r0
 8002c6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c72:	3b1c      	subs	r3, #28
 8002c74:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002c78:	392c      	subs	r1, #44	; 0x2c
 8002c7a:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8002c7e:	f100 0014 	add.w	r0, r0, #20
 8002c82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c86:	9200      	str	r2, [sp, #0]
 8002c88:	4622      	mov	r2, r4
 8002c8a:	6809      	ldr	r1, [r1, #0]
 8002c8c:	f7ff fa5c 	bl	8002148 <jsmn_parse>
 8002c90:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002c94:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002c98:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8002c9a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002c9e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	da09      	bge.n	8002cbc <status_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8002ca8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002cac:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002cb0:	6819      	ldr	r1, [r3, #0]
 8002cb2:	48a1      	ldr	r0, [pc, #644]	; (8002f38 <status_parse_json+0x31c>)
 8002cb4:	f00a ff8c 	bl	800dbd0 <iprintf>
      return NULL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	e136      	b.n	8002f2a <status_parse_json+0x30e>
	  printf("Object expected\r\n");
	  return NULL;
	}*/

	/* Loop over all keys of the root object */
	for (i = 0; i < r; i++) {
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002cc2:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002cc6:	6013      	str	r3, [r2, #0]
 8002cc8:	e11d      	b.n	8002f06 <status_parse_json+0x2ea>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 8002cca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002cce:	3b1c      	subs	r3, #28
 8002cd0:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002cd4:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002cd8:	6812      	ldr	r2, [r2, #0]
 8002cda:	0112      	lsls	r2, r2, #4
 8002cdc:	1899      	adds	r1, r3, r2
 8002cde:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002ce2:	3b2c      	subs	r3, #44	; 0x2c
 8002ce4:	4a95      	ldr	r2, [pc, #596]	; (8002f3c <status_parse_json+0x320>)
 8002ce6:	6818      	ldr	r0, [r3, #0]
 8002ce8:	f7ff fbe0 	bl	80024ac <jsoneq>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d148      	bne.n	8002d84 <status_parse_json+0x168>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8002cf2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002cf6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	1c5a      	adds	r2, r3, #1
 8002cfe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d02:	3b1c      	subs	r3, #28
 8002d04:	0112      	lsls	r2, r2, #4
 8002d06:	4413      	add	r3, r2
 8002d08:	3304      	adds	r3, #4
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d12:	3b2c      	subs	r3, #44	; 0x2c
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	1898      	adds	r0, r3, r2
 8002d18:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d1c:	3b24      	subs	r3, #36	; 0x24
 8002d1e:	220a      	movs	r2, #10
 8002d20:	4619      	mov	r1, r3
 8002d22:	f7ff fbf2 	bl	800250a <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 8002d26:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d2a:	3b24      	subs	r3, #36	; 0x24
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff fc2f 	bl	8002590 <return_true_or_false_from_str>
 8002d32:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002d36:	f103 0320 	add.w	r3, r3, #32
 8002d3a:	6018      	str	r0, [r3, #0]
 8002d3c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002d40:	f103 0320 	add.w	r3, r3, #32
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d4a:	d103      	bne.n	8002d54 <status_parse_json+0x138>
			{
				printf("string is not true or false\r\n");
 8002d4c:	487c      	ldr	r0, [pc, #496]	; (8002f40 <status_parse_json+0x324>)
 8002d4e:	f00a ffb3 	bl	800dcb8 <puts>
 8002d52:	e00b      	b.n	8002d6c <status_parse_json+0x150>
			}
			else
			{
				new_msg -> ok = ret;
 8002d54:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002d58:	f103 0320 	add.w	r3, r3, #32
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002d64:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8002d6c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002d70:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	3301      	adds	r3, #1
 8002d78:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002d7c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002d80:	6013      	str	r3, [r2, #0]
 8002d82:	e0b5      	b.n	8002ef0 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "queueLength") == 0) {
 8002d84:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d88:	3b1c      	subs	r3, #28
 8002d8a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002d8e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	0112      	lsls	r2, r2, #4
 8002d96:	1899      	adds	r1, r3, r2
 8002d98:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d9c:	3b2c      	subs	r3, #44	; 0x2c
 8002d9e:	4a69      	ldr	r2, [pc, #420]	; (8002f44 <status_parse_json+0x328>)
 8002da0:	6818      	ldr	r0, [r3, #0]
 8002da2:	f7ff fb83 	bl	80024ac <jsoneq>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d128      	bne.n	8002dfe <status_parse_json+0x1e2>
    		new_msg -> queueLength = atoi(json_msg + token[i+1].start);
 8002dac:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002db0:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	1c5a      	adds	r2, r3, #1
 8002db8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002dbc:	3b1c      	subs	r3, #28
 8002dbe:	0112      	lsls	r2, r2, #4
 8002dc0:	4413      	add	r3, r2
 8002dc2:	3304      	adds	r3, #4
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002dcc:	3b2c      	subs	r3, #44	; 0x2c
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f00a fdff 	bl	800d9d6 <atoi>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002dde:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
    	        i++;
 8002de6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002dea:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	3301      	adds	r3, #1
 8002df2:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002df6:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002dfa:	6013      	str	r3, [r2, #0]
 8002dfc:	e078      	b.n	8002ef0 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "numPeopleInStore") == 0) {
 8002dfe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e02:	3b1c      	subs	r3, #28
 8002e04:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002e08:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002e0c:	6812      	ldr	r2, [r2, #0]
 8002e0e:	0112      	lsls	r2, r2, #4
 8002e10:	1899      	adds	r1, r3, r2
 8002e12:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e16:	3b2c      	subs	r3, #44	; 0x2c
 8002e18:	4a4b      	ldr	r2, [pc, #300]	; (8002f48 <status_parse_json+0x32c>)
 8002e1a:	6818      	ldr	r0, [r3, #0]
 8002e1c:	f7ff fb46 	bl	80024ac <jsoneq>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d128      	bne.n	8002e78 <status_parse_json+0x25c>
    		new_msg -> numPeopleInStore = atoi(json_msg + token[i+1].start);
 8002e26:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002e2a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	1c5a      	adds	r2, r3, #1
 8002e32:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e36:	3b1c      	subs	r3, #28
 8002e38:	0112      	lsls	r2, r2, #4
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	461a      	mov	r2, r3
 8002e42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e46:	3b2c      	subs	r3, #44	; 0x2c
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f00a fdc2 	bl	800d9d6 <atoi>
 8002e52:	4602      	mov	r2, r0
 8002e54:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002e58:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	609a      	str	r2, [r3, #8]
    	        i++;
 8002e60:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002e64:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002e70:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002e74:	6013      	str	r3, [r2, #0]
 8002e76:	e03b      	b.n	8002ef0 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "maxCapacity") == 0) {
 8002e78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e7c:	3b1c      	subs	r3, #28
 8002e7e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002e82:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002e86:	6812      	ldr	r2, [r2, #0]
 8002e88:	0112      	lsls	r2, r2, #4
 8002e8a:	1899      	adds	r1, r3, r2
 8002e8c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e90:	3b2c      	subs	r3, #44	; 0x2c
 8002e92:	4a2e      	ldr	r2, [pc, #184]	; (8002f4c <status_parse_json+0x330>)
 8002e94:	6818      	ldr	r0, [r3, #0]
 8002e96:	f7ff fb09 	bl	80024ac <jsoneq>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d127      	bne.n	8002ef0 <status_parse_json+0x2d4>
    		new_msg -> maxCapacity = atoi(json_msg + token[i+1].start);
 8002ea0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002ea4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	1c5a      	adds	r2, r3, #1
 8002eac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002eb0:	3b1c      	subs	r3, #28
 8002eb2:	0112      	lsls	r2, r2, #4
 8002eb4:	4413      	add	r3, r2
 8002eb6:	3304      	adds	r3, #4
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002ec0:	3b2c      	subs	r3, #44	; 0x2c
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f00a fd85 	bl	800d9d6 <atoi>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002ed2:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	60da      	str	r2, [r3, #12]
    	        i++;
 8002eda:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002ede:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002eea:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002eee:	6013      	str	r3, [r2, #0]
	for (i = 0; i < r; i++) {
 8002ef0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002ef4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	3301      	adds	r3, #1
 8002efc:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8002f00:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8002f04:	6013      	str	r3, [r2, #0]
 8002f06:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002f0a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002f14:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	f6ff aed5 	blt.w	8002cca <status_parse_json+0xae>
    	}
    }

    return new_msg;
 8002f20:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8002f24:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002f28:	681b      	ldr	r3, [r3, #0]
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 8002f30:	3734      	adds	r7, #52	; 0x34
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd90      	pop	{r4, r7, pc}
 8002f36:	bf00      	nop
 8002f38:	08010448 	.word	0x08010448
 8002f3c:	08010464 	.word	0x08010464
 8002f40:	08010468 	.word	0x08010468
 8002f44:	080104b8 	.word	0x080104b8
 8002f48:	080104c4 	.word	0x080104c4
 8002f4c:	080104d8 	.word	0x080104d8

08002f50 <print_out_barcode_msg>:

void print_out_barcode_msg(barcode_server_msg* msg)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
    printf("ok: %d\r\n", msg->ok);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	4813      	ldr	r0, [pc, #76]	; (8002fac <print_out_barcode_msg+0x5c>)
 8002f60:	f00a fe36 	bl	800dbd0 <iprintf>
    printf("customer name: %s\r\n", msg->customer.name);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3304      	adds	r3, #4
 8002f68:	4619      	mov	r1, r3
 8002f6a:	4811      	ldr	r0, [pc, #68]	; (8002fb0 <print_out_barcode_msg+0x60>)
 8002f6c:	f00a fe30 	bl	800dbd0 <iprintf>
    printf("customer email: %s\r\n", msg->customer.email);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	334a      	adds	r3, #74	; 0x4a
 8002f74:	4619      	mov	r1, r3
 8002f76:	480f      	ldr	r0, [pc, #60]	; (8002fb4 <print_out_barcode_msg+0x64>)
 8002f78:	f00a fe2a 	bl	800dbd0 <iprintf>
    printf("customer id: %s\r\n", msg->customer.id);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3390      	adds	r3, #144	; 0x90
 8002f80:	4619      	mov	r1, r3
 8002f82:	480d      	ldr	r0, [pc, #52]	; (8002fb8 <print_out_barcode_msg+0x68>)
 8002f84:	f00a fe24 	bl	800dbd0 <iprintf>
    printf("customer numPeople: %d\r\n", msg->customer.numPeople);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f8e:	4619      	mov	r1, r3
 8002f90:	480a      	ldr	r0, [pc, #40]	; (8002fbc <print_out_barcode_msg+0x6c>)
 8002f92:	f00a fe1d 	bl	800dbd0 <iprintf>
    printf("isCheckingIn: %d\r\n", msg->isCheckingIn);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4808      	ldr	r0, [pc, #32]	; (8002fc0 <print_out_barcode_msg+0x70>)
 8002fa0:	f00a fe16 	bl	800dbd0 <iprintf>
}
 8002fa4:	bf00      	nop
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	080104e4 	.word	0x080104e4
 8002fb0:	080104f0 	.word	0x080104f0
 8002fb4:	08010504 	.word	0x08010504
 8002fb8:	0801051c 	.word	0x0801051c
 8002fbc:	08010530 	.word	0x08010530
 8002fc0:	0801054c 	.word	0x0801054c

08002fc4 <print_out_no_data_msg>:

void print_out_no_data_msg(no_data_server_msg* msg)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
    printf("ok: %d\r\n", msg->ok);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4803      	ldr	r0, [pc, #12]	; (8002fe0 <print_out_no_data_msg+0x1c>)
 8002fd4:	f00a fdfc 	bl	800dbd0 <iprintf>
}
 8002fd8:	bf00      	nop
 8002fda:	3708      	adds	r7, #8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	080104e4 	.word	0x080104e4

08002fe4 <print_out_status_msg>:

void print_out_status_msg(status_server_msg* msg)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
	printf("ok: %d\r\n", msg->ok);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	480c      	ldr	r0, [pc, #48]	; (8003024 <print_out_status_msg+0x40>)
 8002ff4:	f00a fdec 	bl	800dbd0 <iprintf>
	printf("queueLength: %d\r\n", msg->queueLength);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	480a      	ldr	r0, [pc, #40]	; (8003028 <print_out_status_msg+0x44>)
 8003000:	f00a fde6 	bl	800dbd0 <iprintf>
	printf("numPeopleInStore: %d\r\n", msg->numPeopleInStore);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	4619      	mov	r1, r3
 800300a:	4808      	ldr	r0, [pc, #32]	; (800302c <print_out_status_msg+0x48>)
 800300c:	f00a fde0 	bl	800dbd0 <iprintf>
	printf("maxCapacity: %d\r\n", msg->maxCapacity);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	4619      	mov	r1, r3
 8003016:	4806      	ldr	r0, [pc, #24]	; (8003030 <print_out_status_msg+0x4c>)
 8003018:	f00a fdda 	bl	800dbd0 <iprintf>
}
 800301c:	bf00      	nop
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	080104e4 	.word	0x080104e4
 8003028:	08010560 	.word	0x08010560
 800302c:	08010574 	.word	0x08010574
 8003030:	0801058c 	.word	0x0801058c

08003034 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003034:	b590      	push	{r4, r7, lr}
 8003036:	b093      	sub	sp, #76	; 0x4c
 8003038:	af04      	add	r7, sp, #16
 800303a:	466b      	mov	r3, sp
 800303c:	461c      	mov	r4, r3
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800303e:	f003 fffa 	bl	8007036 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 8003042:	f001 fb5d 	bl	8004700 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003046:	f000 fae1 	bl	800360c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800304a:	f000 fd97 	bl	8003b7c <MX_GPIO_Init>
  MX_DMA_Init();
 800304e:	f000 fd77 	bl	8003b40 <MX_DMA_Init>
  MX_LCD_Init();
 8003052:	f000 fc77 	bl	8003944 <MX_LCD_Init>
  MX_USART2_UART_Init();
 8003056:	f000 fd43 	bl	8003ae0 <MX_USART2_UART_Init>
  MX_UART4_Init();
 800305a:	f000 fd11 	bl	8003a80 <MX_UART4_Init>
  MX_I2C1_Init();
 800305e:	f000 fc33 	bl	80038c8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8003062:	f000 fca7 	bl	80039b4 <MX_SPI1_Init>
  MX_TIM16_Init();
 8003066:	f000 fce3 	bl	8003a30 <MX_TIM16_Init>
  MX_ADC1_Init();
 800306a:	f000 fb53 	bl	8003714 <MX_ADC1_Init>
  MX_ADC2_Init();
 800306e:	f000 fbc7 	bl	8003800 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  //RetargetInit(&huart2);
  printf("\r\nStarting\r\n");
 8003072:	48a5      	ldr	r0, [pc, #660]	; (8003308 <main+0x2d4>)
 8003074:	f00a fe20 	bl	800dcb8 <puts>

  // INITS
  queue_length = 0; // init these first so the display works
 8003078:	4ba4      	ldr	r3, [pc, #656]	; (800330c <main+0x2d8>)
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
  store_capacity = 0;
 800307e:	4ba4      	ldr	r3, [pc, #656]	; (8003310 <main+0x2dc>)
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]
  num_in_store = 0;
 8003084:	4ba3      	ldr	r3, [pc, #652]	; (8003314 <main+0x2e0>)
 8003086:	2200      	movs	r2, #0
 8003088:	601a      	str	r2, [r3, #0]
  main_display_init(&hspi1); // THIS SHOULD INIT FIRST so other modules can use it for error printing
 800308a:	48a3      	ldr	r0, [pc, #652]	; (8003318 <main+0x2e4>)
 800308c:	f7fe fd48 	bl	8001b20 <main_display_init>


  main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "Starting up...", "Please wait", NULL, NULL);
 8003090:	4ba0      	ldr	r3, [pc, #640]	; (8003314 <main+0x2e0>)
 8003092:	6819      	ldr	r1, [r3, #0]
 8003094:	4b9d      	ldr	r3, [pc, #628]	; (800330c <main+0x2d8>)
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	4b9d      	ldr	r3, [pc, #628]	; (8003310 <main+0x2dc>)
 800309a:	6818      	ldr	r0, [r3, #0]
 800309c:	2300      	movs	r3, #0
 800309e:	9303      	str	r3, [sp, #12]
 80030a0:	2300      	movs	r3, #0
 80030a2:	9302      	str	r3, [sp, #8]
 80030a4:	4b9d      	ldr	r3, [pc, #628]	; (800331c <main+0x2e8>)
 80030a6:	9301      	str	r3, [sp, #4]
 80030a8:	4b9d      	ldr	r3, [pc, #628]	; (8003320 <main+0x2ec>)
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	4603      	mov	r3, r0
 80030ae:	489a      	ldr	r0, [pc, #616]	; (8003318 <main+0x2e4>)
 80030b0:	f7fe fd7e 	bl	8001bb0 <main_display_info>
  qr_scanner_init(&huart2, 0); // note - THIS SHOULD BE CALLED BEFORE esp8266_init() if using QR scanning for WiFi setup
 80030b4:	2100      	movs	r1, #0
 80030b6:	489b      	ldr	r0, [pc, #620]	; (8003324 <main+0x2f0>)
 80030b8:	f001 f9c2 	bl	8004440 <qr_scanner_init>


  bool esp_ok = esp8266_init(&huart4, &hspi1, 2, 1);
 80030bc:	2301      	movs	r3, #1
 80030be:	2202      	movs	r2, #2
 80030c0:	4995      	ldr	r1, [pc, #596]	; (8003318 <main+0x2e4>)
 80030c2:	4899      	ldr	r0, [pc, #612]	; (8003328 <main+0x2f4>)
 80030c4:	f002 fef6 	bl	8005eb4 <esp8266_init>
 80030c8:	4603      	mov	r3, r0
 80030ca:	77fb      	strb	r3, [r7, #31]
  if (esp_ok == false) {
 80030cc:	7ffb      	ldrb	r3, [r7, #31]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d113      	bne.n	80030fa <main+0xc6>
	  main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "Wifi doesn't set up properly", NULL, NULL, NULL);
 80030d2:	4b90      	ldr	r3, [pc, #576]	; (8003314 <main+0x2e0>)
 80030d4:	6819      	ldr	r1, [r3, #0]
 80030d6:	4b8d      	ldr	r3, [pc, #564]	; (800330c <main+0x2d8>)
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	4b8d      	ldr	r3, [pc, #564]	; (8003310 <main+0x2dc>)
 80030dc:	6818      	ldr	r0, [r3, #0]
 80030de:	2300      	movs	r3, #0
 80030e0:	9303      	str	r3, [sp, #12]
 80030e2:	2300      	movs	r3, #0
 80030e4:	9302      	str	r3, [sp, #8]
 80030e6:	2300      	movs	r3, #0
 80030e8:	9301      	str	r3, [sp, #4]
 80030ea:	4b90      	ldr	r3, [pc, #576]	; (800332c <main+0x2f8>)
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	4603      	mov	r3, r0
 80030f0:	4889      	ldr	r0, [pc, #548]	; (8003318 <main+0x2e4>)
 80030f2:	f7fe fd5d 	bl	8001bb0 <main_display_info>
	  return 1;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e246      	b.n	8003588 <main+0x554>
  }



  qr_scan_pending = 0;
 80030fa:	4b8d      	ldr	r3, [pc, #564]	; (8003330 <main+0x2fc>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	601a      	str	r2, [r3, #0]
  HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE); // note - CALL THIS HERE to restart QR scanning after WiFi setup via QR
 8003100:	4b8c      	ldr	r3, [pc, #560]	; (8003334 <main+0x300>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2209      	movs	r2, #9
 8003106:	498c      	ldr	r1, [pc, #560]	; (8003338 <main+0x304>)
 8003108:	4618      	mov	r0, r3
 800310a:	f009 fb77 	bl	800c7fc <HAL_UART_Receive_IT>

  thermopile_init(&hadc1, &hadc2);
 800310e:	498b      	ldr	r1, [pc, #556]	; (800333c <main+0x308>)
 8003110:	488b      	ldr	r0, [pc, #556]	; (8003340 <main+0x30c>)
 8003112:	f002 fc6b 	bl	80059ec <thermopile_init>

  bool motion_sensor_ok = initialize_motion_sensor(&hi2c1);
 8003116:	488b      	ldr	r0, [pc, #556]	; (8003344 <main+0x310>)
 8003118:	f000 fe3a 	bl	8003d90 <initialize_motion_sensor>
 800311c:	4603      	mov	r3, r0
 800311e:	77bb      	strb	r3, [r7, #30]
  if (motion_sensor_ok != true) {
 8003120:	7fbb      	ldrb	r3, [r7, #30]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d013      	beq.n	800314e <main+0x11a>
	  main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "motion sensor fails", NULL, NULL, NULL);
 8003126:	4b7b      	ldr	r3, [pc, #492]	; (8003314 <main+0x2e0>)
 8003128:	6819      	ldr	r1, [r3, #0]
 800312a:	4b78      	ldr	r3, [pc, #480]	; (800330c <main+0x2d8>)
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	4b78      	ldr	r3, [pc, #480]	; (8003310 <main+0x2dc>)
 8003130:	6818      	ldr	r0, [r3, #0]
 8003132:	2300      	movs	r3, #0
 8003134:	9303      	str	r3, [sp, #12]
 8003136:	2300      	movs	r3, #0
 8003138:	9302      	str	r3, [sp, #8]
 800313a:	2300      	movs	r3, #0
 800313c:	9301      	str	r3, [sp, #4]
 800313e:	4b82      	ldr	r3, [pc, #520]	; (8003348 <main+0x314>)
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	4603      	mov	r3, r0
 8003144:	4874      	ldr	r0, [pc, #464]	; (8003318 <main+0x2e4>)
 8003146:	f7fe fd33 	bl	8001bb0 <main_display_info>
	  return 1;
 800314a:	2301      	movs	r3, #1
 800314c:	e21c      	b.n	8003588 <main+0x554>
  }


  // MOTION SENSOR BUFFER VARIABLES
  int pir_size = 50; // size of buffer
 800314e:	2332      	movs	r3, #50	; 0x32
 8003150:	61bb      	str	r3, [r7, #24]
  int pir_samples[pir_size]; // buffer
 8003152:	69b8      	ldr	r0, [r7, #24]
 8003154:	1e43      	subs	r3, r0, #1
 8003156:	617b      	str	r3, [r7, #20]
 8003158:	4603      	mov	r3, r0
 800315a:	4619      	mov	r1, r3
 800315c:	f04f 0200 	mov.w	r2, #0
 8003160:	f04f 0300 	mov.w	r3, #0
 8003164:	f04f 0400 	mov.w	r4, #0
 8003168:	0154      	lsls	r4, r2, #5
 800316a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800316e:	014b      	lsls	r3, r1, #5
 8003170:	4603      	mov	r3, r0
 8003172:	4619      	mov	r1, r3
 8003174:	f04f 0200 	mov.w	r2, #0
 8003178:	f04f 0300 	mov.w	r3, #0
 800317c:	f04f 0400 	mov.w	r4, #0
 8003180:	0154      	lsls	r4, r2, #5
 8003182:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003186:	014b      	lsls	r3, r1, #5
 8003188:	4603      	mov	r3, r0
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	3303      	adds	r3, #3
 800318e:	3307      	adds	r3, #7
 8003190:	08db      	lsrs	r3, r3, #3
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	ebad 0d03 	sub.w	sp, sp, r3
 8003198:	ab04      	add	r3, sp, #16
 800319a:	3303      	adds	r3, #3
 800319c:	089b      	lsrs	r3, r3, #2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	613b      	str	r3, [r7, #16]
  int threshold = 6; // number of readings in buffer to trigger motion
 80031a2:	2306      	movs	r3, #6
 80031a4:	60fb      	str	r3, [r7, #12]
  int left = 0; // number of lefts
 80031a6:	2300      	movs	r3, #0
 80031a8:	633b      	str	r3, [r7, #48]	; 0x30
  int right = 0; // number of rights
 80031aa:	2300      	movs	r3, #0
 80031ac:	637b      	str	r3, [r7, #52]	; 0x34
  int nothing = pir_size; // number of no motions
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  bool send_enable = false; // flag to prevent constantly sending when threshold met
 80031b2:	2300      	movs	r3, #0
 80031b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  int sample_i = 0; // sample index
 80031b8:	2300      	movs	r3, #0
 80031ba:	627b      	str	r3, [r7, #36]	; 0x24
  memset(pir_samples, 0, pir_size);
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	2100      	movs	r1, #0
 80031c2:	4618      	mov	r0, r3
 80031c4:	f00a fc53 	bl	800da6e <memset>

  printf("INIT DONE\r\n");
 80031c8:	4860      	ldr	r0, [pc, #384]	; (800334c <main+0x318>)
 80031ca:	f00a fd75 	bl	800dcb8 <puts>
  main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "Setup complete!", NULL, NULL, NULL);
 80031ce:	4b51      	ldr	r3, [pc, #324]	; (8003314 <main+0x2e0>)
 80031d0:	6819      	ldr	r1, [r3, #0]
 80031d2:	4b4e      	ldr	r3, [pc, #312]	; (800330c <main+0x2d8>)
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	4b4e      	ldr	r3, [pc, #312]	; (8003310 <main+0x2dc>)
 80031d8:	6818      	ldr	r0, [r3, #0]
 80031da:	2300      	movs	r3, #0
 80031dc:	9303      	str	r3, [sp, #12]
 80031de:	2300      	movs	r3, #0
 80031e0:	9302      	str	r3, [sp, #8]
 80031e2:	2300      	movs	r3, #0
 80031e4:	9301      	str	r3, [sp, #4]
 80031e6:	4b5a      	ldr	r3, [pc, #360]	; (8003350 <main+0x31c>)
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	4603      	mov	r3, r0
 80031ec:	484a      	ldr	r0, [pc, #296]	; (8003318 <main+0x2e4>)
 80031ee:	f7fe fcdf 	bl	8001bb0 <main_display_info>
  get_status(); // get initial queue status for monitor
 80031f2:	f003 fe43 	bl	8006e7c <get_status>
  HAL_TIM_Base_Start_IT(&htim16);
 80031f6:	4857      	ldr	r0, [pc, #348]	; (8003354 <main+0x320>)
 80031f8:	f008 ff28 	bl	800c04c <HAL_TIM_Base_Start_IT>

  int prevent_strobe = 0;
 80031fc:	2300      	movs	r3, #0
 80031fe:	623b      	str	r3, [r7, #32]
  while (1)
  {

    // QR HANDLING
    // if a qr scan has OCCURRED, handle
	if (qr_scan_pending == 1) {
 8003200:	4b4b      	ldr	r3, [pc, #300]	; (8003330 <main+0x2fc>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d104      	bne.n	8003212 <main+0x1de>
		printf("BEGIN SEND SCAN\r\n");
 8003208:	4853      	ldr	r0, [pc, #332]	; (8003358 <main+0x324>)
 800320a:	f00a fd55 	bl	800dcb8 <puts>
		qr_scan_received();
 800320e:	f001 f937 	bl	8004480 <qr_scan_received>
	}

    // MOTION SENSOR HANDLING
	if (loop_motion_sensor(&hi2c1) == true) {
 8003212:	484c      	ldr	r0, [pc, #304]	; (8003344 <main+0x310>)
 8003214:	f000 ffb4 	bl	8004180 <loop_motion_sensor>
 8003218:	4603      	mov	r3, r0
 800321a:	2b01      	cmp	r3, #1
 800321c:	f040 8105 	bne.w	800342a <main+0x3f6>
		uint8_t movement = motion_sensor_get_moment();
 8003220:	f001 f8fc 	bl	800441c <motion_sensor_get_moment>
 8003224:	4603      	mov	r3, r0
 8003226:	72fb      	strb	r3, [r7, #11]

        // decrement count of motion type that is being overwritten
		if (pir_samples[sample_i] == 1) {
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800322c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d103      	bne.n	800323c <main+0x208>
			--right;
 8003234:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003236:	3b01      	subs	r3, #1
 8003238:	637b      	str	r3, [r7, #52]	; 0x34
 800323a:	e00d      	b.n	8003258 <main+0x224>
		} else if (pir_samples[sample_i] == -1) {
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003248:	d103      	bne.n	8003252 <main+0x21e>
			--left;
 800324a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800324c:	3b01      	subs	r3, #1
 800324e:	633b      	str	r3, [r7, #48]	; 0x30
 8003250:	e002      	b.n	8003258 <main+0x224>
		} else {
			--nothing;
 8003252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003254:	3b01      	subs	r3, #1
 8003256:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

        // increase appropriate motion type count
		if (movement & MOVEMENT_FROM_2_TO_4)
 8003258:	7afb      	ldrb	r3, [r7, #11]
 800325a:	f003 0304 	and.w	r3, r3, #4
 800325e:	2b00      	cmp	r3, #0
 8003260:	d008      	beq.n	8003274 <main+0x240>
	    {
		  // RIGHT
	      pir_samples[sample_i] = 1;
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003266:	2101      	movs	r1, #1
 8003268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	      ++right;
 800326c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800326e:	3301      	adds	r3, #1
 8003270:	637b      	str	r3, [r7, #52]	; 0x34
 8003272:	e016      	b.n	80032a2 <main+0x26e>
	    }
	    else if(movement & MOVEMENT_FROM_4_TO_2)
 8003274:	7afb      	ldrb	r3, [r7, #11]
 8003276:	f003 0308 	and.w	r3, r3, #8
 800327a:	2b00      	cmp	r3, #0
 800327c:	d009      	beq.n	8003292 <main+0x25e>
	    {
	      // LEFT
	      pir_samples[sample_i] = -1;
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003282:	f04f 31ff 	mov.w	r1, #4294967295
 8003286:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	      ++left;
 800328a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800328c:	3301      	adds	r3, #1
 800328e:	633b      	str	r3, [r7, #48]	; 0x30
 8003290:	e007      	b.n	80032a2 <main+0x26e>
	    } else {
	      pir_samples[sample_i] = 0;
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003296:	2100      	movs	r1, #0
 8003298:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	      ++nothing;
 800329c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800329e:	3301      	adds	r3, #1
 80032a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	    }

        // increment buffer index
		sample_i++;
 80032a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a4:	3301      	adds	r3, #1
 80032a6:	627b      	str	r3, [r7, #36]	; 0x24
		if (sample_i >= pir_size) {
 80032a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	db01      	blt.n	80032b4 <main+0x280>
			sample_i = 0;
 80032b0:	2300      	movs	r3, #0
 80032b2:	627b      	str	r3, [r7, #36]	; 0x24
		}

        // if motion type has exceeded threshold and able to send,
        // send that type and disable sending
		if (left > threshold && send_enable) {
 80032b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	dd6f      	ble.n	800339c <main+0x368>
 80032bc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d06b      	beq.n	800339c <main+0x368>
			printf("SEND LEFT\r\n");
 80032c4:	4825      	ldr	r0, [pc, #148]	; (800335c <main+0x328>)
 80032c6:	f00a fcf7 	bl	800dcb8 <puts>
			if (valid_entries > 0) {
 80032ca:	4b25      	ldr	r3, [pc, #148]	; (8003360 <main+0x32c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	dd4c      	ble.n	800336c <main+0x338>
				send_entry();
 80032d2:	f003 fda7 	bl	8006e24 <send_entry>
				--valid_entries;
 80032d6:	4b22      	ldr	r3, [pc, #136]	; (8003360 <main+0x32c>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	3b01      	subs	r3, #1
 80032dc:	4a20      	ldr	r2, [pc, #128]	; (8003360 <main+0x32c>)
 80032de:	6013      	str	r3, [r2, #0]
				main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "     Welcome to the ABC Store!", "Please wait to enter...", NULL, NULL);
 80032e0:	4b0c      	ldr	r3, [pc, #48]	; (8003314 <main+0x2e0>)
 80032e2:	6819      	ldr	r1, [r3, #0]
 80032e4:	4b09      	ldr	r3, [pc, #36]	; (800330c <main+0x2d8>)
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	4b09      	ldr	r3, [pc, #36]	; (8003310 <main+0x2dc>)
 80032ea:	6818      	ldr	r0, [r3, #0]
 80032ec:	2300      	movs	r3, #0
 80032ee:	9303      	str	r3, [sp, #12]
 80032f0:	2300      	movs	r3, #0
 80032f2:	9302      	str	r3, [sp, #8]
 80032f4:	4b1b      	ldr	r3, [pc, #108]	; (8003364 <main+0x330>)
 80032f6:	9301      	str	r3, [sp, #4]
 80032f8:	4b1b      	ldr	r3, [pc, #108]	; (8003368 <main+0x334>)
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	4603      	mov	r3, r0
 80032fe:	4806      	ldr	r0, [pc, #24]	; (8003318 <main+0x2e4>)
 8003300:	f7fe fc56 	bl	8001bb0 <main_display_info>
 8003304:	e046      	b.n	8003394 <main+0x360>
 8003306:	bf00      	nop
 8003308:	080105a0 	.word	0x080105a0
 800330c:	20001050 	.word	0x20001050
 8003310:	20001024 	.word	0x20001024
 8003314:	20001054 	.word	0x20001054
 8003318:	200004b8 	.word	0x200004b8
 800331c:	080105ac 	.word	0x080105ac
 8003320:	080105b8 	.word	0x080105b8
 8003324:	20000520 	.word	0x20000520
 8003328:	20000438 	.word	0x20000438
 800332c:	080105c8 	.word	0x080105c8
 8003330:	200005ec 	.word	0x200005ec
 8003334:	200005f0 	.word	0x200005f0
 8003338:	200005f4 	.word	0x200005f4
 800333c:	200002c0 	.word	0x200002c0
 8003340:	20000378 	.word	0x20000378
 8003344:	20000328 	.word	0x20000328
 8003348:	080105e8 	.word	0x080105e8
 800334c:	080105fc 	.word	0x080105fc
 8003350:	08010608 	.word	0x08010608
 8003354:	200005a4 	.word	0x200005a4
 8003358:	08010618 	.word	0x08010618
 800335c:	0801062c 	.word	0x0801062c
 8003360:	20001034 	.word	0x20001034
 8003364:	08010638 	.word	0x08010638
 8003368:	08010650 	.word	0x08010650
			} else {
				send_unauthorizedEntry();
 800336c:	f003 fe0e 	bl	8006f8c <send_unauthorizedEntry>
				main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "WARNING:", "UNAUTHORIZED ENTRY", NULL, NULL);
 8003370:	4b88      	ldr	r3, [pc, #544]	; (8003594 <main+0x560>)
 8003372:	6819      	ldr	r1, [r3, #0]
 8003374:	4b88      	ldr	r3, [pc, #544]	; (8003598 <main+0x564>)
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	4b88      	ldr	r3, [pc, #544]	; (800359c <main+0x568>)
 800337a:	6818      	ldr	r0, [r3, #0]
 800337c:	2300      	movs	r3, #0
 800337e:	9303      	str	r3, [sp, #12]
 8003380:	2300      	movs	r3, #0
 8003382:	9302      	str	r3, [sp, #8]
 8003384:	4b86      	ldr	r3, [pc, #536]	; (80035a0 <main+0x56c>)
 8003386:	9301      	str	r3, [sp, #4]
 8003388:	4b86      	ldr	r3, [pc, #536]	; (80035a4 <main+0x570>)
 800338a:	9300      	str	r3, [sp, #0]
 800338c:	4603      	mov	r3, r0
 800338e:	4886      	ldr	r0, [pc, #536]	; (80035a8 <main+0x574>)
 8003390:	f7fe fc0e 	bl	8001bb0 <main_display_info>
			}
			send_enable = false;
 8003394:	2300      	movs	r3, #0
 8003396:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800339a:	e046      	b.n	800342a <main+0x3f6>
		} else if (right > threshold && send_enable) {
 800339c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	dd1e      	ble.n	80033e2 <main+0x3ae>
 80033a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d01a      	beq.n	80033e2 <main+0x3ae>
			printf("SEND RIGHT\r\n");
 80033ac:	487f      	ldr	r0, [pc, #508]	; (80035ac <main+0x578>)
 80033ae:	f00a fc83 	bl	800dcb8 <puts>
			send_exit();
 80033b2:	f003 fd4d 	bl	8006e50 <send_exit>
			send_enable = false;
 80033b6:	2300      	movs	r3, #0
 80033b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "     Welcome to the ABC Store!", "Please wait to enter...", NULL, NULL);
 80033bc:	4b75      	ldr	r3, [pc, #468]	; (8003594 <main+0x560>)
 80033be:	6819      	ldr	r1, [r3, #0]
 80033c0:	4b75      	ldr	r3, [pc, #468]	; (8003598 <main+0x564>)
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	4b75      	ldr	r3, [pc, #468]	; (800359c <main+0x568>)
 80033c6:	6818      	ldr	r0, [r3, #0]
 80033c8:	2300      	movs	r3, #0
 80033ca:	9303      	str	r3, [sp, #12]
 80033cc:	2300      	movs	r3, #0
 80033ce:	9302      	str	r3, [sp, #8]
 80033d0:	4b77      	ldr	r3, [pc, #476]	; (80035b0 <main+0x57c>)
 80033d2:	9301      	str	r3, [sp, #4]
 80033d4:	4b77      	ldr	r3, [pc, #476]	; (80035b4 <main+0x580>)
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	4603      	mov	r3, r0
 80033da:	4873      	ldr	r0, [pc, #460]	; (80035a8 <main+0x574>)
 80033dc:	f7fe fbe8 	bl	8001bb0 <main_display_info>
 80033e0:	e023      	b.n	800342a <main+0x3f6>
		} else if (right < threshold && left < threshold) {
 80033e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	da1f      	bge.n	800342a <main+0x3f6>
 80033ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	da1b      	bge.n	800342a <main+0x3f6>
            // if both motion types below threshold, enable sending
			if (!send_enable) {
 80033f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d117      	bne.n	800342a <main+0x3f6>
				printf("SEND ENABLE\r\n");
 80033fa:	486f      	ldr	r0, [pc, #444]	; (80035b8 <main+0x584>)
 80033fc:	f00a fc5c 	bl	800dcb8 <puts>
				send_enable = true;
 8003400:	2301      	movs	r3, #1
 8003402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "     Welcome to the ABC Store!", NULL, NULL, NULL);
 8003406:	4b63      	ldr	r3, [pc, #396]	; (8003594 <main+0x560>)
 8003408:	6819      	ldr	r1, [r3, #0]
 800340a:	4b63      	ldr	r3, [pc, #396]	; (8003598 <main+0x564>)
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	4b63      	ldr	r3, [pc, #396]	; (800359c <main+0x568>)
 8003410:	6818      	ldr	r0, [r3, #0]
 8003412:	2300      	movs	r3, #0
 8003414:	9303      	str	r3, [sp, #12]
 8003416:	2300      	movs	r3, #0
 8003418:	9302      	str	r3, [sp, #8]
 800341a:	2300      	movs	r3, #0
 800341c:	9301      	str	r3, [sp, #4]
 800341e:	4b65      	ldr	r3, [pc, #404]	; (80035b4 <main+0x580>)
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	4603      	mov	r3, r0
 8003424:	4860      	ldr	r0, [pc, #384]	; (80035a8 <main+0x574>)
 8003426:	f7fe fbc3 	bl	8001bb0 <main_display_info>
		}
	}

    // WIFI HANDLING
    // if have a response to handle
	if (message_pending_handling == 1) {
 800342a:	4b64      	ldr	r3, [pc, #400]	; (80035bc <main+0x588>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <main+0x402>
		handle_message_response();
 8003432:	f003 fa5f 	bl	80068f4 <handle_message_response>
	}
    // if messages pending, get ok and then send
	if (message_queue_head != NULL) {
 8003436:	4b62      	ldr	r3, [pc, #392]	; (80035c0 <main+0x58c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d013      	beq.n	8003466 <main+0x432>
		if (ready_for_next_message == 1) {
 800343e:	4b61      	ldr	r3, [pc, #388]	; (80035c4 <main+0x590>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d102      	bne.n	800344c <main+0x418>
			tcp_connect();
 8003446:	f003 fcaf 	bl	8006da8 <tcp_connect>
 800344a:	e00c      	b.n	8003466 <main+0x432>
		} else if (good_to_get_ok == 1) {
 800344c:	4b5e      	ldr	r3, [pc, #376]	; (80035c8 <main+0x594>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d102      	bne.n	800345a <main+0x426>
			get_ok_to_send();
 8003454:	f003 f90a 	bl	800666c <get_ok_to_send>
 8003458:	e005      	b.n	8003466 <main+0x432>
		} else if (good_for_send == 1) {
 800345a:	4b5c      	ldr	r3, [pc, #368]	; (80035cc <main+0x598>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d101      	bne.n	8003466 <main+0x432>
			send_message();
 8003462:	f003 f99f 	bl	80067a4 <send_message>
		}
	}

	// TEMPERATURE
	if (people_checking_in > 0) {
 8003466:	4b5a      	ldr	r3, [pc, #360]	; (80035d0 <main+0x59c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2b00      	cmp	r3, #0
 800346c:	dd71      	ble.n	8003552 <main+0x51e>
		printf("CHECKING IN\r\n");
 800346e:	4859      	ldr	r0, [pc, #356]	; (80035d4 <main+0x5a0>)
 8003470:	f00a fc22 	bl	800dcb8 <puts>
		if (prevent_strobe == 0) {
 8003474:	6a3b      	ldr	r3, [r7, #32]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d117      	bne.n	80034aa <main+0x476>
			main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "     Welcome!", "Place your forehead near the sensor", "at the top of the kiosk", NULL);
 800347a:	4b46      	ldr	r3, [pc, #280]	; (8003594 <main+0x560>)
 800347c:	6819      	ldr	r1, [r3, #0]
 800347e:	4b46      	ldr	r3, [pc, #280]	; (8003598 <main+0x564>)
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	4b46      	ldr	r3, [pc, #280]	; (800359c <main+0x568>)
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	2300      	movs	r3, #0
 8003488:	9303      	str	r3, [sp, #12]
 800348a:	4b53      	ldr	r3, [pc, #332]	; (80035d8 <main+0x5a4>)
 800348c:	9302      	str	r3, [sp, #8]
 800348e:	4b53      	ldr	r3, [pc, #332]	; (80035dc <main+0x5a8>)
 8003490:	9301      	str	r3, [sp, #4]
 8003492:	4b53      	ldr	r3, [pc, #332]	; (80035e0 <main+0x5ac>)
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	4603      	mov	r3, r0
 8003498:	4843      	ldr	r0, [pc, #268]	; (80035a8 <main+0x574>)
 800349a:	f7fe fb89 	bl	8001bb0 <main_display_info>
			HAL_Delay(3000);
 800349e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80034a2:	f003 fe39 	bl	8007118 <HAL_Delay>
			prevent_strobe = 1;
 80034a6:	2301      	movs	r3, #1
 80034a8:	623b      	str	r3, [r7, #32]
			HAL_Delay(2000);
			main_display_info(&hspi1, num_in_store, queue_length, store_capacity, temp_str,temp_str2 , temp_str3, temp_str4);
		}
		//end temperature test
		*/
		int temp = getTemp();
 80034aa:	f002 faed 	bl	8005a88 <getTemp>
 80034ae:	6078      	str	r0, [r7, #4]
		temp = 36;
 80034b0:	2324      	movs	r3, #36	; 0x24
 80034b2:	607b      	str	r3, [r7, #4]
		char temp_str[4];
		sprintf(temp_str, "%d", temp);
 80034b4:	463b      	mov	r3, r7
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	494a      	ldr	r1, [pc, #296]	; (80035e4 <main+0x5b0>)
 80034ba:	4618      	mov	r0, r3
 80034bc:	f00a fc16 	bl	800dcec <siprintf>
		if (temp > TEMP_MAX) { // fever
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b26      	cmp	r3, #38	; 0x26
 80034c4:	dd1b      	ble.n	80034fe <main+0x4ca>
			printf("TEMPERATURE TOO HIGH\r\n");
 80034c6:	4848      	ldr	r0, [pc, #288]	; (80035e8 <main+0x5b4>)
 80034c8:	f00a fbf6 	bl	800dcb8 <puts>
			main_display_info(&hspi1, num_in_store, queue_length, store_capacity, temp_str, "TEMPERATURE IS TOO HIGH", "SEEK STAFF ASSISTANCE", NULL);
 80034cc:	4b31      	ldr	r3, [pc, #196]	; (8003594 <main+0x560>)
 80034ce:	6819      	ldr	r1, [r3, #0]
 80034d0:	4b31      	ldr	r3, [pc, #196]	; (8003598 <main+0x564>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	4b31      	ldr	r3, [pc, #196]	; (800359c <main+0x568>)
 80034d6:	6818      	ldr	r0, [r3, #0]
 80034d8:	2300      	movs	r3, #0
 80034da:	9303      	str	r3, [sp, #12]
 80034dc:	4b43      	ldr	r3, [pc, #268]	; (80035ec <main+0x5b8>)
 80034de:	9302      	str	r3, [sp, #8]
 80034e0:	4b43      	ldr	r3, [pc, #268]	; (80035f0 <main+0x5bc>)
 80034e2:	9301      	str	r3, [sp, #4]
 80034e4:	463b      	mov	r3, r7
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	4603      	mov	r3, r0
 80034ea:	482f      	ldr	r0, [pc, #188]	; (80035a8 <main+0x574>)
 80034ec:	f7fe fb60 	bl	8001bb0 <main_display_info>
			send_tempError(temp);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f003 fcd9 	bl	8006ea8 <send_tempError>
			people_checking_in = 0;
 80034f6:	4b36      	ldr	r3, [pc, #216]	; (80035d0 <main+0x59c>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	e021      	b.n	8003542 <main+0x50e>
		} else if (temp >= TEMP_MIN){ // in bounds
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b22      	cmp	r3, #34	; 0x22
 8003502:	dd1e      	ble.n	8003542 <main+0x50e>
			printf("TEMPERATURE OK PLEASE ENTER\r\n");
 8003504:	483b      	ldr	r0, [pc, #236]	; (80035f4 <main+0x5c0>)
 8003506:	f00a fbd7 	bl	800dcb8 <puts>
			main_display_info(&hspi1, num_in_store, queue_length, store_capacity, temp_str, "Temperature check ok!", "Enter when ready", NULL);
 800350a:	4b22      	ldr	r3, [pc, #136]	; (8003594 <main+0x560>)
 800350c:	6819      	ldr	r1, [r3, #0]
 800350e:	4b22      	ldr	r3, [pc, #136]	; (8003598 <main+0x564>)
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	4b22      	ldr	r3, [pc, #136]	; (800359c <main+0x568>)
 8003514:	6818      	ldr	r0, [r3, #0]
 8003516:	2300      	movs	r3, #0
 8003518:	9303      	str	r3, [sp, #12]
 800351a:	4b37      	ldr	r3, [pc, #220]	; (80035f8 <main+0x5c4>)
 800351c:	9302      	str	r3, [sp, #8]
 800351e:	4b37      	ldr	r3, [pc, #220]	; (80035fc <main+0x5c8>)
 8003520:	9301      	str	r3, [sp, #4]
 8003522:	463b      	mov	r3, r7
 8003524:	9300      	str	r3, [sp, #0]
 8003526:	4603      	mov	r3, r0
 8003528:	481f      	ldr	r0, [pc, #124]	; (80035a8 <main+0x574>)
 800352a:	f7fe fb41 	bl	8001bb0 <main_display_info>
			++valid_entries;
 800352e:	4b34      	ldr	r3, [pc, #208]	; (8003600 <main+0x5cc>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	3301      	adds	r3, #1
 8003534:	4a32      	ldr	r2, [pc, #200]	; (8003600 <main+0x5cc>)
 8003536:	6013      	str	r3, [r2, #0]
			--people_checking_in;
 8003538:	4b25      	ldr	r3, [pc, #148]	; (80035d0 <main+0x59c>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	3b01      	subs	r3, #1
 800353e:	4a24      	ldr	r2, [pc, #144]	; (80035d0 <main+0x59c>)
 8003540:	6013      	str	r3, [r2, #0]
		}
		if (people_checking_in == 0) {
 8003542:	4b23      	ldr	r3, [pc, #140]	; (80035d0 <main+0x59c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d103      	bne.n	8003552 <main+0x51e>
			send_doneCheckingIn();
 800354a:	f003 fd35 	bl	8006fb8 <send_doneCheckingIn>
			prevent_strobe = 0;
 800354e:	2300      	movs	r3, #0
 8003550:	623b      	str	r3, [r7, #32]
		}
	}

	if (got_unexpected == 1) {
 8003552:	4b2c      	ldr	r3, [pc, #176]	; (8003604 <main+0x5d0>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2b01      	cmp	r3, #1
 8003558:	f47f ae52 	bne.w	8003200 <main+0x1cc>
		main_display_info(&hspi1, num_in_store, queue_length, store_capacity, unexpected_return, NULL, NULL, NULL);
 800355c:	4b0d      	ldr	r3, [pc, #52]	; (8003594 <main+0x560>)
 800355e:	6819      	ldr	r1, [r3, #0]
 8003560:	4b0d      	ldr	r3, [pc, #52]	; (8003598 <main+0x564>)
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4b0d      	ldr	r3, [pc, #52]	; (800359c <main+0x568>)
 8003566:	6818      	ldr	r0, [r3, #0]
 8003568:	2300      	movs	r3, #0
 800356a:	9303      	str	r3, [sp, #12]
 800356c:	2300      	movs	r3, #0
 800356e:	9302      	str	r3, [sp, #8]
 8003570:	2300      	movs	r3, #0
 8003572:	9301      	str	r3, [sp, #4]
 8003574:	4b24      	ldr	r3, [pc, #144]	; (8003608 <main+0x5d4>)
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	4603      	mov	r3, r0
 800357a:	480b      	ldr	r0, [pc, #44]	; (80035a8 <main+0x574>)
 800357c:	f7fe fb18 	bl	8001bb0 <main_display_info>
		got_unexpected = 0;
 8003580:	4b20      	ldr	r3, [pc, #128]	; (8003604 <main+0x5d0>)
 8003582:	2200      	movs	r2, #0
 8003584:	601a      	str	r2, [r3, #0]
	if (qr_scan_pending == 1) {
 8003586:	e63b      	b.n	8003200 <main+0x1cc>
 8003588:	46a5      	mov	sp, r4
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 800358a:	4618      	mov	r0, r3
 800358c:	373c      	adds	r7, #60	; 0x3c
 800358e:	46bd      	mov	sp, r7
 8003590:	bd90      	pop	{r4, r7, pc}
 8003592:	bf00      	nop
 8003594:	20001054 	.word	0x20001054
 8003598:	20001050 	.word	0x20001050
 800359c:	20001024 	.word	0x20001024
 80035a0:	08010670 	.word	0x08010670
 80035a4:	08010684 	.word	0x08010684
 80035a8:	200004b8 	.word	0x200004b8
 80035ac:	08010690 	.word	0x08010690
 80035b0:	08010638 	.word	0x08010638
 80035b4:	08010650 	.word	0x08010650
 80035b8:	0801069c 	.word	0x0801069c
 80035bc:	20000658 	.word	0x20000658
 80035c0:	200003e8 	.word	0x200003e8
 80035c4:	2000103c 	.word	0x2000103c
 80035c8:	20001044 	.word	0x20001044
 80035cc:	20001038 	.word	0x20001038
 80035d0:	20001030 	.word	0x20001030
 80035d4:	080106ac 	.word	0x080106ac
 80035d8:	080106bc 	.word	0x080106bc
 80035dc:	080106d4 	.word	0x080106d4
 80035e0:	080106f8 	.word	0x080106f8
 80035e4:	08010708 	.word	0x08010708
 80035e8:	0801070c 	.word	0x0801070c
 80035ec:	08010724 	.word	0x08010724
 80035f0:	0801073c 	.word	0x0801073c
 80035f4:	08010754 	.word	0x08010754
 80035f8:	08010774 	.word	0x08010774
 80035fc:	08010788 	.word	0x08010788
 8003600:	20001034 	.word	0x20001034
 8003604:	20001020 	.word	0x20001020
 8003608:	2000065c 	.word	0x2000065c

0800360c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b0b8      	sub	sp, #224	; 0xe0
 8003610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003612:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003616:	2244      	movs	r2, #68	; 0x44
 8003618:	2100      	movs	r1, #0
 800361a:	4618      	mov	r0, r3
 800361c:	f00a fa27 	bl	800da6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003620:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	605a      	str	r2, [r3, #4]
 800362a:	609a      	str	r2, [r3, #8]
 800362c:	60da      	str	r2, [r3, #12]
 800362e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003630:	463b      	mov	r3, r7
 8003632:	2288      	movs	r2, #136	; 0x88
 8003634:	2100      	movs	r1, #0
 8003636:	4618      	mov	r0, r3
 8003638:	f00a fa19 	bl	800da6e <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 800363c:	2318      	movs	r3, #24
 800363e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003642:	2301      	movs	r3, #1
 8003644:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003648:	2301      	movs	r3, #1
 800364a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800364e:	2300      	movs	r3, #0
 8003650:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003654:	2360      	movs	r3, #96	; 0x60
 8003656:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800365a:	2300      	movs	r3, #0
 800365c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003660:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003664:	4618      	mov	r0, r3
 8003666:	f006 fbc1 	bl	8009dec <HAL_RCC_OscConfig>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8003670:	f000 fb32 	bl	8003cd8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003674:	230f      	movs	r3, #15
 8003676:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800367a:	2300      	movs	r3, #0
 800367c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003680:	2300      	movs	r3, #0
 8003682:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003686:	2300      	movs	r3, #0
 8003688:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800368c:	2300      	movs	r3, #0
 800368e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003692:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003696:	2100      	movs	r1, #0
 8003698:	4618      	mov	r0, r3
 800369a:	f006 ff57 	bl	800a54c <HAL_RCC_ClockConfig>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80036a4:	f000 fb18 	bl	8003cd8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 80036a8:	4b19      	ldr	r3, [pc, #100]	; (8003710 <SystemClock_Config+0x104>)
 80036aa:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80036ac:	2300      	movs	r3, #0
 80036ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80036b0:	2300      	movs	r3, #0
 80036b2:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80036b4:	2300      	movs	r3, #0
 80036b6:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80036b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80036bc:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80036be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80036c6:	2301      	movs	r3, #1
 80036c8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80036ca:	2301      	movs	r3, #1
 80036cc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80036ce:	2310      	movs	r3, #16
 80036d0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80036d2:	2307      	movs	r3, #7
 80036d4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80036d6:	2302      	movs	r3, #2
 80036d8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80036da:	2302      	movs	r3, #2
 80036dc:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80036de:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036e2:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036e4:	463b      	mov	r3, r7
 80036e6:	4618      	mov	r0, r3
 80036e8:	f007 f934 	bl	800a954 <HAL_RCCEx_PeriphCLKConfig>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <SystemClock_Config+0xea>
  {
    Error_Handler();
 80036f2:	f000 faf1 	bl	8003cd8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80036f6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80036fa:	f006 fb21 	bl	8009d40 <HAL_PWREx_ControlVoltageScaling>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8003704:	f000 fae8 	bl	8003cd8 <Error_Handler>
  }
}
 8003708:	bf00      	nop
 800370a:	37e0      	adds	r7, #224	; 0xe0
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	0002404a 	.word	0x0002404a

08003714 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b08a      	sub	sp, #40	; 0x28
 8003718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800371a:	f107 031c 	add.w	r3, r7, #28
 800371e:	2200      	movs	r2, #0
 8003720:	601a      	str	r2, [r3, #0]
 8003722:	605a      	str	r2, [r3, #4]
 8003724:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003726:	1d3b      	adds	r3, r7, #4
 8003728:	2200      	movs	r2, #0
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	605a      	str	r2, [r3, #4]
 800372e:	609a      	str	r2, [r3, #8]
 8003730:	60da      	str	r2, [r3, #12]
 8003732:	611a      	str	r2, [r3, #16]
 8003734:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8003736:	4b2f      	ldr	r3, [pc, #188]	; (80037f4 <MX_ADC1_Init+0xe0>)
 8003738:	4a2f      	ldr	r2, [pc, #188]	; (80037f8 <MX_ADC1_Init+0xe4>)
 800373a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800373c:	4b2d      	ldr	r3, [pc, #180]	; (80037f4 <MX_ADC1_Init+0xe0>)
 800373e:	2200      	movs	r2, #0
 8003740:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003742:	4b2c      	ldr	r3, [pc, #176]	; (80037f4 <MX_ADC1_Init+0xe0>)
 8003744:	2200      	movs	r2, #0
 8003746:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003748:	4b2a      	ldr	r3, [pc, #168]	; (80037f4 <MX_ADC1_Init+0xe0>)
 800374a:	2200      	movs	r2, #0
 800374c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800374e:	4b29      	ldr	r3, [pc, #164]	; (80037f4 <MX_ADC1_Init+0xe0>)
 8003750:	2200      	movs	r2, #0
 8003752:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003754:	4b27      	ldr	r3, [pc, #156]	; (80037f4 <MX_ADC1_Init+0xe0>)
 8003756:	2204      	movs	r2, #4
 8003758:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800375a:	4b26      	ldr	r3, [pc, #152]	; (80037f4 <MX_ADC1_Init+0xe0>)
 800375c:	2200      	movs	r2, #0
 800375e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003760:	4b24      	ldr	r3, [pc, #144]	; (80037f4 <MX_ADC1_Init+0xe0>)
 8003762:	2200      	movs	r2, #0
 8003764:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003766:	4b23      	ldr	r3, [pc, #140]	; (80037f4 <MX_ADC1_Init+0xe0>)
 8003768:	2201      	movs	r2, #1
 800376a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800376c:	4b21      	ldr	r3, [pc, #132]	; (80037f4 <MX_ADC1_Init+0xe0>)
 800376e:	2200      	movs	r2, #0
 8003770:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003774:	4b1f      	ldr	r3, [pc, #124]	; (80037f4 <MX_ADC1_Init+0xe0>)
 8003776:	2200      	movs	r2, #0
 8003778:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800377a:	4b1e      	ldr	r3, [pc, #120]	; (80037f4 <MX_ADC1_Init+0xe0>)
 800377c:	2200      	movs	r2, #0
 800377e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003780:	4b1c      	ldr	r3, [pc, #112]	; (80037f4 <MX_ADC1_Init+0xe0>)
 8003782:	2200      	movs	r2, #0
 8003784:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003788:	4b1a      	ldr	r3, [pc, #104]	; (80037f4 <MX_ADC1_Init+0xe0>)
 800378a:	2200      	movs	r2, #0
 800378c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800378e:	4b19      	ldr	r3, [pc, #100]	; (80037f4 <MX_ADC1_Init+0xe0>)
 8003790:	2200      	movs	r2, #0
 8003792:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003796:	4817      	ldr	r0, [pc, #92]	; (80037f4 <MX_ADC1_Init+0xe0>)
 8003798:	f003 feb6 	bl	8007508 <HAL_ADC_Init>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80037a2:	f000 fa99 	bl	8003cd8 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80037a6:	2300      	movs	r3, #0
 80037a8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80037aa:	f107 031c 	add.w	r3, r7, #28
 80037ae:	4619      	mov	r1, r3
 80037b0:	4810      	ldr	r0, [pc, #64]	; (80037f4 <MX_ADC1_Init+0xe0>)
 80037b2:	f004 fd79 	bl	80082a8 <HAL_ADCEx_MultiModeConfigChannel>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80037bc:	f000 fa8c 	bl	8003cd8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80037c0:	4b0e      	ldr	r3, [pc, #56]	; (80037fc <MX_ADC1_Init+0xe8>)
 80037c2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80037c4:	2306      	movs	r3, #6
 80037c6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80037c8:	2300      	movs	r3, #0
 80037ca:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80037cc:	237f      	movs	r3, #127	; 0x7f
 80037ce:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80037d0:	2304      	movs	r3, #4
 80037d2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80037d4:	2300      	movs	r3, #0
 80037d6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037d8:	1d3b      	adds	r3, r7, #4
 80037da:	4619      	mov	r1, r3
 80037dc:	4805      	ldr	r0, [pc, #20]	; (80037f4 <MX_ADC1_Init+0xe0>)
 80037de:	f004 f97f 	bl	8007ae0 <HAL_ADC_ConfigChannel>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80037e8:	f000 fa76 	bl	8003cd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80037ec:	bf00      	nop
 80037ee:	3728      	adds	r7, #40	; 0x28
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	20000378 	.word	0x20000378
 80037f8:	50040000 	.word	0x50040000
 80037fc:	1d500080 	.word	0x1d500080

08003800 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b086      	sub	sp, #24
 8003804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003806:	463b      	mov	r3, r7
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	605a      	str	r2, [r3, #4]
 800380e:	609a      	str	r2, [r3, #8]
 8003810:	60da      	str	r2, [r3, #12]
 8003812:	611a      	str	r2, [r3, #16]
 8003814:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8003816:	4b29      	ldr	r3, [pc, #164]	; (80038bc <MX_ADC2_Init+0xbc>)
 8003818:	4a29      	ldr	r2, [pc, #164]	; (80038c0 <MX_ADC2_Init+0xc0>)
 800381a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800381c:	4b27      	ldr	r3, [pc, #156]	; (80038bc <MX_ADC2_Init+0xbc>)
 800381e:	2200      	movs	r2, #0
 8003820:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003822:	4b26      	ldr	r3, [pc, #152]	; (80038bc <MX_ADC2_Init+0xbc>)
 8003824:	2200      	movs	r2, #0
 8003826:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003828:	4b24      	ldr	r3, [pc, #144]	; (80038bc <MX_ADC2_Init+0xbc>)
 800382a:	2200      	movs	r2, #0
 800382c:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800382e:	4b23      	ldr	r3, [pc, #140]	; (80038bc <MX_ADC2_Init+0xbc>)
 8003830:	2200      	movs	r2, #0
 8003832:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003834:	4b21      	ldr	r3, [pc, #132]	; (80038bc <MX_ADC2_Init+0xbc>)
 8003836:	2204      	movs	r2, #4
 8003838:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800383a:	4b20      	ldr	r3, [pc, #128]	; (80038bc <MX_ADC2_Init+0xbc>)
 800383c:	2200      	movs	r2, #0
 800383e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8003840:	4b1e      	ldr	r3, [pc, #120]	; (80038bc <MX_ADC2_Init+0xbc>)
 8003842:	2200      	movs	r2, #0
 8003844:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8003846:	4b1d      	ldr	r3, [pc, #116]	; (80038bc <MX_ADC2_Init+0xbc>)
 8003848:	2201      	movs	r2, #1
 800384a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800384c:	4b1b      	ldr	r3, [pc, #108]	; (80038bc <MX_ADC2_Init+0xbc>)
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003854:	4b19      	ldr	r3, [pc, #100]	; (80038bc <MX_ADC2_Init+0xbc>)
 8003856:	2200      	movs	r2, #0
 8003858:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800385a:	4b18      	ldr	r3, [pc, #96]	; (80038bc <MX_ADC2_Init+0xbc>)
 800385c:	2200      	movs	r2, #0
 800385e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8003860:	4b16      	ldr	r3, [pc, #88]	; (80038bc <MX_ADC2_Init+0xbc>)
 8003862:	2200      	movs	r2, #0
 8003864:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003868:	4b14      	ldr	r3, [pc, #80]	; (80038bc <MX_ADC2_Init+0xbc>)
 800386a:	2200      	movs	r2, #0
 800386c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800386e:	4b13      	ldr	r3, [pc, #76]	; (80038bc <MX_ADC2_Init+0xbc>)
 8003870:	2200      	movs	r2, #0
 8003872:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003876:	4811      	ldr	r0, [pc, #68]	; (80038bc <MX_ADC2_Init+0xbc>)
 8003878:	f003 fe46 	bl	8007508 <HAL_ADC_Init>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8003882:	f000 fa29 	bl	8003cd8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003886:	4b0f      	ldr	r3, [pc, #60]	; (80038c4 <MX_ADC2_Init+0xc4>)
 8003888:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800388a:	2306      	movs	r3, #6
 800388c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800388e:	2300      	movs	r3, #0
 8003890:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003892:	237f      	movs	r3, #127	; 0x7f
 8003894:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003896:	2304      	movs	r3, #4
 8003898:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800389a:	2300      	movs	r3, #0
 800389c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800389e:	463b      	mov	r3, r7
 80038a0:	4619      	mov	r1, r3
 80038a2:	4806      	ldr	r0, [pc, #24]	; (80038bc <MX_ADC2_Init+0xbc>)
 80038a4:	f004 f91c 	bl	8007ae0 <HAL_ADC_ConfigChannel>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 80038ae:	f000 fa13 	bl	8003cd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80038b2:	bf00      	nop
 80038b4:	3718      	adds	r7, #24
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	200002c0 	.word	0x200002c0
 80038c0:	50040100 	.word	0x50040100
 80038c4:	2a000400 	.word	0x2a000400

080038c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80038cc:	4b1b      	ldr	r3, [pc, #108]	; (800393c <MX_I2C1_Init+0x74>)
 80038ce:	4a1c      	ldr	r2, [pc, #112]	; (8003940 <MX_I2C1_Init+0x78>)
 80038d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 80038d2:	4b1a      	ldr	r3, [pc, #104]	; (800393c <MX_I2C1_Init+0x74>)
 80038d4:	f640 6214 	movw	r2, #3604	; 0xe14
 80038d8:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80038da:	4b18      	ldr	r3, [pc, #96]	; (800393c <MX_I2C1_Init+0x74>)
 80038dc:	2200      	movs	r2, #0
 80038de:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038e0:	4b16      	ldr	r3, [pc, #88]	; (800393c <MX_I2C1_Init+0x74>)
 80038e2:	2201      	movs	r2, #1
 80038e4:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038e6:	4b15      	ldr	r3, [pc, #84]	; (800393c <MX_I2C1_Init+0x74>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80038ec:	4b13      	ldr	r3, [pc, #76]	; (800393c <MX_I2C1_Init+0x74>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80038f2:	4b12      	ldr	r3, [pc, #72]	; (800393c <MX_I2C1_Init+0x74>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038f8:	4b10      	ldr	r3, [pc, #64]	; (800393c <MX_I2C1_Init+0x74>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80038fe:	4b0f      	ldr	r3, [pc, #60]	; (800393c <MX_I2C1_Init+0x74>)
 8003900:	2200      	movs	r2, #0
 8003902:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003904:	480d      	ldr	r0, [pc, #52]	; (800393c <MX_I2C1_Init+0x74>)
 8003906:	f005 facf 	bl	8008ea8 <HAL_I2C_Init>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003910:	f000 f9e2 	bl	8003cd8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003914:	2100      	movs	r1, #0
 8003916:	4809      	ldr	r0, [pc, #36]	; (800393c <MX_I2C1_Init+0x74>)
 8003918:	f005 ffa0 	bl	800985c <HAL_I2CEx_ConfigAnalogFilter>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8003922:	f000 f9d9 	bl	8003cd8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003926:	2100      	movs	r1, #0
 8003928:	4804      	ldr	r0, [pc, #16]	; (800393c <MX_I2C1_Init+0x74>)
 800392a:	f005 ffe2 	bl	80098f2 <HAL_I2CEx_ConfigDigitalFilter>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8003934:	f000 f9d0 	bl	8003cd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003938:	bf00      	nop
 800393a:	bd80      	pop	{r7, pc}
 800393c:	20000328 	.word	0x20000328
 8003940:	40005400 	.word	0x40005400

08003944 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8003948:	4b18      	ldr	r3, [pc, #96]	; (80039ac <MX_LCD_Init+0x68>)
 800394a:	4a19      	ldr	r2, [pc, #100]	; (80039b0 <MX_LCD_Init+0x6c>)
 800394c:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800394e:	4b17      	ldr	r3, [pc, #92]	; (80039ac <MX_LCD_Init+0x68>)
 8003950:	2200      	movs	r2, #0
 8003952:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8003954:	4b15      	ldr	r3, [pc, #84]	; (80039ac <MX_LCD_Init+0x68>)
 8003956:	2200      	movs	r2, #0
 8003958:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 800395a:	4b14      	ldr	r3, [pc, #80]	; (80039ac <MX_LCD_Init+0x68>)
 800395c:	2204      	movs	r2, #4
 800395e:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8003960:	4b12      	ldr	r3, [pc, #72]	; (80039ac <MX_LCD_Init+0x68>)
 8003962:	2200      	movs	r2, #0
 8003964:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8003966:	4b11      	ldr	r3, [pc, #68]	; (80039ac <MX_LCD_Init+0x68>)
 8003968:	2200      	movs	r2, #0
 800396a:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 800396c:	4b0f      	ldr	r3, [pc, #60]	; (80039ac <MX_LCD_Init+0x68>)
 800396e:	2200      	movs	r2, #0
 8003970:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8003972:	4b0e      	ldr	r3, [pc, #56]	; (80039ac <MX_LCD_Init+0x68>)
 8003974:	2200      	movs	r2, #0
 8003976:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8003978:	4b0c      	ldr	r3, [pc, #48]	; (80039ac <MX_LCD_Init+0x68>)
 800397a:	2200      	movs	r2, #0
 800397c:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800397e:	4b0b      	ldr	r3, [pc, #44]	; (80039ac <MX_LCD_Init+0x68>)
 8003980:	2200      	movs	r2, #0
 8003982:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8003984:	4b09      	ldr	r3, [pc, #36]	; (80039ac <MX_LCD_Init+0x68>)
 8003986:	2200      	movs	r2, #0
 8003988:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800398a:	4b08      	ldr	r3, [pc, #32]	; (80039ac <MX_LCD_Init+0x68>)
 800398c:	2200      	movs	r2, #0
 800398e:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8003990:	4b06      	ldr	r3, [pc, #24]	; (80039ac <MX_LCD_Init+0x68>)
 8003992:	2200      	movs	r2, #0
 8003994:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8003996:	4805      	ldr	r0, [pc, #20]	; (80039ac <MX_LCD_Init+0x68>)
 8003998:	f005 fff8 	bl	800998c <HAL_LCD_Init>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80039a2:	f000 f999 	bl	8003cd8 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80039a6:	bf00      	nop
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	200003f0 	.word	0x200003f0
 80039b0:	40002400 	.word	0x40002400

080039b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80039b8:	4b1b      	ldr	r3, [pc, #108]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039ba:	4a1c      	ldr	r2, [pc, #112]	; (8003a2c <MX_SPI1_Init+0x78>)
 80039bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80039be:	4b1a      	ldr	r3, [pc, #104]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80039c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80039c6:	4b18      	ldr	r3, [pc, #96]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80039cc:	4b16      	ldr	r3, [pc, #88]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039ce:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80039d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80039d4:	4b14      	ldr	r3, [pc, #80]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80039da:	4b13      	ldr	r3, [pc, #76]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039dc:	2200      	movs	r2, #0
 80039de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80039e0:	4b11      	ldr	r3, [pc, #68]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80039e8:	4b0f      	ldr	r3, [pc, #60]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039ea:	2208      	movs	r2, #8
 80039ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80039ee:	4b0e      	ldr	r3, [pc, #56]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80039f4:	4b0c      	ldr	r3, [pc, #48]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039fa:	4b0b      	ldr	r3, [pc, #44]	; (8003a28 <MX_SPI1_Init+0x74>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003a00:	4b09      	ldr	r3, [pc, #36]	; (8003a28 <MX_SPI1_Init+0x74>)
 8003a02:	2207      	movs	r2, #7
 8003a04:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003a06:	4b08      	ldr	r3, [pc, #32]	; (8003a28 <MX_SPI1_Init+0x74>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003a0c:	4b06      	ldr	r3, [pc, #24]	; (8003a28 <MX_SPI1_Init+0x74>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003a12:	4805      	ldr	r0, [pc, #20]	; (8003a28 <MX_SPI1_Init+0x74>)
 8003a14:	f007 fc4e 	bl	800b2b4 <HAL_SPI_Init>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003a1e:	f000 f95b 	bl	8003cd8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003a22:	bf00      	nop
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	200004b8 	.word	0x200004b8
 8003a2c:	40013000 	.word	0x40013000

08003a30 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003a34:	4b10      	ldr	r3, [pc, #64]	; (8003a78 <MX_TIM16_Init+0x48>)
 8003a36:	4a11      	ldr	r2, [pc, #68]	; (8003a7c <MX_TIM16_Init+0x4c>)
 8003a38:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 7999;
 8003a3a:	4b0f      	ldr	r3, [pc, #60]	; (8003a78 <MX_TIM16_Init+0x48>)
 8003a3c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8003a40:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a42:	4b0d      	ldr	r3, [pc, #52]	; (8003a78 <MX_TIM16_Init+0x48>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 999;
 8003a48:	4b0b      	ldr	r3, [pc, #44]	; (8003a78 <MX_TIM16_Init+0x48>)
 8003a4a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003a4e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a50:	4b09      	ldr	r3, [pc, #36]	; (8003a78 <MX_TIM16_Init+0x48>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003a56:	4b08      	ldr	r3, [pc, #32]	; (8003a78 <MX_TIM16_Init+0x48>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a5c:	4b06      	ldr	r3, [pc, #24]	; (8003a78 <MX_TIM16_Init+0x48>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003a62:	4805      	ldr	r0, [pc, #20]	; (8003a78 <MX_TIM16_Init+0x48>)
 8003a64:	f008 fac6 	bl	800bff4 <HAL_TIM_Base_Init>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8003a6e:	f000 f933 	bl	8003cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003a72:	bf00      	nop
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	200005a4 	.word	0x200005a4
 8003a7c:	40014400 	.word	0x40014400

08003a80 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003a84:	4b14      	ldr	r3, [pc, #80]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003a86:	4a15      	ldr	r2, [pc, #84]	; (8003adc <MX_UART4_Init+0x5c>)
 8003a88:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8003a8a:	4b13      	ldr	r3, [pc, #76]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003a8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003a90:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003a92:	4b11      	ldr	r3, [pc, #68]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003a98:	4b0f      	ldr	r3, [pc, #60]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003a9e:	4b0e      	ldr	r3, [pc, #56]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003aa6:	220c      	movs	r2, #12
 8003aa8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003aaa:	4b0b      	ldr	r3, [pc, #44]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ab0:	4b09      	ldr	r3, [pc, #36]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ab6:	4b08      	ldr	r3, [pc, #32]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003abc:	4b06      	ldr	r3, [pc, #24]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003ac2:	4805      	ldr	r0, [pc, #20]	; (8003ad8 <MX_UART4_Init+0x58>)
 8003ac4:	f008 fcec 	bl	800c4a0 <HAL_UART_Init>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8003ace:	f000 f903 	bl	8003cd8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003ad2:	bf00      	nop
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	20000438 	.word	0x20000438
 8003adc:	40004c00 	.word	0x40004c00

08003ae0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003ae4:	4b14      	ldr	r3, [pc, #80]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003ae6:	4a15      	ldr	r2, [pc, #84]	; (8003b3c <MX_USART2_UART_Init+0x5c>)
 8003ae8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003aea:	4b13      	ldr	r3, [pc, #76]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003aec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003af0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003af2:	4b11      	ldr	r3, [pc, #68]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003af8:	4b0f      	ldr	r3, [pc, #60]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003afe:	4b0e      	ldr	r3, [pc, #56]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b04:	4b0c      	ldr	r3, [pc, #48]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003b06:	220c      	movs	r2, #12
 8003b08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b0a:	4b0b      	ldr	r3, [pc, #44]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b10:	4b09      	ldr	r3, [pc, #36]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b16:	4b08      	ldr	r3, [pc, #32]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b1c:	4b06      	ldr	r3, [pc, #24]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003b22:	4805      	ldr	r0, [pc, #20]	; (8003b38 <MX_USART2_UART_Init+0x58>)
 8003b24:	f008 fcbc 	bl	800c4a0 <HAL_UART_Init>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003b2e:	f000 f8d3 	bl	8003cd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003b32:	bf00      	nop
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	20000520 	.word	0x20000520
 8003b3c:	40004400 	.word	0x40004400

08003b40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003b46:	4b0c      	ldr	r3, [pc, #48]	; (8003b78 <MX_DMA_Init+0x38>)
 8003b48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b4a:	4a0b      	ldr	r2, [pc, #44]	; (8003b78 <MX_DMA_Init+0x38>)
 8003b4c:	f043 0302 	orr.w	r3, r3, #2
 8003b50:	6493      	str	r3, [r2, #72]	; 0x48
 8003b52:	4b09      	ldr	r3, [pc, #36]	; (8003b78 <MX_DMA_Init+0x38>)
 8003b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	607b      	str	r3, [r7, #4]
 8003b5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8003b5e:	2200      	movs	r2, #0
 8003b60:	2100      	movs	r1, #0
 8003b62:	203c      	movs	r0, #60	; 0x3c
 8003b64:	f004 fd27 	bl	80085b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8003b68:	203c      	movs	r0, #60	; 0x3c
 8003b6a:	f004 fd40 	bl	80085ee <HAL_NVIC_EnableIRQ>

}
 8003b6e:	bf00      	nop
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	40021000 	.word	0x40021000

08003b7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b08a      	sub	sp, #40	; 0x28
 8003b80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b82:	f107 0314 	add.w	r3, r7, #20
 8003b86:	2200      	movs	r2, #0
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	605a      	str	r2, [r3, #4]
 8003b8c:	609a      	str	r2, [r3, #8]
 8003b8e:	60da      	str	r2, [r3, #12]
 8003b90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b92:	4b34      	ldr	r3, [pc, #208]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b96:	4a33      	ldr	r2, [pc, #204]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003b98:	f043 0304 	orr.w	r3, r3, #4
 8003b9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b9e:	4b31      	ldr	r3, [pc, #196]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	613b      	str	r3, [r7, #16]
 8003ba8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003baa:	4b2e      	ldr	r3, [pc, #184]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bae:	4a2d      	ldr	r2, [pc, #180]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003bb0:	f043 0301 	orr.w	r3, r3, #1
 8003bb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003bb6:	4b2b      	ldr	r3, [pc, #172]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	60fb      	str	r3, [r7, #12]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bc2:	4b28      	ldr	r3, [pc, #160]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bc6:	4a27      	ldr	r2, [pc, #156]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003bc8:	f043 0302 	orr.w	r3, r3, #2
 8003bcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003bce:	4b25      	ldr	r3, [pc, #148]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	60bb      	str	r3, [r7, #8]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003bda:	4b22      	ldr	r3, [pc, #136]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bde:	4a21      	ldr	r2, [pc, #132]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003be0:	f043 0310 	orr.w	r3, r3, #16
 8003be4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003be6:	4b1f      	ldr	r3, [pc, #124]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	607b      	str	r3, [r7, #4]
 8003bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bf2:	4b1c      	ldr	r3, [pc, #112]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bf6:	4a1b      	ldr	r2, [pc, #108]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003bf8:	f043 0308 	orr.w	r3, r3, #8
 8003bfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003bfe:	4b19      	ldr	r3, [pc, #100]	; (8003c64 <MX_GPIO_Init+0xe8>)
 8003c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c02:	f003 0308 	and.w	r3, r3, #8
 8003c06:	603b      	str	r3, [r7, #0]
 8003c08:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2104      	movs	r1, #4
 8003c0e:	4816      	ldr	r0, [pc, #88]	; (8003c68 <MX_GPIO_Init+0xec>)
 8003c10:	f005 f932 	bl	8008e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RST_Pin|CS_Pin, GPIO_PIN_RESET);
 8003c14:	2200      	movs	r2, #0
 8003c16:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8003c1a:	4814      	ldr	r0, [pc, #80]	; (8003c6c <MX_GPIO_Init+0xf0>)
 8003c1c:	f005 f92c 	bl	8008e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003c20:	2304      	movs	r3, #4
 8003c22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c24:	2301      	movs	r3, #1
 8003c26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c30:	f107 0314 	add.w	r3, r7, #20
 8003c34:	4619      	mov	r1, r3
 8003c36:	480c      	ldr	r0, [pc, #48]	; (8003c68 <MX_GPIO_Init+0xec>)
 8003c38:	f004 ff76 	bl	8008b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_Pin CS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|CS_Pin;
 8003c3c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003c40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c42:	2301      	movs	r3, #1
 8003c44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c46:	2300      	movs	r3, #0
 8003c48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c4e:	f107 0314 	add.w	r3, r7, #20
 8003c52:	4619      	mov	r1, r3
 8003c54:	4805      	ldr	r0, [pc, #20]	; (8003c6c <MX_GPIO_Init+0xf0>)
 8003c56:	f004 ff67 	bl	8008b28 <HAL_GPIO_Init>

}
 8003c5a:	bf00      	nop
 8003c5c:	3728      	adds	r7, #40	; 0x28
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	40021000 	.word	0x40021000
 8003c68:	48000400 	.word	0x48000400
 8003c6c:	48001000 	.word	0x48001000

08003c70 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

// Only used for QR callback.
// If triggered, a QR code has been scanned, set flag.
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
	printf("RX CPLT CALLBACK\r\n");
 8003c78:	4808      	ldr	r0, [pc, #32]	; (8003c9c <HAL_UART_RxCpltCallback+0x2c>)
 8003c7a:	f00a f81d 	bl	800dcb8 <puts>
	if (huart == qr_huart) {
 8003c7e:	4b08      	ldr	r3, [pc, #32]	; (8003ca0 <HAL_UART_RxCpltCallback+0x30>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d105      	bne.n	8003c94 <HAL_UART_RxCpltCallback+0x24>
		printf("QR INT\r\n");
 8003c88:	4806      	ldr	r0, [pc, #24]	; (8003ca4 <HAL_UART_RxCpltCallback+0x34>)
 8003c8a:	f00a f815 	bl	800dcb8 <puts>
		qr_scan_pending = 1;
 8003c8e:	4b06      	ldr	r3, [pc, #24]	; (8003ca8 <HAL_UART_RxCpltCallback+0x38>)
 8003c90:	2201      	movs	r2, #1
 8003c92:	601a      	str	r2, [r3, #0]
	}
}
 8003c94:	bf00      	nop
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	080107a0 	.word	0x080107a0
 8003ca0:	200005f0 	.word	0x200005f0
 8003ca4:	080107b4 	.word	0x080107b4
 8003ca8:	200005ec 	.word	0x200005ec

08003cac <HAL_TIM_PeriodElapsedCallback>:

// Called when timer is up.
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
    // if is display status timer, get status
	if (htim == &htim16 ) {
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a06      	ldr	r2, [pc, #24]	; (8003cd0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d104      	bne.n	8003cc6 <HAL_TIM_PeriodElapsedCallback+0x1a>
		printf("GETTING STATUS\r\n");
 8003cbc:	4805      	ldr	r0, [pc, #20]	; (8003cd4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003cbe:	f009 fffb 	bl	800dcb8 <puts>
		get_status();
 8003cc2:	f003 f8db 	bl	8006e7c <get_status>
	}
}
 8003cc6:	bf00      	nop
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	200005a4 	.word	0x200005a4
 8003cd4:	080107bc 	.word	0x080107bc

08003cd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003cdc:	bf00      	nop
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <I2C_read_register>:

static uint8_t movement = MOVEMENT_NONE;


// Functions start here
uint8_t I2C_read_register(I2C_HandleTypeDef* hi2c, uint16_t register_value, uint8_t* data, int len) {
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b08a      	sub	sp, #40	; 0x28
 8003cea:	af04      	add	r7, sp, #16
 8003cec:	60f8      	str	r0, [r7, #12]
 8003cee:	607a      	str	r2, [r7, #4]
 8003cf0:	603b      	str	r3, [r7, #0]
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	817b      	strh	r3, [r7, #10]
	 HAL_StatusTypeDef status;

	 status = HAL_I2C_Mem_Read(hi2c, AK975X_DEFAULT_ADDRESS , register_value, I2C_MEMADD_SIZE_8BIT, data , len, 100);
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	8979      	ldrh	r1, [r7, #10]
 8003cfc:	2264      	movs	r2, #100	; 0x64
 8003cfe:	9202      	str	r2, [sp, #8]
 8003d00:	9301      	str	r3, [sp, #4]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	2301      	movs	r3, #1
 8003d08:	460a      	mov	r2, r1
 8003d0a:	21c8      	movs	r1, #200	; 0xc8
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f005 fa6f 	bl	80091f0 <HAL_I2C_Mem_Read>
 8003d12:	4603      	mov	r3, r0
 8003d14:	75fb      	strb	r3, [r7, #23]
	    if(status != HAL_OK)
 8003d16:	7dfb      	ldrb	r3, [r7, #23]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d001      	beq.n	8003d20 <I2C_read_register+0x3a>
	   		return MOTION_ERROR;
 8003d1c:	23ff      	movs	r3, #255	; 0xff
 8003d1e:	e000      	b.n	8003d22 <I2C_read_register+0x3c>

	return MOTION_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3718      	adds	r7, #24
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <I2C_write_register>:

uint8_t I2C_write_register(I2C_HandleTypeDef* hi2c, uint16_t register_value, uint8_t* data, int len){
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b08a      	sub	sp, #40	; 0x28
 8003d2e:	af04      	add	r7, sp, #16
 8003d30:	60f8      	str	r0, [r7, #12]
 8003d32:	607a      	str	r2, [r7, #4]
 8003d34:	603b      	str	r3, [r7, #0]
 8003d36:	460b      	mov	r3, r1
 8003d38:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(hi2c, AK975X_DEFAULT_ADDRESS , register_value, I2C_MEMADD_SIZE_8BIT, data, len, 100);
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	8979      	ldrh	r1, [r7, #10]
 8003d40:	2264      	movs	r2, #100	; 0x64
 8003d42:	9202      	str	r2, [sp, #8]
 8003d44:	9301      	str	r3, [sp, #4]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	9300      	str	r3, [sp, #0]
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	460a      	mov	r2, r1
 8003d4e:	21c8      	movs	r1, #200	; 0xc8
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f005 f939 	bl	8008fc8 <HAL_I2C_Mem_Write>
 8003d56:	4603      	mov	r3, r0
 8003d58:	75fb      	strb	r3, [r7, #23]
    if(status != HAL_OK)
 8003d5a:	7dfb      	ldrb	r3, [r7, #23]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <I2C_write_register+0x3a>
   		return MOTION_ERROR;
 8003d60:	23ff      	movs	r3, #255	; 0xff
 8003d62:	e000      	b.n	8003d66 <I2C_write_register+0x3c>

    return MOTION_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <refresh>:

void refresh(I2C_HandleTypeDef* hi2c) {
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b084      	sub	sp, #16
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
	uint8_t data = 0; // dummy val
 8003d76:	2300      	movs	r3, #0
 8003d78:	73fb      	strb	r3, [r7, #15]
	I2C_read_register(hi2c, AK975X_ST2, &data, 1);
 8003d7a:	f107 020f 	add.w	r2, r7, #15
 8003d7e:	2301      	movs	r3, #1
 8003d80:	2110      	movs	r1, #16
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7ff ffaf 	bl	8003ce6 <I2C_read_register>
}
 8003d88:	bf00      	nop
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <initialize_motion_sensor>:


bool initialize_motion_sensor(I2C_HandleTypeDef* hi2c)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	73bb      	strb	r3, [r7, #14]
	uint8_t ret;
	// wait 3ms
	HAL_Delay(3);
 8003d9c:	2003      	movs	r0, #3
 8003d9e:	f003 f9bb 	bl	8007118 <HAL_Delay>

	// soft Reset
    data = 0xFF;
 8003da2:	23ff      	movs	r3, #255	; 0xff
 8003da4:	73bb      	strb	r3, [r7, #14]
    ret = I2C_write_register(hi2c, AK975X_CNTL2, &data, 1);
 8003da6:	f107 020e 	add.w	r2, r7, #14
 8003daa:	2301      	movs	r3, #1
 8003dac:	211d      	movs	r1, #29
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7ff ffbb 	bl	8003d2a <I2C_write_register>
 8003db4:	4603      	mov	r3, r0
 8003db6:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
 8003dba:	2bff      	cmp	r3, #255	; 0xff
 8003dbc:	d104      	bne.n	8003dc8 <initialize_motion_sensor+0x38>
    {
	  BSP_LCD_GLASS_DisplayString("Error0");
 8003dbe:	4827      	ldr	r0, [pc, #156]	; (8003e5c <initialize_motion_sensor+0xcc>)
 8003dc0:	f000 fcd8 	bl	8004774 <BSP_LCD_GLASS_DisplayString>
	  return false;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	e044      	b.n	8003e52 <initialize_motion_sensor+0xc2>
    }

    // check sensor type
	uint8_t sensor_type = 0;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	737b      	strb	r3, [r7, #13]
	ret = I2C_read_register(hi2c,AK975X_WIA2, &sensor_type , 1);
 8003dcc:	f107 020d 	add.w	r2, r7, #13
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f7ff ff86 	bl	8003ce6 <I2C_read_register>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	73fb      	strb	r3, [r7, #15]
	if(ret == MOTION_ERROR)
 8003dde:	7bfb      	ldrb	r3, [r7, #15]
 8003de0:	2bff      	cmp	r3, #255	; 0xff
 8003de2:	d104      	bne.n	8003dee <initialize_motion_sensor+0x5e>
	{
		BSP_LCD_GLASS_DisplayString("Error1");
 8003de4:	481e      	ldr	r0, [pc, #120]	; (8003e60 <initialize_motion_sensor+0xd0>)
 8003de6:	f000 fcc5 	bl	8004774 <BSP_LCD_GLASS_DisplayString>
		return false;
 8003dea:	2300      	movs	r3, #0
 8003dec:	e031      	b.n	8003e52 <initialize_motion_sensor+0xc2>
	}
	if(sensor_type != 0x13)
 8003dee:	7b7b      	ldrb	r3, [r7, #13]
 8003df0:	2b13      	cmp	r3, #19
 8003df2:	d004      	beq.n	8003dfe <initialize_motion_sensor+0x6e>
	{
		BSP_LCD_GLASS_DisplayString("Error2");
 8003df4:	481b      	ldr	r0, [pc, #108]	; (8003e64 <initialize_motion_sensor+0xd4>)
 8003df6:	f000 fcbd 	bl	8004774 <BSP_LCD_GLASS_DisplayString>
		return false;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	e029      	b.n	8003e52 <initialize_motion_sensor+0xc2>
	}

	// set to continous read and output frequency to fastest
	data = (AK975X_FREQ_8_8HZ << 3) | AK975X_MODE_0;
 8003dfe:	232c      	movs	r3, #44	; 0x2c
 8003e00:	73bb      	strb	r3, [r7, #14]
	ret = I2C_write_register(hi2c, AK975X_ECNTL1, &data, 1);
 8003e02:	f107 020e 	add.w	r2, r7, #14
 8003e06:	2301      	movs	r3, #1
 8003e08:	211c      	movs	r1, #28
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f7ff ff8d 	bl	8003d2a <I2C_write_register>
 8003e10:	4603      	mov	r3, r0
 8003e12:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
 8003e16:	2bff      	cmp	r3, #255	; 0xff
 8003e18:	d104      	bne.n	8003e24 <initialize_motion_sensor+0x94>
	{
	  BSP_LCD_GLASS_DisplayString("Error3");
 8003e1a:	4813      	ldr	r0, [pc, #76]	; (8003e68 <initialize_motion_sensor+0xd8>)
 8003e1c:	f000 fcaa 	bl	8004774 <BSP_LCD_GLASS_DisplayString>
	  return false;
 8003e20:	2300      	movs	r3, #0
 8003e22:	e016      	b.n	8003e52 <initialize_motion_sensor+0xc2>
	}

    // enable interrupt
    data = 0x1f;
 8003e24:	231f      	movs	r3, #31
 8003e26:	73bb      	strb	r3, [r7, #14]
    ret = I2C_write_register(hi2c, AK975X_EINTEN, &data, 1);
 8003e28:	f107 020e 	add.w	r2, r7, #14
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	211b      	movs	r1, #27
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f7ff ff7a 	bl	8003d2a <I2C_write_register>
 8003e36:	4603      	mov	r3, r0
 8003e38:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 8003e3a:	7bfb      	ldrb	r3, [r7, #15]
 8003e3c:	2bff      	cmp	r3, #255	; 0xff
 8003e3e:	d104      	bne.n	8003e4a <initialize_motion_sensor+0xba>
    {
    	BSP_LCD_GLASS_DisplayString("Error4");
 8003e40:	480a      	ldr	r0, [pc, #40]	; (8003e6c <initialize_motion_sensor+0xdc>)
 8003e42:	f000 fc97 	bl	8004774 <BSP_LCD_GLASS_DisplayString>
    	return false;
 8003e46:	2300      	movs	r3, #0
 8003e48:	e003      	b.n	8003e52 <initialize_motion_sensor+0xc2>
    }

    // reading dummy register return 255 so we don't need to check return value
    refresh(hi2c);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f7ff ff8f 	bl	8003d6e <refresh>

	return true;
 8003e50:	2301      	movs	r3, #1
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3710      	adds	r7, #16
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	080107cc 	.word	0x080107cc
 8003e60:	080107d4 	.word	0x080107d4
 8003e64:	080107dc 	.word	0x080107dc
 8003e68:	080107e4 	.word	0x080107e4
 8003e6c:	080107ec 	.word	0x080107ec

08003e70 <is_motion_data_ready>:

bool is_motion_data_ready(I2C_HandleTypeDef* hi2c) {
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
	uint8_t data;
	uint8_t ret;
	ret = I2C_read_register(hi2c, AK975X_ST1, &data, 1);
 8003e78:	f107 020e 	add.w	r2, r7, #14
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	2105      	movs	r1, #5
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f7ff ff30 	bl	8003ce6 <I2C_read_register>
 8003e86:	4603      	mov	r3, r0
 8003e88:	73fb      	strb	r3, [r7, #15]
	if(ret != MOTION_OK)
 8003e8a:	7bfb      	ldrb	r3, [r7, #15]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d004      	beq.n	8003e9a <is_motion_data_ready+0x2a>
	{
		BSP_LCD_GLASS_DisplayString("Error6");
 8003e90:	4808      	ldr	r0, [pc, #32]	; (8003eb4 <is_motion_data_ready+0x44>)
 8003e92:	f000 fc6f 	bl	8004774 <BSP_LCD_GLASS_DisplayString>
		return MOTION_ERROR;
 8003e96:	23ff      	movs	r3, #255	; 0xff
 8003e98:	e007      	b.n	8003eaa <is_motion_data_ready+0x3a>
	}
	return ((data & 0x01) == 0x01);
 8003e9a:	7bbb      	ldrb	r3, [r7, #14]
 8003e9c:	f003 0301 	and.w	r3, r3, #1
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	bf14      	ite	ne
 8003ea4:	2301      	movne	r3, #1
 8003ea6:	2300      	moveq	r3, #0
 8003ea8:	b2db      	uxtb	r3, r3
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	080107f4 	.word	0x080107f4

08003eb8 <get_raw_IR>:

uint16_t get_raw_IR(I2C_HandleTypeDef* hi2c, uint16_t IR_address ) {
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	807b      	strh	r3, [r7, #2]
	uint8_t data[2];
	uint16_t ret;
	ret = I2C_read_register(hi2c, IR_address, data, 2);
 8003ec4:	f107 020c 	add.w	r2, r7, #12
 8003ec8:	8879      	ldrh	r1, [r7, #2]
 8003eca:	2302      	movs	r3, #2
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	f7ff ff0a 	bl	8003ce6 <I2C_read_register>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	81fb      	strh	r3, [r7, #14]
	if(ret != MOTION_OK)
 8003ed6:	89fb      	ldrh	r3, [r7, #14]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d004      	beq.n	8003ee6 <get_raw_IR+0x2e>
	{
		BSP_LCD_GLASS_DisplayString("Error7");
 8003edc:	4808      	ldr	r0, [pc, #32]	; (8003f00 <get_raw_IR+0x48>)
 8003ede:	f000 fc49 	bl	8004774 <BSP_LCD_GLASS_DisplayString>
		return MOTION_ERROR;
 8003ee2:	23ff      	movs	r3, #255	; 0xff
 8003ee4:	e008      	b.n	8003ef8 <get_raw_IR+0x40>
	}
	ret = data[1] << 8 | data[0];
 8003ee6:	7b7b      	ldrb	r3, [r7, #13]
 8003ee8:	021b      	lsls	r3, r3, #8
 8003eea:	b21a      	sxth	r2, r3
 8003eec:	7b3b      	ldrb	r3, [r7, #12]
 8003eee:	b21b      	sxth	r3, r3
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	b21b      	sxth	r3, r3
 8003ef4:	81fb      	strh	r3, [r7, #14]
	return ret;
 8003ef6:	89fb      	ldrh	r3, [r7, #14]
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	080107fc 	.word	0x080107fc
 8003f04:	00000000 	.word	0x00000000

08003f08 <get_IR_or_TMP>:

float get_IR_or_TMP(I2C_HandleTypeDef* hi2c, uint8_t which_IR) {
 8003f08:	b590      	push	{r4, r7, lr}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	460b      	mov	r3, r1
 8003f12:	70fb      	strb	r3, [r7, #3]
	uint16_t IR_address;
	switch (which_IR) {
 8003f14:	78fb      	ldrb	r3, [r7, #3]
 8003f16:	3b01      	subs	r3, #1
 8003f18:	2b04      	cmp	r3, #4
 8003f1a:	d81c      	bhi.n	8003f56 <get_IR_or_TMP+0x4e>
 8003f1c:	a201      	add	r2, pc, #4	; (adr r2, 8003f24 <get_IR_or_TMP+0x1c>)
 8003f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f22:	bf00      	nop
 8003f24:	08003f39 	.word	0x08003f39
 8003f28:	08003f3f 	.word	0x08003f3f
 8003f2c:	08003f45 	.word	0x08003f45
 8003f30:	08003f4b 	.word	0x08003f4b
 8003f34:	08003f51 	.word	0x08003f51
	case 1:
		IR_address = AK975X_IR1;
 8003f38:	2306      	movs	r3, #6
 8003f3a:	81fb      	strh	r3, [r7, #14]
		break;
 8003f3c:	e00e      	b.n	8003f5c <get_IR_or_TMP+0x54>
	case 2:
		IR_address = AK975X_IR2;
 8003f3e:	2308      	movs	r3, #8
 8003f40:	81fb      	strh	r3, [r7, #14]
		break;
 8003f42:	e00b      	b.n	8003f5c <get_IR_or_TMP+0x54>
	case 3:
		IR_address = AK975X_IR3;
 8003f44:	230a      	movs	r3, #10
 8003f46:	81fb      	strh	r3, [r7, #14]
		break;
 8003f48:	e008      	b.n	8003f5c <get_IR_or_TMP+0x54>
	case 4:
		IR_address = AK975X_IR4;
 8003f4a:	230c      	movs	r3, #12
 8003f4c:	81fb      	strh	r3, [r7, #14]
		break;
 8003f4e:	e005      	b.n	8003f5c <get_IR_or_TMP+0x54>
	case 5:
		IR_address = AK975X_TMP;
 8003f50:	230e      	movs	r3, #14
 8003f52:	81fb      	strh	r3, [r7, #14]
		break;
 8003f54:	e002      	b.n	8003f5c <get_IR_or_TMP+0x54>
	default:
		return 0;
 8003f56:	f04f 0300 	mov.w	r3, #0
 8003f5a:	e041      	b.n	8003fe0 <get_IR_or_TMP+0xd8>
	}
	short IR_val = (short) get_raw_IR(hi2c, IR_address);
 8003f5c:	89fb      	ldrh	r3, [r7, #14]
 8003f5e:	4619      	mov	r1, r3
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7ff ffa9 	bl	8003eb8 <get_raw_IR>
 8003f66:	4603      	mov	r3, r0
 8003f68:	81bb      	strh	r3, [r7, #12]

	if(which_IR == 5){
 8003f6a:	78fb      	ldrb	r3, [r7, #3]
 8003f6c:	2b05      	cmp	r3, #5
 8003f6e:	d11d      	bne.n	8003fac <get_IR_or_TMP+0xa4>
		 float temperature = 26.75 + IR_val/ 512.0;
 8003f70:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7fc fad5 	bl	8000524 <__aeabi_i2d>
 8003f7a:	f04f 0200 	mov.w	r2, #0
 8003f7e:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8003f82:	f7fc fc63 	bl	800084c <__aeabi_ddiv>
 8003f86:	4603      	mov	r3, r0
 8003f88:	460c      	mov	r4, r1
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	4621      	mov	r1, r4
 8003f8e:	f04f 0200 	mov.w	r2, #0
 8003f92:	4b19      	ldr	r3, [pc, #100]	; (8003ff8 <get_IR_or_TMP+0xf0>)
 8003f94:	f7fc f97a 	bl	800028c <__adddf3>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	460c      	mov	r4, r1
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	4621      	mov	r1, r4
 8003fa0:	f7fc fdfa 	bl	8000b98 <__aeabi_d2f>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	60bb      	str	r3, [r7, #8]
		 return temperature;
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	e019      	b.n	8003fe0 <get_IR_or_TMP+0xd8>
	}

	return 14286.8 * IR_val / 32768.0;
 8003fac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7fc fab7 	bl	8000524 <__aeabi_i2d>
 8003fb6:	a30e      	add	r3, pc, #56	; (adr r3, 8003ff0 <get_IR_or_TMP+0xe8>)
 8003fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fbc:	f7fc fb1c 	bl	80005f8 <__aeabi_dmul>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	460c      	mov	r4, r1
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	4621      	mov	r1, r4
 8003fc8:	f04f 0200 	mov.w	r2, #0
 8003fcc:	4b0b      	ldr	r3, [pc, #44]	; (8003ffc <get_IR_or_TMP+0xf4>)
 8003fce:	f7fc fc3d 	bl	800084c <__aeabi_ddiv>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	460c      	mov	r4, r1
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	4621      	mov	r1, r4
 8003fda:	f7fc fddd 	bl	8000b98 <__aeabi_d2f>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	ee07 3a90 	vmov	s15, r3
}
 8003fe4:	eeb0 0a67 	vmov.f32	s0, s15
 8003fe8:	3714      	adds	r7, #20
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd90      	pop	{r4, r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	66666666 	.word	0x66666666
 8003ff4:	40cbe766 	.word	0x40cbe766
 8003ff8:	403ac000 	.word	0x403ac000
 8003ffc:	40e00000 	.word	0x40e00000

08004000 <add_data_point>:

float add_data_point(float data, float m_average_weight, float m_average) {
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	ed87 0a03 	vstr	s0, [r7, #12]
 800400a:	edc7 0a02 	vstr	s1, [r7, #8]
 800400e:	ed87 1a01 	vstr	s2, [r7, #4]
	return m_average_weight * data + (1 - m_average_weight) * m_average;
 8004012:	ed97 7a02 	vldr	s14, [r7, #8]
 8004016:	edd7 7a03 	vldr	s15, [r7, #12]
 800401a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800401e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004022:	edd7 7a02 	vldr	s15, [r7, #8]
 8004026:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800402a:	edd7 7a01 	vldr	s15, [r7, #4]
 800402e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004032:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8004036:	eeb0 0a67 	vmov.f32	s0, s15
 800403a:	3714      	adds	r7, #20
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <get_deriviative>:

float get_deriviative(uint8_t which_der) {
 8004044:	b480      	push	{r7}
 8004046:	b085      	sub	sp, #20
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	71fb      	strb	r3, [r7, #7]
	float d = 0;
 800404e:	f04f 0300 	mov.w	r3, #0
 8004052:	60fb      	str	r3, [r7, #12]
	switch(which_der) {
 8004054:	79fb      	ldrb	r3, [r7, #7]
 8004056:	3b01      	subs	r3, #1
 8004058:	2b05      	cmp	r3, #5
 800405a:	d86f      	bhi.n	800413c <get_deriviative+0xf8>
 800405c:	a201      	add	r2, pc, #4	; (adr r2, 8004064 <get_deriviative+0x20>)
 800405e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004062:	bf00      	nop
 8004064:	0800407d 	.word	0x0800407d
 8004068:	0800409d 	.word	0x0800409d
 800406c:	080040bd 	.word	0x080040bd
 8004070:	080040dd 	.word	0x080040dd
 8004074:	080040fd 	.word	0x080040fd
 8004078:	0800411d 	.word	0x0800411d
	case 1:
		d = m_average_1 - m_last_mark_value_1;
 800407c:	4b34      	ldr	r3, [pc, #208]	; (8004150 <get_deriviative+0x10c>)
 800407e:	ed93 7a00 	vldr	s14, [r3]
 8004082:	4b34      	ldr	r3, [pc, #208]	; (8004154 <get_deriviative+0x110>)
 8004084:	edd3 7a00 	vldr	s15, [r3]
 8004088:	ee77 7a67 	vsub.f32	s15, s14, s15
 800408c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_1 = m_average_1;
 8004090:	4b2f      	ldr	r3, [pc, #188]	; (8004150 <get_deriviative+0x10c>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a2f      	ldr	r2, [pc, #188]	; (8004154 <get_deriviative+0x110>)
 8004096:	6013      	str	r3, [r2, #0]
		return d;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	e050      	b.n	800413e <get_deriviative+0xfa>
	case 2:
		d = m_average_2 - m_last_mark_value_2;
 800409c:	4b2e      	ldr	r3, [pc, #184]	; (8004158 <get_deriviative+0x114>)
 800409e:	ed93 7a00 	vldr	s14, [r3]
 80040a2:	4b2e      	ldr	r3, [pc, #184]	; (800415c <get_deriviative+0x118>)
 80040a4:	edd3 7a00 	vldr	s15, [r3]
 80040a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040ac:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_2 = m_average_2;
 80040b0:	4b29      	ldr	r3, [pc, #164]	; (8004158 <get_deriviative+0x114>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a29      	ldr	r2, [pc, #164]	; (800415c <get_deriviative+0x118>)
 80040b6:	6013      	str	r3, [r2, #0]
		return d;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	e040      	b.n	800413e <get_deriviative+0xfa>
	case 3:
		d = m_average_3 - m_last_mark_value_3;
 80040bc:	4b28      	ldr	r3, [pc, #160]	; (8004160 <get_deriviative+0x11c>)
 80040be:	ed93 7a00 	vldr	s14, [r3]
 80040c2:	4b28      	ldr	r3, [pc, #160]	; (8004164 <get_deriviative+0x120>)
 80040c4:	edd3 7a00 	vldr	s15, [r3]
 80040c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040cc:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_3 = m_average_3;
 80040d0:	4b23      	ldr	r3, [pc, #140]	; (8004160 <get_deriviative+0x11c>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a23      	ldr	r2, [pc, #140]	; (8004164 <get_deriviative+0x120>)
 80040d6:	6013      	str	r3, [r2, #0]
		return d;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	e030      	b.n	800413e <get_deriviative+0xfa>
	case 4:
		d = m_average_4 - m_last_mark_value_4;
 80040dc:	4b22      	ldr	r3, [pc, #136]	; (8004168 <get_deriviative+0x124>)
 80040de:	ed93 7a00 	vldr	s14, [r3]
 80040e2:	4b22      	ldr	r3, [pc, #136]	; (800416c <get_deriviative+0x128>)
 80040e4:	edd3 7a00 	vldr	s15, [r3]
 80040e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040ec:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_4 = m_average_4;
 80040f0:	4b1d      	ldr	r3, [pc, #116]	; (8004168 <get_deriviative+0x124>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a1d      	ldr	r2, [pc, #116]	; (800416c <get_deriviative+0x128>)
 80040f6:	6013      	str	r3, [r2, #0]
		return d;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	e020      	b.n	800413e <get_deriviative+0xfa>
	case 5:
		d = m_average_diff13 - m_last_mark_value_diff13;
 80040fc:	4b1c      	ldr	r3, [pc, #112]	; (8004170 <get_deriviative+0x12c>)
 80040fe:	ed93 7a00 	vldr	s14, [r3]
 8004102:	4b1c      	ldr	r3, [pc, #112]	; (8004174 <get_deriviative+0x130>)
 8004104:	edd3 7a00 	vldr	s15, [r3]
 8004108:	ee77 7a67 	vsub.f32	s15, s14, s15
 800410c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_diff13 = m_average_diff13;
 8004110:	4b17      	ldr	r3, [pc, #92]	; (8004170 <get_deriviative+0x12c>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a17      	ldr	r2, [pc, #92]	; (8004174 <get_deriviative+0x130>)
 8004116:	6013      	str	r3, [r2, #0]
		return d;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	e010      	b.n	800413e <get_deriviative+0xfa>
	case 6:
		d = m_average_diff24 - m_last_mark_value_diff24;
 800411c:	4b16      	ldr	r3, [pc, #88]	; (8004178 <get_deriviative+0x134>)
 800411e:	ed93 7a00 	vldr	s14, [r3]
 8004122:	4b16      	ldr	r3, [pc, #88]	; (800417c <get_deriviative+0x138>)
 8004124:	edd3 7a00 	vldr	s15, [r3]
 8004128:	ee77 7a67 	vsub.f32	s15, s14, s15
 800412c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_diff24 = m_average_diff24;
 8004130:	4b11      	ldr	r3, [pc, #68]	; (8004178 <get_deriviative+0x134>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a11      	ldr	r2, [pc, #68]	; (800417c <get_deriviative+0x138>)
 8004136:	6013      	str	r3, [r2, #0]
		return d;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	e000      	b.n	800413e <get_deriviative+0xfa>
	default:
		return d;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	ee07 3a90 	vmov	s15, r3
	}
}
 8004142:	eeb0 0a67 	vmov.f32	s0, s15
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr
 8004150:	20000220 	.word	0x20000220
 8004154:	20000238 	.word	0x20000238
 8004158:	20000224 	.word	0x20000224
 800415c:	2000023c 	.word	0x2000023c
 8004160:	20000228 	.word	0x20000228
 8004164:	20000240 	.word	0x20000240
 8004168:	2000022c 	.word	0x2000022c
 800416c:	20000244 	.word	0x20000244
 8004170:	20000230 	.word	0x20000230
 8004174:	20000248 	.word	0x20000248
 8004178:	20000234 	.word	0x20000234
 800417c:	2000024c 	.word	0x2000024c

08004180 <loop_motion_sensor>:

bool loop_motion_sensor(I2C_HandleTypeDef* hi2c) {
 8004180:	b580      	push	{r7, lr}
 8004182:	b08c      	sub	sp, #48	; 0x30
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]

	uint32_t now = HAL_GetTick();
 8004188:	f002 ffba 	bl	8007100 <HAL_GetTick>
 800418c:	62f8      	str	r0, [r7, #44]	; 0x2c

	if(is_motion_data_ready(hi2c) == false)
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f7ff fe6e 	bl	8003e70 <is_motion_data_ready>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <loop_motion_sensor+0x1e>
		return false;
 800419a:	2300      	movs	r3, #0
 800419c:	e11a      	b.n	80043d4 <loop_motion_sensor+0x254>

	float IR1 = get_IR_or_TMP(hi2c, 1);
 800419e:	2101      	movs	r1, #1
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f7ff feb1 	bl	8003f08 <get_IR_or_TMP>
 80041a6:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
	float IR2 = get_IR_or_TMP(hi2c, 2);
 80041aa:	2102      	movs	r1, #2
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f7ff feab 	bl	8003f08 <get_IR_or_TMP>
 80041b2:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	float IR3 = get_IR_or_TMP(hi2c, 3);
 80041b6:	2103      	movs	r1, #3
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f7ff fea5 	bl	8003f08 <get_IR_or_TMP>
 80041be:	ed87 0a08 	vstr	s0, [r7, #32]
	float IR4 = get_IR_or_TMP(hi2c, 4);
 80041c2:	2104      	movs	r1, #4
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f7ff fe9f 	bl	8003f08 <get_IR_or_TMP>
 80041ca:	ed87 0a07 	vstr	s0, [r7, #28]
	float diff13 = IR1 - IR3;
 80041ce:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80041d2:	edd7 7a08 	vldr	s15, [r7, #32]
 80041d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041da:	edc7 7a06 	vstr	s15, [r7, #24]
	float diff24 = IR2 - IR4;
 80041de:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80041e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80041e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041ea:	edc7 7a05 	vstr	s15, [r7, #20]

	refresh(hi2c);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7ff fdbd 	bl	8003d6e <refresh>

	m_average_1 = add_data_point(IR1, m_average_weight_1, m_average_1);
 80041f4:	4b79      	ldr	r3, [pc, #484]	; (80043dc <loop_motion_sensor+0x25c>)
 80041f6:	edd3 7a00 	vldr	s15, [r3]
 80041fa:	4b79      	ldr	r3, [pc, #484]	; (80043e0 <loop_motion_sensor+0x260>)
 80041fc:	ed93 7a00 	vldr	s14, [r3]
 8004200:	eeb0 1a47 	vmov.f32	s2, s14
 8004204:	eef0 0a67 	vmov.f32	s1, s15
 8004208:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 800420c:	f7ff fef8 	bl	8004000 <add_data_point>
 8004210:	eef0 7a40 	vmov.f32	s15, s0
 8004214:	4b72      	ldr	r3, [pc, #456]	; (80043e0 <loop_motion_sensor+0x260>)
 8004216:	edc3 7a00 	vstr	s15, [r3]
	m_average_2 = add_data_point(IR2, m_average_weight_2, m_average_2);
 800421a:	4b72      	ldr	r3, [pc, #456]	; (80043e4 <loop_motion_sensor+0x264>)
 800421c:	edd3 7a00 	vldr	s15, [r3]
 8004220:	4b71      	ldr	r3, [pc, #452]	; (80043e8 <loop_motion_sensor+0x268>)
 8004222:	ed93 7a00 	vldr	s14, [r3]
 8004226:	eeb0 1a47 	vmov.f32	s2, s14
 800422a:	eef0 0a67 	vmov.f32	s1, s15
 800422e:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8004232:	f7ff fee5 	bl	8004000 <add_data_point>
 8004236:	eef0 7a40 	vmov.f32	s15, s0
 800423a:	4b6b      	ldr	r3, [pc, #428]	; (80043e8 <loop_motion_sensor+0x268>)
 800423c:	edc3 7a00 	vstr	s15, [r3]
	m_average_3 = add_data_point(IR3, m_average_weight_3, m_average_3);
 8004240:	4b6a      	ldr	r3, [pc, #424]	; (80043ec <loop_motion_sensor+0x26c>)
 8004242:	edd3 7a00 	vldr	s15, [r3]
 8004246:	4b6a      	ldr	r3, [pc, #424]	; (80043f0 <loop_motion_sensor+0x270>)
 8004248:	ed93 7a00 	vldr	s14, [r3]
 800424c:	eeb0 1a47 	vmov.f32	s2, s14
 8004250:	eef0 0a67 	vmov.f32	s1, s15
 8004254:	ed97 0a08 	vldr	s0, [r7, #32]
 8004258:	f7ff fed2 	bl	8004000 <add_data_point>
 800425c:	eef0 7a40 	vmov.f32	s15, s0
 8004260:	4b63      	ldr	r3, [pc, #396]	; (80043f0 <loop_motion_sensor+0x270>)
 8004262:	edc3 7a00 	vstr	s15, [r3]
	m_average_4 = add_data_point(IR4, m_average_weight_4, m_average_4);
 8004266:	4b63      	ldr	r3, [pc, #396]	; (80043f4 <loop_motion_sensor+0x274>)
 8004268:	edd3 7a00 	vldr	s15, [r3]
 800426c:	4b62      	ldr	r3, [pc, #392]	; (80043f8 <loop_motion_sensor+0x278>)
 800426e:	ed93 7a00 	vldr	s14, [r3]
 8004272:	eeb0 1a47 	vmov.f32	s2, s14
 8004276:	eef0 0a67 	vmov.f32	s1, s15
 800427a:	ed97 0a07 	vldr	s0, [r7, #28]
 800427e:	f7ff febf 	bl	8004000 <add_data_point>
 8004282:	eef0 7a40 	vmov.f32	s15, s0
 8004286:	4b5c      	ldr	r3, [pc, #368]	; (80043f8 <loop_motion_sensor+0x278>)
 8004288:	edc3 7a00 	vstr	s15, [r3]
	m_average_diff13 = add_data_point(diff13, m_average_weight_diff13, m_average_diff13);
 800428c:	4b5b      	ldr	r3, [pc, #364]	; (80043fc <loop_motion_sensor+0x27c>)
 800428e:	edd3 7a00 	vldr	s15, [r3]
 8004292:	4b5b      	ldr	r3, [pc, #364]	; (8004400 <loop_motion_sensor+0x280>)
 8004294:	ed93 7a00 	vldr	s14, [r3]
 8004298:	eeb0 1a47 	vmov.f32	s2, s14
 800429c:	eef0 0a67 	vmov.f32	s1, s15
 80042a0:	ed97 0a06 	vldr	s0, [r7, #24]
 80042a4:	f7ff feac 	bl	8004000 <add_data_point>
 80042a8:	eef0 7a40 	vmov.f32	s15, s0
 80042ac:	4b54      	ldr	r3, [pc, #336]	; (8004400 <loop_motion_sensor+0x280>)
 80042ae:	edc3 7a00 	vstr	s15, [r3]
	m_average_diff24 = add_data_point(diff24, m_average_weight_diff24, m_average_diff24);
 80042b2:	4b54      	ldr	r3, [pc, #336]	; (8004404 <loop_motion_sensor+0x284>)
 80042b4:	edd3 7a00 	vldr	s15, [r3]
 80042b8:	4b53      	ldr	r3, [pc, #332]	; (8004408 <loop_motion_sensor+0x288>)
 80042ba:	ed93 7a00 	vldr	s14, [r3]
 80042be:	eeb0 1a47 	vmov.f32	s2, s14
 80042c2:	eef0 0a67 	vmov.f32	s1, s15
 80042c6:	ed97 0a05 	vldr	s0, [r7, #20]
 80042ca:	f7ff fe99 	bl	8004000 <add_data_point>
 80042ce:	eef0 7a40 	vmov.f32	s15, s0
 80042d2:	4b4d      	ldr	r3, [pc, #308]	; (8004408 <loop_motion_sensor+0x288>)
 80042d4:	edc3 7a00 	vstr	s15, [r3]

	if(now - last_time > detect_interval){
 80042d8:	4b4c      	ldr	r3, [pc, #304]	; (800440c <loop_motion_sensor+0x28c>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042de:	1ad2      	subs	r2, r2, r3
 80042e0:	4b4b      	ldr	r3, [pc, #300]	; (8004410 <loop_motion_sensor+0x290>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d974      	bls.n	80043d2 <loop_motion_sensor+0x252>

		float deriviative13 = get_deriviative(5);
 80042e8:	2005      	movs	r0, #5
 80042ea:	f7ff feab 	bl	8004044 <get_deriviative>
 80042ee:	ed87 0a04 	vstr	s0, [r7, #16]
		if(deriviative13 > threshold_movement)
 80042f2:	4b48      	ldr	r3, [pc, #288]	; (8004414 <loop_motion_sensor+0x294>)
 80042f4:	edd3 7a00 	vldr	s15, [r3]
 80042f8:	ed97 7a04 	vldr	s14, [r7, #16]
 80042fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004304:	dd0e      	ble.n	8004324 <loop_motion_sensor+0x1a4>
		{
			 movement &= 0b11111100;
 8004306:	4b44      	ldr	r3, [pc, #272]	; (8004418 <loop_motion_sensor+0x298>)
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	f023 0303 	bic.w	r3, r3, #3
 800430e:	b2da      	uxtb	r2, r3
 8004310:	4b41      	ldr	r3, [pc, #260]	; (8004418 <loop_motion_sensor+0x298>)
 8004312:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_3_TO_1;
 8004314:	4b40      	ldr	r3, [pc, #256]	; (8004418 <loop_motion_sensor+0x298>)
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	f043 0302 	orr.w	r3, r3, #2
 800431c:	b2da      	uxtb	r2, r3
 800431e:	4b3e      	ldr	r3, [pc, #248]	; (8004418 <loop_motion_sensor+0x298>)
 8004320:	701a      	strb	r2, [r3, #0]
 8004322:	e019      	b.n	8004358 <loop_motion_sensor+0x1d8>
		}
		else if (deriviative13 < (-threshold_movement))
 8004324:	4b3b      	ldr	r3, [pc, #236]	; (8004414 <loop_motion_sensor+0x294>)
 8004326:	edd3 7a00 	vldr	s15, [r3]
 800432a:	eef1 7a67 	vneg.f32	s15, s15
 800432e:	ed97 7a04 	vldr	s14, [r7, #16]
 8004332:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800433a:	d50d      	bpl.n	8004358 <loop_motion_sensor+0x1d8>
		{
			 movement &= 0b11111100;
 800433c:	4b36      	ldr	r3, [pc, #216]	; (8004418 <loop_motion_sensor+0x298>)
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	f023 0303 	bic.w	r3, r3, #3
 8004344:	b2da      	uxtb	r2, r3
 8004346:	4b34      	ldr	r3, [pc, #208]	; (8004418 <loop_motion_sensor+0x298>)
 8004348:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_1_TO_3;
 800434a:	4b33      	ldr	r3, [pc, #204]	; (8004418 <loop_motion_sensor+0x298>)
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	f043 0301 	orr.w	r3, r3, #1
 8004352:	b2da      	uxtb	r2, r3
 8004354:	4b30      	ldr	r3, [pc, #192]	; (8004418 <loop_motion_sensor+0x298>)
 8004356:	701a      	strb	r2, [r3, #0]
		}

		float deriviative24 = get_deriviative(6);
 8004358:	2006      	movs	r0, #6
 800435a:	f7ff fe73 	bl	8004044 <get_deriviative>
 800435e:	ed87 0a03 	vstr	s0, [r7, #12]
		if(deriviative24 > threshold_movement)
 8004362:	4b2c      	ldr	r3, [pc, #176]	; (8004414 <loop_motion_sensor+0x294>)
 8004364:	edd3 7a00 	vldr	s15, [r3]
 8004368:	ed97 7a03 	vldr	s14, [r7, #12]
 800436c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004374:	dd0e      	ble.n	8004394 <loop_motion_sensor+0x214>
		{
			 movement &= 0b11110011;
 8004376:	4b28      	ldr	r3, [pc, #160]	; (8004418 <loop_motion_sensor+0x298>)
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	f023 030c 	bic.w	r3, r3, #12
 800437e:	b2da      	uxtb	r2, r3
 8004380:	4b25      	ldr	r3, [pc, #148]	; (8004418 <loop_motion_sensor+0x298>)
 8004382:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_4_TO_2;
 8004384:	4b24      	ldr	r3, [pc, #144]	; (8004418 <loop_motion_sensor+0x298>)
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	f043 0308 	orr.w	r3, r3, #8
 800438c:	b2da      	uxtb	r2, r3
 800438e:	4b22      	ldr	r3, [pc, #136]	; (8004418 <loop_motion_sensor+0x298>)
 8004390:	701a      	strb	r2, [r3, #0]
 8004392:	e019      	b.n	80043c8 <loop_motion_sensor+0x248>
		}
		else if (deriviative24 < (-threshold_movement))
 8004394:	4b1f      	ldr	r3, [pc, #124]	; (8004414 <loop_motion_sensor+0x294>)
 8004396:	edd3 7a00 	vldr	s15, [r3]
 800439a:	eef1 7a67 	vneg.f32	s15, s15
 800439e:	ed97 7a03 	vldr	s14, [r7, #12]
 80043a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043aa:	d50d      	bpl.n	80043c8 <loop_motion_sensor+0x248>
		{
			movement &= 0b11110011;
 80043ac:	4b1a      	ldr	r3, [pc, #104]	; (8004418 <loop_motion_sensor+0x298>)
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	f023 030c 	bic.w	r3, r3, #12
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	4b18      	ldr	r3, [pc, #96]	; (8004418 <loop_motion_sensor+0x298>)
 80043b8:	701a      	strb	r2, [r3, #0]
            movement |= MOVEMENT_FROM_2_TO_4;
 80043ba:	4b17      	ldr	r3, [pc, #92]	; (8004418 <loop_motion_sensor+0x298>)
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	f043 0304 	orr.w	r3, r3, #4
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	4b14      	ldr	r3, [pc, #80]	; (8004418 <loop_motion_sensor+0x298>)
 80043c6:	701a      	strb	r2, [r3, #0]
		}

		last_time = HAL_GetTick();
 80043c8:	f002 fe9a 	bl	8007100 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	4b0f      	ldr	r3, [pc, #60]	; (800440c <loop_motion_sensor+0x28c>)
 80043d0:	601a      	str	r2, [r3, #0]
	}

	return true;
 80043d2:	2301      	movs	r3, #1
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3730      	adds	r7, #48	; 0x30
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	20000000 	.word	0x20000000
 80043e0:	20000220 	.word	0x20000220
 80043e4:	20000004 	.word	0x20000004
 80043e8:	20000224 	.word	0x20000224
 80043ec:	20000008 	.word	0x20000008
 80043f0:	20000228 	.word	0x20000228
 80043f4:	2000000c 	.word	0x2000000c
 80043f8:	2000022c 	.word	0x2000022c
 80043fc:	20000010 	.word	0x20000010
 8004400:	20000230 	.word	0x20000230
 8004404:	20000014 	.word	0x20000014
 8004408:	20000234 	.word	0x20000234
 800440c:	20000250 	.word	0x20000250
 8004410:	20000018 	.word	0x20000018
 8004414:	2000001c 	.word	0x2000001c
 8004418:	20000254 	.word	0x20000254

0800441c <motion_sensor_get_moment>:

uint8_t motion_sensor_get_moment(){
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
	uint8_t ret = movement;
 8004422:	4b06      	ldr	r3, [pc, #24]	; (800443c <motion_sensor_get_moment+0x20>)
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	71fb      	strb	r3, [r7, #7]
	movement = MOVEMENT_NONE;
 8004428:	4b04      	ldr	r3, [pc, #16]	; (800443c <motion_sensor_get_moment+0x20>)
 800442a:	2200      	movs	r2, #0
 800442c:	701a      	strb	r2, [r3, #0]
	return ret;
 800442e:	79fb      	ldrb	r3, [r7, #7]
}
 8004430:	4618      	mov	r0, r3
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr
 800443c:	20000254 	.word	0x20000254

08004440 <qr_scanner_init>:
	wifi=0 means use qr to set up, wifi=1 means no qr to set up
	if using qr scanner for wifi setup, call this before esp8266_init
	and then reset qr_scan_pending to 0 and call HAL_UART_Receive_IT 
	immediately after esp8266_init
*/
void qr_scanner_init(UART_HandleTypeDef* huart, int wifi) {
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
	qr_huart = huart;
 800444a:	4a0a      	ldr	r2, [pc, #40]	; (8004474 <qr_scanner_init+0x34>)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6013      	str	r3, [r2, #0]
	qr_scan_pending = 0;
 8004450:	4b09      	ldr	r3, [pc, #36]	; (8004478 <qr_scanner_init+0x38>)
 8004452:	2200      	movs	r2, #0
 8004454:	601a      	str	r2, [r3, #0]
	if (wifi != 0) {
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d006      	beq.n	800446a <qr_scanner_init+0x2a>
		HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 800445c:	4b05      	ldr	r3, [pc, #20]	; (8004474 <qr_scanner_init+0x34>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2209      	movs	r2, #9
 8004462:	4906      	ldr	r1, [pc, #24]	; (800447c <qr_scanner_init+0x3c>)
 8004464:	4618      	mov	r0, r3
 8004466:	f008 f9c9 	bl	800c7fc <HAL_UART_Receive_IT>
	}
}
 800446a:	bf00      	nop
 800446c:	3708      	adds	r7, #8
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	200005f0 	.word	0x200005f0
 8004478:	200005ec 	.word	0x200005ec
 800447c:	200005f4 	.word	0x200005f4

08004480 <qr_scan_received>:

// handles a new qr scan
// to call, set a flag in RxComplete callback. 
// DO NOT CALL IN THE CALLBACK. Call from main loop instead.
void qr_scan_received(void) {
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
	// copy the qr code to a new array to prevent it from being overwritten by a new scan
	printf("Got QR scan: %s\r\n", qr_buf);
 8004486:	491b      	ldr	r1, [pc, #108]	; (80044f4 <qr_scan_received+0x74>)
 8004488:	481b      	ldr	r0, [pc, #108]	; (80044f8 <qr_scan_received+0x78>)
 800448a:	f009 fba1 	bl	800dbd0 <iprintf>
	int i;
	for (i=0; i<8; ++i) {
 800448e:	2300      	movs	r3, #0
 8004490:	60fb      	str	r3, [r7, #12]
 8004492:	e00a      	b.n	80044aa <qr_scan_received+0x2a>
		printf("%d ", qr_buf[i]);
 8004494:	4a17      	ldr	r2, [pc, #92]	; (80044f4 <qr_scan_received+0x74>)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	4413      	add	r3, r2
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	4619      	mov	r1, r3
 800449e:	4817      	ldr	r0, [pc, #92]	; (80044fc <qr_scan_received+0x7c>)
 80044a0:	f009 fb96 	bl	800dbd0 <iprintf>
	for (i=0; i<8; ++i) {
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	3301      	adds	r3, #1
 80044a8:	60fb      	str	r3, [r7, #12]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2b07      	cmp	r3, #7
 80044ae:	ddf1      	ble.n	8004494 <qr_scan_received+0x14>
	}
	printf("\r\n");
 80044b0:	4813      	ldr	r0, [pc, #76]	; (8004500 <qr_scan_received+0x80>)
 80044b2:	f009 fc01 	bl	800dcb8 <puts>
	char qr_to_send[QR_SIZE];
	memcpy(qr_to_send, qr_buf, QR_SIZE);
 80044b6:	4a0f      	ldr	r2, [pc, #60]	; (80044f4 <qr_scan_received+0x74>)
 80044b8:	463b      	mov	r3, r7
 80044ba:	6810      	ldr	r0, [r2, #0]
 80044bc:	6851      	ldr	r1, [r2, #4]
 80044be:	c303      	stmia	r3!, {r0, r1}
 80044c0:	7a12      	ldrb	r2, [r2, #8]
 80044c2:	701a      	strb	r2, [r3, #0]
	qr_scan_pending = 0;
 80044c4:	4b0f      	ldr	r3, [pc, #60]	; (8004504 <qr_scan_received+0x84>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	601a      	str	r2, [r3, #0]
	//main_display_info(display_handle, num_in_store, queue_length, store_capacity, "QR SCAN", qr_to_send, NULL, NULL);

	// add qr scan to wifi queue and reset buffer
	send_qr_scan(qr_to_send);
 80044ca:	463b      	mov	r3, r7
 80044cc:	4618      	mov	r0, r3
 80044ce:	f000 f81d 	bl	800450c <send_qr_scan>
	memset(qr_buf, 0, QR_SIZE);
 80044d2:	2209      	movs	r2, #9
 80044d4:	2100      	movs	r1, #0
 80044d6:	4807      	ldr	r0, [pc, #28]	; (80044f4 <qr_scan_received+0x74>)
 80044d8:	f009 fac9 	bl	800da6e <memset>
	HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 80044dc:	4b0a      	ldr	r3, [pc, #40]	; (8004508 <qr_scan_received+0x88>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2209      	movs	r2, #9
 80044e2:	4904      	ldr	r1, [pc, #16]	; (80044f4 <qr_scan_received+0x74>)
 80044e4:	4618      	mov	r0, r3
 80044e6:	f008 f989 	bl	800c7fc <HAL_UART_Receive_IT>
}
 80044ea:	bf00      	nop
 80044ec:	3710      	adds	r7, #16
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	200005f4 	.word	0x200005f4
 80044f8:	08010804 	.word	0x08010804
 80044fc:	08010818 	.word	0x08010818
 8004500:	0801081c 	.word	0x0801081c
 8004504:	200005ec 	.word	0x200005ec
 8004508:	200005f0 	.word	0x200005f0

0800450c <send_qr_scan>:

// sets up and enqueues get request with qr code
void send_qr_scan(char* qr_code) {
 800450c:	b590      	push	{r4, r7, lr}
 800450e:	b0b3      	sub	sp, #204	; 0xcc
 8004510:	af04      	add	r7, sp, #16
 8004512:	6078      	str	r0, [r7, #4]
	uint8_t url[SCAN_URL_LEN + QR_SIZE-1];
	char url_str[SCAN_URL_LEN + QR_SIZE-1];
	sprintf(url_str, "https://virtualqueue477.herokuapp.com/barcodeScan?storeSecret=grp4&IDscanned=%s", qr_code);
 8004514:	f107 0308 	add.w	r3, r7, #8
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	491b      	ldr	r1, [pc, #108]	; (8004588 <send_qr_scan+0x7c>)
 800451c:	4618      	mov	r0, r3
 800451e:	f009 fbe5 	bl	800dcec <siprintf>
	main_display_info(display_handle, num_in_store, queue_length, store_capacity, url_str, NULL, NULL, NULL);
 8004522:	4b1a      	ldr	r3, [pc, #104]	; (800458c <send_qr_scan+0x80>)
 8004524:	6818      	ldr	r0, [r3, #0]
 8004526:	4b1a      	ldr	r3, [pc, #104]	; (8004590 <send_qr_scan+0x84>)
 8004528:	6819      	ldr	r1, [r3, #0]
 800452a:	4b1a      	ldr	r3, [pc, #104]	; (8004594 <send_qr_scan+0x88>)
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	4b1a      	ldr	r3, [pc, #104]	; (8004598 <send_qr_scan+0x8c>)
 8004530:	681c      	ldr	r4, [r3, #0]
 8004532:	2300      	movs	r3, #0
 8004534:	9303      	str	r3, [sp, #12]
 8004536:	2300      	movs	r3, #0
 8004538:	9302      	str	r3, [sp, #8]
 800453a:	2300      	movs	r3, #0
 800453c:	9301      	str	r3, [sp, #4]
 800453e:	f107 0308 	add.w	r3, r7, #8
 8004542:	9300      	str	r3, [sp, #0]
 8004544:	4623      	mov	r3, r4
 8004546:	f7fd fb33 	bl	8001bb0 <main_display_info>
	printf("url_str: %s\r\n\r\n", url_str);
 800454a:	f107 0308 	add.w	r3, r7, #8
 800454e:	4619      	mov	r1, r3
 8004550:	4812      	ldr	r0, [pc, #72]	; (800459c <send_qr_scan+0x90>)
 8004552:	f009 fb3d 	bl	800dbd0 <iprintf>
	str_to_uint(url_str, url, SCAN_URL_LEN+QR_SIZE-1);
 8004556:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800455a:	f107 0308 	add.w	r3, r7, #8
 800455e:	2255      	movs	r2, #85	; 0x55
 8004560:	4618      	mov	r0, r3
 8004562:	f001 fc6f 	bl	8005e44 <str_to_uint>
	printf("url: %s\r\n\r\n", url);
 8004566:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800456a:	4619      	mov	r1, r3
 800456c:	480c      	ldr	r0, [pc, #48]	; (80045a0 <send_qr_scan+0x94>)
 800456e:	f009 fb2f 	bl	800dbd0 <iprintf>
	new_message(1, url, SCAN_URL_LEN + QR_SIZE-1);
 8004572:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004576:	2255      	movs	r2, #85	; 0x55
 8004578:	4619      	mov	r1, r3
 800457a:	2001      	movs	r0, #1
 800457c:	f002 f820 	bl	80065c0 <new_message>
}
 8004580:	bf00      	nop
 8004582:	37bc      	adds	r7, #188	; 0xbc
 8004584:	46bd      	mov	sp, r7
 8004586:	bd90      	pop	{r4, r7, pc}
 8004588:	08010820 	.word	0x08010820
 800458c:	20000374 	.word	0x20000374
 8004590:	20001054 	.word	0x20001054
 8004594:	20001050 	.word	0x20001050
 8004598:	20001024 	.word	0x20001024
 800459c:	08010870 	.word	0x08010870
 80045a0:	08010880 	.word	0x08010880

080045a4 <_isatty>:
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
}

int _isatty(int fd) {
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	db04      	blt.n	80045bc <_isatty+0x18>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	dc01      	bgt.n	80045bc <_isatty+0x18>
    return 1;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e005      	b.n	80045c8 <_isatty+0x24>

  errno = EBADF;
 80045bc:	f009 fa10 	bl	800d9e0 <__errno>
 80045c0:	4602      	mov	r2, r0
 80045c2:	2309      	movs	r3, #9
 80045c4:	6013      	str	r3, [r2, #0]
  return 0;
 80045c6:	2300      	movs	r3, #0
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <_write>:

int _write(int fd, char* ptr, int len) {
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d002      	beq.n	80045e8 <_write+0x18>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d111      	bne.n	800460c <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80045e8:	4b0e      	ldr	r3, [pc, #56]	; (8004624 <_write+0x54>)
 80045ea:	6818      	ldr	r0, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	f04f 33ff 	mov.w	r3, #4294967295
 80045f4:	68b9      	ldr	r1, [r7, #8]
 80045f6:	f007 ffa1 	bl	800c53c <HAL_UART_Transmit>
 80045fa:	4603      	mov	r3, r0
 80045fc:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80045fe:	7dfb      	ldrb	r3, [r7, #23]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d101      	bne.n	8004608 <_write+0x38>
      return len;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	e008      	b.n	800461a <_write+0x4a>
    else
      return EIO;
 8004608:	2305      	movs	r3, #5
 800460a:	e006      	b.n	800461a <_write+0x4a>
  }
  errno = EBADF;
 800460c:	f009 f9e8 	bl	800d9e0 <__errno>
 8004610:	4602      	mov	r2, r0
 8004612:	2309      	movs	r3, #9
 8004614:	6013      	str	r3, [r2, #0]
  return -1;
 8004616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800461a:	4618      	mov	r0, r3
 800461c:	3718      	adds	r7, #24
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	20000600 	.word	0x20000600

08004628 <_close>:

int _close(int fd) {
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	db04      	blt.n	8004640 <_close+0x18>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b02      	cmp	r3, #2
 800463a:	dc01      	bgt.n	8004640 <_close+0x18>
    return 0;
 800463c:	2300      	movs	r3, #0
 800463e:	e006      	b.n	800464e <_close+0x26>

  errno = EBADF;
 8004640:	f009 f9ce 	bl	800d9e0 <__errno>
 8004644:	4602      	mov	r2, r0
 8004646:	2309      	movs	r3, #9
 8004648:	6013      	str	r3, [r2, #0]
  return -1;
 800464a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800464e:	4618      	mov	r0, r3
 8004650:	3708      	adds	r7, #8
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8004656:	b580      	push	{r7, lr}
 8004658:	b084      	sub	sp, #16
 800465a:	af00      	add	r7, sp, #0
 800465c:	60f8      	str	r0, [r7, #12]
 800465e:	60b9      	str	r1, [r7, #8]
 8004660:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8004662:	f009 f9bd 	bl	800d9e0 <__errno>
 8004666:	4602      	mov	r2, r0
 8004668:	2309      	movs	r3, #9
 800466a:	6013      	str	r3, [r2, #0]
  return -1;
 800466c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004670:	4618      	mov	r0, r3
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <_read>:

int _read(int fd, char* ptr, int len) {
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d110      	bne.n	80046ac <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800468a:	4b0e      	ldr	r3, [pc, #56]	; (80046c4 <_read+0x4c>)
 800468c:	6818      	ldr	r0, [r3, #0]
 800468e:	f04f 33ff 	mov.w	r3, #4294967295
 8004692:	2201      	movs	r2, #1
 8004694:	68b9      	ldr	r1, [r7, #8]
 8004696:	f007 ffe4 	bl	800c662 <HAL_UART_Receive>
 800469a:	4603      	mov	r3, r0
 800469c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800469e:	7dfb      	ldrb	r3, [r7, #23]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d101      	bne.n	80046a8 <_read+0x30>
      return 1;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e008      	b.n	80046ba <_read+0x42>
    else
      return EIO;
 80046a8:	2305      	movs	r3, #5
 80046aa:	e006      	b.n	80046ba <_read+0x42>
  }
  errno = EBADF;
 80046ac:	f009 f998 	bl	800d9e0 <__errno>
 80046b0:	4602      	mov	r2, r0
 80046b2:	2309      	movs	r3, #9
 80046b4:	6013      	str	r3, [r2, #0]
  return -1;
 80046b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3718      	adds	r7, #24
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	20000600 	.word	0x20000600

080046c8 <_fstat>:

int _fstat(int fd, struct stat* st) {
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	db08      	blt.n	80046ea <_fstat+0x22>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b02      	cmp	r3, #2
 80046dc:	dc05      	bgt.n	80046ea <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80046e4:	605a      	str	r2, [r3, #4]
    return 0;
 80046e6:	2300      	movs	r3, #0
 80046e8:	e005      	b.n	80046f6 <_fstat+0x2e>
  }

  errno = EBADF;
 80046ea:	f009 f979 	bl	800d9e0 <__errno>
 80046ee:	4602      	mov	r2, r0
 80046f0:	2309      	movs	r3, #9
 80046f2:	6013      	str	r3, [r2, #0]
  return 0;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
	...

08004700 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8004704:	4b19      	ldr	r3, [pc, #100]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 8004706:	4a1a      	ldr	r2, [pc, #104]	; (8004770 <BSP_LCD_GLASS_Init+0x70>)
 8004708:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800470a:	4b18      	ldr	r3, [pc, #96]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 800470c:	2200      	movs	r2, #0
 800470e:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8004710:	4b16      	ldr	r3, [pc, #88]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 8004712:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004716:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8004718:	4b14      	ldr	r3, [pc, #80]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 800471a:	220c      	movs	r2, #12
 800471c:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 800471e:	4b13      	ldr	r3, [pc, #76]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 8004720:	2240      	movs	r2, #64	; 0x40
 8004722:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8004724:	4b11      	ldr	r3, [pc, #68]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 8004726:	2200      	movs	r2, #0
 8004728:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 800472a:	4b10      	ldr	r3, [pc, #64]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 800472c:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8004730:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8004732:	4b0e      	ldr	r3, [pc, #56]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 8004734:	2200      	movs	r2, #0
 8004736:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8004738:	4b0c      	ldr	r3, [pc, #48]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 800473a:	2240      	movs	r2, #64	; 0x40
 800473c:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 800473e:	4b0b      	ldr	r3, [pc, #44]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 8004740:	2200      	movs	r2, #0
 8004742:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8004744:	4b09      	ldr	r3, [pc, #36]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 8004746:	2200      	movs	r2, #0
 8004748:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800474a:	4b08      	ldr	r3, [pc, #32]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 800474c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004750:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8004752:	4b06      	ldr	r3, [pc, #24]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 8004754:	2200      	movs	r2, #0
 8004756:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8004758:	4804      	ldr	r0, [pc, #16]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 800475a:	f000 f843 	bl	80047e4 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 800475e:	4803      	ldr	r0, [pc, #12]	; (800476c <BSP_LCD_GLASS_Init+0x6c>)
 8004760:	f005 f914 	bl	800998c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8004764:	f000 f834 	bl	80047d0 <BSP_LCD_GLASS_Clear>
}
 8004768:	bf00      	nop
 800476a:	bd80      	pop	{r7, pc}
 800476c:	20000614 	.word	0x20000614
 8004770:	40002400 	.word	0x40002400

08004774 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 800477c:	2300      	movs	r3, #0
 800477e:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8004780:	e00b      	b.n	800479a <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8004782:	7bfb      	ldrb	r3, [r7, #15]
 8004784:	2200      	movs	r2, #0
 8004786:	2100      	movs	r1, #0
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f9bb 	bl	8004b04 <WriteChar>

    /* Point on the next character */
    ptr++;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	3301      	adds	r3, #1
 8004792:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	3301      	adds	r3, #1
 8004798:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	bf14      	ite	ne
 80047a2:	2301      	movne	r3, #1
 80047a4:	2300      	moveq	r3, #0
 80047a6:	b2da      	uxtb	r2, r3
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	2b05      	cmp	r3, #5
 80047ac:	bf94      	ite	ls
 80047ae:	2301      	movls	r3, #1
 80047b0:	2300      	movhi	r3, #0
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	4013      	ands	r3, r2
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1e2      	bne.n	8004782 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80047bc:	4803      	ldr	r0, [pc, #12]	; (80047cc <BSP_LCD_GLASS_DisplayString+0x58>)
 80047be:	f005 fa56 	bl	8009c6e <HAL_LCD_UpdateDisplayRequest>
}
 80047c2:	bf00      	nop
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	20000614 	.word	0x20000614

080047d0 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 80047d4:	4802      	ldr	r0, [pc, #8]	; (80047e0 <BSP_LCD_GLASS_Clear+0x10>)
 80047d6:	f005 f9f4 	bl	8009bc2 <HAL_LCD_Clear>
}
 80047da:	bf00      	nop
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	20000614 	.word	0x20000614

080047e4 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b0c0      	sub	sp, #256	; 0x100
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80047ec:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80047f0:	2200      	movs	r2, #0
 80047f2:	601a      	str	r2, [r3, #0]
 80047f4:	605a      	str	r2, [r3, #4]
 80047f6:	609a      	str	r2, [r3, #8]
 80047f8:	60da      	str	r2, [r3, #12]
 80047fa:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80047fc:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8004800:	2244      	movs	r2, #68	; 0x44
 8004802:	2100      	movs	r1, #0
 8004804:	4618      	mov	r0, r3
 8004806:	f009 f932 	bl	800da6e <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800480a:	f107 0320 	add.w	r3, r7, #32
 800480e:	2288      	movs	r2, #136	; 0x88
 8004810:	2100      	movs	r1, #0
 8004812:	4618      	mov	r0, r3
 8004814:	f009 f92b 	bl	800da6e <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8004818:	4b51      	ldr	r3, [pc, #324]	; (8004960 <LCD_MspInit+0x17c>)
 800481a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800481c:	4a50      	ldr	r2, [pc, #320]	; (8004960 <LCD_MspInit+0x17c>)
 800481e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004822:	6593      	str	r3, [r2, #88]	; 0x58
 8004824:	4b4e      	ldr	r3, [pc, #312]	; (8004960 <LCD_MspInit+0x17c>)
 8004826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800482c:	61fb      	str	r3, [r7, #28]
 800482e:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8004830:	2304      	movs	r3, #4
 8004832:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8004836:	2300      	movs	r3, #0
 8004838:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 800483c:	2301      	movs	r3, #1
 800483e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8004842:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8004846:	4618      	mov	r0, r3
 8004848:	f005 fad0 	bl	8009dec <HAL_RCC_OscConfig>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d000      	beq.n	8004854 <LCD_MspInit+0x70>
  { 
    while(1);
 8004852:	e7fe      	b.n	8004852 <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004854:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004858:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800485a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800485e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8004862:	f107 0320 	add.w	r3, r7, #32
 8004866:	4618      	mov	r0, r3
 8004868:	f006 f874 	bl	800a954 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800486c:	4b3c      	ldr	r3, [pc, #240]	; (8004960 <LCD_MspInit+0x17c>)
 800486e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004870:	4a3b      	ldr	r2, [pc, #236]	; (8004960 <LCD_MspInit+0x17c>)
 8004872:	f043 0301 	orr.w	r3, r3, #1
 8004876:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004878:	4b39      	ldr	r3, [pc, #228]	; (8004960 <LCD_MspInit+0x17c>)
 800487a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	61bb      	str	r3, [r7, #24]
 8004882:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004884:	4b36      	ldr	r3, [pc, #216]	; (8004960 <LCD_MspInit+0x17c>)
 8004886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004888:	4a35      	ldr	r2, [pc, #212]	; (8004960 <LCD_MspInit+0x17c>)
 800488a:	f043 0302 	orr.w	r3, r3, #2
 800488e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004890:	4b33      	ldr	r3, [pc, #204]	; (8004960 <LCD_MspInit+0x17c>)
 8004892:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	617b      	str	r3, [r7, #20]
 800489a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800489c:	4b30      	ldr	r3, [pc, #192]	; (8004960 <LCD_MspInit+0x17c>)
 800489e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048a0:	4a2f      	ldr	r2, [pc, #188]	; (8004960 <LCD_MspInit+0x17c>)
 80048a2:	f043 0304 	orr.w	r3, r3, #4
 80048a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048a8:	4b2d      	ldr	r3, [pc, #180]	; (8004960 <LCD_MspInit+0x17c>)
 80048aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ac:	f003 0304 	and.w	r3, r3, #4
 80048b0:	613b      	str	r3, [r7, #16]
 80048b2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80048b4:	4b2a      	ldr	r3, [pc, #168]	; (8004960 <LCD_MspInit+0x17c>)
 80048b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048b8:	4a29      	ldr	r2, [pc, #164]	; (8004960 <LCD_MspInit+0x17c>)
 80048ba:	f043 0308 	orr.w	r3, r3, #8
 80048be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048c0:	4b27      	ldr	r3, [pc, #156]	; (8004960 <LCD_MspInit+0x17c>)
 80048c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048c4:	f003 0308 	and.w	r3, r3, #8
 80048c8:	60fb      	str	r3, [r7, #12]
 80048ca:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80048cc:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80048d0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80048d4:	2302      	movs	r3, #2
 80048d6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80048da:	2300      	movs	r3, #0
 80048dc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 80048e0:	2303      	movs	r3, #3
 80048e2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80048e6:	230b      	movs	r3, #11
 80048e8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80048ec:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80048f0:	4619      	mov	r1, r3
 80048f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048f6:	f004 f917 	bl	8008b28 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80048fa:	f24f 2333 	movw	r3, #62003	; 0xf233
 80048fe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8004902:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004906:	4619      	mov	r1, r3
 8004908:	4816      	ldr	r0, [pc, #88]	; (8004964 <LCD_MspInit+0x180>)
 800490a:	f004 f90d 	bl	8008b28 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800490e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8004912:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8004916:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800491a:	4619      	mov	r1, r3
 800491c:	4812      	ldr	r0, [pc, #72]	; (8004968 <LCD_MspInit+0x184>)
 800491e:	f004 f903 	bl	8008b28 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8004922:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8004926:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800492a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800492e:	4619      	mov	r1, r3
 8004930:	480e      	ldr	r0, [pc, #56]	; (800496c <LCD_MspInit+0x188>)
 8004932:	f004 f8f9 	bl	8008b28 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8004936:	2002      	movs	r0, #2
 8004938:	f002 fbee 	bl	8007118 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 800493c:	4b08      	ldr	r3, [pc, #32]	; (8004960 <LCD_MspInit+0x17c>)
 800493e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004940:	4a07      	ldr	r2, [pc, #28]	; (8004960 <LCD_MspInit+0x17c>)
 8004942:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004946:	6593      	str	r3, [r2, #88]	; 0x58
 8004948:	4b05      	ldr	r3, [pc, #20]	; (8004960 <LCD_MspInit+0x17c>)
 800494a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800494c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004950:	60bb      	str	r3, [r7, #8]
 8004952:	68bb      	ldr	r3, [r7, #8]
}
 8004954:	bf00      	nop
 8004956:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	40021000 	.word	0x40021000
 8004964:	48000400 	.word	0x48000400
 8004968:	48000800 	.word	0x48000800
 800496c:	48000c00 	.word	0x48000c00

08004970 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	460b      	mov	r3, r1
 800497a:	70fb      	strb	r3, [r7, #3]
 800497c:	4613      	mov	r3, r2
 800497e:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8004980:	2300      	movs	r3, #0
 8004982:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8004984:	2300      	movs	r3, #0
 8004986:	737b      	strb	r3, [r7, #13]
 8004988:	2300      	movs	r3, #0
 800498a:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	2b2f      	cmp	r3, #47	; 0x2f
 8004992:	d04d      	beq.n	8004a30 <Convert+0xc0>
 8004994:	2b2f      	cmp	r3, #47	; 0x2f
 8004996:	dc11      	bgt.n	80049bc <Convert+0x4c>
 8004998:	2b29      	cmp	r3, #41	; 0x29
 800499a:	d02e      	beq.n	80049fa <Convert+0x8a>
 800499c:	2b29      	cmp	r3, #41	; 0x29
 800499e:	dc06      	bgt.n	80049ae <Convert+0x3e>
 80049a0:	2b25      	cmp	r3, #37	; 0x25
 80049a2:	d04c      	beq.n	8004a3e <Convert+0xce>
 80049a4:	2b28      	cmp	r3, #40	; 0x28
 80049a6:	d025      	beq.n	80049f4 <Convert+0x84>
 80049a8:	2b20      	cmp	r3, #32
 80049aa:	d01c      	beq.n	80049e6 <Convert+0x76>
 80049ac:	e057      	b.n	8004a5e <Convert+0xee>
 80049ae:	2b2b      	cmp	r3, #43	; 0x2b
 80049b0:	d03a      	beq.n	8004a28 <Convert+0xb8>
 80049b2:	2b2b      	cmp	r3, #43	; 0x2b
 80049b4:	db1a      	blt.n	80049ec <Convert+0x7c>
 80049b6:	2b2d      	cmp	r3, #45	; 0x2d
 80049b8:	d032      	beq.n	8004a20 <Convert+0xb0>
 80049ba:	e050      	b.n	8004a5e <Convert+0xee>
 80049bc:	2b6d      	cmp	r3, #109	; 0x6d
 80049be:	d023      	beq.n	8004a08 <Convert+0x98>
 80049c0:	2b6d      	cmp	r3, #109	; 0x6d
 80049c2:	dc04      	bgt.n	80049ce <Convert+0x5e>
 80049c4:	2b39      	cmp	r3, #57	; 0x39
 80049c6:	dd42      	ble.n	8004a4e <Convert+0xde>
 80049c8:	2b64      	cmp	r3, #100	; 0x64
 80049ca:	d019      	beq.n	8004a00 <Convert+0x90>
 80049cc:	e047      	b.n	8004a5e <Convert+0xee>
 80049ce:	2bb0      	cmp	r3, #176	; 0xb0
 80049d0:	d031      	beq.n	8004a36 <Convert+0xc6>
 80049d2:	2bb0      	cmp	r3, #176	; 0xb0
 80049d4:	dc02      	bgt.n	80049dc <Convert+0x6c>
 80049d6:	2b6e      	cmp	r3, #110	; 0x6e
 80049d8:	d01a      	beq.n	8004a10 <Convert+0xa0>
 80049da:	e040      	b.n	8004a5e <Convert+0xee>
 80049dc:	2bb5      	cmp	r3, #181	; 0xb5
 80049de:	d01b      	beq.n	8004a18 <Convert+0xa8>
 80049e0:	2bff      	cmp	r3, #255	; 0xff
 80049e2:	d030      	beq.n	8004a46 <Convert+0xd6>
 80049e4:	e03b      	b.n	8004a5e <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 80049e6:	2300      	movs	r3, #0
 80049e8:	81fb      	strh	r3, [r7, #14]
      break;
 80049ea:	e057      	b.n	8004a9c <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80049ec:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80049f0:	81fb      	strh	r3, [r7, #14]
      break;
 80049f2:	e053      	b.n	8004a9c <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80049f4:	2328      	movs	r3, #40	; 0x28
 80049f6:	81fb      	strh	r3, [r7, #14]
      break;
 80049f8:	e050      	b.n	8004a9c <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80049fa:	2311      	movs	r3, #17
 80049fc:	81fb      	strh	r3, [r7, #14]
      break;
 80049fe:	e04d      	b.n	8004a9c <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 8004a00:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8004a04:	81fb      	strh	r3, [r7, #14]
      break;
 8004a06:	e049      	b.n	8004a9c <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 8004a08:	f24b 2310 	movw	r3, #45584	; 0xb210
 8004a0c:	81fb      	strh	r3, [r7, #14]
      break;
 8004a0e:	e045      	b.n	8004a9c <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 8004a10:	f242 2310 	movw	r3, #8720	; 0x2210
 8004a14:	81fb      	strh	r3, [r7, #14]
      break;
 8004a16:	e041      	b.n	8004a9c <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8004a18:	f246 0384 	movw	r3, #24708	; 0x6084
 8004a1c:	81fb      	strh	r3, [r7, #14]
      break;
 8004a1e:	e03d      	b.n	8004a9c <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8004a20:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004a24:	81fb      	strh	r3, [r7, #14]
      break;
 8004a26:	e039      	b.n	8004a9c <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8004a28:	f24a 0314 	movw	r3, #40980	; 0xa014
 8004a2c:	81fb      	strh	r3, [r7, #14]
      break;
 8004a2e:	e035      	b.n	8004a9c <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8004a30:	23c0      	movs	r3, #192	; 0xc0
 8004a32:	81fb      	strh	r3, [r7, #14]
      break;  
 8004a34:	e032      	b.n	8004a9c <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 8004a36:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8004a3a:	81fb      	strh	r3, [r7, #14]
      break;  
 8004a3c:	e02e      	b.n	8004a9c <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 8004a3e:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8004a42:	81fb      	strh	r3, [r7, #14]
      break;
 8004a44:	e02a      	b.n	8004a9c <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8004a46:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8004a4a:	81fb      	strh	r3, [r7, #14]
      break ;
 8004a4c:	e026      	b.n	8004a9c <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	3b30      	subs	r3, #48	; 0x30
 8004a54:	4a28      	ldr	r2, [pc, #160]	; (8004af8 <Convert+0x188>)
 8004a56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a5a:	81fb      	strh	r3, [r7, #14]
      break;
 8004a5c:	e01e      	b.n	8004a9c <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	2b5a      	cmp	r3, #90	; 0x5a
 8004a64:	d80a      	bhi.n	8004a7c <Convert+0x10c>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	2b40      	cmp	r3, #64	; 0x40
 8004a6c:	d906      	bls.n	8004a7c <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	3b41      	subs	r3, #65	; 0x41
 8004a74:	4a21      	ldr	r2, [pc, #132]	; (8004afc <Convert+0x18c>)
 8004a76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a7a:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	2b7a      	cmp	r3, #122	; 0x7a
 8004a82:	d80a      	bhi.n	8004a9a <Convert+0x12a>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	2b60      	cmp	r3, #96	; 0x60
 8004a8a:	d906      	bls.n	8004a9a <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	3b61      	subs	r3, #97	; 0x61
 8004a92:	4a1a      	ldr	r2, [pc, #104]	; (8004afc <Convert+0x18c>)
 8004a94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a98:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8004a9a:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8004a9c:	78fb      	ldrb	r3, [r7, #3]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d103      	bne.n	8004aaa <Convert+0x13a>
  {
    ch |= 0x0002;
 8004aa2:	89fb      	ldrh	r3, [r7, #14]
 8004aa4:	f043 0302 	orr.w	r3, r3, #2
 8004aa8:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8004aaa:	78bb      	ldrb	r3, [r7, #2]
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d103      	bne.n	8004ab8 <Convert+0x148>
  {
    ch |= 0x0020;
 8004ab0:	89fb      	ldrh	r3, [r7, #14]
 8004ab2:	f043 0320 	orr.w	r3, r3, #32
 8004ab6:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8004ab8:	230c      	movs	r3, #12
 8004aba:	737b      	strb	r3, [r7, #13]
 8004abc:	2300      	movs	r3, #0
 8004abe:	733b      	strb	r3, [r7, #12]
 8004ac0:	e010      	b.n	8004ae4 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8004ac2:	89fa      	ldrh	r2, [r7, #14]
 8004ac4:	7b7b      	ldrb	r3, [r7, #13]
 8004ac6:	fa42 f303 	asr.w	r3, r2, r3
 8004aca:	461a      	mov	r2, r3
 8004acc:	7b3b      	ldrb	r3, [r7, #12]
 8004ace:	f002 020f 	and.w	r2, r2, #15
 8004ad2:	490b      	ldr	r1, [pc, #44]	; (8004b00 <Convert+0x190>)
 8004ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8004ad8:	7b7b      	ldrb	r3, [r7, #13]
 8004ada:	3b04      	subs	r3, #4
 8004adc:	737b      	strb	r3, [r7, #13]
 8004ade:	7b3b      	ldrb	r3, [r7, #12]
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	733b      	strb	r3, [r7, #12]
 8004ae4:	7b3b      	ldrb	r3, [r7, #12]
 8004ae6:	2b03      	cmp	r3, #3
 8004ae8:	d9eb      	bls.n	8004ac2 <Convert+0x152>
  }
}
 8004aea:	bf00      	nop
 8004aec:	3714      	adds	r7, #20
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	08011020 	.word	0x08011020
 8004afc:	08010fec 	.word	0x08010fec
 8004b00:	20000604 	.word	0x20000604

08004b04 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	4608      	mov	r0, r1
 8004b0e:	4611      	mov	r1, r2
 8004b10:	461a      	mov	r2, r3
 8004b12:	4603      	mov	r3, r0
 8004b14:	70fb      	strb	r3, [r7, #3]
 8004b16:	460b      	mov	r3, r1
 8004b18:	70bb      	strb	r3, [r7, #2]
 8004b1a:	4613      	mov	r3, r2
 8004b1c:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8004b22:	78ba      	ldrb	r2, [r7, #2]
 8004b24:	78fb      	ldrb	r3, [r7, #3]
 8004b26:	4619      	mov	r1, r3
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f7ff ff21 	bl	8004970 <Convert>

  switch (Position)
 8004b2e:	787b      	ldrb	r3, [r7, #1]
 8004b30:	2b05      	cmp	r3, #5
 8004b32:	f200 835b 	bhi.w	80051ec <WriteChar+0x6e8>
 8004b36:	a201      	add	r2, pc, #4	; (adr r2, 8004b3c <WriteChar+0x38>)
 8004b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b3c:	08004b55 	.word	0x08004b55
 8004b40:	08004c4f 	.word	0x08004c4f
 8004b44:	08004d69 	.word	0x08004d69
 8004b48:	08004e6b 	.word	0x08004e6b
 8004b4c:	08004f99 	.word	0x08004f99
 8004b50:	080050e3 	.word	0x080050e3
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b54:	4b80      	ldr	r3, [pc, #512]	; (8004d58 <WriteChar+0x254>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	011b      	lsls	r3, r3, #4
 8004b5a:	f003 0210 	and.w	r2, r3, #16
 8004b5e:	4b7e      	ldr	r3, [pc, #504]	; (8004d58 <WriteChar+0x254>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	085b      	lsrs	r3, r3, #1
 8004b64:	05db      	lsls	r3, r3, #23
 8004b66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b6a:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b6c:	4b7a      	ldr	r3, [pc, #488]	; (8004d58 <WriteChar+0x254>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	089b      	lsrs	r3, r3, #2
 8004b72:	059b      	lsls	r3, r3, #22
 8004b74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	4b77      	ldr	r3, [pc, #476]	; (8004d58 <WriteChar+0x254>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	4a74      	ldr	r2, [pc, #464]	; (8004d5c <WriteChar+0x258>)
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	4874      	ldr	r0, [pc, #464]	; (8004d60 <WriteChar+0x25c>)
 8004b8e:	f004 ffbd 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b92:	4b71      	ldr	r3, [pc, #452]	; (8004d58 <WriteChar+0x254>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	011b      	lsls	r3, r3, #4
 8004b98:	f003 0210 	and.w	r2, r3, #16
 8004b9c:	4b6e      	ldr	r3, [pc, #440]	; (8004d58 <WriteChar+0x254>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	085b      	lsrs	r3, r3, #1
 8004ba2:	05db      	lsls	r3, r3, #23
 8004ba4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ba8:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004baa:	4b6b      	ldr	r3, [pc, #428]	; (8004d58 <WriteChar+0x254>)
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	089b      	lsrs	r3, r3, #2
 8004bb0:	059b      	lsls	r3, r3, #22
 8004bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	4b67      	ldr	r3, [pc, #412]	; (8004d58 <WriteChar+0x254>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4a65      	ldr	r2, [pc, #404]	; (8004d5c <WriteChar+0x258>)
 8004bc8:	2102      	movs	r1, #2
 8004bca:	4865      	ldr	r0, [pc, #404]	; (8004d60 <WriteChar+0x25c>)
 8004bcc:	f004 ff9e 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004bd0:	4b61      	ldr	r3, [pc, #388]	; (8004d58 <WriteChar+0x254>)
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	011b      	lsls	r3, r3, #4
 8004bd6:	f003 0210 	and.w	r2, r3, #16
 8004bda:	4b5f      	ldr	r3, [pc, #380]	; (8004d58 <WriteChar+0x254>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	085b      	lsrs	r3, r3, #1
 8004be0:	05db      	lsls	r3, r3, #23
 8004be2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004be6:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004be8:	4b5b      	ldr	r3, [pc, #364]	; (8004d58 <WriteChar+0x254>)
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	089b      	lsrs	r3, r3, #2
 8004bee:	059b      	lsls	r3, r3, #22
 8004bf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	4b58      	ldr	r3, [pc, #352]	; (8004d58 <WriteChar+0x254>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	4a55      	ldr	r2, [pc, #340]	; (8004d5c <WriteChar+0x258>)
 8004c06:	2104      	movs	r1, #4
 8004c08:	4855      	ldr	r0, [pc, #340]	; (8004d60 <WriteChar+0x25c>)
 8004c0a:	f004 ff7f 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004c0e:	4b52      	ldr	r3, [pc, #328]	; (8004d58 <WriteChar+0x254>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	011b      	lsls	r3, r3, #4
 8004c14:	f003 0210 	and.w	r2, r3, #16
 8004c18:	4b4f      	ldr	r3, [pc, #316]	; (8004d58 <WriteChar+0x254>)
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	085b      	lsrs	r3, r3, #1
 8004c1e:	05db      	lsls	r3, r3, #23
 8004c20:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c24:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004c26:	4b4c      	ldr	r3, [pc, #304]	; (8004d58 <WriteChar+0x254>)
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	089b      	lsrs	r3, r3, #2
 8004c2c:	059b      	lsls	r3, r3, #22
 8004c2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c32:	431a      	orrs	r2, r3
 8004c34:	4b48      	ldr	r3, [pc, #288]	; (8004d58 <WriteChar+0x254>)
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	4a46      	ldr	r2, [pc, #280]	; (8004d5c <WriteChar+0x258>)
 8004c44:	2106      	movs	r1, #6
 8004c46:	4846      	ldr	r0, [pc, #280]	; (8004d60 <WriteChar+0x25c>)
 8004c48:	f004 ff60 	bl	8009b0c <HAL_LCD_Write>
      break;
 8004c4c:	e2cf      	b.n	80051ee <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c4e:	4b42      	ldr	r3, [pc, #264]	; (8004d58 <WriteChar+0x254>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	019b      	lsls	r3, r3, #6
 8004c54:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004c58:	4b3f      	ldr	r3, [pc, #252]	; (8004d58 <WriteChar+0x254>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	085b      	lsrs	r3, r3, #1
 8004c5e:	035b      	lsls	r3, r3, #13
 8004c60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c64:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004c66:	4b3c      	ldr	r3, [pc, #240]	; (8004d58 <WriteChar+0x254>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	089b      	lsrs	r3, r3, #2
 8004c6c:	031b      	lsls	r3, r3, #12
 8004c6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c72:	431a      	orrs	r2, r3
 8004c74:	4b38      	ldr	r3, [pc, #224]	; (8004d58 <WriteChar+0x254>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	08db      	lsrs	r3, r3, #3
 8004c7a:	015b      	lsls	r3, r3, #5
 8004c7c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	4a37      	ldr	r2, [pc, #220]	; (8004d64 <WriteChar+0x260>)
 8004c88:	2100      	movs	r1, #0
 8004c8a:	4835      	ldr	r0, [pc, #212]	; (8004d60 <WriteChar+0x25c>)
 8004c8c:	f004 ff3e 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c90:	4b31      	ldr	r3, [pc, #196]	; (8004d58 <WriteChar+0x254>)
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	019b      	lsls	r3, r3, #6
 8004c96:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004c9a:	4b2f      	ldr	r3, [pc, #188]	; (8004d58 <WriteChar+0x254>)
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	085b      	lsrs	r3, r3, #1
 8004ca0:	035b      	lsls	r3, r3, #13
 8004ca2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ca6:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004ca8:	4b2b      	ldr	r3, [pc, #172]	; (8004d58 <WriteChar+0x254>)
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	089b      	lsrs	r3, r3, #2
 8004cae:	031b      	lsls	r3, r3, #12
 8004cb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cb4:	431a      	orrs	r2, r3
 8004cb6:	4b28      	ldr	r3, [pc, #160]	; (8004d58 <WriteChar+0x254>)
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	08db      	lsrs	r3, r3, #3
 8004cbc:	015b      	lsls	r3, r3, #5
 8004cbe:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	4a26      	ldr	r2, [pc, #152]	; (8004d64 <WriteChar+0x260>)
 8004cca:	2102      	movs	r1, #2
 8004ccc:	4824      	ldr	r0, [pc, #144]	; (8004d60 <WriteChar+0x25c>)
 8004cce:	f004 ff1d 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004cd2:	4b21      	ldr	r3, [pc, #132]	; (8004d58 <WriteChar+0x254>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	019b      	lsls	r3, r3, #6
 8004cd8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004cdc:	4b1e      	ldr	r3, [pc, #120]	; (8004d58 <WriteChar+0x254>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	085b      	lsrs	r3, r3, #1
 8004ce2:	035b      	lsls	r3, r3, #13
 8004ce4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ce8:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004cea:	4b1b      	ldr	r3, [pc, #108]	; (8004d58 <WriteChar+0x254>)
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	089b      	lsrs	r3, r3, #2
 8004cf0:	031b      	lsls	r3, r3, #12
 8004cf2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	4b17      	ldr	r3, [pc, #92]	; (8004d58 <WriteChar+0x254>)
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	08db      	lsrs	r3, r3, #3
 8004cfe:	015b      	lsls	r3, r3, #5
 8004d00:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	4a16      	ldr	r2, [pc, #88]	; (8004d64 <WriteChar+0x260>)
 8004d0c:	2104      	movs	r1, #4
 8004d0e:	4814      	ldr	r0, [pc, #80]	; (8004d60 <WriteChar+0x25c>)
 8004d10:	f004 fefc 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004d14:	4b10      	ldr	r3, [pc, #64]	; (8004d58 <WriteChar+0x254>)
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	019b      	lsls	r3, r3, #6
 8004d1a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004d1e:	4b0e      	ldr	r3, [pc, #56]	; (8004d58 <WriteChar+0x254>)
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	085b      	lsrs	r3, r3, #1
 8004d24:	035b      	lsls	r3, r3, #13
 8004d26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d2a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004d2c:	4b0a      	ldr	r3, [pc, #40]	; (8004d58 <WriteChar+0x254>)
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	089b      	lsrs	r3, r3, #2
 8004d32:	031b      	lsls	r3, r3, #12
 8004d34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	4b07      	ldr	r3, [pc, #28]	; (8004d58 <WriteChar+0x254>)
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	08db      	lsrs	r3, r3, #3
 8004d40:	015b      	lsls	r3, r3, #5
 8004d42:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	4a05      	ldr	r2, [pc, #20]	; (8004d64 <WriteChar+0x260>)
 8004d4e:	2106      	movs	r1, #6
 8004d50:	4803      	ldr	r0, [pc, #12]	; (8004d60 <WriteChar+0x25c>)
 8004d52:	f004 fedb 	bl	8009b0c <HAL_LCD_Write>
      break;
 8004d56:	e24a      	b.n	80051ee <WriteChar+0x6ea>
 8004d58:	20000604 	.word	0x20000604
 8004d5c:	ff3fffe7 	.word	0xff3fffe7
 8004d60:	20000614 	.word	0x20000614
 8004d64:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004d68:	4b88      	ldr	r3, [pc, #544]	; (8004f8c <WriteChar+0x488>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	03db      	lsls	r3, r3, #15
 8004d6e:	b29a      	uxth	r2, r3
 8004d70:	4b86      	ldr	r3, [pc, #536]	; (8004f8c <WriteChar+0x488>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	085b      	lsrs	r3, r3, #1
 8004d76:	075b      	lsls	r3, r3, #29
 8004d78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d7c:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004d7e:	4b83      	ldr	r3, [pc, #524]	; (8004f8c <WriteChar+0x488>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	089b      	lsrs	r3, r3, #2
 8004d84:	071b      	lsls	r3, r3, #28
 8004d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d8a:	431a      	orrs	r2, r3
 8004d8c:	4b7f      	ldr	r3, [pc, #508]	; (8004f8c <WriteChar+0x488>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	08db      	lsrs	r3, r3, #3
 8004d92:	039b      	lsls	r3, r3, #14
 8004d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	4a7c      	ldr	r2, [pc, #496]	; (8004f90 <WriteChar+0x48c>)
 8004da0:	2100      	movs	r1, #0
 8004da2:	487c      	ldr	r0, [pc, #496]	; (8004f94 <WriteChar+0x490>)
 8004da4:	f004 feb2 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004da8:	4b78      	ldr	r3, [pc, #480]	; (8004f8c <WriteChar+0x488>)
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	03db      	lsls	r3, r3, #15
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	4b76      	ldr	r3, [pc, #472]	; (8004f8c <WriteChar+0x488>)
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	085b      	lsrs	r3, r3, #1
 8004db6:	075b      	lsls	r3, r3, #29
 8004db8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dbc:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004dbe:	4b73      	ldr	r3, [pc, #460]	; (8004f8c <WriteChar+0x488>)
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	089b      	lsrs	r3, r3, #2
 8004dc4:	071b      	lsls	r3, r3, #28
 8004dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	4b6f      	ldr	r3, [pc, #444]	; (8004f8c <WriteChar+0x488>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	08db      	lsrs	r3, r3, #3
 8004dd2:	039b      	lsls	r3, r3, #14
 8004dd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	4a6c      	ldr	r2, [pc, #432]	; (8004f90 <WriteChar+0x48c>)
 8004de0:	2102      	movs	r1, #2
 8004de2:	486c      	ldr	r0, [pc, #432]	; (8004f94 <WriteChar+0x490>)
 8004de4:	f004 fe92 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004de8:	4b68      	ldr	r3, [pc, #416]	; (8004f8c <WriteChar+0x488>)
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	03db      	lsls	r3, r3, #15
 8004dee:	b29a      	uxth	r2, r3
 8004df0:	4b66      	ldr	r3, [pc, #408]	; (8004f8c <WriteChar+0x488>)
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	085b      	lsrs	r3, r3, #1
 8004df6:	075b      	lsls	r3, r3, #29
 8004df8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dfc:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004dfe:	4b63      	ldr	r3, [pc, #396]	; (8004f8c <WriteChar+0x488>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	089b      	lsrs	r3, r3, #2
 8004e04:	071b      	lsls	r3, r3, #28
 8004e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	4b5f      	ldr	r3, [pc, #380]	; (8004f8c <WriteChar+0x488>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	08db      	lsrs	r3, r3, #3
 8004e12:	039b      	lsls	r3, r3, #14
 8004e14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4a5c      	ldr	r2, [pc, #368]	; (8004f90 <WriteChar+0x48c>)
 8004e20:	2104      	movs	r1, #4
 8004e22:	485c      	ldr	r0, [pc, #368]	; (8004f94 <WriteChar+0x490>)
 8004e24:	f004 fe72 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004e28:	4b58      	ldr	r3, [pc, #352]	; (8004f8c <WriteChar+0x488>)
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	03db      	lsls	r3, r3, #15
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	4b56      	ldr	r3, [pc, #344]	; (8004f8c <WriteChar+0x488>)
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	085b      	lsrs	r3, r3, #1
 8004e36:	075b      	lsls	r3, r3, #29
 8004e38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e3c:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004e3e:	4b53      	ldr	r3, [pc, #332]	; (8004f8c <WriteChar+0x488>)
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	089b      	lsrs	r3, r3, #2
 8004e44:	071b      	lsls	r3, r3, #28
 8004e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	4b4f      	ldr	r3, [pc, #316]	; (8004f8c <WriteChar+0x488>)
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	08db      	lsrs	r3, r3, #3
 8004e52:	039b      	lsls	r3, r3, #14
 8004e54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	4a4c      	ldr	r2, [pc, #304]	; (8004f90 <WriteChar+0x48c>)
 8004e60:	2106      	movs	r1, #6
 8004e62:	484c      	ldr	r0, [pc, #304]	; (8004f94 <WriteChar+0x490>)
 8004e64:	f004 fe52 	bl	8009b0c <HAL_LCD_Write>
      break;
 8004e68:	e1c1      	b.n	80051ee <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004e6a:	4b48      	ldr	r3, [pc, #288]	; (8004f8c <WriteChar+0x488>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	07da      	lsls	r2, r3, #31
 8004e70:	4b46      	ldr	r3, [pc, #280]	; (8004f8c <WriteChar+0x488>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	08db      	lsrs	r3, r3, #3
 8004e76:	079b      	lsls	r3, r3, #30
 8004e78:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004e86:	2100      	movs	r1, #0
 8004e88:	4842      	ldr	r0, [pc, #264]	; (8004f94 <WriteChar+0x490>)
 8004e8a:	f004 fe3f 	bl	8009b0c <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004e8e:	4b3f      	ldr	r3, [pc, #252]	; (8004f8c <WriteChar+0x488>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0202 	and.w	r2, r3, #2
 8004e96:	4b3d      	ldr	r3, [pc, #244]	; (8004f8c <WriteChar+0x488>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	089b      	lsrs	r3, r3, #2
 8004e9c:	f003 0301 	and.w	r3, r3, #1
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f06f 0203 	mvn.w	r2, #3
 8004eaa:	2101      	movs	r1, #1
 8004eac:	4839      	ldr	r0, [pc, #228]	; (8004f94 <WriteChar+0x490>)
 8004eae:	f004 fe2d 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004eb2:	4b36      	ldr	r3, [pc, #216]	; (8004f8c <WriteChar+0x488>)
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	07da      	lsls	r2, r3, #31
 8004eb8:	4b34      	ldr	r3, [pc, #208]	; (8004f8c <WriteChar+0x488>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	08db      	lsrs	r3, r3, #3
 8004ebe:	079b      	lsls	r3, r3, #30
 8004ec0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004ece:	2102      	movs	r1, #2
 8004ed0:	4830      	ldr	r0, [pc, #192]	; (8004f94 <WriteChar+0x490>)
 8004ed2:	f004 fe1b 	bl	8009b0c <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004ed6:	4b2d      	ldr	r3, [pc, #180]	; (8004f8c <WriteChar+0x488>)
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f003 0202 	and.w	r2, r3, #2
 8004ede:	4b2b      	ldr	r3, [pc, #172]	; (8004f8c <WriteChar+0x488>)
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	089b      	lsrs	r3, r3, #2
 8004ee4:	f003 0301 	and.w	r3, r3, #1
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f06f 0203 	mvn.w	r2, #3
 8004ef2:	2103      	movs	r1, #3
 8004ef4:	4827      	ldr	r0, [pc, #156]	; (8004f94 <WriteChar+0x490>)
 8004ef6:	f004 fe09 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004efa:	4b24      	ldr	r3, [pc, #144]	; (8004f8c <WriteChar+0x488>)
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	07da      	lsls	r2, r3, #31
 8004f00:	4b22      	ldr	r3, [pc, #136]	; (8004f8c <WriteChar+0x488>)
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	08db      	lsrs	r3, r3, #3
 8004f06:	079b      	lsls	r3, r3, #30
 8004f08:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004f16:	2104      	movs	r1, #4
 8004f18:	481e      	ldr	r0, [pc, #120]	; (8004f94 <WriteChar+0x490>)
 8004f1a:	f004 fdf7 	bl	8009b0c <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004f1e:	4b1b      	ldr	r3, [pc, #108]	; (8004f8c <WriteChar+0x488>)
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f003 0202 	and.w	r2, r3, #2
 8004f26:	4b19      	ldr	r3, [pc, #100]	; (8004f8c <WriteChar+0x488>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	089b      	lsrs	r3, r3, #2
 8004f2c:	f003 0301 	and.w	r3, r3, #1
 8004f30:	4313      	orrs	r3, r2
 8004f32:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f06f 0203 	mvn.w	r2, #3
 8004f3a:	2105      	movs	r1, #5
 8004f3c:	4815      	ldr	r0, [pc, #84]	; (8004f94 <WriteChar+0x490>)
 8004f3e:	f004 fde5 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004f42:	4b12      	ldr	r3, [pc, #72]	; (8004f8c <WriteChar+0x488>)
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	07da      	lsls	r2, r3, #31
 8004f48:	4b10      	ldr	r3, [pc, #64]	; (8004f8c <WriteChar+0x488>)
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	08db      	lsrs	r3, r3, #3
 8004f4e:	079b      	lsls	r3, r3, #30
 8004f50:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004f54:	4313      	orrs	r3, r2
 8004f56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004f5e:	2106      	movs	r1, #6
 8004f60:	480c      	ldr	r0, [pc, #48]	; (8004f94 <WriteChar+0x490>)
 8004f62:	f004 fdd3 	bl	8009b0c <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004f66:	4b09      	ldr	r3, [pc, #36]	; (8004f8c <WriteChar+0x488>)
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	f003 0202 	and.w	r2, r3, #2
 8004f6e:	4b07      	ldr	r3, [pc, #28]	; (8004f8c <WriteChar+0x488>)
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	089b      	lsrs	r3, r3, #2
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f06f 0203 	mvn.w	r2, #3
 8004f82:	2107      	movs	r1, #7
 8004f84:	4803      	ldr	r0, [pc, #12]	; (8004f94 <WriteChar+0x490>)
 8004f86:	f004 fdc1 	bl	8009b0c <HAL_LCD_Write>
      break;
 8004f8a:	e130      	b.n	80051ee <WriteChar+0x6ea>
 8004f8c:	20000604 	.word	0x20000604
 8004f90:	cfff3fff 	.word	0xcfff3fff
 8004f94:	20000614 	.word	0x20000614
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004f98:	4b97      	ldr	r3, [pc, #604]	; (80051f8 <WriteChar+0x6f4>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	085b      	lsrs	r3, r3, #1
 8004f9e:	065b      	lsls	r3, r3, #25
 8004fa0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004fa4:	4b94      	ldr	r3, [pc, #592]	; (80051f8 <WriteChar+0x6f4>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	089b      	lsrs	r3, r3, #2
 8004faa:	061b      	lsls	r3, r3, #24
 8004fac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004fba:	2100      	movs	r1, #0
 8004fbc:	488f      	ldr	r0, [pc, #572]	; (80051fc <WriteChar+0x6f8>)
 8004fbe:	f004 fda5 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004fc2:	4b8d      	ldr	r3, [pc, #564]	; (80051f8 <WriteChar+0x6f4>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	00db      	lsls	r3, r3, #3
 8004fc8:	f003 0208 	and.w	r2, r3, #8
 8004fcc:	4b8a      	ldr	r3, [pc, #552]	; (80051f8 <WriteChar+0x6f4>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	08db      	lsrs	r3, r3, #3
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f06f 020c 	mvn.w	r2, #12
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	4885      	ldr	r0, [pc, #532]	; (80051fc <WriteChar+0x6f8>)
 8004fe6:	f004 fd91 	bl	8009b0c <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004fea:	4b83      	ldr	r3, [pc, #524]	; (80051f8 <WriteChar+0x6f4>)
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	085b      	lsrs	r3, r3, #1
 8004ff0:	065b      	lsls	r3, r3, #25
 8004ff2:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004ff6:	4b80      	ldr	r3, [pc, #512]	; (80051f8 <WriteChar+0x6f4>)
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	089b      	lsrs	r3, r3, #2
 8004ffc:	061b      	lsls	r3, r3, #24
 8004ffe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005002:	4313      	orrs	r3, r2
 8005004:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800500c:	2102      	movs	r1, #2
 800500e:	487b      	ldr	r0, [pc, #492]	; (80051fc <WriteChar+0x6f8>)
 8005010:	f004 fd7c 	bl	8009b0c <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8005014:	4b78      	ldr	r3, [pc, #480]	; (80051f8 <WriteChar+0x6f4>)
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	f003 0208 	and.w	r2, r3, #8
 800501e:	4b76      	ldr	r3, [pc, #472]	; (80051f8 <WriteChar+0x6f4>)
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	08db      	lsrs	r3, r3, #3
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	f003 0304 	and.w	r3, r3, #4
 800502a:	4313      	orrs	r3, r2
 800502c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f06f 020c 	mvn.w	r2, #12
 8005034:	2103      	movs	r1, #3
 8005036:	4871      	ldr	r0, [pc, #452]	; (80051fc <WriteChar+0x6f8>)
 8005038:	f004 fd68 	bl	8009b0c <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800503c:	4b6e      	ldr	r3, [pc, #440]	; (80051f8 <WriteChar+0x6f4>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	085b      	lsrs	r3, r3, #1
 8005042:	065b      	lsls	r3, r3, #25
 8005044:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8005048:	4b6b      	ldr	r3, [pc, #428]	; (80051f8 <WriteChar+0x6f4>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	089b      	lsrs	r3, r3, #2
 800504e:	061b      	lsls	r3, r3, #24
 8005050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005054:	4313      	orrs	r3, r2
 8005056:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800505e:	2104      	movs	r1, #4
 8005060:	4866      	ldr	r0, [pc, #408]	; (80051fc <WriteChar+0x6f8>)
 8005062:	f004 fd53 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8005066:	4b64      	ldr	r3, [pc, #400]	; (80051f8 <WriteChar+0x6f4>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	00db      	lsls	r3, r3, #3
 800506c:	f003 0208 	and.w	r2, r3, #8
 8005070:	4b61      	ldr	r3, [pc, #388]	; (80051f8 <WriteChar+0x6f4>)
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	08db      	lsrs	r3, r3, #3
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	f003 0304 	and.w	r3, r3, #4
 800507c:	4313      	orrs	r3, r2
 800507e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f06f 020c 	mvn.w	r2, #12
 8005086:	2105      	movs	r1, #5
 8005088:	485c      	ldr	r0, [pc, #368]	; (80051fc <WriteChar+0x6f8>)
 800508a:	f004 fd3f 	bl	8009b0c <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800508e:	4b5a      	ldr	r3, [pc, #360]	; (80051f8 <WriteChar+0x6f4>)
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	085b      	lsrs	r3, r3, #1
 8005094:	065b      	lsls	r3, r3, #25
 8005096:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800509a:	4b57      	ldr	r3, [pc, #348]	; (80051f8 <WriteChar+0x6f4>)
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	089b      	lsrs	r3, r3, #2
 80050a0:	061b      	lsls	r3, r3, #24
 80050a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050a6:	4313      	orrs	r3, r2
 80050a8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80050b0:	2106      	movs	r1, #6
 80050b2:	4852      	ldr	r0, [pc, #328]	; (80051fc <WriteChar+0x6f8>)
 80050b4:	f004 fd2a 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80050b8:	4b4f      	ldr	r3, [pc, #316]	; (80051f8 <WriteChar+0x6f4>)
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	f003 0208 	and.w	r2, r3, #8
 80050c2:	4b4d      	ldr	r3, [pc, #308]	; (80051f8 <WriteChar+0x6f4>)
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	08db      	lsrs	r3, r3, #3
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	f003 0304 	and.w	r3, r3, #4
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f06f 020c 	mvn.w	r2, #12
 80050d8:	2107      	movs	r1, #7
 80050da:	4848      	ldr	r0, [pc, #288]	; (80051fc <WriteChar+0x6f8>)
 80050dc:	f004 fd16 	bl	8009b0c <HAL_LCD_Write>
      break;
 80050e0:	e085      	b.n	80051ee <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80050e2:	4b45      	ldr	r3, [pc, #276]	; (80051f8 <WriteChar+0x6f4>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	045b      	lsls	r3, r3, #17
 80050e8:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80050ec:	4b42      	ldr	r3, [pc, #264]	; (80051f8 <WriteChar+0x6f4>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	085b      	lsrs	r3, r3, #1
 80050f2:	021b      	lsls	r3, r3, #8
 80050f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050f8:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80050fa:	4b3f      	ldr	r3, [pc, #252]	; (80051f8 <WriteChar+0x6f4>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	089b      	lsrs	r3, r3, #2
 8005100:	025b      	lsls	r3, r3, #9
 8005102:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005106:	431a      	orrs	r2, r3
 8005108:	4b3b      	ldr	r3, [pc, #236]	; (80051f8 <WriteChar+0x6f4>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	08db      	lsrs	r3, r3, #3
 800510e:	069b      	lsls	r3, r3, #26
 8005110:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005114:	4313      	orrs	r3, r2
 8005116:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	4a39      	ldr	r2, [pc, #228]	; (8005200 <WriteChar+0x6fc>)
 800511c:	2100      	movs	r1, #0
 800511e:	4837      	ldr	r0, [pc, #220]	; (80051fc <WriteChar+0x6f8>)
 8005120:	f004 fcf4 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005124:	4b34      	ldr	r3, [pc, #208]	; (80051f8 <WriteChar+0x6f4>)
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	045b      	lsls	r3, r3, #17
 800512a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800512e:	4b32      	ldr	r3, [pc, #200]	; (80051f8 <WriteChar+0x6f4>)
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	085b      	lsrs	r3, r3, #1
 8005134:	021b      	lsls	r3, r3, #8
 8005136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800513a:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800513c:	4b2e      	ldr	r3, [pc, #184]	; (80051f8 <WriteChar+0x6f4>)
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	089b      	lsrs	r3, r3, #2
 8005142:	025b      	lsls	r3, r3, #9
 8005144:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005148:	431a      	orrs	r2, r3
 800514a:	4b2b      	ldr	r3, [pc, #172]	; (80051f8 <WriteChar+0x6f4>)
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	08db      	lsrs	r3, r3, #3
 8005150:	069b      	lsls	r3, r3, #26
 8005152:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	4a28      	ldr	r2, [pc, #160]	; (8005200 <WriteChar+0x6fc>)
 800515e:	2102      	movs	r1, #2
 8005160:	4826      	ldr	r0, [pc, #152]	; (80051fc <WriteChar+0x6f8>)
 8005162:	f004 fcd3 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005166:	4b24      	ldr	r3, [pc, #144]	; (80051f8 <WriteChar+0x6f4>)
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	045b      	lsls	r3, r3, #17
 800516c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8005170:	4b21      	ldr	r3, [pc, #132]	; (80051f8 <WriteChar+0x6f4>)
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	085b      	lsrs	r3, r3, #1
 8005176:	021b      	lsls	r3, r3, #8
 8005178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800517c:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800517e:	4b1e      	ldr	r3, [pc, #120]	; (80051f8 <WriteChar+0x6f4>)
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	089b      	lsrs	r3, r3, #2
 8005184:	025b      	lsls	r3, r3, #9
 8005186:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800518a:	431a      	orrs	r2, r3
 800518c:	4b1a      	ldr	r3, [pc, #104]	; (80051f8 <WriteChar+0x6f4>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	08db      	lsrs	r3, r3, #3
 8005192:	069b      	lsls	r3, r3, #26
 8005194:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005198:	4313      	orrs	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	4a18      	ldr	r2, [pc, #96]	; (8005200 <WriteChar+0x6fc>)
 80051a0:	2104      	movs	r1, #4
 80051a2:	4816      	ldr	r0, [pc, #88]	; (80051fc <WriteChar+0x6f8>)
 80051a4:	f004 fcb2 	bl	8009b0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80051a8:	4b13      	ldr	r3, [pc, #76]	; (80051f8 <WriteChar+0x6f4>)
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	045b      	lsls	r3, r3, #17
 80051ae:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80051b2:	4b11      	ldr	r3, [pc, #68]	; (80051f8 <WriteChar+0x6f4>)
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	085b      	lsrs	r3, r3, #1
 80051b8:	021b      	lsls	r3, r3, #8
 80051ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051be:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80051c0:	4b0d      	ldr	r3, [pc, #52]	; (80051f8 <WriteChar+0x6f4>)
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	089b      	lsrs	r3, r3, #2
 80051c6:	025b      	lsls	r3, r3, #9
 80051c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051cc:	431a      	orrs	r2, r3
 80051ce:	4b0a      	ldr	r3, [pc, #40]	; (80051f8 <WriteChar+0x6f4>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	08db      	lsrs	r3, r3, #3
 80051d4:	069b      	lsls	r3, r3, #26
 80051d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80051da:	4313      	orrs	r3, r2
 80051dc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	4a07      	ldr	r2, [pc, #28]	; (8005200 <WriteChar+0x6fc>)
 80051e2:	2106      	movs	r1, #6
 80051e4:	4805      	ldr	r0, [pc, #20]	; (80051fc <WriteChar+0x6f8>)
 80051e6:	f004 fc91 	bl	8009b0c <HAL_LCD_Write>
      break;
 80051ea:	e000      	b.n	80051ee <WriteChar+0x6ea>
    
     default:
      break;
 80051ec:	bf00      	nop
  }
}
 80051ee:	bf00      	nop
 80051f0:	3710      	adds	r7, #16
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	20000604 	.word	0x20000604
 80051fc:	20000614 	.word	0x20000614
 8005200:	fbfdfcff 	.word	0xfbfdfcff

08005204 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800520a:	4b0f      	ldr	r3, [pc, #60]	; (8005248 <HAL_MspInit+0x44>)
 800520c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800520e:	4a0e      	ldr	r2, [pc, #56]	; (8005248 <HAL_MspInit+0x44>)
 8005210:	f043 0301 	orr.w	r3, r3, #1
 8005214:	6613      	str	r3, [r2, #96]	; 0x60
 8005216:	4b0c      	ldr	r3, [pc, #48]	; (8005248 <HAL_MspInit+0x44>)
 8005218:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800521a:	f003 0301 	and.w	r3, r3, #1
 800521e:	607b      	str	r3, [r7, #4]
 8005220:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005222:	4b09      	ldr	r3, [pc, #36]	; (8005248 <HAL_MspInit+0x44>)
 8005224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005226:	4a08      	ldr	r2, [pc, #32]	; (8005248 <HAL_MspInit+0x44>)
 8005228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800522c:	6593      	str	r3, [r2, #88]	; 0x58
 800522e:	4b06      	ldr	r3, [pc, #24]	; (8005248 <HAL_MspInit+0x44>)
 8005230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005236:	603b      	str	r3, [r7, #0]
 8005238:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800523a:	bf00      	nop
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	40021000 	.word	0x40021000

0800524c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b08c      	sub	sp, #48	; 0x30
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005254:	f107 031c 	add.w	r3, r7, #28
 8005258:	2200      	movs	r2, #0
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	605a      	str	r2, [r3, #4]
 800525e:	609a      	str	r2, [r3, #8]
 8005260:	60da      	str	r2, [r3, #12]
 8005262:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a34      	ldr	r2, [pc, #208]	; (800533c <HAL_ADC_MspInit+0xf0>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d12e      	bne.n	80052cc <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 800526e:	4b34      	ldr	r3, [pc, #208]	; (8005340 <HAL_ADC_MspInit+0xf4>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	3301      	adds	r3, #1
 8005274:	4a32      	ldr	r2, [pc, #200]	; (8005340 <HAL_ADC_MspInit+0xf4>)
 8005276:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8005278:	4b31      	ldr	r3, [pc, #196]	; (8005340 <HAL_ADC_MspInit+0xf4>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d10b      	bne.n	8005298 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8005280:	4b30      	ldr	r3, [pc, #192]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 8005282:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005284:	4a2f      	ldr	r2, [pc, #188]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 8005286:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800528a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800528c:	4b2d      	ldr	r3, [pc, #180]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 800528e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005290:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005294:	61bb      	str	r3, [r7, #24]
 8005296:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005298:	4b2a      	ldr	r3, [pc, #168]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 800529a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800529c:	4a29      	ldr	r2, [pc, #164]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 800529e:	f043 0301 	orr.w	r3, r3, #1
 80052a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80052a4:	4b27      	ldr	r3, [pc, #156]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 80052a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052a8:	f003 0301 	and.w	r3, r3, #1
 80052ac:	617b      	str	r3, [r7, #20]
 80052ae:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80052b0:	2304      	movs	r3, #4
 80052b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80052b4:	230b      	movs	r3, #11
 80052b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052b8:	2300      	movs	r3, #0
 80052ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052bc:	f107 031c 	add.w	r3, r7, #28
 80052c0:	4619      	mov	r1, r3
 80052c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052c6:	f003 fc2f 	bl	8008b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80052ca:	e032      	b.n	8005332 <HAL_ADC_MspInit+0xe6>
  else if(hadc->Instance==ADC2)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a1d      	ldr	r2, [pc, #116]	; (8005348 <HAL_ADC_MspInit+0xfc>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d12d      	bne.n	8005332 <HAL_ADC_MspInit+0xe6>
    HAL_RCC_ADC_CLK_ENABLED++;
 80052d6:	4b1a      	ldr	r3, [pc, #104]	; (8005340 <HAL_ADC_MspInit+0xf4>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	3301      	adds	r3, #1
 80052dc:	4a18      	ldr	r2, [pc, #96]	; (8005340 <HAL_ADC_MspInit+0xf4>)
 80052de:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80052e0:	4b17      	ldr	r3, [pc, #92]	; (8005340 <HAL_ADC_MspInit+0xf4>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d10b      	bne.n	8005300 <HAL_ADC_MspInit+0xb4>
      __HAL_RCC_ADC_CLK_ENABLE();
 80052e8:	4b16      	ldr	r3, [pc, #88]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 80052ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052ec:	4a15      	ldr	r2, [pc, #84]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 80052ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80052f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80052f4:	4b13      	ldr	r3, [pc, #76]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 80052f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052fc:	613b      	str	r3, [r7, #16]
 80052fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005300:	4b10      	ldr	r3, [pc, #64]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 8005302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005304:	4a0f      	ldr	r2, [pc, #60]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 8005306:	f043 0301 	orr.w	r3, r3, #1
 800530a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800530c:	4b0d      	ldr	r3, [pc, #52]	; (8005344 <HAL_ADC_MspInit+0xf8>)
 800530e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005310:	f003 0301 	and.w	r3, r3, #1
 8005314:	60fb      	str	r3, [r7, #12]
 8005316:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005318:	2320      	movs	r3, #32
 800531a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800531c:	230b      	movs	r3, #11
 800531e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005320:	2300      	movs	r3, #0
 8005322:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005324:	f107 031c 	add.w	r3, r7, #28
 8005328:	4619      	mov	r1, r3
 800532a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800532e:	f003 fbfb 	bl	8008b28 <HAL_GPIO_Init>
}
 8005332:	bf00      	nop
 8005334:	3730      	adds	r7, #48	; 0x30
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	50040000 	.word	0x50040000
 8005340:	20000258 	.word	0x20000258
 8005344:	40021000 	.word	0x40021000
 8005348:	50040100 	.word	0x50040100

0800534c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b08a      	sub	sp, #40	; 0x28
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005354:	f107 0314 	add.w	r3, r7, #20
 8005358:	2200      	movs	r2, #0
 800535a:	601a      	str	r2, [r3, #0]
 800535c:	605a      	str	r2, [r3, #4]
 800535e:	609a      	str	r2, [r3, #8]
 8005360:	60da      	str	r2, [r3, #12]
 8005362:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a17      	ldr	r2, [pc, #92]	; (80053c8 <HAL_I2C_MspInit+0x7c>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d127      	bne.n	80053be <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800536e:	4b17      	ldr	r3, [pc, #92]	; (80053cc <HAL_I2C_MspInit+0x80>)
 8005370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005372:	4a16      	ldr	r2, [pc, #88]	; (80053cc <HAL_I2C_MspInit+0x80>)
 8005374:	f043 0302 	orr.w	r3, r3, #2
 8005378:	64d3      	str	r3, [r2, #76]	; 0x4c
 800537a:	4b14      	ldr	r3, [pc, #80]	; (80053cc <HAL_I2C_MspInit+0x80>)
 800537c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	613b      	str	r3, [r7, #16]
 8005384:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005386:	23c0      	movs	r3, #192	; 0xc0
 8005388:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800538a:	2312      	movs	r3, #18
 800538c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800538e:	2301      	movs	r3, #1
 8005390:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005392:	2303      	movs	r3, #3
 8005394:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005396:	2304      	movs	r3, #4
 8005398:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800539a:	f107 0314 	add.w	r3, r7, #20
 800539e:	4619      	mov	r1, r3
 80053a0:	480b      	ldr	r0, [pc, #44]	; (80053d0 <HAL_I2C_MspInit+0x84>)
 80053a2:	f003 fbc1 	bl	8008b28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80053a6:	4b09      	ldr	r3, [pc, #36]	; (80053cc <HAL_I2C_MspInit+0x80>)
 80053a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053aa:	4a08      	ldr	r2, [pc, #32]	; (80053cc <HAL_I2C_MspInit+0x80>)
 80053ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80053b0:	6593      	str	r3, [r2, #88]	; 0x58
 80053b2:	4b06      	ldr	r3, [pc, #24]	; (80053cc <HAL_I2C_MspInit+0x80>)
 80053b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053ba:	60fb      	str	r3, [r7, #12]
 80053bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80053be:	bf00      	nop
 80053c0:	3728      	adds	r7, #40	; 0x28
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	40005400 	.word	0x40005400
 80053cc:	40021000 	.word	0x40021000
 80053d0:	48000400 	.word	0x48000400

080053d4 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b08a      	sub	sp, #40	; 0x28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053dc:	f107 0314 	add.w	r3, r7, #20
 80053e0:	2200      	movs	r2, #0
 80053e2:	601a      	str	r2, [r3, #0]
 80053e4:	605a      	str	r2, [r3, #4]
 80053e6:	609a      	str	r2, [r3, #8]
 80053e8:	60da      	str	r2, [r3, #12]
 80053ea:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a26      	ldr	r2, [pc, #152]	; (800548c <HAL_LCD_MspInit+0xb8>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d145      	bne.n	8005482 <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 80053f6:	4b26      	ldr	r3, [pc, #152]	; (8005490 <HAL_LCD_MspInit+0xbc>)
 80053f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053fa:	4a25      	ldr	r2, [pc, #148]	; (8005490 <HAL_LCD_MspInit+0xbc>)
 80053fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005400:	6593      	str	r3, [r2, #88]	; 0x58
 8005402:	4b23      	ldr	r3, [pc, #140]	; (8005490 <HAL_LCD_MspInit+0xbc>)
 8005404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005406:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800540a:	613b      	str	r3, [r7, #16]
 800540c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800540e:	4b20      	ldr	r3, [pc, #128]	; (8005490 <HAL_LCD_MspInit+0xbc>)
 8005410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005412:	4a1f      	ldr	r2, [pc, #124]	; (8005490 <HAL_LCD_MspInit+0xbc>)
 8005414:	f043 0304 	orr.w	r3, r3, #4
 8005418:	64d3      	str	r3, [r2, #76]	; 0x4c
 800541a:	4b1d      	ldr	r3, [pc, #116]	; (8005490 <HAL_LCD_MspInit+0xbc>)
 800541c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800541e:	f003 0304 	and.w	r3, r3, #4
 8005422:	60fb      	str	r3, [r7, #12]
 8005424:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005426:	4b1a      	ldr	r3, [pc, #104]	; (8005490 <HAL_LCD_MspInit+0xbc>)
 8005428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800542a:	4a19      	ldr	r2, [pc, #100]	; (8005490 <HAL_LCD_MspInit+0xbc>)
 800542c:	f043 0301 	orr.w	r3, r3, #1
 8005430:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005432:	4b17      	ldr	r3, [pc, #92]	; (8005490 <HAL_LCD_MspInit+0xbc>)
 8005434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	60bb      	str	r3, [r7, #8]
 800543c:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800543e:	2308      	movs	r3, #8
 8005440:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005442:	2302      	movs	r3, #2
 8005444:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005446:	2300      	movs	r3, #0
 8005448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800544a:	2300      	movs	r3, #0
 800544c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800544e:	230b      	movs	r3, #11
 8005450:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005452:	f107 0314 	add.w	r3, r7, #20
 8005456:	4619      	mov	r1, r3
 8005458:	480e      	ldr	r0, [pc, #56]	; (8005494 <HAL_LCD_MspInit+0xc0>)
 800545a:	f003 fb65 	bl	8008b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800545e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005462:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005464:	2302      	movs	r3, #2
 8005466:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005468:	2300      	movs	r3, #0
 800546a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800546c:	2300      	movs	r3, #0
 800546e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8005470:	230b      	movs	r3, #11
 8005472:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005474:	f107 0314 	add.w	r3, r7, #20
 8005478:	4619      	mov	r1, r3
 800547a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800547e:	f003 fb53 	bl	8008b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8005482:	bf00      	nop
 8005484:	3728      	adds	r7, #40	; 0x28
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	40002400 	.word	0x40002400
 8005490:	40021000 	.word	0x40021000
 8005494:	48000800 	.word	0x48000800

08005498 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b08a      	sub	sp, #40	; 0x28
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054a0:	f107 0314 	add.w	r3, r7, #20
 80054a4:	2200      	movs	r2, #0
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	605a      	str	r2, [r3, #4]
 80054aa:	609a      	str	r2, [r3, #8]
 80054ac:	60da      	str	r2, [r3, #12]
 80054ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a17      	ldr	r2, [pc, #92]	; (8005514 <HAL_SPI_MspInit+0x7c>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d128      	bne.n	800550c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80054ba:	4b17      	ldr	r3, [pc, #92]	; (8005518 <HAL_SPI_MspInit+0x80>)
 80054bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054be:	4a16      	ldr	r2, [pc, #88]	; (8005518 <HAL_SPI_MspInit+0x80>)
 80054c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80054c4:	6613      	str	r3, [r2, #96]	; 0x60
 80054c6:	4b14      	ldr	r3, [pc, #80]	; (8005518 <HAL_SPI_MspInit+0x80>)
 80054c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054ce:	613b      	str	r3, [r7, #16]
 80054d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80054d2:	4b11      	ldr	r3, [pc, #68]	; (8005518 <HAL_SPI_MspInit+0x80>)
 80054d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054d6:	4a10      	ldr	r2, [pc, #64]	; (8005518 <HAL_SPI_MspInit+0x80>)
 80054d8:	f043 0310 	orr.w	r3, r3, #16
 80054dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80054de:	4b0e      	ldr	r3, [pc, #56]	; (8005518 <HAL_SPI_MspInit+0x80>)
 80054e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054e2:	f003 0310 	and.w	r3, r3, #16
 80054e6:	60fb      	str	r3, [r7, #12]
 80054e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80054ea:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80054ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054f0:	2302      	movs	r3, #2
 80054f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054f4:	2300      	movs	r3, #0
 80054f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054f8:	2303      	movs	r3, #3
 80054fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80054fc:	2305      	movs	r3, #5
 80054fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005500:	f107 0314 	add.w	r3, r7, #20
 8005504:	4619      	mov	r1, r3
 8005506:	4805      	ldr	r0, [pc, #20]	; (800551c <HAL_SPI_MspInit+0x84>)
 8005508:	f003 fb0e 	bl	8008b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800550c:	bf00      	nop
 800550e:	3728      	adds	r7, #40	; 0x28
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	40013000 	.word	0x40013000
 8005518:	40021000 	.word	0x40021000
 800551c:	48001000 	.word	0x48001000

08005520 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a0d      	ldr	r2, [pc, #52]	; (8005564 <HAL_TIM_Base_MspInit+0x44>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d113      	bne.n	800555a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005532:	4b0d      	ldr	r3, [pc, #52]	; (8005568 <HAL_TIM_Base_MspInit+0x48>)
 8005534:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005536:	4a0c      	ldr	r2, [pc, #48]	; (8005568 <HAL_TIM_Base_MspInit+0x48>)
 8005538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800553c:	6613      	str	r3, [r2, #96]	; 0x60
 800553e:	4b0a      	ldr	r3, [pc, #40]	; (8005568 <HAL_TIM_Base_MspInit+0x48>)
 8005540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005546:	60fb      	str	r3, [r7, #12]
 8005548:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800554a:	2200      	movs	r2, #0
 800554c:	2100      	movs	r1, #0
 800554e:	2019      	movs	r0, #25
 8005550:	f003 f831 	bl	80085b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005554:	2019      	movs	r0, #25
 8005556:	f003 f84a 	bl	80085ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800555a:	bf00      	nop
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	40014400 	.word	0x40014400
 8005568:	40021000 	.word	0x40021000

0800556c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b08c      	sub	sp, #48	; 0x30
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005574:	f107 031c 	add.w	r3, r7, #28
 8005578:	2200      	movs	r2, #0
 800557a:	601a      	str	r2, [r3, #0]
 800557c:	605a      	str	r2, [r3, #4]
 800557e:	609a      	str	r2, [r3, #8]
 8005580:	60da      	str	r2, [r3, #12]
 8005582:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a59      	ldr	r2, [pc, #356]	; (80056f0 <HAL_UART_MspInit+0x184>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d15a      	bne.n	8005644 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800558e:	4b59      	ldr	r3, [pc, #356]	; (80056f4 <HAL_UART_MspInit+0x188>)
 8005590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005592:	4a58      	ldr	r2, [pc, #352]	; (80056f4 <HAL_UART_MspInit+0x188>)
 8005594:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005598:	6593      	str	r3, [r2, #88]	; 0x58
 800559a:	4b56      	ldr	r3, [pc, #344]	; (80056f4 <HAL_UART_MspInit+0x188>)
 800559c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800559e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055a2:	61bb      	str	r3, [r7, #24]
 80055a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055a6:	4b53      	ldr	r3, [pc, #332]	; (80056f4 <HAL_UART_MspInit+0x188>)
 80055a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055aa:	4a52      	ldr	r2, [pc, #328]	; (80056f4 <HAL_UART_MspInit+0x188>)
 80055ac:	f043 0301 	orr.w	r3, r3, #1
 80055b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80055b2:	4b50      	ldr	r3, [pc, #320]	; (80056f4 <HAL_UART_MspInit+0x188>)
 80055b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	617b      	str	r3, [r7, #20]
 80055bc:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80055be:	2303      	movs	r3, #3
 80055c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055c2:	2302      	movs	r3, #2
 80055c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055c6:	2300      	movs	r3, #0
 80055c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055ca:	2303      	movs	r3, #3
 80055cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80055ce:	2308      	movs	r3, #8
 80055d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055d2:	f107 031c 	add.w	r3, r7, #28
 80055d6:	4619      	mov	r1, r3
 80055d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80055dc:	f003 faa4 	bl	8008b28 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 80055e0:	4b45      	ldr	r3, [pc, #276]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 80055e2:	4a46      	ldr	r2, [pc, #280]	; (80056fc <HAL_UART_MspInit+0x190>)
 80055e4:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 80055e6:	4b44      	ldr	r3, [pc, #272]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 80055e8:	2202      	movs	r2, #2
 80055ea:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055ec:	4b42      	ldr	r3, [pc, #264]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 80055ee:	2200      	movs	r2, #0
 80055f0:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055f2:	4b41      	ldr	r3, [pc, #260]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80055f8:	4b3f      	ldr	r3, [pc, #252]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 80055fa:	2280      	movs	r2, #128	; 0x80
 80055fc:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80055fe:	4b3e      	ldr	r3, [pc, #248]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 8005600:	2200      	movs	r2, #0
 8005602:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005604:	4b3c      	ldr	r3, [pc, #240]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 8005606:	2200      	movs	r2, #0
 8005608:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800560a:	4b3b      	ldr	r3, [pc, #236]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 800560c:	2200      	movs	r2, #0
 800560e:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005610:	4b39      	ldr	r3, [pc, #228]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 8005612:	2200      	movs	r2, #0
 8005614:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8005616:	4838      	ldr	r0, [pc, #224]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 8005618:	f003 f804 	bl	8008624 <HAL_DMA_Init>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d001      	beq.n	8005626 <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 8005622:	f7fe fb59 	bl	8003cd8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a33      	ldr	r2, [pc, #204]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 800562a:	66da      	str	r2, [r3, #108]	; 0x6c
 800562c:	4a32      	ldr	r2, [pc, #200]	; (80056f8 <HAL_UART_MspInit+0x18c>)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8005632:	2200      	movs	r2, #0
 8005634:	2100      	movs	r1, #0
 8005636:	2034      	movs	r0, #52	; 0x34
 8005638:	f002 ffbd 	bl	80085b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800563c:	2034      	movs	r0, #52	; 0x34
 800563e:	f002 ffd6 	bl	80085ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005642:	e051      	b.n	80056e8 <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART2)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a2d      	ldr	r2, [pc, #180]	; (8005700 <HAL_UART_MspInit+0x194>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d14c      	bne.n	80056e8 <HAL_UART_MspInit+0x17c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800564e:	4b29      	ldr	r3, [pc, #164]	; (80056f4 <HAL_UART_MspInit+0x188>)
 8005650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005652:	4a28      	ldr	r2, [pc, #160]	; (80056f4 <HAL_UART_MspInit+0x188>)
 8005654:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005658:	6593      	str	r3, [r2, #88]	; 0x58
 800565a:	4b26      	ldr	r3, [pc, #152]	; (80056f4 <HAL_UART_MspInit+0x188>)
 800565c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800565e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005662:	613b      	str	r3, [r7, #16]
 8005664:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005666:	4b23      	ldr	r3, [pc, #140]	; (80056f4 <HAL_UART_MspInit+0x188>)
 8005668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800566a:	4a22      	ldr	r2, [pc, #136]	; (80056f4 <HAL_UART_MspInit+0x188>)
 800566c:	f043 0301 	orr.w	r3, r3, #1
 8005670:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005672:	4b20      	ldr	r3, [pc, #128]	; (80056f4 <HAL_UART_MspInit+0x188>)
 8005674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	60fb      	str	r3, [r7, #12]
 800567c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800567e:	4b1d      	ldr	r3, [pc, #116]	; (80056f4 <HAL_UART_MspInit+0x188>)
 8005680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005682:	4a1c      	ldr	r2, [pc, #112]	; (80056f4 <HAL_UART_MspInit+0x188>)
 8005684:	f043 0308 	orr.w	r3, r3, #8
 8005688:	64d3      	str	r3, [r2, #76]	; 0x4c
 800568a:	4b1a      	ldr	r3, [pc, #104]	; (80056f4 <HAL_UART_MspInit+0x188>)
 800568c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800568e:	f003 0308 	and.w	r3, r3, #8
 8005692:	60bb      	str	r3, [r7, #8]
 8005694:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005696:	2308      	movs	r3, #8
 8005698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800569a:	2302      	movs	r3, #2
 800569c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800569e:	2300      	movs	r3, #0
 80056a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056a2:	2303      	movs	r3, #3
 80056a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80056a6:	2307      	movs	r3, #7
 80056a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056aa:	f107 031c 	add.w	r3, r7, #28
 80056ae:	4619      	mov	r1, r3
 80056b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056b4:	f003 fa38 	bl	8008b28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80056b8:	2320      	movs	r3, #32
 80056ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056bc:	2302      	movs	r3, #2
 80056be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056c0:	2300      	movs	r3, #0
 80056c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056c4:	2303      	movs	r3, #3
 80056c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80056c8:	2307      	movs	r3, #7
 80056ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80056cc:	f107 031c 	add.w	r3, r7, #28
 80056d0:	4619      	mov	r1, r3
 80056d2:	480c      	ldr	r0, [pc, #48]	; (8005704 <HAL_UART_MspInit+0x198>)
 80056d4:	f003 fa28 	bl	8008b28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80056d8:	2200      	movs	r2, #0
 80056da:	2100      	movs	r1, #0
 80056dc:	2026      	movs	r0, #38	; 0x26
 80056de:	f002 ff6a 	bl	80085b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80056e2:	2026      	movs	r0, #38	; 0x26
 80056e4:	f002 ff83 	bl	80085ee <HAL_NVIC_EnableIRQ>
}
 80056e8:	bf00      	nop
 80056ea:	3730      	adds	r7, #48	; 0x30
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	40004c00 	.word	0x40004c00
 80056f4:	40021000 	.word	0x40021000
 80056f8:	2000026c 	.word	0x2000026c
 80056fc:	40020458 	.word	0x40020458
 8005700:	40004400 	.word	0x40004400
 8005704:	48000c00 	.word	0x48000c00

08005708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005708:	b480      	push	{r7}
 800570a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800570c:	bf00      	nop
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005716:	b480      	push	{r7}
 8005718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800571a:	e7fe      	b.n	800571a <HardFault_Handler+0x4>

0800571c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800571c:	b480      	push	{r7}
 800571e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005720:	e7fe      	b.n	8005720 <MemManage_Handler+0x4>

08005722 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005722:	b480      	push	{r7}
 8005724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005726:	e7fe      	b.n	8005726 <BusFault_Handler+0x4>

08005728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005728:	b480      	push	{r7}
 800572a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800572c:	e7fe      	b.n	800572c <UsageFault_Handler+0x4>

0800572e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800572e:	b480      	push	{r7}
 8005730:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005732:	bf00      	nop
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800573c:	b480      	push	{r7}
 800573e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005740:	bf00      	nop
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr

0800574a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800574a:	b480      	push	{r7}
 800574c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800574e:	bf00      	nop
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800575c:	f001 fcbe 	bl	80070dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005760:	bf00      	nop
 8005762:	bd80      	pop	{r7, pc}

08005764 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8005768:	4802      	ldr	r0, [pc, #8]	; (8005774 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800576a:	f006 fc99 	bl	800c0a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800576e:	bf00      	nop
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	200005a4 	.word	0x200005a4

08005778 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800577c:	4802      	ldr	r0, [pc, #8]	; (8005788 <USART2_IRQHandler+0x10>)
 800577e:	f007 f9cf 	bl	800cb20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005782:	bf00      	nop
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	20000520 	.word	0x20000520

0800578c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005790:	4850      	ldr	r0, [pc, #320]	; (80058d4 <UART4_IRQHandler+0x148>)
 8005792:	f007 f9c5 	bl	800cb20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  // If this is an IDLE interrupt
  if(RESET != __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) {
 8005796:	4b4f      	ldr	r3, [pc, #316]	; (80058d4 <UART4_IRQHandler+0x148>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	69db      	ldr	r3, [r3, #28]
 800579c:	f003 0310 	and.w	r3, r3, #16
 80057a0:	2b10      	cmp	r3, #16
 80057a2:	f040 8096 	bne.w	80058d2 <UART4_IRQHandler+0x146>
  	__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 80057a6:	4b4b      	ldr	r3, [pc, #300]	; (80058d4 <UART4_IRQHandler+0x148>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	2210      	movs	r2, #16
 80057ac:	621a      	str	r2, [r3, #32]
  	HAL_UART_DMAStop(&huart4);
 80057ae:	4849      	ldr	r0, [pc, #292]	; (80058d4 <UART4_IRQHandler+0x148>)
 80057b0:	f007 f94a 	bl	800ca48 <HAL_UART_DMAStop>
  	//main_display_info(display_handle, num_in_store, queue_length, store_capacity, esp_recv_buf, NULL, NULL, NULL);
//  	debug_print(display_handle, esp_recv_buf);
  	// determine current state and state to transition to
    // in message transmission process
  	if (wait_for_tcp == 1) {
 80057b4:	4b48      	ldr	r3, [pc, #288]	; (80058d8 <UART4_IRQHandler+0x14c>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d12f      	bne.n	800581c <UART4_IRQHandler+0x90>
  		if (strstr(esp_recv_buf, "OK") == NULL && strstr(esp_recv_buf, "ALREADY CONNECTED") == NULL) { // have not made tcp connection
 80057bc:	4947      	ldr	r1, [pc, #284]	; (80058dc <UART4_IRQHandler+0x150>)
 80057be:	4848      	ldr	r0, [pc, #288]	; (80058e0 <UART4_IRQHandler+0x154>)
 80057c0:	f008 fae7 	bl	800dd92 <strstr>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d11f      	bne.n	800580a <UART4_IRQHandler+0x7e>
 80057ca:	4946      	ldr	r1, [pc, #280]	; (80058e4 <UART4_IRQHandler+0x158>)
 80057cc:	4844      	ldr	r0, [pc, #272]	; (80058e0 <UART4_IRQHandler+0x154>)
 80057ce:	f008 fae0 	bl	800dd92 <strstr>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d118      	bne.n	800580a <UART4_IRQHandler+0x7e>
		  HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 80057d8:	4b43      	ldr	r3, [pc, #268]	; (80058e8 <UART4_IRQHandler+0x15c>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80057e0:	493f      	ldr	r1, [pc, #252]	; (80058e0 <UART4_IRQHandler+0x154>)
 80057e2:	4618      	mov	r0, r3
 80057e4:	f007 f8ac 	bl	800c940 <HAL_UART_Receive_DMA>
		  printf("Not good to send: %s\r\n", esp_recv_buf);
 80057e8:	493d      	ldr	r1, [pc, #244]	; (80058e0 <UART4_IRQHandler+0x154>)
 80057ea:	4840      	ldr	r0, [pc, #256]	; (80058ec <UART4_IRQHandler+0x160>)
 80057ec:	f008 f9f0 	bl	800dbd0 <iprintf>
		  got_unexpected = 1;
 80057f0:	4b3f      	ldr	r3, [pc, #252]	; (80058f0 <UART4_IRQHandler+0x164>)
 80057f2:	2201      	movs	r2, #1
 80057f4:	601a      	str	r2, [r3, #0]
		  memcpy(unexpected_return, esp_recv_buf, 500);
 80057f6:	4a3f      	ldr	r2, [pc, #252]	; (80058f4 <UART4_IRQHandler+0x168>)
 80057f8:	4b39      	ldr	r3, [pc, #228]	; (80058e0 <UART4_IRQHandler+0x154>)
 80057fa:	4610      	mov	r0, r2
 80057fc:	4619      	mov	r1, r3
 80057fe:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8005802:	461a      	mov	r2, r3
 8005804:	f008 f928 	bl	800da58 <memcpy>
		  return;
 8005808:	e063      	b.n	80058d2 <UART4_IRQHandler+0x146>
		} else {
		  got_unexpected = 0;
 800580a:	4b39      	ldr	r3, [pc, #228]	; (80058f0 <UART4_IRQHandler+0x164>)
 800580c:	2200      	movs	r2, #0
 800580e:	601a      	str	r2, [r3, #0]
		  wait_for_tcp = 0;
 8005810:	4b31      	ldr	r3, [pc, #196]	; (80058d8 <UART4_IRQHandler+0x14c>)
 8005812:	2200      	movs	r2, #0
 8005814:	601a      	str	r2, [r3, #0]
		  good_to_get_ok = 1;
 8005816:	4b38      	ldr	r3, [pc, #224]	; (80058f8 <UART4_IRQHandler+0x16c>)
 8005818:	2201      	movs	r2, #1
 800581a:	601a      	str	r2, [r3, #0]
		}
  	}
  	if (wait_for_send_ok == 1) {
 800581c:	4b37      	ldr	r3, [pc, #220]	; (80058fc <UART4_IRQHandler+0x170>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d129      	bne.n	8005878 <UART4_IRQHandler+0xec>
  		if (strstr(esp_recv_buf, ">") == NULL) { // have not gotten permission to send
 8005824:	213e      	movs	r1, #62	; 0x3e
 8005826:	482e      	ldr	r0, [pc, #184]	; (80058e0 <UART4_IRQHandler+0x154>)
 8005828:	f008 fa80 	bl	800dd2c <strchr>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d118      	bne.n	8005864 <UART4_IRQHandler+0xd8>
			  HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8005832:	4b2d      	ldr	r3, [pc, #180]	; (80058e8 <UART4_IRQHandler+0x15c>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800583a:	4929      	ldr	r1, [pc, #164]	; (80058e0 <UART4_IRQHandler+0x154>)
 800583c:	4618      	mov	r0, r3
 800583e:	f007 f87f 	bl	800c940 <HAL_UART_Receive_DMA>
			  printf("Not good to send: %s\r\n", esp_recv_buf);
 8005842:	4927      	ldr	r1, [pc, #156]	; (80058e0 <UART4_IRQHandler+0x154>)
 8005844:	4829      	ldr	r0, [pc, #164]	; (80058ec <UART4_IRQHandler+0x160>)
 8005846:	f008 f9c3 	bl	800dbd0 <iprintf>
			  got_unexpected = 1;
 800584a:	4b29      	ldr	r3, [pc, #164]	; (80058f0 <UART4_IRQHandler+0x164>)
 800584c:	2201      	movs	r2, #1
 800584e:	601a      	str	r2, [r3, #0]
			  memcpy(unexpected_return, esp_recv_buf, 500);
 8005850:	4a28      	ldr	r2, [pc, #160]	; (80058f4 <UART4_IRQHandler+0x168>)
 8005852:	4b23      	ldr	r3, [pc, #140]	; (80058e0 <UART4_IRQHandler+0x154>)
 8005854:	4610      	mov	r0, r2
 8005856:	4619      	mov	r1, r3
 8005858:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800585c:	461a      	mov	r2, r3
 800585e:	f008 f8fb 	bl	800da58 <memcpy>
			  return;
 8005862:	e036      	b.n	80058d2 <UART4_IRQHandler+0x146>
      } else {
    	got_unexpected = 0;
 8005864:	4b22      	ldr	r3, [pc, #136]	; (80058f0 <UART4_IRQHandler+0x164>)
 8005866:	2200      	movs	r2, #0
 8005868:	601a      	str	r2, [r3, #0]
        wait_for_send_ok = 0;
 800586a:	4b24      	ldr	r3, [pc, #144]	; (80058fc <UART4_IRQHandler+0x170>)
 800586c:	2200      	movs	r2, #0
 800586e:	601a      	str	r2, [r3, #0]
        good_for_send = 1;
 8005870:	4b23      	ldr	r3, [pc, #140]	; (8005900 <UART4_IRQHandler+0x174>)
 8005872:	2201      	movs	r2, #1
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	e02c      	b.n	80058d2 <UART4_IRQHandler+0x146>
      }
  	} else if (wait_for_message_response == 1) {
 8005878:	4b22      	ldr	r3, [pc, #136]	; (8005904 <UART4_IRQHandler+0x178>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d128      	bne.n	80058d2 <UART4_IRQHandler+0x146>
  		if (strstr(esp_recv_buf, "HTTP") == NULL) { // have not gotten actual server response
 8005880:	4921      	ldr	r1, [pc, #132]	; (8005908 <UART4_IRQHandler+0x17c>)
 8005882:	4817      	ldr	r0, [pc, #92]	; (80058e0 <UART4_IRQHandler+0x154>)
 8005884:	f008 fa85 	bl	800dd92 <strstr>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d118      	bne.n	80058c0 <UART4_IRQHandler+0x134>
        HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800588e:	4b16      	ldr	r3, [pc, #88]	; (80058e8 <UART4_IRQHandler+0x15c>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005896:	4912      	ldr	r1, [pc, #72]	; (80058e0 <UART4_IRQHandler+0x154>)
 8005898:	4618      	mov	r0, r3
 800589a:	f007 f851 	bl	800c940 <HAL_UART_Receive_DMA>
        printf("Not real response: %s\r\n", esp_recv_buf);
 800589e:	4910      	ldr	r1, [pc, #64]	; (80058e0 <UART4_IRQHandler+0x154>)
 80058a0:	481a      	ldr	r0, [pc, #104]	; (800590c <UART4_IRQHandler+0x180>)
 80058a2:	f008 f995 	bl	800dbd0 <iprintf>
        got_unexpected = 1;
 80058a6:	4b12      	ldr	r3, [pc, #72]	; (80058f0 <UART4_IRQHandler+0x164>)
 80058a8:	2201      	movs	r2, #1
 80058aa:	601a      	str	r2, [r3, #0]
        memcpy(unexpected_return, esp_recv_buf, 500);
 80058ac:	4a11      	ldr	r2, [pc, #68]	; (80058f4 <UART4_IRQHandler+0x168>)
 80058ae:	4b0c      	ldr	r3, [pc, #48]	; (80058e0 <UART4_IRQHandler+0x154>)
 80058b0:	4610      	mov	r0, r2
 80058b2:	4619      	mov	r1, r3
 80058b4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80058b8:	461a      	mov	r2, r3
 80058ba:	f008 f8cd 	bl	800da58 <memcpy>
        return;
 80058be:	e008      	b.n	80058d2 <UART4_IRQHandler+0x146>
      } else {
    	got_unexpected = 0;
 80058c0:	4b0b      	ldr	r3, [pc, #44]	; (80058f0 <UART4_IRQHandler+0x164>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	601a      	str	r2, [r3, #0]
        wait_for_message_response = 0;
 80058c6:	4b0f      	ldr	r3, [pc, #60]	; (8005904 <UART4_IRQHandler+0x178>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	601a      	str	r2, [r3, #0]
        message_pending_handling = 1;
 80058cc:	4b10      	ldr	r3, [pc, #64]	; (8005910 <UART4_IRQHandler+0x184>)
 80058ce:	2201      	movs	r2, #1
 80058d0:	601a      	str	r2, [r3, #0]
      }
  	}
  }
  /* USER CODE END UART4_IRQn 1 */
}
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	20000438 	.word	0x20000438
 80058d8:	20001040 	.word	0x20001040
 80058dc:	0801088c 	.word	0x0801088c
 80058e0:	20000850 	.word	0x20000850
 80058e4:	08010890 	.word	0x08010890
 80058e8:	2000102c 	.word	0x2000102c
 80058ec:	080108a4 	.word	0x080108a4
 80058f0:	20001020 	.word	0x20001020
 80058f4:	2000065c 	.word	0x2000065c
 80058f8:	20001044 	.word	0x20001044
 80058fc:	20001028 	.word	0x20001028
 8005900:	20001038 	.word	0x20001038
 8005904:	20000650 	.word	0x20000650
 8005908:	080108bc 	.word	0x080108bc
 800590c:	080108c4 	.word	0x080108c4
 8005910:	20000658 	.word	0x20000658

08005914 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8005918:	4802      	ldr	r0, [pc, #8]	; (8005924 <DMA2_Channel5_IRQHandler+0x10>)
 800591a:	f003 f81a 	bl	8008952 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 800591e:	bf00      	nop
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	2000026c 	.word	0x2000026c

08005928 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005930:	4b11      	ldr	r3, [pc, #68]	; (8005978 <_sbrk+0x50>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d102      	bne.n	800593e <_sbrk+0x16>
		heap_end = &end;
 8005938:	4b0f      	ldr	r3, [pc, #60]	; (8005978 <_sbrk+0x50>)
 800593a:	4a10      	ldr	r2, [pc, #64]	; (800597c <_sbrk+0x54>)
 800593c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800593e:	4b0e      	ldr	r3, [pc, #56]	; (8005978 <_sbrk+0x50>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005944:	4b0c      	ldr	r3, [pc, #48]	; (8005978 <_sbrk+0x50>)
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4413      	add	r3, r2
 800594c:	466a      	mov	r2, sp
 800594e:	4293      	cmp	r3, r2
 8005950:	d907      	bls.n	8005962 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005952:	f008 f845 	bl	800d9e0 <__errno>
 8005956:	4602      	mov	r2, r0
 8005958:	230c      	movs	r3, #12
 800595a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800595c:	f04f 33ff 	mov.w	r3, #4294967295
 8005960:	e006      	b.n	8005970 <_sbrk+0x48>
	}

	heap_end += incr;
 8005962:	4b05      	ldr	r3, [pc, #20]	; (8005978 <_sbrk+0x50>)
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4413      	add	r3, r2
 800596a:	4a03      	ldr	r2, [pc, #12]	; (8005978 <_sbrk+0x50>)
 800596c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800596e:	68fb      	ldr	r3, [r7, #12]
}
 8005970:	4618      	mov	r0, r3
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}
 8005978:	2000025c 	.word	0x2000025c
 800597c:	20001060 	.word	0x20001060

08005980 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005980:	b480      	push	{r7}
 8005982:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005984:	4b17      	ldr	r3, [pc, #92]	; (80059e4 <SystemInit+0x64>)
 8005986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598a:	4a16      	ldr	r2, [pc, #88]	; (80059e4 <SystemInit+0x64>)
 800598c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005990:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005994:	4b14      	ldr	r3, [pc, #80]	; (80059e8 <SystemInit+0x68>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a13      	ldr	r2, [pc, #76]	; (80059e8 <SystemInit+0x68>)
 800599a:	f043 0301 	orr.w	r3, r3, #1
 800599e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80059a0:	4b11      	ldr	r3, [pc, #68]	; (80059e8 <SystemInit+0x68>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80059a6:	4b10      	ldr	r3, [pc, #64]	; (80059e8 <SystemInit+0x68>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a0f      	ldr	r2, [pc, #60]	; (80059e8 <SystemInit+0x68>)
 80059ac:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80059b0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80059b4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80059b6:	4b0c      	ldr	r3, [pc, #48]	; (80059e8 <SystemInit+0x68>)
 80059b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80059bc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80059be:	4b0a      	ldr	r3, [pc, #40]	; (80059e8 <SystemInit+0x68>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a09      	ldr	r2, [pc, #36]	; (80059e8 <SystemInit+0x68>)
 80059c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059c8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80059ca:	4b07      	ldr	r3, [pc, #28]	; (80059e8 <SystemInit+0x68>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80059d0:	4b04      	ldr	r3, [pc, #16]	; (80059e4 <SystemInit+0x64>)
 80059d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80059d6:	609a      	str	r2, [r3, #8]
#endif
}
 80059d8:	bf00      	nop
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	e000ed00 	.word	0xe000ed00
 80059e8:	40021000 	.word	0x40021000

080059ec <thermopile_init>:
#include "thermopile.h"

void thermopile_init(ADC_HandleTypeDef *h1, ADC_HandleTypeDef *h2) {
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
	beta = 3955; //Kelvin
 80059f6:	4b17      	ldr	r3, [pc, #92]	; (8005a54 <thermopile_init+0x68>)
 80059f8:	f640 7273 	movw	r2, #3955	; 0xf73
 80059fc:	601a      	str	r2, [r3, #0]
	R25 = 118500;   //ohms
 80059fe:	4b16      	ldr	r3, [pc, #88]	; (8005a58 <thermopile_init+0x6c>)
 8005a00:	4a16      	ldr	r2, [pc, #88]	; (8005a5c <thermopile_init+0x70>)
 8005a02:	601a      	str	r2, [r3, #0]
	T25 = 25;    //celsius
 8005a04:	4b16      	ldr	r3, [pc, #88]	; (8005a60 <thermopile_init+0x74>)
 8005a06:	2219      	movs	r2, #25
 8005a08:	601a      	str	r2, [r3, #0]
	R1 = 100000;
 8005a0a:	4b16      	ldr	r3, [pc, #88]	; (8005a64 <thermopile_init+0x78>)
 8005a0c:	4a16      	ldr	r2, [pc, #88]	; (8005a68 <thermopile_init+0x7c>)
 8005a0e:	601a      	str	r2, [r3, #0]
	s = 9;      //sensitivity conversion factor (x 10)
 8005a10:	4b16      	ldr	r3, [pc, #88]	; (8005a6c <thermopile_init+0x80>)
 8005a12:	2209      	movs	r2, #9
 8005a14:	601a      	str	r2, [r3, #0]
	ee = 99;   //emissivity of object (x 100)
 8005a16:	4b16      	ldr	r3, [pc, #88]	; (8005a70 <thermopile_init+0x84>)
 8005a18:	2263      	movs	r2, #99	; 0x63
 8005a1a:	601a      	str	r2, [r3, #0]
	//dirac = 2;   //correction for filter transmission
	factor = 560; //factor for temperature scaling
 8005a1c:	4b15      	ldr	r3, [pc, #84]	; (8005a74 <thermopile_init+0x88>)
 8005a1e:	f44f 720c 	mov.w	r2, #560	; 0x230
 8005a22:	601a      	str	r2, [r3, #0]
	hadc1 = *h1;
 8005a24:	4a14      	ldr	r2, [pc, #80]	; (8005a78 <thermopile_init+0x8c>)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4610      	mov	r0, r2
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	2364      	movs	r3, #100	; 0x64
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f008 f812 	bl	800da58 <memcpy>
	hadc2 = *h2;
 8005a34:	4a11      	ldr	r2, [pc, #68]	; (8005a7c <thermopile_init+0x90>)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	4610      	mov	r0, r2
 8005a3a:	4619      	mov	r1, r3
 8005a3c:	2364      	movs	r3, #100	; 0x64
 8005a3e:	461a      	mov	r2, r3
 8005a40:	f008 f80a 	bl	800da58 <memcpy>
	dirac_scale = 0;
 8005a44:	4b0e      	ldr	r3, [pc, #56]	; (8005a80 <thermopile_init+0x94>)
 8005a46:	2200      	movs	r2, #0
 8005a48:	601a      	str	r2, [r3, #0]
}
 8005a4a:	bf00      	nop
 8005a4c:	3708      	adds	r7, #8
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	20000434 	.word	0x20000434
 8005a58:	2000042c 	.word	0x2000042c
 8005a5c:	0001cee4 	.word	0x0001cee4
 8005a60:	2000051c 	.word	0x2000051c
 8005a64:	200003e0 	.word	0x200003e0
 8005a68:	000186a0 	.word	0x000186a0
 8005a6c:	20000430 	.word	0x20000430
 8005a70:	200002b8 	.word	0x200002b8
 8005a74:	200005a0 	.word	0x200005a0
 8005a78:	20000378 	.word	0x20000378
 8005a7c:	200002c0 	.word	0x200002c0
 8005a80:	200003ec 	.word	0x200003ec
 8005a84:	00000000 	.word	0x00000000

08005a88 <getTemp>:

int getTemp() {
 8005a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a8c:	ed2d 8b02 	vpush	{d8}
 8005a90:	af00      	add	r7, sp, #0
	//Thermopile
	HAL_ADC_Start(&hadc1);
 8005a92:	48c7      	ldr	r0, [pc, #796]	; (8005db0 <getTemp+0x328>)
 8005a94:	f001 fe8c 	bl	80077b0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8005a98:	f04f 31ff 	mov.w	r1, #4294967295
 8005a9c:	48c4      	ldr	r0, [pc, #784]	; (8005db0 <getTemp+0x328>)
 8005a9e:	f001 ff41 	bl	8007924 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 8005aa2:	48c3      	ldr	r0, [pc, #780]	; (8005db0 <getTemp+0x328>)
 8005aa4:	f002 f80e 	bl	8007ac4 <HAL_ADC_GetValue>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	4bc1      	ldr	r3, [pc, #772]	; (8005db4 <getTemp+0x32c>)
 8005aae:	801a      	strh	r2, [r3, #0]

	//Thermistor
	HAL_ADC_Start(&hadc2);
 8005ab0:	48c1      	ldr	r0, [pc, #772]	; (8005db8 <getTemp+0x330>)
 8005ab2:	f001 fe7d 	bl	80077b0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8005ab6:	f04f 31ff 	mov.w	r1, #4294967295
 8005aba:	48bf      	ldr	r0, [pc, #764]	; (8005db8 <getTemp+0x330>)
 8005abc:	f001 ff32 	bl	8007924 <HAL_ADC_PollForConversion>
	raw2 = HAL_ADC_GetValue(&hadc2);
 8005ac0:	48bd      	ldr	r0, [pc, #756]	; (8005db8 <getTemp+0x330>)
 8005ac2:	f001 ffff 	bl	8007ac4 <HAL_ADC_GetValue>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	4bbc      	ldr	r3, [pc, #752]	; (8005dbc <getTemp+0x334>)
 8005acc:	801a      	strh	r2, [r3, #0]

	//Ambient temperature and resistance
	thermistorV = (raw2 * 3300) / 4095; // mv
 8005ace:	4bbb      	ldr	r3, [pc, #748]	; (8005dbc <getTemp+0x334>)
 8005ad0:	881b      	ldrh	r3, [r3, #0]
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	f640 43e4 	movw	r3, #3300	; 0xce4
 8005ad8:	fb03 f302 	mul.w	r3, r3, r2
 8005adc:	4ab8      	ldr	r2, [pc, #736]	; (8005dc0 <getTemp+0x338>)
 8005ade:	fb82 1203 	smull	r1, r2, r2, r3
 8005ae2:	441a      	add	r2, r3
 8005ae4:	12d2      	asrs	r2, r2, #11
 8005ae6:	17db      	asrs	r3, r3, #31
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	461a      	mov	r2, r3
 8005aec:	4bb5      	ldr	r3, [pc, #724]	; (8005dc4 <getTemp+0x33c>)
 8005aee:	601a      	str	r2, [r3, #0]
	Rsen = (thermistorV * R1) / (3300 - thermistorV); // ohms; equation is voltage division
 8005af0:	4bb4      	ldr	r3, [pc, #720]	; (8005dc4 <getTemp+0x33c>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4ab4      	ldr	r2, [pc, #720]	; (8005dc8 <getTemp+0x340>)
 8005af6:	6812      	ldr	r2, [r2, #0]
 8005af8:	fb02 f203 	mul.w	r2, r2, r3
 8005afc:	4bb1      	ldr	r3, [pc, #708]	; (8005dc4 <getTemp+0x33c>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f5c3 634e 	rsb	r3, r3, #3296	; 0xce0
 8005b04:	3304      	adds	r3, #4
 8005b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b0a:	4ab0      	ldr	r2, [pc, #704]	; (8005dcc <getTemp+0x344>)
 8005b0c:	6013      	str	r3, [r2, #0]
	Tsen = ((beta * (T25 + 273)) / (log(Rsen) - log(R25))) / ((273 + T25) + (beta / (log(Rsen) - log(R25)))) - 273;
 8005b0e:	4bb0      	ldr	r3, [pc, #704]	; (8005dd0 <getTemp+0x348>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f203 1311 	addw	r3, r3, #273	; 0x111
 8005b16:	4aaf      	ldr	r2, [pc, #700]	; (8005dd4 <getTemp+0x34c>)
 8005b18:	6812      	ldr	r2, [r2, #0]
 8005b1a:	fb02 f303 	mul.w	r3, r2, r3
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7fa fcf0 	bl	8000504 <__aeabi_ui2d>
 8005b24:	4604      	mov	r4, r0
 8005b26:	460d      	mov	r5, r1
 8005b28:	4ba8      	ldr	r3, [pc, #672]	; (8005dcc <getTemp+0x344>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7fa fce9 	bl	8000504 <__aeabi_ui2d>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	ec43 2b10 	vmov	d0, r2, r3
 8005b3a:	f009 f9a5 	bl	800ee88 <log>
 8005b3e:	ec59 8b10 	vmov	r8, r9, d0
 8005b42:	4ba5      	ldr	r3, [pc, #660]	; (8005dd8 <getTemp+0x350>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f7fa fcdc 	bl	8000504 <__aeabi_ui2d>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	ec43 2b10 	vmov	d0, r2, r3
 8005b54:	f009 f998 	bl	800ee88 <log>
 8005b58:	ec53 2b10 	vmov	r2, r3, d0
 8005b5c:	4640      	mov	r0, r8
 8005b5e:	4649      	mov	r1, r9
 8005b60:	f7fa fb92 	bl	8000288 <__aeabi_dsub>
 8005b64:	4602      	mov	r2, r0
 8005b66:	460b      	mov	r3, r1
 8005b68:	4620      	mov	r0, r4
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	f7fa fe6e 	bl	800084c <__aeabi_ddiv>
 8005b70:	4603      	mov	r3, r0
 8005b72:	460c      	mov	r4, r1
 8005b74:	4625      	mov	r5, r4
 8005b76:	461c      	mov	r4, r3
 8005b78:	4b95      	ldr	r3, [pc, #596]	; (8005dd0 <getTemp+0x348>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f203 1311 	addw	r3, r3, #273	; 0x111
 8005b80:	4618      	mov	r0, r3
 8005b82:	f7fa fcbf 	bl	8000504 <__aeabi_ui2d>
 8005b86:	4680      	mov	r8, r0
 8005b88:	4689      	mov	r9, r1
 8005b8a:	4b92      	ldr	r3, [pc, #584]	; (8005dd4 <getTemp+0x34c>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7fa fcb8 	bl	8000504 <__aeabi_ui2d>
 8005b94:	4682      	mov	sl, r0
 8005b96:	468b      	mov	fp, r1
 8005b98:	4b8c      	ldr	r3, [pc, #560]	; (8005dcc <getTemp+0x344>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7fa fcb1 	bl	8000504 <__aeabi_ui2d>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	ec43 2b10 	vmov	d0, r2, r3
 8005baa:	f009 f96d 	bl	800ee88 <log>
 8005bae:	eeb0 8a40 	vmov.f32	s16, s0
 8005bb2:	eef0 8a60 	vmov.f32	s17, s1
 8005bb6:	4b88      	ldr	r3, [pc, #544]	; (8005dd8 <getTemp+0x350>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f7fa fca2 	bl	8000504 <__aeabi_ui2d>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	ec43 2b10 	vmov	d0, r2, r3
 8005bc8:	f009 f95e 	bl	800ee88 <log>
 8005bcc:	ec53 2b10 	vmov	r2, r3, d0
 8005bd0:	ec51 0b18 	vmov	r0, r1, d8
 8005bd4:	f7fa fb58 	bl	8000288 <__aeabi_dsub>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	460b      	mov	r3, r1
 8005bdc:	4650      	mov	r0, sl
 8005bde:	4659      	mov	r1, fp
 8005be0:	f7fa fe34 	bl	800084c <__aeabi_ddiv>
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	4640      	mov	r0, r8
 8005bea:	4649      	mov	r1, r9
 8005bec:	f7fa fb4e 	bl	800028c <__adddf3>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	460b      	mov	r3, r1
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	4629      	mov	r1, r5
 8005bf8:	f7fa fe28 	bl	800084c <__aeabi_ddiv>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	460c      	mov	r4, r1
 8005c00:	4618      	mov	r0, r3
 8005c02:	4621      	mov	r1, r4
 8005c04:	a366      	add	r3, pc, #408	; (adr r3, 8005da0 <getTemp+0x318>)
 8005c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0a:	f7fa fb3d 	bl	8000288 <__aeabi_dsub>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	460c      	mov	r4, r1
 8005c12:	4618      	mov	r0, r3
 8005c14:	4621      	mov	r1, r4
 8005c16:	f7fa ff9f 	bl	8000b58 <__aeabi_d2uiz>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	4b6f      	ldr	r3, [pc, #444]	; (8005ddc <getTemp+0x354>)
 8005c1e:	601a      	str	r2, [r3, #0]
	// this works same as line above:  Tsen = 1 / (float)((log(Rsen / (float)R25) / (float)beta) + (1 / (float)(273 + T25))) - 273;

	//Thermopile Voltage and Object Temperature
	thermopileV_raw = ((raw * 3300 / 4095)); // mv; ~580 mV offset when should be 0.0 mV
 8005c20:	4b64      	ldr	r3, [pc, #400]	; (8005db4 <getTemp+0x32c>)
 8005c22:	881b      	ldrh	r3, [r3, #0]
 8005c24:	461a      	mov	r2, r3
 8005c26:	f640 43e4 	movw	r3, #3300	; 0xce4
 8005c2a:	fb03 f302 	mul.w	r3, r3, r2
 8005c2e:	4a64      	ldr	r2, [pc, #400]	; (8005dc0 <getTemp+0x338>)
 8005c30:	fb82 1203 	smull	r1, r2, r2, r3
 8005c34:	441a      	add	r2, r3
 8005c36:	12d2      	asrs	r2, r2, #11
 8005c38:	17db      	asrs	r3, r3, #31
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	4b68      	ldr	r3, [pc, #416]	; (8005de0 <getTemp+0x358>)
 8005c40:	601a      	str	r2, [r3, #0]
	if(thermopileV_raw < factor){  	//if - else logic prevents overflow and negative voltages which are unrealistic for our system
 8005c42:	4b67      	ldr	r3, [pc, #412]	; (8005de0 <getTemp+0x358>)
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	4b67      	ldr	r3, [pc, #412]	; (8005de4 <getTemp+0x35c>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d203      	bcs.n	8005c56 <getTemp+0x1ce>
		thermopileV = 0;
 8005c4e:	4b66      	ldr	r3, [pc, #408]	; (8005de8 <getTemp+0x360>)
 8005c50:	2200      	movs	r2, #0
 8005c52:	601a      	str	r2, [r3, #0]
 8005c54:	e015      	b.n	8005c82 <getTemp+0x1fa>
	}
	else {
		thermopileV = (thermopileV_raw - factor) / 3.0;  //mV * some scaling, 3.0 can change up or down to scale Tobj
 8005c56:	4b62      	ldr	r3, [pc, #392]	; (8005de0 <getTemp+0x358>)
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	4b62      	ldr	r3, [pc, #392]	; (8005de4 <getTemp+0x35c>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	4618      	mov	r0, r3
 8005c62:	f7fa fc4f 	bl	8000504 <__aeabi_ui2d>
 8005c66:	f04f 0200 	mov.w	r2, #0
 8005c6a:	4b60      	ldr	r3, [pc, #384]	; (8005dec <getTemp+0x364>)
 8005c6c:	f7fa fdee 	bl	800084c <__aeabi_ddiv>
 8005c70:	4603      	mov	r3, r0
 8005c72:	460c      	mov	r4, r1
 8005c74:	4618      	mov	r0, r3
 8005c76:	4621      	mov	r1, r4
 8005c78:	f7fa ff6e 	bl	8000b58 <__aeabi_d2uiz>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	4b5a      	ldr	r3, [pc, #360]	; (8005de8 <getTemp+0x360>)
 8005c80:	601a      	str	r2, [r3, #0]
	}
	Tsen = 30;
 8005c82:	4b56      	ldr	r3, [pc, #344]	; (8005ddc <getTemp+0x354>)
 8005c84:	221e      	movs	r2, #30
 8005c86:	601a      	str	r2, [r3, #0]
	dirac_scale = (Tsen - 22) * 2;
 8005c88:	4b54      	ldr	r3, [pc, #336]	; (8005ddc <getTemp+0x354>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005c90:	3b16      	subs	r3, #22
 8005c92:	005b      	lsls	r3, r3, #1
 8005c94:	4a56      	ldr	r2, [pc, #344]	; (8005df0 <getTemp+0x368>)
 8005c96:	6013      	str	r3, [r2, #0]
	Tobj = pow(      ((thermopileV * 1000) / (s * ee)) + pow(Tsen, 4 - 2.4 - dirac_scale / 100.0f)       ,        1.0f / (4 - 2.4 - dirac_scale / 100.0f)     );   //dirac constant (subtracted from 4) to be changed accordingly; bigger dirac = higher temperature
 8005c98:	4b53      	ldr	r3, [pc, #332]	; (8005de8 <getTemp+0x360>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005ca0:	fb02 f203 	mul.w	r2, r2, r3
 8005ca4:	4b53      	ldr	r3, [pc, #332]	; (8005df4 <getTemp+0x36c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4953      	ldr	r1, [pc, #332]	; (8005df8 <getTemp+0x370>)
 8005caa:	6809      	ldr	r1, [r1, #0]
 8005cac:	fb01 f303 	mul.w	r3, r1, r3
 8005cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7fa fc25 	bl	8000504 <__aeabi_ui2d>
 8005cba:	4604      	mov	r4, r0
 8005cbc:	460d      	mov	r5, r1
 8005cbe:	4b47      	ldr	r3, [pc, #284]	; (8005ddc <getTemp+0x354>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7fa fc1e 	bl	8000504 <__aeabi_ui2d>
 8005cc8:	4680      	mov	r8, r0
 8005cca:	4689      	mov	r9, r1
 8005ccc:	4b48      	ldr	r3, [pc, #288]	; (8005df0 <getTemp+0x368>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	ee07 3a90 	vmov	s15, r3
 8005cd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cd8:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8005dfc <getTemp+0x374>
 8005cdc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005ce0:	ee16 0a90 	vmov	r0, s13
 8005ce4:	f7fa fc30 	bl	8000548 <__aeabi_f2d>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	460b      	mov	r3, r1
 8005cec:	a12e      	add	r1, pc, #184	; (adr r1, 8005da8 <getTemp+0x320>)
 8005cee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005cf2:	f7fa fac9 	bl	8000288 <__aeabi_dsub>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	ec43 2b17 	vmov	d7, r2, r3
 8005cfe:	eeb0 1a47 	vmov.f32	s2, s14
 8005d02:	eef0 1a67 	vmov.f32	s3, s15
 8005d06:	ec49 8b10 	vmov	d0, r8, r9
 8005d0a:	f009 f93d 	bl	800ef88 <pow>
 8005d0e:	ec53 2b10 	vmov	r2, r3, d0
 8005d12:	4620      	mov	r0, r4
 8005d14:	4629      	mov	r1, r5
 8005d16:	f7fa fab9 	bl	800028c <__adddf3>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	460c      	mov	r4, r1
 8005d1e:	ec44 3b18 	vmov	d8, r3, r4
 8005d22:	4b33      	ldr	r3, [pc, #204]	; (8005df0 <getTemp+0x368>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	ee07 3a90 	vmov	s15, r3
 8005d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d2e:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8005dfc <getTemp+0x374>
 8005d32:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005d36:	ee16 0a90 	vmov	r0, s13
 8005d3a:	f7fa fc05 	bl	8000548 <__aeabi_f2d>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	460c      	mov	r4, r1
 8005d42:	461a      	mov	r2, r3
 8005d44:	4623      	mov	r3, r4
 8005d46:	a118      	add	r1, pc, #96	; (adr r1, 8005da8 <getTemp+0x320>)
 8005d48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d4c:	f7fa fa9c 	bl	8000288 <__aeabi_dsub>
 8005d50:	4603      	mov	r3, r0
 8005d52:	460c      	mov	r4, r1
 8005d54:	461a      	mov	r2, r3
 8005d56:	4623      	mov	r3, r4
 8005d58:	f04f 0000 	mov.w	r0, #0
 8005d5c:	4928      	ldr	r1, [pc, #160]	; (8005e00 <getTemp+0x378>)
 8005d5e:	f7fa fd75 	bl	800084c <__aeabi_ddiv>
 8005d62:	4603      	mov	r3, r0
 8005d64:	460c      	mov	r4, r1
 8005d66:	ec44 3b17 	vmov	d7, r3, r4
 8005d6a:	eeb0 1a47 	vmov.f32	s2, s14
 8005d6e:	eef0 1a67 	vmov.f32	s3, s15
 8005d72:	eeb0 0a48 	vmov.f32	s0, s16
 8005d76:	eef0 0a68 	vmov.f32	s1, s17
 8005d7a:	f009 f905 	bl	800ef88 <pow>
 8005d7e:	ec54 3b10 	vmov	r3, r4, d0
 8005d82:	4618      	mov	r0, r3
 8005d84:	4621      	mov	r1, r4
 8005d86:	f7fa fee7 	bl	8000b58 <__aeabi_d2uiz>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	4b1d      	ldr	r3, [pc, #116]	; (8005e04 <getTemp+0x37c>)
 8005d8e:	601a      	str	r2, [r3, #0]
	return Tobj;
 8005d90:	4b1c      	ldr	r3, [pc, #112]	; (8005e04 <getTemp+0x37c>)
 8005d92:	681b      	ldr	r3, [r3, #0]
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	46bd      	mov	sp, r7
 8005d98:	ecbd 8b02 	vpop	{d8}
 8005d9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005da0:	00000000 	.word	0x00000000
 8005da4:	40711000 	.word	0x40711000
 8005da8:	9999999a 	.word	0x9999999a
 8005dac:	3ff99999 	.word	0x3ff99999
 8005db0:	20000378 	.word	0x20000378
 8005db4:	200003e4 	.word	0x200003e4
 8005db8:	200002c0 	.word	0x200002c0
 8005dbc:	200002bc 	.word	0x200002bc
 8005dc0:	80080081 	.word	0x80080081
 8005dc4:	200002b4 	.word	0x200002b4
 8005dc8:	200003e0 	.word	0x200003e0
 8005dcc:	200005e8 	.word	0x200005e8
 8005dd0:	2000051c 	.word	0x2000051c
 8005dd4:	20000434 	.word	0x20000434
 8005dd8:	2000042c 	.word	0x2000042c
 8005ddc:	20000268 	.word	0x20000268
 8005de0:	20000324 	.word	0x20000324
 8005de4:	200005a0 	.word	0x200005a0
 8005de8:	200005e4 	.word	0x200005e4
 8005dec:	40080000 	.word	0x40080000
 8005df0:	200003ec 	.word	0x200003ec
 8005df4:	20000430 	.word	0x20000430
 8005df8:	200002b8 	.word	0x200002b8
 8005dfc:	42c80000 	.word	0x42c80000
 8005e00:	3ff00000 	.word	0x3ff00000
 8005e04:	200003dc 	.word	0x200003dc

08005e08 <count_digits>:
// functions for common tasks or debugging

#include "utility.h"

// count the number of digits in a number
int count_digits(int n) {
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
	int digits = 0;
 8005e10:	2300      	movs	r3, #0
 8005e12:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 8005e14:	e00a      	b.n	8005e2c <count_digits+0x24>
		n /= 10;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a09      	ldr	r2, [pc, #36]	; (8005e40 <count_digits+0x38>)
 8005e1a:	fb82 1203 	smull	r1, r2, r2, r3
 8005e1e:	1092      	asrs	r2, r2, #2
 8005e20:	17db      	asrs	r3, r3, #31
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	607b      	str	r3, [r7, #4]
		++digits;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1f1      	bne.n	8005e16 <count_digits+0xe>
	}
	return digits;
 8005e32:	68fb      	ldr	r3, [r7, #12]
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3714      	adds	r7, #20
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr
 8005e40:	66666667 	.word	0x66666667

08005e44 <str_to_uint>:
	}
	printf("\r\n");
}

// converts a string into a uint8_t array
void str_to_uint(char* str, uint8_t* arr, int length) {
 8005e44:	b480      	push	{r7}
 8005e46:	b087      	sub	sp, #28
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
	int i;
	for (i = 0; i < length; ++i) {
 8005e50:	2300      	movs	r3, #0
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	e00a      	b.n	8005e6c <str_to_uint+0x28>
		arr[i] = (uint8_t)str[i];
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	68fa      	ldr	r2, [r7, #12]
 8005e5a:	441a      	add	r2, r3
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	68b9      	ldr	r1, [r7, #8]
 8005e60:	440b      	add	r3, r1
 8005e62:	7812      	ldrb	r2, [r2, #0]
 8005e64:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < length; ++i) {
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	3301      	adds	r3, #1
 8005e6a:	617b      	str	r3, [r7, #20]
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	dbf0      	blt.n	8005e56 <str_to_uint+0x12>
	}
}
 8005e74:	bf00      	nop
 8005e76:	371c      	adds	r7, #28
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <clear_buffer>:
int people_checking_in; // the number of people whos temperatures we need to take
int no_strobe; //prevents strobe
uint8_t unexpected_return[500];
int got_unexpected;

void clear_buffer(uint8_t* esp_recv_buf) {
 8005e80:	b480      	push	{r7}
 8005e82:	b085      	sub	sp, #20
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 2000 ; i++)
 8005e88:	2300      	movs	r3, #0
 8005e8a:	60fb      	str	r3, [r7, #12]
 8005e8c:	e007      	b.n	8005e9e <clear_buffer+0x1e>
		esp_recv_buf[i] = 0;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	4413      	add	r3, r2
 8005e94:	2200      	movs	r2, #0
 8005e96:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 2000 ; i++)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	60fb      	str	r3, [r7, #12]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005ea4:	dbf3      	blt.n	8005e8e <clear_buffer+0xe>
}
 8005ea6:	bf00      	nop
 8005ea8:	3714      	adds	r7, #20
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb0:	4770      	bx	lr
	...

08005eb4 <esp8266_init>:
				   1 to use QR codes to set up
				   2 to use Nate's default testing hotspot
			fast = 0 to do full set up
				   1 to skip reset, mode set, and number of connections (useful for repeated testing as ESP remembers)
*/
bool esp8266_init(UART_HandleTypeDef* huart, SPI_HandleTypeDef* display, int wifi, int fast) {
 8005eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005eb6:	b0db      	sub	sp, #364	; 0x16c
 8005eb8:	af04      	add	r7, sp, #16
 8005eba:	f107 040c 	add.w	r4, r7, #12
 8005ebe:	6020      	str	r0, [r4, #0]
 8005ec0:	f107 0008 	add.w	r0, r7, #8
 8005ec4:	6001      	str	r1, [r0, #0]
 8005ec6:	1d39      	adds	r1, r7, #4
 8005ec8:	600a      	str	r2, [r1, #0]
 8005eca:	463a      	mov	r2, r7
 8005ecc:	6013      	str	r3, [r2, #0]
	esp_huart = huart;
 8005ece:	4aa0      	ldr	r2, [pc, #640]	; (8006150 <esp8266_init+0x29c>)
 8005ed0:	f107 030c 	add.w	r3, r7, #12
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	6013      	str	r3, [r2, #0]
	display_handle = display;
 8005ed8:	4a9e      	ldr	r2, [pc, #632]	; (8006154 <esp8266_init+0x2a0>)
 8005eda:	f107 0308 	add.w	r3, r7, #8
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	6013      	str	r3, [r2, #0]
	wait_for_send_ok = 0;
 8005ee2:	4b9d      	ldr	r3, [pc, #628]	; (8006158 <esp8266_init+0x2a4>)
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 0;
 8005ee8:	4b9c      	ldr	r3, [pc, #624]	; (800615c <esp8266_init+0x2a8>)
 8005eea:	2200      	movs	r2, #0
 8005eec:	601a      	str	r2, [r3, #0]
	good_for_send = 0;
 8005eee:	4b9c      	ldr	r3, [pc, #624]	; (8006160 <esp8266_init+0x2ac>)
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 8005ef4:	4b9b      	ldr	r3, [pc, #620]	; (8006164 <esp8266_init+0x2b0>)
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	601a      	str	r2, [r3, #0]
	message_pending_handling = 0;
 8005efa:	4b9b      	ldr	r3, [pc, #620]	; (8006168 <esp8266_init+0x2b4>)
 8005efc:	2200      	movs	r2, #0
 8005efe:	601a      	str	r2, [r3, #0]
	message_queue_head = NULL;
 8005f00:	4b9a      	ldr	r3, [pc, #616]	; (800616c <esp8266_init+0x2b8>)
 8005f02:	2200      	movs	r2, #0
 8005f04:	601a      	str	r2, [r3, #0]
	people_checking_in = 0;
 8005f06:	4b9a      	ldr	r3, [pc, #616]	; (8006170 <esp8266_init+0x2bc>)
 8005f08:	2200      	movs	r2, #0
 8005f0a:	601a      	str	r2, [r3, #0]
	got_unexpected = 0;
 8005f0c:	4b99      	ldr	r3, [pc, #612]	; (8006174 <esp8266_init+0x2c0>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	601a      	str	r2, [r3, #0]
	wait_for_tcp = 0;
 8005f12:	4b99      	ldr	r3, [pc, #612]	; (8006178 <esp8266_init+0x2c4>)
 8005f14:	2200      	movs	r2, #0
 8005f16:	601a      	str	r2, [r3, #0]
	good_to_get_ok = 0;
 8005f18:	4b98      	ldr	r3, [pc, #608]	; (800617c <esp8266_init+0x2c8>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	601a      	str	r2, [r3, #0]
	wait_tcp_close = 0;
 8005f1e:	4b98      	ldr	r3, [pc, #608]	; (8006180 <esp8266_init+0x2cc>)
 8005f20:	2200      	movs	r2, #0
 8005f22:	601a      	str	r2, [r3, #0]
	close_tcp = 0;
 8005f24:	4b97      	ldr	r3, [pc, #604]	; (8006184 <esp8266_init+0x2d0>)
 8005f26:	2200      	movs	r2, #0
 8005f28:	601a      	str	r2, [r3, #0]

	// reset and set basic params
	if (fast != 1) {
 8005f2a:	463b      	mov	r3, r7
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	f000 80a7 	beq.w	8006082 <esp8266_init+0x1ce>
		printf("reset...\r\n");
 8005f34:	4894      	ldr	r0, [pc, #592]	; (8006188 <esp8266_init+0x2d4>)
 8005f36:	f007 febf 	bl	800dcb8 <puts>
		uint8_t reset[] = "AT+RST\r\n";
 8005f3a:	4a94      	ldr	r2, [pc, #592]	; (800618c <esp8266_init+0x2d8>)
 8005f3c:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005f40:	ca07      	ldmia	r2, {r0, r1, r2}
 8005f42:	c303      	stmia	r3!, {r0, r1}
 8005f44:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(esp_huart, reset, sizeof(reset)/sizeof(uint8_t), 100);
 8005f46:	4b82      	ldr	r3, [pc, #520]	; (8006150 <esp8266_init+0x29c>)
 8005f48:	6818      	ldr	r0, [r3, #0]
 8005f4a:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 8005f4e:	2364      	movs	r3, #100	; 0x64
 8005f50:	2209      	movs	r2, #9
 8005f52:	f006 faf3 	bl	800c53c <HAL_UART_Transmit>
		clear_buffer(esp_recv_buf);
 8005f56:	488e      	ldr	r0, [pc, #568]	; (8006190 <esp8266_init+0x2dc>)
 8005f58:	f7ff ff92 	bl	8005e80 <clear_buffer>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8005f5c:	4b7c      	ldr	r3, [pc, #496]	; (8006150 <esp8266_init+0x29c>)
 8005f5e:	6818      	ldr	r0, [r3, #0]
 8005f60:	f241 3388 	movw	r3, #5000	; 0x1388
 8005f64:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005f68:	4989      	ldr	r1, [pc, #548]	; (8006190 <esp8266_init+0x2dc>)
 8005f6a:	f006 fb7a 	bl	800c662 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 8005f6e:	4988      	ldr	r1, [pc, #544]	; (8006190 <esp8266_init+0x2dc>)
 8005f70:	4888      	ldr	r0, [pc, #544]	; (8006194 <esp8266_init+0x2e0>)
 8005f72:	f007 fe2d 	bl	800dbd0 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8005f76:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	4884      	ldr	r0, [pc, #528]	; (8006190 <esp8266_init+0x2dc>)
 8005f7e:	f007 fd76 	bl	800da6e <memset>

		// set mode to station/client
		printf("set mode...\r\n");
 8005f82:	4885      	ldr	r0, [pc, #532]	; (8006198 <esp8266_init+0x2e4>)
 8005f84:	f007 fe98 	bl	800dcb8 <puts>
		uint8_t mode[] = "AT+CWMODE=1\r\n";
 8005f88:	4b84      	ldr	r3, [pc, #528]	; (800619c <esp8266_init+0x2e8>)
 8005f8a:	f107 04e8 	add.w	r4, r7, #232	; 0xe8
 8005f8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005f90:	c407      	stmia	r4!, {r0, r1, r2}
 8005f92:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, mode, sizeof(mode)/sizeof(uint8_t), 100);
 8005f94:	4b6e      	ldr	r3, [pc, #440]	; (8006150 <esp8266_init+0x29c>)
 8005f96:	6818      	ldr	r0, [r3, #0]
 8005f98:	f107 01e8 	add.w	r1, r7, #232	; 0xe8
 8005f9c:	2364      	movs	r3, #100	; 0x64
 8005f9e:	220e      	movs	r2, #14
 8005fa0:	f006 facc 	bl	800c53c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 8005fa4:	4b6a      	ldr	r3, [pc, #424]	; (8006150 <esp8266_init+0x29c>)
 8005fa6:	6818      	ldr	r0, [r3, #0]
 8005fa8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8005fac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005fb0:	4977      	ldr	r1, [pc, #476]	; (8006190 <esp8266_init+0x2dc>)
 8005fb2:	f006 fb56 	bl	800c662 <HAL_UART_Receive>
		if (strstr(esp_recv_buf, "OK") == NULL) {
 8005fb6:	497a      	ldr	r1, [pc, #488]	; (80061a0 <esp8266_init+0x2ec>)
 8005fb8:	4875      	ldr	r0, [pc, #468]	; (8006190 <esp8266_init+0x2dc>)
 8005fba:	f007 feea 	bl	800dd92 <strstr>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d114      	bne.n	8005fee <esp8266_init+0x13a>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI MODE", NULL, NULL);
 8005fc4:	4b63      	ldr	r3, [pc, #396]	; (8006154 <esp8266_init+0x2a0>)
 8005fc6:	6818      	ldr	r0, [r3, #0]
 8005fc8:	4b76      	ldr	r3, [pc, #472]	; (80061a4 <esp8266_init+0x2f0>)
 8005fca:	6819      	ldr	r1, [r3, #0]
 8005fcc:	4b76      	ldr	r3, [pc, #472]	; (80061a8 <esp8266_init+0x2f4>)
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	4b76      	ldr	r3, [pc, #472]	; (80061ac <esp8266_init+0x2f8>)
 8005fd2:	681c      	ldr	r4, [r3, #0]
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	9303      	str	r3, [sp, #12]
 8005fd8:	2300      	movs	r3, #0
 8005fda:	9302      	str	r3, [sp, #8]
 8005fdc:	4b74      	ldr	r3, [pc, #464]	; (80061b0 <esp8266_init+0x2fc>)
 8005fde:	9301      	str	r3, [sp, #4]
 8005fe0:	4b74      	ldr	r3, [pc, #464]	; (80061b4 <esp8266_init+0x300>)
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	4623      	mov	r3, r4
 8005fe6:	f7fb fde3 	bl	8001bb0 <main_display_info>
			return false;
 8005fea:	2300      	movs	r3, #0
 8005fec:	e2c6      	b.n	800657c <esp8266_init+0x6c8>
		}
		printf("%s\r\n", esp_recv_buf);
 8005fee:	4968      	ldr	r1, [pc, #416]	; (8006190 <esp8266_init+0x2dc>)
 8005ff0:	4868      	ldr	r0, [pc, #416]	; (8006194 <esp8266_init+0x2e0>)
 8005ff2:	f007 fded 	bl	800dbd0 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8005ff6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	4864      	ldr	r0, [pc, #400]	; (8006190 <esp8266_init+0x2dc>)
 8005ffe:	f007 fd36 	bl	800da6e <memset>

		// set connections to 1 at a time
		printf("set connections...\r\n");
 8006002:	486d      	ldr	r0, [pc, #436]	; (80061b8 <esp8266_init+0x304>)
 8006004:	f007 fe58 	bl	800dcb8 <puts>
		uint8_t numcons[] = "AT+CIPMUX=0\r\n";
 8006008:	4b6c      	ldr	r3, [pc, #432]	; (80061bc <esp8266_init+0x308>)
 800600a:	f107 04d8 	add.w	r4, r7, #216	; 0xd8
 800600e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006010:	c407      	stmia	r4!, {r0, r1, r2}
 8006012:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, numcons, sizeof(numcons)/sizeof(uint8_t), 100);
 8006014:	4b4e      	ldr	r3, [pc, #312]	; (8006150 <esp8266_init+0x29c>)
 8006016:	6818      	ldr	r0, [r3, #0]
 8006018:	f107 01d8 	add.w	r1, r7, #216	; 0xd8
 800601c:	2364      	movs	r3, #100	; 0x64
 800601e:	220e      	movs	r2, #14
 8006020:	f006 fa8c 	bl	800c53c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 8006024:	4b4a      	ldr	r3, [pc, #296]	; (8006150 <esp8266_init+0x29c>)
 8006026:	6818      	ldr	r0, [r3, #0]
 8006028:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800602c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006030:	4957      	ldr	r1, [pc, #348]	; (8006190 <esp8266_init+0x2dc>)
 8006032:	f006 fb16 	bl	800c662 <HAL_UART_Receive>
		if (strstr(esp_recv_buf, "OK") == NULL) {
 8006036:	495a      	ldr	r1, [pc, #360]	; (80061a0 <esp8266_init+0x2ec>)
 8006038:	4855      	ldr	r0, [pc, #340]	; (8006190 <esp8266_init+0x2dc>)
 800603a:	f007 feaa 	bl	800dd92 <strstr>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d114      	bne.n	800606e <esp8266_init+0x1ba>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI NUMCONS", NULL, NULL);
 8006044:	4b43      	ldr	r3, [pc, #268]	; (8006154 <esp8266_init+0x2a0>)
 8006046:	6818      	ldr	r0, [r3, #0]
 8006048:	4b56      	ldr	r3, [pc, #344]	; (80061a4 <esp8266_init+0x2f0>)
 800604a:	6819      	ldr	r1, [r3, #0]
 800604c:	4b56      	ldr	r3, [pc, #344]	; (80061a8 <esp8266_init+0x2f4>)
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	4b56      	ldr	r3, [pc, #344]	; (80061ac <esp8266_init+0x2f8>)
 8006052:	681c      	ldr	r4, [r3, #0]
 8006054:	2300      	movs	r3, #0
 8006056:	9303      	str	r3, [sp, #12]
 8006058:	2300      	movs	r3, #0
 800605a:	9302      	str	r3, [sp, #8]
 800605c:	4b58      	ldr	r3, [pc, #352]	; (80061c0 <esp8266_init+0x30c>)
 800605e:	9301      	str	r3, [sp, #4]
 8006060:	4b54      	ldr	r3, [pc, #336]	; (80061b4 <esp8266_init+0x300>)
 8006062:	9300      	str	r3, [sp, #0]
 8006064:	4623      	mov	r3, r4
 8006066:	f7fb fda3 	bl	8001bb0 <main_display_info>
			return false;
 800606a:	2300      	movs	r3, #0
 800606c:	e286      	b.n	800657c <esp8266_init+0x6c8>
		}
		printf("%s\r\n", esp_recv_buf);
 800606e:	4948      	ldr	r1, [pc, #288]	; (8006190 <esp8266_init+0x2dc>)
 8006070:	4848      	ldr	r0, [pc, #288]	; (8006194 <esp8266_init+0x2e0>)
 8006072:	f007 fdad 	bl	800dbd0 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8006076:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800607a:	2100      	movs	r1, #0
 800607c:	4844      	ldr	r0, [pc, #272]	; (8006190 <esp8266_init+0x2dc>)
 800607e:	f007 fcf6 	bl	800da6e <memset>
	}

	// connect to given wifi
	if (wifi != 0) {
 8006082:	1d3b      	adds	r3, r7, #4
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	f000 821e 	beq.w	80064c8 <esp8266_init+0x614>
	  printf("connect to wifi...\r\n");
 800608c:	484d      	ldr	r0, [pc, #308]	; (80061c4 <esp8266_init+0x310>)
 800608e:	f007 fe13 	bl	800dcb8 <puts>
	  if (wifi == 2) { // use nate's hotspot (testing only)
 8006092:	1d3b      	adds	r3, r7, #4
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b02      	cmp	r3, #2
 8006098:	f040 809e 	bne.w	80061d8 <esp8266_init+0x324>
		  uint8_t connect[] = "AT+CWJAP=\"TEST-HOTSPOT\",\"12345678\"\r\n"; //"DESKTOP-9GSOS18 1981" -> "89!2P9i3"; "TEST-HOTSPOT" -> "65c9O21="
 800609c:	4b4a      	ldr	r3, [pc, #296]	; (80061c8 <esp8266_init+0x314>)
 800609e:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80060a2:	461d      	mov	r5, r3
 80060a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80060a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80060a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80060aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80060ac:	e895 0003 	ldmia.w	r5, {r0, r1}
 80060b0:	6020      	str	r0, [r4, #0]
 80060b2:	3404      	adds	r4, #4
 80060b4:	7021      	strb	r1, [r4, #0]
		  //uint8_t connect[] = "AT+CWJAP=\"TEST-HOTSPOT\",\"65c9O21=\"\r\n";
		  no_strobe = 0;
 80060b6:	4b45      	ldr	r3, [pc, #276]	; (80061cc <esp8266_init+0x318>)
 80060b8:	2200      	movs	r2, #0
 80060ba:	601a      	str	r2, [r3, #0]
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 80060bc:	4b24      	ldr	r3, [pc, #144]	; (8006150 <esp8266_init+0x29c>)
 80060be:	6818      	ldr	r0, [r3, #0]
 80060c0:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80060c4:	2364      	movs	r3, #100	; 0x64
 80060c6:	2225      	movs	r2, #37	; 0x25
 80060c8:	f006 fa38 	bl	800c53c <HAL_UART_Transmit>
		  int count = 0;
 80060cc:	2300      	movs	r3, #0
 80060ce:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
		  //clear_buffer(esp_recv_buf);
		  while(1) {
			  //memset(esp_recv_buf, 0, 2000);
			  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 10000);
 80060d2:	4b1f      	ldr	r3, [pc, #124]	; (8006150 <esp8266_init+0x29c>)
 80060d4:	6818      	ldr	r0, [r3, #0]
 80060d6:	f242 7310 	movw	r3, #10000	; 0x2710
 80060da:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80060de:	492c      	ldr	r1, [pc, #176]	; (8006190 <esp8266_init+0x2dc>)
 80060e0:	f006 fabf 	bl	800c662 <HAL_UART_Receive>

			  if (strstr(esp_recv_buf, "WIFI GOT IP") != NULL) {
 80060e4:	493a      	ldr	r1, [pc, #232]	; (80061d0 <esp8266_init+0x31c>)
 80060e6:	482a      	ldr	r0, [pc, #168]	; (8006190 <esp8266_init+0x2dc>)
 80060e8:	f007 fe53 	bl	800dd92 <strstr>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d122      	bne.n	8006138 <esp8266_init+0x284>
			 	 	break;
			  }
			  ++count;
 80060f2:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80060f6:	3301      	adds	r3, #1
 80060f8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
			  if (count > 1) {
 80060fc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8006100:	2b01      	cmp	r3, #1
 8006102:	dd12      	ble.n	800612a <esp8266_init+0x276>
				  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI CONNECT", esp_recv_buf, NULL);
 8006104:	4b13      	ldr	r3, [pc, #76]	; (8006154 <esp8266_init+0x2a0>)
 8006106:	6818      	ldr	r0, [r3, #0]
 8006108:	4b26      	ldr	r3, [pc, #152]	; (80061a4 <esp8266_init+0x2f0>)
 800610a:	6819      	ldr	r1, [r3, #0]
 800610c:	4b26      	ldr	r3, [pc, #152]	; (80061a8 <esp8266_init+0x2f4>)
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	4b26      	ldr	r3, [pc, #152]	; (80061ac <esp8266_init+0x2f8>)
 8006112:	681c      	ldr	r4, [r3, #0]
 8006114:	2300      	movs	r3, #0
 8006116:	9303      	str	r3, [sp, #12]
 8006118:	4b1d      	ldr	r3, [pc, #116]	; (8006190 <esp8266_init+0x2dc>)
 800611a:	9302      	str	r3, [sp, #8]
 800611c:	4b2d      	ldr	r3, [pc, #180]	; (80061d4 <esp8266_init+0x320>)
 800611e:	9301      	str	r3, [sp, #4]
 8006120:	4b24      	ldr	r3, [pc, #144]	; (80061b4 <esp8266_init+0x300>)
 8006122:	9300      	str	r3, [sp, #0]
 8006124:	4623      	mov	r3, r4
 8006126:	f7fb fd43 	bl	8001bb0 <main_display_info>
			  }
			  memset(esp_recv_buf, 0, 2000);
 800612a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800612e:	2100      	movs	r1, #0
 8006130:	4817      	ldr	r0, [pc, #92]	; (8006190 <esp8266_init+0x2dc>)
 8006132:	f007 fc9c 	bl	800da6e <memset>
			  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 10000);
 8006136:	e7cc      	b.n	80060d2 <esp8266_init+0x21e>
			 	 	break;
 8006138:	bf00      	nop
					main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI CONNECT", NULL, NULL);
				  	return false;
			  }
		  }
		  */
		  printf("%s\r\n", esp_recv_buf);
 800613a:	4915      	ldr	r1, [pc, #84]	; (8006190 <esp8266_init+0x2dc>)
 800613c:	4815      	ldr	r0, [pc, #84]	; (8006194 <esp8266_init+0x2e0>)
 800613e:	f007 fd47 	bl	800dbd0 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 8006142:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006146:	2100      	movs	r1, #0
 8006148:	4811      	ldr	r0, [pc, #68]	; (8006190 <esp8266_init+0x2dc>)
 800614a:	f007 fc90 	bl	800da6e <memset>
 800614e:	e1bb      	b.n	80064c8 <esp8266_init+0x614>
 8006150:	2000102c 	.word	0x2000102c
 8006154:	20000374 	.word	0x20000374
 8006158:	20001028 	.word	0x20001028
 800615c:	20000650 	.word	0x20000650
 8006160:	20001038 	.word	0x20001038
 8006164:	2000103c 	.word	0x2000103c
 8006168:	20000658 	.word	0x20000658
 800616c:	200003e8 	.word	0x200003e8
 8006170:	20001030 	.word	0x20001030
 8006174:	20001020 	.word	0x20001020
 8006178:	20001040 	.word	0x20001040
 800617c:	20001044 	.word	0x20001044
 8006180:	20000654 	.word	0x20000654
 8006184:	2000104c 	.word	0x2000104c
 8006188:	080108dc 	.word	0x080108dc
 800618c:	08010a9c 	.word	0x08010a9c
 8006190:	20000850 	.word	0x20000850
 8006194:	080108e8 	.word	0x080108e8
 8006198:	080108f0 	.word	0x080108f0
 800619c:	08010aa8 	.word	0x08010aa8
 80061a0:	08010900 	.word	0x08010900
 80061a4:	20001054 	.word	0x20001054
 80061a8:	20001050 	.word	0x20001050
 80061ac:	20001024 	.word	0x20001024
 80061b0:	08010904 	.word	0x08010904
 80061b4:	08010918 	.word	0x08010918
 80061b8:	08010930 	.word	0x08010930
 80061bc:	08010ab8 	.word	0x08010ab8
 80061c0:	08010944 	.word	0x08010944
 80061c4:	08010958 	.word	0x08010958
 80061c8:	08010ac8 	.word	0x08010ac8
 80061cc:	20001048 	.word	0x20001048
 80061d0:	0801096c 	.word	0x0801096c
 80061d4:	08010978 	.word	0x08010978
	  } else { // using qr
		  uint8_t wifi_name[100];
		  memset(wifi_name, 0, 100);
 80061d8:	f107 0310 	add.w	r3, r7, #16
 80061dc:	2264      	movs	r2, #100	; 0x64
 80061de:	2100      	movs	r1, #0
 80061e0:	4618      	mov	r0, r3
 80061e2:	f007 fc44 	bl	800da6e <memset>
		  printf("Please scan QR code for WiFi name:\r\n");
 80061e6:	489d      	ldr	r0, [pc, #628]	; (800645c <esp8266_init+0x5a8>)
 80061e8:	f007 fd66 	bl	800dcb8 <puts>
		  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Scan WiFi name...", NULL, NULL, NULL);
 80061ec:	4b9c      	ldr	r3, [pc, #624]	; (8006460 <esp8266_init+0x5ac>)
 80061ee:	6818      	ldr	r0, [r3, #0]
 80061f0:	4b9c      	ldr	r3, [pc, #624]	; (8006464 <esp8266_init+0x5b0>)
 80061f2:	6819      	ldr	r1, [r3, #0]
 80061f4:	4b9c      	ldr	r3, [pc, #624]	; (8006468 <esp8266_init+0x5b4>)
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	4b9c      	ldr	r3, [pc, #624]	; (800646c <esp8266_init+0x5b8>)
 80061fa:	681c      	ldr	r4, [r3, #0]
 80061fc:	2300      	movs	r3, #0
 80061fe:	9303      	str	r3, [sp, #12]
 8006200:	2300      	movs	r3, #0
 8006202:	9302      	str	r3, [sp, #8]
 8006204:	2300      	movs	r3, #0
 8006206:	9301      	str	r3, [sp, #4]
 8006208:	4b99      	ldr	r3, [pc, #612]	; (8006470 <esp8266_init+0x5bc>)
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	4623      	mov	r3, r4
 800620e:	f7fb fccf 	bl	8001bb0 <main_display_info>
		  while (wifi_name[0] == 0) {
 8006212:	e008      	b.n	8006226 <esp8266_init+0x372>
			  HAL_UART_Receive(qr_huart, wifi_name, 100, 1000);
 8006214:	4b97      	ldr	r3, [pc, #604]	; (8006474 <esp8266_init+0x5c0>)
 8006216:	6818      	ldr	r0, [r3, #0]
 8006218:	f107 0110 	add.w	r1, r7, #16
 800621c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006220:	2264      	movs	r2, #100	; 0x64
 8006222:	f006 fa1e 	bl	800c662 <HAL_UART_Receive>
		  while (wifi_name[0] == 0) {
 8006226:	f107 0310 	add.w	r3, r7, #16
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d0f1      	beq.n	8006214 <esp8266_init+0x360>
		  }
		  printf("%s\r\n", wifi_name);
 8006230:	f107 0310 	add.w	r3, r7, #16
 8006234:	4619      	mov	r1, r3
 8006236:	4890      	ldr	r0, [pc, #576]	; (8006478 <esp8266_init+0x5c4>)
 8006238:	f007 fcca 	bl	800dbd0 <iprintf>
		  wifi_name[strlen(wifi_name)-1] = 0; // remove ending newline
 800623c:	f107 0310 	add.w	r3, r7, #16
 8006240:	4618      	mov	r0, r3
 8006242:	f7f9 ffc5 	bl	80001d0 <strlen>
 8006246:	4603      	mov	r3, r0
 8006248:	3b01      	subs	r3, #1
 800624a:	f107 0210 	add.w	r2, r7, #16
 800624e:	2100      	movs	r1, #0
 8006250:	54d1      	strb	r1, [r2, r3]

		  uint8_t wifi_pass[100];
		  memset(wifi_pass, 0, 100);
 8006252:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006256:	2264      	movs	r2, #100	; 0x64
 8006258:	2100      	movs	r1, #0
 800625a:	4618      	mov	r0, r3
 800625c:	f007 fc07 	bl	800da6e <memset>
		  printf("Please scan QR code for WiFi password:\r\n");
 8006260:	4886      	ldr	r0, [pc, #536]	; (800647c <esp8266_init+0x5c8>)
 8006262:	f007 fd29 	bl	800dcb8 <puts>
		  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Scan WiFi password...", NULL, NULL, NULL);
 8006266:	4b7e      	ldr	r3, [pc, #504]	; (8006460 <esp8266_init+0x5ac>)
 8006268:	6818      	ldr	r0, [r3, #0]
 800626a:	4b7e      	ldr	r3, [pc, #504]	; (8006464 <esp8266_init+0x5b0>)
 800626c:	6819      	ldr	r1, [r3, #0]
 800626e:	4b7e      	ldr	r3, [pc, #504]	; (8006468 <esp8266_init+0x5b4>)
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	4b7e      	ldr	r3, [pc, #504]	; (800646c <esp8266_init+0x5b8>)
 8006274:	681c      	ldr	r4, [r3, #0]
 8006276:	2300      	movs	r3, #0
 8006278:	9303      	str	r3, [sp, #12]
 800627a:	2300      	movs	r3, #0
 800627c:	9302      	str	r3, [sp, #8]
 800627e:	2300      	movs	r3, #0
 8006280:	9301      	str	r3, [sp, #4]
 8006282:	4b7f      	ldr	r3, [pc, #508]	; (8006480 <esp8266_init+0x5cc>)
 8006284:	9300      	str	r3, [sp, #0]
 8006286:	4623      	mov	r3, r4
 8006288:	f7fb fc92 	bl	8001bb0 <main_display_info>
		  while (wifi_pass[0] == 0) {
 800628c:	e008      	b.n	80062a0 <esp8266_init+0x3ec>
			  HAL_UART_Receive(qr_huart, wifi_pass, 100, 1000);
 800628e:	4b79      	ldr	r3, [pc, #484]	; (8006474 <esp8266_init+0x5c0>)
 8006290:	6818      	ldr	r0, [r3, #0]
 8006292:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8006296:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800629a:	2264      	movs	r2, #100	; 0x64
 800629c:	f006 f9e1 	bl	800c662 <HAL_UART_Receive>
		  while (wifi_pass[0] == 0) {
 80062a0:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d0f2      	beq.n	800628e <esp8266_init+0x3da>
		  }
		  printf("%s\r\n", wifi_pass);
 80062a8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80062ac:	4619      	mov	r1, r3
 80062ae:	4872      	ldr	r0, [pc, #456]	; (8006478 <esp8266_init+0x5c4>)
 80062b0:	f007 fc8e 	bl	800dbd0 <iprintf>
		  wifi_pass[strlen(wifi_pass)-1] = 0; // remove ending newline
 80062b4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7f9 ff89 	bl	80001d0 <strlen>
 80062be:	4603      	mov	r3, r0
 80062c0:	3b01      	subs	r3, #1
 80062c2:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80062c6:	4413      	add	r3, r2
 80062c8:	2200      	movs	r2, #0
 80062ca:	f803 2ce4 	strb.w	r2, [r3, #-228]
		  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Starting up...", "Please wait", NULL, NULL);
 80062ce:	4b64      	ldr	r3, [pc, #400]	; (8006460 <esp8266_init+0x5ac>)
 80062d0:	6818      	ldr	r0, [r3, #0]
 80062d2:	4b64      	ldr	r3, [pc, #400]	; (8006464 <esp8266_init+0x5b0>)
 80062d4:	6819      	ldr	r1, [r3, #0]
 80062d6:	4b64      	ldr	r3, [pc, #400]	; (8006468 <esp8266_init+0x5b4>)
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	4b64      	ldr	r3, [pc, #400]	; (800646c <esp8266_init+0x5b8>)
 80062dc:	681c      	ldr	r4, [r3, #0]
 80062de:	2300      	movs	r3, #0
 80062e0:	9303      	str	r3, [sp, #12]
 80062e2:	2300      	movs	r3, #0
 80062e4:	9302      	str	r3, [sp, #8]
 80062e6:	4b67      	ldr	r3, [pc, #412]	; (8006484 <esp8266_init+0x5d0>)
 80062e8:	9301      	str	r3, [sp, #4]
 80062ea:	4b67      	ldr	r3, [pc, #412]	; (8006488 <esp8266_init+0x5d4>)
 80062ec:	9300      	str	r3, [sp, #0]
 80062ee:	4623      	mov	r3, r4
 80062f0:	f7fb fc5e 	bl	8001bb0 <main_display_info>

		  int c_size = strlen(wifi_name) + strlen(wifi_pass) + 16;
 80062f4:	f107 0310 	add.w	r3, r7, #16
 80062f8:	4618      	mov	r0, r3
 80062fa:	f7f9 ff69 	bl	80001d0 <strlen>
 80062fe:	4604      	mov	r4, r0
 8006300:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006304:	4618      	mov	r0, r3
 8006306:	f7f9 ff63 	bl	80001d0 <strlen>
 800630a:	4603      	mov	r3, r0
 800630c:	4423      	add	r3, r4
 800630e:	3310      	adds	r3, #16
 8006310:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
		  uint8_t connect[c_size];
 8006314:	f8d7 514c 	ldr.w	r5, [r7, #332]	; 0x14c
 8006318:	466b      	mov	r3, sp
 800631a:	461e      	mov	r6, r3
 800631c:	1e6b      	subs	r3, r5, #1
 800631e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8006322:	462b      	mov	r3, r5
 8006324:	4619      	mov	r1, r3
 8006326:	f04f 0200 	mov.w	r2, #0
 800632a:	f04f 0300 	mov.w	r3, #0
 800632e:	f04f 0400 	mov.w	r4, #0
 8006332:	00d4      	lsls	r4, r2, #3
 8006334:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006338:	00cb      	lsls	r3, r1, #3
 800633a:	462b      	mov	r3, r5
 800633c:	4619      	mov	r1, r3
 800633e:	f04f 0200 	mov.w	r2, #0
 8006342:	f04f 0300 	mov.w	r3, #0
 8006346:	f04f 0400 	mov.w	r4, #0
 800634a:	00d4      	lsls	r4, r2, #3
 800634c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006350:	00cb      	lsls	r3, r1, #3
 8006352:	462b      	mov	r3, r5
 8006354:	3307      	adds	r3, #7
 8006356:	08db      	lsrs	r3, r3, #3
 8006358:	00db      	lsls	r3, r3, #3
 800635a:	ebad 0d03 	sub.w	sp, sp, r3
 800635e:	ab04      	add	r3, sp, #16
 8006360:	3300      	adds	r3, #0
 8006362:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
		  char connect_str[c_size];
 8006366:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 800636a:	1e43      	subs	r3, r0, #1
 800636c:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8006370:	4603      	mov	r3, r0
 8006372:	4619      	mov	r1, r3
 8006374:	f04f 0200 	mov.w	r2, #0
 8006378:	f04f 0300 	mov.w	r3, #0
 800637c:	f04f 0400 	mov.w	r4, #0
 8006380:	00d4      	lsls	r4, r2, #3
 8006382:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006386:	00cb      	lsls	r3, r1, #3
 8006388:	4603      	mov	r3, r0
 800638a:	4619      	mov	r1, r3
 800638c:	f04f 0200 	mov.w	r2, #0
 8006390:	f04f 0300 	mov.w	r3, #0
 8006394:	f04f 0400 	mov.w	r4, #0
 8006398:	00d4      	lsls	r4, r2, #3
 800639a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800639e:	00cb      	lsls	r3, r1, #3
 80063a0:	4603      	mov	r3, r0
 80063a2:	3307      	adds	r3, #7
 80063a4:	08db      	lsrs	r3, r3, #3
 80063a6:	00db      	lsls	r3, r3, #3
 80063a8:	ebad 0d03 	sub.w	sp, sp, r3
 80063ac:	ab04      	add	r3, sp, #16
 80063ae:	3300      	adds	r3, #0
 80063b0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
		  sprintf(connect_str, "AT+CWJAP=\"%s\",\"%s\"\r\n", wifi_name, wifi_pass);
 80063b4:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 80063b8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80063bc:	f107 0210 	add.w	r2, r7, #16
 80063c0:	4932      	ldr	r1, [pc, #200]	; (800648c <esp8266_init+0x5d8>)
 80063c2:	f007 fc93 	bl	800dcec <siprintf>
		  printf("Connection command: %s\r\n", connect_str);
 80063c6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80063ca:	4619      	mov	r1, r3
 80063cc:	4830      	ldr	r0, [pc, #192]	; (8006490 <esp8266_init+0x5dc>)
 80063ce:	f007 fbff 	bl	800dbd0 <iprintf>
		  str_to_uint(connect_str, connect, 216);
 80063d2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80063d6:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80063da:	22d8      	movs	r2, #216	; 0xd8
 80063dc:	4618      	mov	r0, r3
 80063de:	f7ff fd31 	bl	8005e44 <str_to_uint>
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 80063e2:	4b2c      	ldr	r3, [pc, #176]	; (8006494 <esp8266_init+0x5e0>)
 80063e4:	6818      	ldr	r0, [r3, #0]
 80063e6:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80063ea:	b2aa      	uxth	r2, r5
 80063ec:	2364      	movs	r3, #100	; 0x64
 80063ee:	f006 f8a5 	bl	800c53c <HAL_UART_Transmit>
		  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 80063f2:	4b28      	ldr	r3, [pc, #160]	; (8006494 <esp8266_init+0x5e0>)
 80063f4:	6818      	ldr	r0, [r3, #0]
 80063f6:	f241 3388 	movw	r3, #5000	; 0x1388
 80063fa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80063fe:	4926      	ldr	r1, [pc, #152]	; (8006498 <esp8266_init+0x5e4>)
 8006400:	f006 f92f 	bl	800c662 <HAL_UART_Receive>
		  int count = 0;
 8006404:	2300      	movs	r3, #0
 8006406:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 800640a:	e04b      	b.n	80064a4 <esp8266_init+0x5f0>
			  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800640c:	4b21      	ldr	r3, [pc, #132]	; (8006494 <esp8266_init+0x5e0>)
 800640e:	6818      	ldr	r0, [r3, #0]
 8006410:	f241 3388 	movw	r3, #5000	; 0x1388
 8006414:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006418:	491f      	ldr	r1, [pc, #124]	; (8006498 <esp8266_init+0x5e4>)
 800641a:	f006 f922 	bl	800c662 <HAL_UART_Receive>
			  ++count;
 800641e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8006422:	3301      	adds	r3, #1
 8006424:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
			  if (count > 10) {
 8006428:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800642c:	2b0a      	cmp	r3, #10
 800642e:	dd39      	ble.n	80064a4 <esp8266_init+0x5f0>
					main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI CONNECT", NULL, NULL);
 8006430:	4b0b      	ldr	r3, [pc, #44]	; (8006460 <esp8266_init+0x5ac>)
 8006432:	6818      	ldr	r0, [r3, #0]
 8006434:	4b0b      	ldr	r3, [pc, #44]	; (8006464 <esp8266_init+0x5b0>)
 8006436:	6819      	ldr	r1, [r3, #0]
 8006438:	4b0b      	ldr	r3, [pc, #44]	; (8006468 <esp8266_init+0x5b4>)
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	4b0b      	ldr	r3, [pc, #44]	; (800646c <esp8266_init+0x5b8>)
 800643e:	681c      	ldr	r4, [r3, #0]
 8006440:	2300      	movs	r3, #0
 8006442:	9303      	str	r3, [sp, #12]
 8006444:	2300      	movs	r3, #0
 8006446:	9302      	str	r3, [sp, #8]
 8006448:	4b14      	ldr	r3, [pc, #80]	; (800649c <esp8266_init+0x5e8>)
 800644a:	9301      	str	r3, [sp, #4]
 800644c:	4b14      	ldr	r3, [pc, #80]	; (80064a0 <esp8266_init+0x5ec>)
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	4623      	mov	r3, r4
 8006452:	f7fb fbad 	bl	8001bb0 <main_display_info>
				  	return false;
 8006456:	2300      	movs	r3, #0
 8006458:	46b5      	mov	sp, r6
 800645a:	e08f      	b.n	800657c <esp8266_init+0x6c8>
 800645c:	0801098c 	.word	0x0801098c
 8006460:	20000374 	.word	0x20000374
 8006464:	20001054 	.word	0x20001054
 8006468:	20001050 	.word	0x20001050
 800646c:	20001024 	.word	0x20001024
 8006470:	080109b0 	.word	0x080109b0
 8006474:	200005f0 	.word	0x200005f0
 8006478:	080108e8 	.word	0x080108e8
 800647c:	080109c4 	.word	0x080109c4
 8006480:	080109ec 	.word	0x080109ec
 8006484:	08010a04 	.word	0x08010a04
 8006488:	08010a10 	.word	0x08010a10
 800648c:	08010a20 	.word	0x08010a20
 8006490:	08010a38 	.word	0x08010a38
 8006494:	2000102c 	.word	0x2000102c
 8006498:	20000850 	.word	0x20000850
 800649c:	08010978 	.word	0x08010978
 80064a0:	08010918 	.word	0x08010918
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 80064a4:	4938      	ldr	r1, [pc, #224]	; (8006588 <esp8266_init+0x6d4>)
 80064a6:	4839      	ldr	r0, [pc, #228]	; (800658c <esp8266_init+0x6d8>)
 80064a8:	f007 fc73 	bl	800dd92 <strstr>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d0ac      	beq.n	800640c <esp8266_init+0x558>
			  }
		  }
		  printf("%s\r\n", esp_recv_buf);
 80064b2:	4936      	ldr	r1, [pc, #216]	; (800658c <esp8266_init+0x6d8>)
 80064b4:	4836      	ldr	r0, [pc, #216]	; (8006590 <esp8266_init+0x6dc>)
 80064b6:	f007 fb8b 	bl	800dbd0 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 80064ba:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80064be:	2100      	movs	r1, #0
 80064c0:	4832      	ldr	r0, [pc, #200]	; (800658c <esp8266_init+0x6d8>)
 80064c2:	f007 fad4 	bl	800da6e <memset>
 80064c6:	46b5      	mov	sp, r6
	  }
	}

	// start tcp connection to server
	printf("connect to VQ web server...\r\n");
 80064c8:	4832      	ldr	r0, [pc, #200]	; (8006594 <esp8266_init+0x6e0>)
 80064ca:	f007 fbf5 	bl	800dcb8 <puts>
	uint8_t start[] = "AT+CIPSTART=\"TCP\",\"virtualqueue477.herokuapp.com\",80\r\n";
 80064ce:	4b32      	ldr	r3, [pc, #200]	; (8006598 <esp8266_init+0x6e4>)
 80064d0:	f507 7482 	add.w	r4, r7, #260	; 0x104
 80064d4:	461d      	mov	r5, r3
 80064d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80064d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80064da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80064dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80064de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80064e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80064e2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80064e6:	6020      	str	r0, [r4, #0]
 80064e8:	3404      	adds	r4, #4
 80064ea:	8021      	strh	r1, [r4, #0]
 80064ec:	3402      	adds	r4, #2
 80064ee:	0c0b      	lsrs	r3, r1, #16
 80064f0:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 80064f2:	4b2a      	ldr	r3, [pc, #168]	; (800659c <esp8266_init+0x6e8>)
 80064f4:	6818      	ldr	r0, [r3, #0]
 80064f6:	f507 7182 	add.w	r1, r7, #260	; 0x104
 80064fa:	2364      	movs	r3, #100	; 0x64
 80064fc:	2237      	movs	r2, #55	; 0x37
 80064fe:	f006 f81d 	bl	800c53c <HAL_UART_Transmit>
	HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8006502:	4b26      	ldr	r3, [pc, #152]	; (800659c <esp8266_init+0x6e8>)
 8006504:	6818      	ldr	r0, [r3, #0]
 8006506:	f241 3388 	movw	r3, #5000	; 0x1388
 800650a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800650e:	491f      	ldr	r1, [pc, #124]	; (800658c <esp8266_init+0x6d8>)
 8006510:	f006 f8a7 	bl	800c662 <HAL_UART_Receive>
	if (strstr(esp_recv_buf, "OK") == NULL) {
 8006514:	4922      	ldr	r1, [pc, #136]	; (80065a0 <esp8266_init+0x6ec>)
 8006516:	481d      	ldr	r0, [pc, #116]	; (800658c <esp8266_init+0x6d8>)
 8006518:	f007 fc3b 	bl	800dd92 <strstr>
 800651c:	4603      	mov	r3, r0
 800651e:	2b00      	cmp	r3, #0
 8006520:	d114      	bne.n	800654c <esp8266_init+0x698>
		main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI TCP", NULL, NULL);
 8006522:	4b20      	ldr	r3, [pc, #128]	; (80065a4 <esp8266_init+0x6f0>)
 8006524:	6818      	ldr	r0, [r3, #0]
 8006526:	4b20      	ldr	r3, [pc, #128]	; (80065a8 <esp8266_init+0x6f4>)
 8006528:	6819      	ldr	r1, [r3, #0]
 800652a:	4b20      	ldr	r3, [pc, #128]	; (80065ac <esp8266_init+0x6f8>)
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	4b20      	ldr	r3, [pc, #128]	; (80065b0 <esp8266_init+0x6fc>)
 8006530:	681c      	ldr	r4, [r3, #0]
 8006532:	2300      	movs	r3, #0
 8006534:	9303      	str	r3, [sp, #12]
 8006536:	2300      	movs	r3, #0
 8006538:	9302      	str	r3, [sp, #8]
 800653a:	4b1e      	ldr	r3, [pc, #120]	; (80065b4 <esp8266_init+0x700>)
 800653c:	9301      	str	r3, [sp, #4]
 800653e:	4b1e      	ldr	r3, [pc, #120]	; (80065b8 <esp8266_init+0x704>)
 8006540:	9300      	str	r3, [sp, #0]
 8006542:	4623      	mov	r3, r4
 8006544:	f7fb fb34 	bl	8001bb0 <main_display_info>
		return false;
 8006548:	2300      	movs	r3, #0
 800654a:	e017      	b.n	800657c <esp8266_init+0x6c8>
	}
	printf("%s\r\n", esp_recv_buf);
 800654c:	490f      	ldr	r1, [pc, #60]	; (800658c <esp8266_init+0x6d8>)
 800654e:	4810      	ldr	r0, [pc, #64]	; (8006590 <esp8266_init+0x6dc>)
 8006550:	f007 fb3e 	bl	800dbd0 <iprintf>
	memset(esp_recv_buf, 0, 2000);
 8006554:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006558:	2100      	movs	r1, #0
 800655a:	480c      	ldr	r0, [pc, #48]	; (800658c <esp8266_init+0x6d8>)
 800655c:	f007 fa87 	bl	800da6e <memset>

	__HAL_UART_ENABLE_IT(esp_huart, UART_IT_IDLE); // enable IDLE line detection as message length is variable
 8006560:	4b0e      	ldr	r3, [pc, #56]	; (800659c <esp8266_init+0x6e8>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	4b0c      	ldr	r3, [pc, #48]	; (800659c <esp8266_init+0x6e8>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f042 0210 	orr.w	r2, r2, #16
 8006572:	601a      	str	r2, [r3, #0]
	printf("ESP8266 INIT COMPLETE\r\n");
 8006574:	4811      	ldr	r0, [pc, #68]	; (80065bc <esp8266_init+0x708>)
 8006576:	f007 fb9f 	bl	800dcb8 <puts>
	return true;
 800657a:	2301      	movs	r3, #1
}
 800657c:	4618      	mov	r0, r3
 800657e:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 8006582:	46bd      	mov	sp, r7
 8006584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006586:	bf00      	nop
 8006588:	0801096c 	.word	0x0801096c
 800658c:	20000850 	.word	0x20000850
 8006590:	080108e8 	.word	0x080108e8
 8006594:	08010a54 	.word	0x08010a54
 8006598:	08010af0 	.word	0x08010af0
 800659c:	2000102c 	.word	0x2000102c
 80065a0:	08010900 	.word	0x08010900
 80065a4:	20000374 	.word	0x20000374
 80065a8:	20001054 	.word	0x20001054
 80065ac:	20001050 	.word	0x20001050
 80065b0:	20001024 	.word	0x20001024
 80065b4:	08010a74 	.word	0x08010a74
 80065b8:	08010918 	.word	0x08010918
 80065bc:	08010a84 	.word	0x08010a84

080065c0 <new_message>:

// adds new message to message queue
// NOTE: pass url_len = actual size - 1
// ^ this may be fixed later
void new_message(int type, uint8_t* url, int url_len) {
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b086      	sub	sp, #24
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
	printf("INSERTING NEW MESSAGE\r\n");
 80065cc:	4823      	ldr	r0, [pc, #140]	; (800665c <new_message+0x9c>)
 80065ce:	f007 fb73 	bl	800dcb8 <puts>
	WifiMessage *m = malloc(sizeof(WifiMessage));
 80065d2:	2010      	movs	r0, #16
 80065d4:	f007 fa30 	bl	800da38 <malloc>
 80065d8:	4603      	mov	r3, r0
 80065da:	613b      	str	r3, [r7, #16]
	m->type = type;
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	601a      	str	r2, [r3, #0]
	m->url = malloc(url_len+1);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	3301      	adds	r3, #1
 80065e6:	4618      	mov	r0, r3
 80065e8:	f007 fa26 	bl	800da38 <malloc>
 80065ec:	4603      	mov	r3, r0
 80065ee:	461a      	mov	r2, r3
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	605a      	str	r2, [r3, #4]
	memcpy(m->url, url, url_len);
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	68b9      	ldr	r1, [r7, #8]
 80065fc:	4618      	mov	r0, r3
 80065fe:	f007 fa2b 	bl	800da58 <memcpy>
	m->url[url_len] = '\0';
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	4413      	add	r3, r2
 800660a:	2200      	movs	r2, #0
 800660c:	701a      	strb	r2, [r3, #0]
	m->url_len = url_len;
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	609a      	str	r2, [r3, #8]
	m->next = NULL;
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	2200      	movs	r2, #0
 8006618:	60da      	str	r2, [r3, #12]
	if (message_queue_head == NULL) {
 800661a:	4b11      	ldr	r3, [pc, #68]	; (8006660 <new_message+0xa0>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d106      	bne.n	8006630 <new_message+0x70>
		printf("INSERTED AS HEAD\r\n");
 8006622:	4810      	ldr	r0, [pc, #64]	; (8006664 <new_message+0xa4>)
 8006624:	f007 fb48 	bl	800dcb8 <puts>
		message_queue_head = m;
 8006628:	4a0d      	ldr	r2, [pc, #52]	; (8006660 <new_message+0xa0>)
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	6013      	str	r3, [r2, #0]
 800662e:	e00d      	b.n	800664c <new_message+0x8c>
	} else {
		WifiMessage *tmp = message_queue_head;
 8006630:	4b0b      	ldr	r3, [pc, #44]	; (8006660 <new_message+0xa0>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 8006636:	e002      	b.n	800663e <new_message+0x7e>
			tmp = tmp->next;
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1f8      	bne.n	8006638 <new_message+0x78>
		}
		tmp->next = m;
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	60da      	str	r2, [r3, #12]
	}
	printf("NEW MESSAGE INSERTED\r\n");
 800664c:	4806      	ldr	r0, [pc, #24]	; (8006668 <new_message+0xa8>)
 800664e:	f007 fb33 	bl	800dcb8 <puts>
}
 8006652:	bf00      	nop
 8006654:	3718      	adds	r7, #24
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	08010b28 	.word	0x08010b28
 8006660:	200003e8 	.word	0x200003e8
 8006664:	08010b40 	.word	0x08010b40
 8006668:	08010b54 	.word	0x08010b54

0800666c <get_ok_to_send>:

// gets ok from ESP to send over data (GET request)
void get_ok_to_send() {
 800666c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800666e:	b087      	sub	sp, #28
 8006670:	af00      	add	r7, sp, #0
 8006672:	466b      	mov	r3, sp
 8006674:	461e      	mov	r6, r3
	good_to_get_ok = 0;
 8006676:	4b44      	ldr	r3, [pc, #272]	; (8006788 <get_ok_to_send+0x11c>)
 8006678:	2200      	movs	r2, #0
 800667a:	601a      	str	r2, [r3, #0]
	wait_for_send_ok = 1;
 800667c:	4b43      	ldr	r3, [pc, #268]	; (800678c <get_ok_to_send+0x120>)
 800667e:	2201      	movs	r2, #1
 8006680:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 8006682:	4b43      	ldr	r3, [pc, #268]	; (8006790 <get_ok_to_send+0x124>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	60fb      	str	r3, [r7, #12]
	int digits = count_digits(m->url_len + GET_LEN);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	334e      	adds	r3, #78	; 0x4e
 800668e:	4618      	mov	r0, r3
 8006690:	f7ff fbba 	bl	8005e08 <count_digits>
 8006694:	6138      	str	r0, [r7, #16]

	// create command
	uint8_t send_cmd[digits + SEND_CMD_LEN];
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	f103 050d 	add.w	r5, r3, #13
 800669c:	1e6b      	subs	r3, r5, #1
 800669e:	617b      	str	r3, [r7, #20]
 80066a0:	462b      	mov	r3, r5
 80066a2:	4619      	mov	r1, r3
 80066a4:	f04f 0200 	mov.w	r2, #0
 80066a8:	f04f 0300 	mov.w	r3, #0
 80066ac:	f04f 0400 	mov.w	r4, #0
 80066b0:	00d4      	lsls	r4, r2, #3
 80066b2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80066b6:	00cb      	lsls	r3, r1, #3
 80066b8:	462b      	mov	r3, r5
 80066ba:	4619      	mov	r1, r3
 80066bc:	f04f 0200 	mov.w	r2, #0
 80066c0:	f04f 0300 	mov.w	r3, #0
 80066c4:	f04f 0400 	mov.w	r4, #0
 80066c8:	00d4      	lsls	r4, r2, #3
 80066ca:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80066ce:	00cb      	lsls	r3, r1, #3
 80066d0:	462b      	mov	r3, r5
 80066d2:	3307      	adds	r3, #7
 80066d4:	08db      	lsrs	r3, r3, #3
 80066d6:	00db      	lsls	r3, r3, #3
 80066d8:	ebad 0d03 	sub.w	sp, sp, r3
 80066dc:	466b      	mov	r3, sp
 80066de:	3300      	adds	r3, #0
 80066e0:	60bb      	str	r3, [r7, #8]
	char send_cmd_str[digits + SEND_CMD_LEN];
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	f103 000d 	add.w	r0, r3, #13
 80066e8:	1e43      	subs	r3, r0, #1
 80066ea:	607b      	str	r3, [r7, #4]
 80066ec:	4603      	mov	r3, r0
 80066ee:	4619      	mov	r1, r3
 80066f0:	f04f 0200 	mov.w	r2, #0
 80066f4:	f04f 0300 	mov.w	r3, #0
 80066f8:	f04f 0400 	mov.w	r4, #0
 80066fc:	00d4      	lsls	r4, r2, #3
 80066fe:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006702:	00cb      	lsls	r3, r1, #3
 8006704:	4603      	mov	r3, r0
 8006706:	4619      	mov	r1, r3
 8006708:	f04f 0200 	mov.w	r2, #0
 800670c:	f04f 0300 	mov.w	r3, #0
 8006710:	f04f 0400 	mov.w	r4, #0
 8006714:	00d4      	lsls	r4, r2, #3
 8006716:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800671a:	00cb      	lsls	r3, r1, #3
 800671c:	4603      	mov	r3, r0
 800671e:	3307      	adds	r3, #7
 8006720:	08db      	lsrs	r3, r3, #3
 8006722:	00db      	lsls	r3, r3, #3
 8006724:	ebad 0d03 	sub.w	sp, sp, r3
 8006728:	466b      	mov	r3, sp
 800672a:	3300      	adds	r3, #0
 800672c:	603b      	str	r3, [r7, #0]
	sprintf(send_cmd_str, "AT+CIPSEND=%d\r\n", m->url_len + GET_LEN);
 800672e:	6838      	ldr	r0, [r7, #0]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	334e      	adds	r3, #78	; 0x4e
 8006736:	461a      	mov	r2, r3
 8006738:	4916      	ldr	r1, [pc, #88]	; (8006794 <get_ok_to_send+0x128>)
 800673a:	f007 fad7 	bl	800dcec <siprintf>
	str_to_uint(send_cmd_str, send_cmd, digits + SEND_CMD_LEN);
 800673e:	6838      	ldr	r0, [r7, #0]
 8006740:	68b9      	ldr	r1, [r7, #8]
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	330d      	adds	r3, #13
 8006746:	461a      	mov	r2, r3
 8006748:	f7ff fb7c 	bl	8005e44 <str_to_uint>

	// send
	printf("asking to send...\r\n");
 800674c:	4812      	ldr	r0, [pc, #72]	; (8006798 <get_ok_to_send+0x12c>)
 800674e:	f007 fab3 	bl	800dcb8 <puts>
	memset(esp_recv_buf, 0, 2000);
 8006752:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006756:	2100      	movs	r1, #0
 8006758:	4810      	ldr	r0, [pc, #64]	; (800679c <get_ok_to_send+0x130>)
 800675a:	f007 f988 	bl	800da6e <memset>
	HAL_UART_Transmit(esp_huart, send_cmd, sizeof(send_cmd)/sizeof(uint8_t), 100);
 800675e:	4b10      	ldr	r3, [pc, #64]	; (80067a0 <get_ok_to_send+0x134>)
 8006760:	6818      	ldr	r0, [r3, #0]
 8006762:	68b9      	ldr	r1, [r7, #8]
 8006764:	b2aa      	uxth	r2, r5
 8006766:	2364      	movs	r3, #100	; 0x64
 8006768:	f005 fee8 	bl	800c53c <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800676c:	4b0c      	ldr	r3, [pc, #48]	; (80067a0 <get_ok_to_send+0x134>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006774:	4909      	ldr	r1, [pc, #36]	; (800679c <get_ok_to_send+0x130>)
 8006776:	4618      	mov	r0, r3
 8006778:	f006 f8e2 	bl	800c940 <HAL_UART_Receive_DMA>
 800677c:	46b5      	mov	sp, r6
}
 800677e:	bf00      	nop
 8006780:	371c      	adds	r7, #28
 8006782:	46bd      	mov	sp, r7
 8006784:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006786:	bf00      	nop
 8006788:	20001044 	.word	0x20001044
 800678c:	20001028 	.word	0x20001028
 8006790:	200003e8 	.word	0x200003e8
 8006794:	08010b6c 	.word	0x08010b6c
 8006798:	08010b7c 	.word	0x08010b7c
 800679c:	20000850 	.word	0x20000850
 80067a0:	2000102c 	.word	0x2000102c

080067a4 <send_message>:

// have gotten ok to send, so now send the data
void send_message() {
 80067a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067a6:	b087      	sub	sp, #28
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	466b      	mov	r3, sp
 80067ac:	461e      	mov	r6, r3
	printf("OK TO SEND:\r\n");
 80067ae:	4847      	ldr	r0, [pc, #284]	; (80068cc <send_message+0x128>)
 80067b0:	f007 fa82 	bl	800dcb8 <puts>
	printf("%s\r\n", esp_recv_buf);
 80067b4:	4946      	ldr	r1, [pc, #280]	; (80068d0 <send_message+0x12c>)
 80067b6:	4847      	ldr	r0, [pc, #284]	; (80068d4 <send_message+0x130>)
 80067b8:	f007 fa0a 	bl	800dbd0 <iprintf>
	good_for_send = 0;
 80067bc:	4b46      	ldr	r3, [pc, #280]	; (80068d8 <send_message+0x134>)
 80067be:	2200      	movs	r2, #0
 80067c0:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 1;
 80067c2:	4b46      	ldr	r3, [pc, #280]	; (80068dc <send_message+0x138>)
 80067c4:	2201      	movs	r2, #1
 80067c6:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 80067c8:	4b45      	ldr	r3, [pc, #276]	; (80068e0 <send_message+0x13c>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	613b      	str	r3, [r7, #16]

	// create "string" to send
	uint8_t data[m->url_len + GET_LEN];
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f103 054e 	add.w	r5, r3, #78	; 0x4e
 80067d6:	1e6b      	subs	r3, r5, #1
 80067d8:	617b      	str	r3, [r7, #20]
 80067da:	462b      	mov	r3, r5
 80067dc:	4619      	mov	r1, r3
 80067de:	f04f 0200 	mov.w	r2, #0
 80067e2:	f04f 0300 	mov.w	r3, #0
 80067e6:	f04f 0400 	mov.w	r4, #0
 80067ea:	00d4      	lsls	r4, r2, #3
 80067ec:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80067f0:	00cb      	lsls	r3, r1, #3
 80067f2:	462b      	mov	r3, r5
 80067f4:	4619      	mov	r1, r3
 80067f6:	f04f 0200 	mov.w	r2, #0
 80067fa:	f04f 0300 	mov.w	r3, #0
 80067fe:	f04f 0400 	mov.w	r4, #0
 8006802:	00d4      	lsls	r4, r2, #3
 8006804:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006808:	00cb      	lsls	r3, r1, #3
 800680a:	462b      	mov	r3, r5
 800680c:	3307      	adds	r3, #7
 800680e:	08db      	lsrs	r3, r3, #3
 8006810:	00db      	lsls	r3, r3, #3
 8006812:	ebad 0d03 	sub.w	sp, sp, r3
 8006816:	466b      	mov	r3, sp
 8006818:	3300      	adds	r3, #0
 800681a:	60fb      	str	r3, [r7, #12]
	char data_str[m->url_len + GET_LEN];
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	f103 004e 	add.w	r0, r3, #78	; 0x4e
 8006824:	1e43      	subs	r3, r0, #1
 8006826:	60bb      	str	r3, [r7, #8]
 8006828:	4603      	mov	r3, r0
 800682a:	4619      	mov	r1, r3
 800682c:	f04f 0200 	mov.w	r2, #0
 8006830:	f04f 0300 	mov.w	r3, #0
 8006834:	f04f 0400 	mov.w	r4, #0
 8006838:	00d4      	lsls	r4, r2, #3
 800683a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800683e:	00cb      	lsls	r3, r1, #3
 8006840:	4603      	mov	r3, r0
 8006842:	4619      	mov	r1, r3
 8006844:	f04f 0200 	mov.w	r2, #0
 8006848:	f04f 0300 	mov.w	r3, #0
 800684c:	f04f 0400 	mov.w	r4, #0
 8006850:	00d4      	lsls	r4, r2, #3
 8006852:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006856:	00cb      	lsls	r3, r1, #3
 8006858:	4603      	mov	r3, r0
 800685a:	3307      	adds	r3, #7
 800685c:	08db      	lsrs	r3, r3, #3
 800685e:	00db      	lsls	r3, r3, #3
 8006860:	ebad 0d03 	sub.w	sp, sp, r3
 8006864:	466b      	mov	r3, sp
 8006866:	3300      	adds	r3, #0
 8006868:	607b      	str	r3, [r7, #4]
	sprintf(data_str, "GET %s HTTP/1.1\r\nHost: virtualqueue477.herokuapp.com\r\nConnection: keep-alive\r\n\r\n", m->url);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	461a      	mov	r2, r3
 8006872:	491c      	ldr	r1, [pc, #112]	; (80068e4 <send_message+0x140>)
 8006874:	f007 fa3a 	bl	800dcec <siprintf>
	str_to_uint(data_str, data, m->url_len + GET_LEN);
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	68f9      	ldr	r1, [r7, #12]
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	334e      	adds	r3, #78	; 0x4e
 8006882:	461a      	mov	r2, r3
 8006884:	f7ff fade 	bl	8005e44 <str_to_uint>

	// send
	printf("sending...\r\n");
 8006888:	4817      	ldr	r0, [pc, #92]	; (80068e8 <send_message+0x144>)
 800688a:	f007 fa15 	bl	800dcb8 <puts>
	printf("To send:\r\n%s\r\n", data_str);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4619      	mov	r1, r3
 8006892:	4816      	ldr	r0, [pc, #88]	; (80068ec <send_message+0x148>)
 8006894:	f007 f99c 	bl	800dbd0 <iprintf>
	memset(esp_recv_buf, 0, 2000);
 8006898:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800689c:	2100      	movs	r1, #0
 800689e:	480c      	ldr	r0, [pc, #48]	; (80068d0 <send_message+0x12c>)
 80068a0:	f007 f8e5 	bl	800da6e <memset>
	HAL_UART_Transmit(esp_huart, data, sizeof(data)/sizeof(uint8_t), 100);
 80068a4:	4b12      	ldr	r3, [pc, #72]	; (80068f0 <send_message+0x14c>)
 80068a6:	6818      	ldr	r0, [r3, #0]
 80068a8:	68f9      	ldr	r1, [r7, #12]
 80068aa:	b2aa      	uxth	r2, r5
 80068ac:	2364      	movs	r3, #100	; 0x64
 80068ae:	f005 fe45 	bl	800c53c <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 80068b2:	4b0f      	ldr	r3, [pc, #60]	; (80068f0 <send_message+0x14c>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80068ba:	4905      	ldr	r1, [pc, #20]	; (80068d0 <send_message+0x12c>)
 80068bc:	4618      	mov	r0, r3
 80068be:	f006 f83f 	bl	800c940 <HAL_UART_Receive_DMA>
 80068c2:	46b5      	mov	sp, r6
}
 80068c4:	bf00      	nop
 80068c6:	371c      	adds	r7, #28
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068cc:	08010b90 	.word	0x08010b90
 80068d0:	20000850 	.word	0x20000850
 80068d4:	080108e8 	.word	0x080108e8
 80068d8:	20001038 	.word	0x20001038
 80068dc:	20000650 	.word	0x20000650
 80068e0:	200003e8 	.word	0x200003e8
 80068e4:	08010ba0 	.word	0x08010ba0
 80068e8:	08010bf4 	.word	0x08010bf4
 80068ec:	08010c00 	.word	0x08010c00
 80068f0:	2000102c 	.word	0x2000102c

080068f4 <handle_message_response>:

// have gotten a reponse from the web server
// determine the type and handle appropriately
void handle_message_response() {
 80068f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068f6:	b0a7      	sub	sp, #156	; 0x9c
 80068f8:	af04      	add	r7, sp, #16
 80068fa:	466b      	mov	r3, sp
 80068fc:	461e      	mov	r6, r3
	printf("Response: %s\r\n", esp_recv_buf);
 80068fe:	49a2      	ldr	r1, [pc, #648]	; (8006b88 <handle_message_response+0x294>)
 8006900:	48a2      	ldr	r0, [pc, #648]	; (8006b8c <handle_message_response+0x298>)
 8006902:	f007 f965 	bl	800dbd0 <iprintf>
	WifiMessage *m = message_queue_head;
 8006906:	4ba2      	ldr	r3, [pc, #648]	; (8006b90 <handle_message_response+0x29c>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

	// if not ok, abandon
	if (strstr(esp_recv_buf, "HTTP/1.1 200 OK") == NULL) {
 800690e:	49a1      	ldr	r1, [pc, #644]	; (8006b94 <handle_message_response+0x2a0>)
 8006910:	489d      	ldr	r0, [pc, #628]	; (8006b88 <handle_message_response+0x294>)
 8006912:	f007 fa3e 	bl	800dd92 <strstr>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d136      	bne.n	800698a <handle_message_response+0x96>
		printf("HTTP ERROR\r\n");
 800691c:	489e      	ldr	r0, [pc, #632]	; (8006b98 <handle_message_response+0x2a4>)
 800691e:	f007 f9cb 	bl	800dcb8 <puts>
		char error[19];
		sprintf(error, "ERROR: HTTP FAIL %d", m->type);
 8006922:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800692c:	499b      	ldr	r1, [pc, #620]	; (8006b9c <handle_message_response+0x2a8>)
 800692e:	4618      	mov	r0, r3
 8006930:	f007 f9dc 	bl	800dcec <siprintf>
		main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, esp_recv_buf, NULL);
 8006934:	4b9a      	ldr	r3, [pc, #616]	; (8006ba0 <handle_message_response+0x2ac>)
 8006936:	6818      	ldr	r0, [r3, #0]
 8006938:	4b9a      	ldr	r3, [pc, #616]	; (8006ba4 <handle_message_response+0x2b0>)
 800693a:	6819      	ldr	r1, [r3, #0]
 800693c:	4b9a      	ldr	r3, [pc, #616]	; (8006ba8 <handle_message_response+0x2b4>)
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	4b9a      	ldr	r3, [pc, #616]	; (8006bac <handle_message_response+0x2b8>)
 8006942:	681c      	ldr	r4, [r3, #0]
 8006944:	2300      	movs	r3, #0
 8006946:	9303      	str	r3, [sp, #12]
 8006948:	4b8f      	ldr	r3, [pc, #572]	; (8006b88 <handle_message_response+0x294>)
 800694a:	9302      	str	r3, [sp, #8]
 800694c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006950:	9301      	str	r3, [sp, #4]
 8006952:	4b97      	ldr	r3, [pc, #604]	; (8006bb0 <handle_message_response+0x2bc>)
 8006954:	9300      	str	r3, [sp, #0]
 8006956:	4623      	mov	r3, r4
 8006958:	f7fb f92a 	bl	8001bb0 <main_display_info>
		message_queue_head = message_queue_head->next;
 800695c:	4b8c      	ldr	r3, [pc, #560]	; (8006b90 <handle_message_response+0x29c>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68db      	ldr	r3, [r3, #12]
 8006962:	4a8b      	ldr	r2, [pc, #556]	; (8006b90 <handle_message_response+0x29c>)
 8006964:	6013      	str	r3, [r2, #0]
		free(m->url);
 8006966:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	4618      	mov	r0, r3
 800696e:	f007 f86b 	bl	800da48 <free>
		free(m);
 8006972:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8006976:	f007 f867 	bl	800da48 <free>
		message_pending_handling = 0;
 800697a:	4b8e      	ldr	r3, [pc, #568]	; (8006bb4 <handle_message_response+0x2c0>)
 800697c:	2200      	movs	r2, #0
 800697e:	601a      	str	r2, [r3, #0]
		ready_for_next_message = 1;
 8006980:	4b8d      	ldr	r3, [pc, #564]	; (8006bb8 <handle_message_response+0x2c4>)
 8006982:	2201      	movs	r2, #1
 8006984:	601a      	str	r2, [r3, #0]
		return;
 8006986:	bf00      	nop
 8006988:	e1ec      	b.n	8006d64 <handle_message_response+0x470>
	}

	// get JSON out of repsonse
	char* start = index(esp_recv_buf, '{');
 800698a:	217b      	movs	r1, #123	; 0x7b
 800698c:	487e      	ldr	r0, [pc, #504]	; (8006b88 <handle_message_response+0x294>)
 800698e:	f007 f82d 	bl	800d9ec <index>
 8006992:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
	char* end = rindex(esp_recv_buf, '}');
 8006996:	217d      	movs	r1, #125	; 0x7d
 8006998:	487b      	ldr	r0, [pc, #492]	; (8006b88 <handle_message_response+0x294>)
 800699a:	f007 f995 	bl	800dcc8 <rindex>
 800699e:	67f8      	str	r0, [r7, #124]	; 0x7c
	int json_len = end-start + 1;
 80069a0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80069a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	3301      	adds	r3, #1
 80069aa:	67bb      	str	r3, [r7, #120]	; 0x78
	printf("JSON length: %d\r\n", json_len);
 80069ac:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80069ae:	4883      	ldr	r0, [pc, #524]	; (8006bbc <handle_message_response+0x2c8>)
 80069b0:	f007 f90e 	bl	800dbd0 <iprintf>
	if (json_len <= 0) {
 80069b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	dc36      	bgt.n	8006a28 <handle_message_response+0x134>
		printf("ERROR: JSON NOT FOUND IN STRING\r\n");
 80069ba:	4881      	ldr	r0, [pc, #516]	; (8006bc0 <handle_message_response+0x2cc>)
 80069bc:	f007 f97c 	bl	800dcb8 <puts>
		char error[18];
		sprintf(error, "ERROR: JSON DNE %d", m->type);
 80069c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80069ca:	497e      	ldr	r1, [pc, #504]	; (8006bc4 <handle_message_response+0x2d0>)
 80069cc:	4618      	mov	r0, r3
 80069ce:	f007 f98d 	bl	800dcec <siprintf>
		main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 80069d2:	4b73      	ldr	r3, [pc, #460]	; (8006ba0 <handle_message_response+0x2ac>)
 80069d4:	6818      	ldr	r0, [r3, #0]
 80069d6:	4b73      	ldr	r3, [pc, #460]	; (8006ba4 <handle_message_response+0x2b0>)
 80069d8:	6819      	ldr	r1, [r3, #0]
 80069da:	4b73      	ldr	r3, [pc, #460]	; (8006ba8 <handle_message_response+0x2b4>)
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	4b73      	ldr	r3, [pc, #460]	; (8006bac <handle_message_response+0x2b8>)
 80069e0:	681c      	ldr	r4, [r3, #0]
 80069e2:	2300      	movs	r3, #0
 80069e4:	9303      	str	r3, [sp, #12]
 80069e6:	2300      	movs	r3, #0
 80069e8:	9302      	str	r3, [sp, #8]
 80069ea:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80069ee:	9301      	str	r3, [sp, #4]
 80069f0:	4b6f      	ldr	r3, [pc, #444]	; (8006bb0 <handle_message_response+0x2bc>)
 80069f2:	9300      	str	r3, [sp, #0]
 80069f4:	4623      	mov	r3, r4
 80069f6:	f7fb f8db 	bl	8001bb0 <main_display_info>
		message_queue_head = message_queue_head->next;
 80069fa:	4b65      	ldr	r3, [pc, #404]	; (8006b90 <handle_message_response+0x29c>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	4a63      	ldr	r2, [pc, #396]	; (8006b90 <handle_message_response+0x29c>)
 8006a02:	6013      	str	r3, [r2, #0]
		free(m->url);
 8006a04:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f007 f81c 	bl	800da48 <free>
		free(m);
 8006a10:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8006a14:	f007 f818 	bl	800da48 <free>
		message_pending_handling = 0;
 8006a18:	4b66      	ldr	r3, [pc, #408]	; (8006bb4 <handle_message_response+0x2c0>)
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	601a      	str	r2, [r3, #0]
		ready_for_next_message = 1;
 8006a1e:	4b66      	ldr	r3, [pc, #408]	; (8006bb8 <handle_message_response+0x2c4>)
 8006a20:	2201      	movs	r2, #1
 8006a22:	601a      	str	r2, [r3, #0]
		return;
 8006a24:	bf00      	nop
 8006a26:	e19d      	b.n	8006d64 <handle_message_response+0x470>
	}
	char json[json_len+1];
 8006a28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a2a:	1c58      	adds	r0, r3, #1
 8006a2c:	1e43      	subs	r3, r0, #1
 8006a2e:	677b      	str	r3, [r7, #116]	; 0x74
 8006a30:	4603      	mov	r3, r0
 8006a32:	4619      	mov	r1, r3
 8006a34:	f04f 0200 	mov.w	r2, #0
 8006a38:	f04f 0300 	mov.w	r3, #0
 8006a3c:	f04f 0400 	mov.w	r4, #0
 8006a40:	00d4      	lsls	r4, r2, #3
 8006a42:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006a46:	00cb      	lsls	r3, r1, #3
 8006a48:	4603      	mov	r3, r0
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	f04f 0200 	mov.w	r2, #0
 8006a50:	f04f 0300 	mov.w	r3, #0
 8006a54:	f04f 0400 	mov.w	r4, #0
 8006a58:	00d4      	lsls	r4, r2, #3
 8006a5a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006a5e:	00cb      	lsls	r3, r1, #3
 8006a60:	4603      	mov	r3, r0
 8006a62:	3307      	adds	r3, #7
 8006a64:	08db      	lsrs	r3, r3, #3
 8006a66:	00db      	lsls	r3, r3, #3
 8006a68:	ebad 0d03 	sub.w	sp, sp, r3
 8006a6c:	ab04      	add	r3, sp, #16
 8006a6e:	3300      	adds	r3, #0
 8006a70:	673b      	str	r3, [r7, #112]	; 0x70
	memcpy(json, start, json_len);
 8006a72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a74:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006a76:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f006 ffec 	bl	800da58 <memcpy>
	json[json_len] = 0;
 8006a80:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8006a82:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a84:	4413      	add	r3, r2
 8006a86:	2200      	movs	r2, #0
 8006a88:	701a      	strb	r2, [r3, #0]
	printf("JSON string: %s\r\n", json);
 8006a8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	484e      	ldr	r0, [pc, #312]	; (8006bc8 <handle_message_response+0x2d4>)
 8006a90:	f007 f89e 	bl	800dbd0 <iprintf>

	// determine type
	if (m->type == 1) { // QR scan
 8006a94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	2b01      	cmp	r3, #1
 8006a9c:	f040 80ac 	bne.w	8006bf8 <handle_message_response+0x304>
		printf("WAS QR SCAN\r\n");
 8006aa0:	484a      	ldr	r0, [pc, #296]	; (8006bcc <handle_message_response+0x2d8>)
 8006aa2:	f007 f909 	bl	800dcb8 <puts>
		barcode_server_msg* parsed_message = barcode_parse_json(esp_recv_buf);
 8006aa6:	4838      	ldr	r0, [pc, #224]	; (8006b88 <handle_message_response+0x294>)
 8006aa8:	f7fb fd9a 	bl	80025e0 <barcode_parse_json>
 8006aac:	6678      	str	r0, [r7, #100]	; 0x64
		if (parsed_message == NULL) {
 8006aae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d120      	bne.n	8006af6 <handle_message_response+0x202>
			printf("FAILED TO PARSE JSON\r\n");
 8006ab4:	4846      	ldr	r0, [pc, #280]	; (8006bd0 <handle_message_response+0x2dc>)
 8006ab6:	f007 f8ff 	bl	800dcb8 <puts>
			char error[19];
			sprintf(error, "ERROR: JSON FAIL %d", m->type);
 8006aba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006ac4:	4943      	ldr	r1, [pc, #268]	; (8006bd4 <handle_message_response+0x2e0>)
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f007 f910 	bl	800dcec <siprintf>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 8006acc:	4b34      	ldr	r3, [pc, #208]	; (8006ba0 <handle_message_response+0x2ac>)
 8006ace:	6818      	ldr	r0, [r3, #0]
 8006ad0:	4b34      	ldr	r3, [pc, #208]	; (8006ba4 <handle_message_response+0x2b0>)
 8006ad2:	6819      	ldr	r1, [r3, #0]
 8006ad4:	4b34      	ldr	r3, [pc, #208]	; (8006ba8 <handle_message_response+0x2b4>)
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	4b34      	ldr	r3, [pc, #208]	; (8006bac <handle_message_response+0x2b8>)
 8006ada:	681c      	ldr	r4, [r3, #0]
 8006adc:	2300      	movs	r3, #0
 8006ade:	9303      	str	r3, [sp, #12]
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	9302      	str	r3, [sp, #8]
 8006ae4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006ae8:	9301      	str	r3, [sp, #4]
 8006aea:	4b31      	ldr	r3, [pc, #196]	; (8006bb0 <handle_message_response+0x2bc>)
 8006aec:	9300      	str	r3, [sp, #0]
 8006aee:	4623      	mov	r3, r4
 8006af0:	f7fb f85e 	bl	8001bb0 <main_display_info>
 8006af4:	e11c      	b.n	8006d30 <handle_message_response+0x43c>
		} else {
			print_out_barcode_msg(parsed_message);
 8006af6:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8006af8:	f7fc fa2a 	bl	8002f50 <print_out_barcode_msg>
			if (parsed_message->isCheckingIn == true) { // take temps
 8006afc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006afe:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d108      	bne.n	8006b18 <handle_message_response+0x224>
				people_checking_in += parsed_message->customer.numPeople;
 8006b06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b08:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8006b0c:	4b32      	ldr	r3, [pc, #200]	; (8006bd8 <handle_message_response+0x2e4>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4413      	add	r3, r2
 8006b12:	4a31      	ldr	r2, [pc, #196]	; (8006bd8 <handle_message_response+0x2e4>)
 8006b14:	6013      	str	r3, [r2, #0]
 8006b16:	e033      	b.n	8006b80 <handle_message_response+0x28c>
			} else if (parsed_message->customer.numPeople == 0) { // can only occur on first scan
 8006b18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d116      	bne.n	8006b50 <handle_message_response+0x25c>
				printf("FIRST SCAN, WELCOME TO QUEUE\r\n");
 8006b22:	482e      	ldr	r0, [pc, #184]	; (8006bdc <handle_message_response+0x2e8>)
 8006b24:	f007 f8c8 	bl	800dcb8 <puts>
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "     Welcome to the ABC Store!", "You are now in the Virtual Queue!", NULL, NULL);
 8006b28:	4b1d      	ldr	r3, [pc, #116]	; (8006ba0 <handle_message_response+0x2ac>)
 8006b2a:	6818      	ldr	r0, [r3, #0]
 8006b2c:	4b1d      	ldr	r3, [pc, #116]	; (8006ba4 <handle_message_response+0x2b0>)
 8006b2e:	6819      	ldr	r1, [r3, #0]
 8006b30:	4b1d      	ldr	r3, [pc, #116]	; (8006ba8 <handle_message_response+0x2b4>)
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	4b1d      	ldr	r3, [pc, #116]	; (8006bac <handle_message_response+0x2b8>)
 8006b36:	681c      	ldr	r4, [r3, #0]
 8006b38:	2300      	movs	r3, #0
 8006b3a:	9303      	str	r3, [sp, #12]
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	9302      	str	r3, [sp, #8]
 8006b40:	4b27      	ldr	r3, [pc, #156]	; (8006be0 <handle_message_response+0x2ec>)
 8006b42:	9301      	str	r3, [sp, #4]
 8006b44:	4b27      	ldr	r3, [pc, #156]	; (8006be4 <handle_message_response+0x2f0>)
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	4623      	mov	r3, r4
 8006b4a:	f7fb f831 	bl	8001bb0 <main_display_info>
 8006b4e:	e017      	b.n	8006b80 <handle_message_response+0x28c>
			} else {
				printf("NOT YOUR TURN\r\n");
 8006b50:	4825      	ldr	r0, [pc, #148]	; (8006be8 <handle_message_response+0x2f4>)
 8006b52:	f007 f8b1 	bl	800dcb8 <puts>
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Sorry,", parsed_message->customer.name, "It is not your turn to enter.", "Check your device for your place in the queue.");
 8006b56:	4b12      	ldr	r3, [pc, #72]	; (8006ba0 <handle_message_response+0x2ac>)
 8006b58:	6818      	ldr	r0, [r3, #0]
 8006b5a:	4b12      	ldr	r3, [pc, #72]	; (8006ba4 <handle_message_response+0x2b0>)
 8006b5c:	6819      	ldr	r1, [r3, #0]
 8006b5e:	4b12      	ldr	r3, [pc, #72]	; (8006ba8 <handle_message_response+0x2b4>)
 8006b60:	681c      	ldr	r4, [r3, #0]
 8006b62:	4b12      	ldr	r3, [pc, #72]	; (8006bac <handle_message_response+0x2b8>)
 8006b64:	681d      	ldr	r5, [r3, #0]
 8006b66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b68:	3304      	adds	r3, #4
 8006b6a:	4a20      	ldr	r2, [pc, #128]	; (8006bec <handle_message_response+0x2f8>)
 8006b6c:	9203      	str	r2, [sp, #12]
 8006b6e:	4a20      	ldr	r2, [pc, #128]	; (8006bf0 <handle_message_response+0x2fc>)
 8006b70:	9202      	str	r2, [sp, #8]
 8006b72:	9301      	str	r3, [sp, #4]
 8006b74:	4b1f      	ldr	r3, [pc, #124]	; (8006bf4 <handle_message_response+0x300>)
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	462b      	mov	r3, r5
 8006b7a:	4622      	mov	r2, r4
 8006b7c:	f7fb f818 	bl	8001bb0 <main_display_info>
			}
			free(parsed_message);
 8006b80:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8006b82:	f006 ff61 	bl	800da48 <free>
 8006b86:	e0d3      	b.n	8006d30 <handle_message_response+0x43c>
 8006b88:	20000850 	.word	0x20000850
 8006b8c:	08010c10 	.word	0x08010c10
 8006b90:	200003e8 	.word	0x200003e8
 8006b94:	08010c20 	.word	0x08010c20
 8006b98:	08010c30 	.word	0x08010c30
 8006b9c:	08010c3c 	.word	0x08010c3c
 8006ba0:	20000374 	.word	0x20000374
 8006ba4:	20001054 	.word	0x20001054
 8006ba8:	20001050 	.word	0x20001050
 8006bac:	20001024 	.word	0x20001024
 8006bb0:	08010918 	.word	0x08010918
 8006bb4:	20000658 	.word	0x20000658
 8006bb8:	2000103c 	.word	0x2000103c
 8006bbc:	08010c50 	.word	0x08010c50
 8006bc0:	08010c64 	.word	0x08010c64
 8006bc4:	08010c88 	.word	0x08010c88
 8006bc8:	08010c9c 	.word	0x08010c9c
 8006bcc:	08010cb0 	.word	0x08010cb0
 8006bd0:	08010cc0 	.word	0x08010cc0
 8006bd4:	08010cd8 	.word	0x08010cd8
 8006bd8:	20001030 	.word	0x20001030
 8006bdc:	08010cec 	.word	0x08010cec
 8006be0:	08010d0c 	.word	0x08010d0c
 8006be4:	08010d30 	.word	0x08010d30
 8006be8:	08010d50 	.word	0x08010d50
 8006bec:	08010d60 	.word	0x08010d60
 8006bf0:	08010d90 	.word	0x08010d90
 8006bf4:	08010db0 	.word	0x08010db0
		}
	} else if (m->type == 2) { // things w/o data - entry, exit, tempError, unauthEntry
 8006bf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	2b02      	cmp	r3, #2
 8006c00:	d131      	bne.n	8006c66 <handle_message_response+0x372>
		printf("WAS NO DATA TYPE (ENTRY, EXIT, TEMP ERROR, UNAUTH ENTRY)\r\n");
 8006c02:	485a      	ldr	r0, [pc, #360]	; (8006d6c <handle_message_response+0x478>)
 8006c04:	f007 f858 	bl	800dcb8 <puts>
		no_data_server_msg* parsed_message = no_data_parse_json(esp_recv_buf);
 8006c08:	4859      	ldr	r0, [pc, #356]	; (8006d70 <handle_message_response+0x47c>)
 8006c0a:	f7fb ff23 	bl	8002a54 <no_data_parse_json>
 8006c0e:	66b8      	str	r0, [r7, #104]	; 0x68
		if (parsed_message == NULL) {
 8006c10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d120      	bne.n	8006c58 <handle_message_response+0x364>
			printf("FAILED TO PARSE JSON\r\n");
 8006c16:	4857      	ldr	r0, [pc, #348]	; (8006d74 <handle_message_response+0x480>)
 8006c18:	f007 f84e 	bl	800dcb8 <puts>
			char error[19];
			sprintf(error, "ERROR: JSON FAIL %d", m->type);
 8006c1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	f107 0314 	add.w	r3, r7, #20
 8006c26:	4954      	ldr	r1, [pc, #336]	; (8006d78 <handle_message_response+0x484>)
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f007 f85f 	bl	800dcec <siprintf>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 8006c2e:	4b53      	ldr	r3, [pc, #332]	; (8006d7c <handle_message_response+0x488>)
 8006c30:	6818      	ldr	r0, [r3, #0]
 8006c32:	4b53      	ldr	r3, [pc, #332]	; (8006d80 <handle_message_response+0x48c>)
 8006c34:	6819      	ldr	r1, [r3, #0]
 8006c36:	4b53      	ldr	r3, [pc, #332]	; (8006d84 <handle_message_response+0x490>)
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	4b53      	ldr	r3, [pc, #332]	; (8006d88 <handle_message_response+0x494>)
 8006c3c:	681c      	ldr	r4, [r3, #0]
 8006c3e:	2300      	movs	r3, #0
 8006c40:	9303      	str	r3, [sp, #12]
 8006c42:	2300      	movs	r3, #0
 8006c44:	9302      	str	r3, [sp, #8]
 8006c46:	f107 0314 	add.w	r3, r7, #20
 8006c4a:	9301      	str	r3, [sp, #4]
 8006c4c:	4b4f      	ldr	r3, [pc, #316]	; (8006d8c <handle_message_response+0x498>)
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	4623      	mov	r3, r4
 8006c52:	f7fa ffad 	bl	8001bb0 <main_display_info>
 8006c56:	e06b      	b.n	8006d30 <handle_message_response+0x43c>
		} else {
			print_out_no_data_msg(parsed_message);
 8006c58:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006c5a:	f7fc f9b3 	bl	8002fc4 <print_out_no_data_msg>
			free(parsed_message);
 8006c5e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006c60:	f006 fef2 	bl	800da48 <free>
 8006c64:	e064      	b.n	8006d30 <handle_message_response+0x43c>
		}
	} else if (m->type == 3) { // status for display
 8006c66:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2b03      	cmp	r3, #3
 8006c6e:	d15f      	bne.n	8006d30 <handle_message_response+0x43c>
		printf("WAS STATUS\r\n");
 8006c70:	4847      	ldr	r0, [pc, #284]	; (8006d90 <handle_message_response+0x49c>)
 8006c72:	f007 f821 	bl	800dcb8 <puts>
		status_server_msg* parsed_message = status_parse_json(esp_recv_buf);
 8006c76:	483e      	ldr	r0, [pc, #248]	; (8006d70 <handle_message_response+0x47c>)
 8006c78:	f7fb ffd0 	bl	8002c1c <status_parse_json>
 8006c7c:	66f8      	str	r0, [r7, #108]	; 0x6c
		if (parsed_message == NULL) {
 8006c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d11e      	bne.n	8006cc2 <handle_message_response+0x3ce>
			printf("FAILED TO PARSE JSON\r\n");
 8006c84:	483b      	ldr	r0, [pc, #236]	; (8006d74 <handle_message_response+0x480>)
 8006c86:	f007 f817 	bl	800dcb8 <puts>
			char error[19];
			sprintf(error, "ERROR: JSON FAIL %d", m->type);
 8006c8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	463b      	mov	r3, r7
 8006c92:	4939      	ldr	r1, [pc, #228]	; (8006d78 <handle_message_response+0x484>)
 8006c94:	4618      	mov	r0, r3
 8006c96:	f007 f829 	bl	800dcec <siprintf>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 8006c9a:	4b38      	ldr	r3, [pc, #224]	; (8006d7c <handle_message_response+0x488>)
 8006c9c:	6818      	ldr	r0, [r3, #0]
 8006c9e:	4b38      	ldr	r3, [pc, #224]	; (8006d80 <handle_message_response+0x48c>)
 8006ca0:	6819      	ldr	r1, [r3, #0]
 8006ca2:	4b38      	ldr	r3, [pc, #224]	; (8006d84 <handle_message_response+0x490>)
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	4b38      	ldr	r3, [pc, #224]	; (8006d88 <handle_message_response+0x494>)
 8006ca8:	681c      	ldr	r4, [r3, #0]
 8006caa:	2300      	movs	r3, #0
 8006cac:	9303      	str	r3, [sp, #12]
 8006cae:	2300      	movs	r3, #0
 8006cb0:	9302      	str	r3, [sp, #8]
 8006cb2:	463b      	mov	r3, r7
 8006cb4:	9301      	str	r3, [sp, #4]
 8006cb6:	4b35      	ldr	r3, [pc, #212]	; (8006d8c <handle_message_response+0x498>)
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	4623      	mov	r3, r4
 8006cbc:	f7fa ff78 	bl	8001bb0 <main_display_info>
 8006cc0:	e036      	b.n	8006d30 <handle_message_response+0x43c>
		} else {
			if(queue_length != parsed_message->queueLength || num_in_store != parsed_message->numPeopleInStore || store_capacity != parsed_message->maxCapacity){
 8006cc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cc4:	685a      	ldr	r2, [r3, #4]
 8006cc6:	4b2f      	ldr	r3, [pc, #188]	; (8006d84 <handle_message_response+0x490>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d10b      	bne.n	8006ce6 <handle_message_response+0x3f2>
 8006cce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cd0:	689a      	ldr	r2, [r3, #8]
 8006cd2:	4b2b      	ldr	r3, [pc, #172]	; (8006d80 <handle_message_response+0x48c>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d105      	bne.n	8006ce6 <handle_message_response+0x3f2>
 8006cda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cdc:	68da      	ldr	r2, [r3, #12]
 8006cde:	4b2a      	ldr	r3, [pc, #168]	; (8006d88 <handle_message_response+0x494>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d021      	beq.n	8006d2a <handle_message_response+0x436>
				print_out_status_msg(parsed_message);
 8006ce6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006ce8:	f7fc f97c 	bl	8002fe4 <print_out_status_msg>
				queue_length = parsed_message->queueLength;
 8006cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	4a24      	ldr	r2, [pc, #144]	; (8006d84 <handle_message_response+0x490>)
 8006cf2:	6013      	str	r3, [r2, #0]
				num_in_store = parsed_message->numPeopleInStore;
 8006cf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	4a21      	ldr	r2, [pc, #132]	; (8006d80 <handle_message_response+0x48c>)
 8006cfa:	6013      	str	r3, [r2, #0]
				store_capacity = parsed_message->maxCapacity;
 8006cfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	4a21      	ldr	r2, [pc, #132]	; (8006d88 <handle_message_response+0x494>)
 8006d02:	6013      	str	r3, [r2, #0]
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "     Welcome to ABC store!", NULL, NULL, NULL);
 8006d04:	4b1d      	ldr	r3, [pc, #116]	; (8006d7c <handle_message_response+0x488>)
 8006d06:	6818      	ldr	r0, [r3, #0]
 8006d08:	4b1d      	ldr	r3, [pc, #116]	; (8006d80 <handle_message_response+0x48c>)
 8006d0a:	6819      	ldr	r1, [r3, #0]
 8006d0c:	4b1d      	ldr	r3, [pc, #116]	; (8006d84 <handle_message_response+0x490>)
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	4b1d      	ldr	r3, [pc, #116]	; (8006d88 <handle_message_response+0x494>)
 8006d12:	681c      	ldr	r4, [r3, #0]
 8006d14:	2300      	movs	r3, #0
 8006d16:	9303      	str	r3, [sp, #12]
 8006d18:	2300      	movs	r3, #0
 8006d1a:	9302      	str	r3, [sp, #8]
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	9301      	str	r3, [sp, #4]
 8006d20:	4b1c      	ldr	r3, [pc, #112]	; (8006d94 <handle_message_response+0x4a0>)
 8006d22:	9300      	str	r3, [sp, #0]
 8006d24:	4623      	mov	r3, r4
 8006d26:	f7fa ff43 	bl	8001bb0 <main_display_info>
			}
			free(parsed_message);
 8006d2a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006d2c:	f006 fe8c 	bl	800da48 <free>
		}
	}

	// remove message from queue
	message_queue_head = message_queue_head->next;
 8006d30:	4b19      	ldr	r3, [pc, #100]	; (8006d98 <handle_message_response+0x4a4>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	4a18      	ldr	r2, [pc, #96]	; (8006d98 <handle_message_response+0x4a4>)
 8006d38:	6013      	str	r3, [r2, #0]
	free(m->url);
 8006d3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	4618      	mov	r0, r3
 8006d42:	f006 fe81 	bl	800da48 <free>
	free(m);
 8006d46:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8006d4a:	f006 fe7d 	bl	800da48 <free>
	message_pending_handling = 0;
 8006d4e:	4b13      	ldr	r3, [pc, #76]	; (8006d9c <handle_message_response+0x4a8>)
 8006d50:	2200      	movs	r2, #0
 8006d52:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 8006d54:	4b12      	ldr	r3, [pc, #72]	; (8006da0 <handle_message_response+0x4ac>)
 8006d56:	2201      	movs	r2, #1
 8006d58:	601a      	str	r2, [r3, #0]
	printf("DONE HANDLING RESPONSE\r\n");
 8006d5a:	4812      	ldr	r0, [pc, #72]	; (8006da4 <handle_message_response+0x4b0>)
 8006d5c:	f006 ffac 	bl	800dcb8 <puts>
 8006d60:	46b5      	mov	sp, r6
 8006d62:	e000      	b.n	8006d66 <handle_message_response+0x472>
 8006d64:	46b5      	mov	sp, r6
}
 8006d66:	378c      	adds	r7, #140	; 0x8c
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d6c:	08010db8 	.word	0x08010db8
 8006d70:	20000850 	.word	0x20000850
 8006d74:	08010cc0 	.word	0x08010cc0
 8006d78:	08010cd8 	.word	0x08010cd8
 8006d7c:	20000374 	.word	0x20000374
 8006d80:	20001054 	.word	0x20001054
 8006d84:	20001050 	.word	0x20001050
 8006d88:	20001024 	.word	0x20001024
 8006d8c:	08010918 	.word	0x08010918
 8006d90:	08010df4 	.word	0x08010df4
 8006d94:	08010e00 	.word	0x08010e00
 8006d98:	200003e8 	.word	0x200003e8
 8006d9c:	20000658 	.word	0x20000658
 8006da0:	2000103c 	.word	0x2000103c
 8006da4:	08010e1c 	.word	0x08010e1c

08006da8 <tcp_connect>:

void tcp_connect() {
 8006da8:	b5b0      	push	{r4, r5, r7, lr}
 8006daa:	b08e      	sub	sp, #56	; 0x38
 8006dac:	af00      	add	r7, sp, #0
	ready_for_next_message = 0;
 8006dae:	4b18      	ldr	r3, [pc, #96]	; (8006e10 <tcp_connect+0x68>)
 8006db0:	2200      	movs	r2, #0
 8006db2:	601a      	str	r2, [r3, #0]
	wait_for_tcp = 1;
 8006db4:	4b17      	ldr	r3, [pc, #92]	; (8006e14 <tcp_connect+0x6c>)
 8006db6:	2201      	movs	r2, #1
 8006db8:	601a      	str	r2, [r3, #0]
	uint8_t start[] = "AT+CIPSTART=\"TCP\",\"virtualqueue477.herokuapp.com\",80\r\n";
 8006dba:	4b17      	ldr	r3, [pc, #92]	; (8006e18 <tcp_connect+0x70>)
 8006dbc:	463c      	mov	r4, r7
 8006dbe:	461d      	mov	r5, r3
 8006dc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006dc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006dc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006dc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006dc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006dca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006dcc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8006dd0:	6020      	str	r0, [r4, #0]
 8006dd2:	3404      	adds	r4, #4
 8006dd4:	8021      	strh	r1, [r4, #0]
 8006dd6:	3402      	adds	r4, #2
 8006dd8:	0c0b      	lsrs	r3, r1, #16
 8006dda:	7023      	strb	r3, [r4, #0]
	memset(esp_recv_buf, 0, 2000);
 8006ddc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006de0:	2100      	movs	r1, #0
 8006de2:	480e      	ldr	r0, [pc, #56]	; (8006e1c <tcp_connect+0x74>)
 8006de4:	f006 fe43 	bl	800da6e <memset>
	HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 8006de8:	4b0d      	ldr	r3, [pc, #52]	; (8006e20 <tcp_connect+0x78>)
 8006dea:	6818      	ldr	r0, [r3, #0]
 8006dec:	4639      	mov	r1, r7
 8006dee:	2364      	movs	r3, #100	; 0x64
 8006df0:	2237      	movs	r2, #55	; 0x37
 8006df2:	f005 fba3 	bl	800c53c <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8006df6:	4b0a      	ldr	r3, [pc, #40]	; (8006e20 <tcp_connect+0x78>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006dfe:	4907      	ldr	r1, [pc, #28]	; (8006e1c <tcp_connect+0x74>)
 8006e00:	4618      	mov	r0, r3
 8006e02:	f005 fd9d 	bl	800c940 <HAL_UART_Receive_DMA>
}
 8006e06:	bf00      	nop
 8006e08:	3738      	adds	r7, #56	; 0x38
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bdb0      	pop	{r4, r5, r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	2000103c 	.word	0x2000103c
 8006e14:	20001040 	.word	0x20001040
 8006e18:	08010af0 	.word	0x08010af0
 8006e1c:	20000850 	.word	0x20000850
 8006e20:	2000102c 	.word	0x2000102c

08006e24 <send_entry>:
	HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
}

// enqueues an entry message
void send_entry() {
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b092      	sub	sp, #72	; 0x48
 8006e28:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/enteredStore?storeSecret=grp4";
 8006e2a:	4a08      	ldr	r2, [pc, #32]	; (8006e4c <send_entry+0x28>)
 8006e2c:	1d3b      	adds	r3, r7, #4
 8006e2e:	4611      	mov	r1, r2
 8006e30:	2244      	movs	r2, #68	; 0x44
 8006e32:	4618      	mov	r0, r3
 8006e34:	f006 fe10 	bl	800da58 <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 8006e38:	1d3b      	adds	r3, r7, #4
 8006e3a:	2243      	movs	r2, #67	; 0x43
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	2002      	movs	r0, #2
 8006e40:	f7ff fbbe 	bl	80065c0 <new_message>
}
 8006e44:	bf00      	nop
 8006e46:	3748      	adds	r7, #72	; 0x48
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}
 8006e4c:	08010e44 	.word	0x08010e44

08006e50 <send_exit>:

// enqueues an exit message
void send_exit() {
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b092      	sub	sp, #72	; 0x48
 8006e54:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/leftStore?storeSecret=grp4";
 8006e56:	4a08      	ldr	r2, [pc, #32]	; (8006e78 <send_exit+0x28>)
 8006e58:	1d3b      	adds	r3, r7, #4
 8006e5a:	4611      	mov	r1, r2
 8006e5c:	2241      	movs	r2, #65	; 0x41
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f006 fdfa 	bl	800da58 <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 8006e64:	1d3b      	adds	r3, r7, #4
 8006e66:	2240      	movs	r2, #64	; 0x40
 8006e68:	4619      	mov	r1, r3
 8006e6a:	2002      	movs	r0, #2
 8006e6c:	f7ff fba8 	bl	80065c0 <new_message>
}
 8006e70:	bf00      	nop
 8006e72:	3748      	adds	r7, #72	; 0x48
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	08010e88 	.word	0x08010e88

08006e7c <get_status>:

// enqueues a status message
void get_status() {
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b092      	sub	sp, #72	; 0x48
 8006e80:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/getStatus?storeSecret=grp4";
 8006e82:	4a08      	ldr	r2, [pc, #32]	; (8006ea4 <get_status+0x28>)
 8006e84:	1d3b      	adds	r3, r7, #4
 8006e86:	4611      	mov	r1, r2
 8006e88:	2241      	movs	r2, #65	; 0x41
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f006 fde4 	bl	800da58 <memcpy>
	new_message(3, url, sizeof(url)/sizeof(uint8_t)-1);
 8006e90:	1d3b      	adds	r3, r7, #4
 8006e92:	2240      	movs	r2, #64	; 0x40
 8006e94:	4619      	mov	r1, r3
 8006e96:	2003      	movs	r0, #3
 8006e98:	f7ff fb92 	bl	80065c0 <new_message>
}
 8006e9c:	bf00      	nop
 8006e9e:	3748      	adds	r7, #72	; 0x48
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	08010ecc 	.word	0x08010ecc

08006ea8 <send_tempError>:

void send_tempError(int temp) {
 8006ea8:	b5b0      	push	{r4, r5, r7, lr}
 8006eaa:	b088      	sub	sp, #32
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	466b      	mov	r3, sp
 8006eb2:	461d      	mov	r5, r3
	int digits = count_digits(temp);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f7fe ffa7 	bl	8005e08 <count_digits>
 8006eba:	61b8      	str	r0, [r7, #24]
	char url_str[TEMP_LEN + digits];
 8006ebc:	69bb      	ldr	r3, [r7, #24]
 8006ebe:	f103 0046 	add.w	r0, r3, #70	; 0x46
 8006ec2:	1e43      	subs	r3, r0, #1
 8006ec4:	61fb      	str	r3, [r7, #28]
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	4619      	mov	r1, r3
 8006eca:	f04f 0200 	mov.w	r2, #0
 8006ece:	f04f 0300 	mov.w	r3, #0
 8006ed2:	f04f 0400 	mov.w	r4, #0
 8006ed6:	00d4      	lsls	r4, r2, #3
 8006ed8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006edc:	00cb      	lsls	r3, r1, #3
 8006ede:	4603      	mov	r3, r0
 8006ee0:	4619      	mov	r1, r3
 8006ee2:	f04f 0200 	mov.w	r2, #0
 8006ee6:	f04f 0300 	mov.w	r3, #0
 8006eea:	f04f 0400 	mov.w	r4, #0
 8006eee:	00d4      	lsls	r4, r2, #3
 8006ef0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006ef4:	00cb      	lsls	r3, r1, #3
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	3307      	adds	r3, #7
 8006efa:	08db      	lsrs	r3, r3, #3
 8006efc:	00db      	lsls	r3, r3, #3
 8006efe:	ebad 0d03 	sub.w	sp, sp, r3
 8006f02:	466b      	mov	r3, sp
 8006f04:	3300      	adds	r3, #0
 8006f06:	617b      	str	r3, [r7, #20]
	uint8_t url[TEMP_LEN + digits];
 8006f08:	69bb      	ldr	r3, [r7, #24]
 8006f0a:	f103 0046 	add.w	r0, r3, #70	; 0x46
 8006f0e:	1e43      	subs	r3, r0, #1
 8006f10:	613b      	str	r3, [r7, #16]
 8006f12:	4603      	mov	r3, r0
 8006f14:	4619      	mov	r1, r3
 8006f16:	f04f 0200 	mov.w	r2, #0
 8006f1a:	f04f 0300 	mov.w	r3, #0
 8006f1e:	f04f 0400 	mov.w	r4, #0
 8006f22:	00d4      	lsls	r4, r2, #3
 8006f24:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006f28:	00cb      	lsls	r3, r1, #3
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	f04f 0200 	mov.w	r2, #0
 8006f32:	f04f 0300 	mov.w	r3, #0
 8006f36:	f04f 0400 	mov.w	r4, #0
 8006f3a:	00d4      	lsls	r4, r2, #3
 8006f3c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006f40:	00cb      	lsls	r3, r1, #3
 8006f42:	4603      	mov	r3, r0
 8006f44:	3307      	adds	r3, #7
 8006f46:	08db      	lsrs	r3, r3, #3
 8006f48:	00db      	lsls	r3, r3, #3
 8006f4a:	ebad 0d03 	sub.w	sp, sp, r3
 8006f4e:	466b      	mov	r3, sp
 8006f50:	3300      	adds	r3, #0
 8006f52:	60fb      	str	r3, [r7, #12]
	sprintf(url_str, "https://virtualqueue477.herokuapp.com/tempError?storeSecret=grp4&temp=%d", temp);
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	490b      	ldr	r1, [pc, #44]	; (8006f88 <send_tempError+0xe0>)
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f006 fec6 	bl	800dcec <siprintf>
	str_to_uint(url_str, url, TEMP_LEN+digits);
 8006f60:	6978      	ldr	r0, [r7, #20]
 8006f62:	68f9      	ldr	r1, [r7, #12]
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	3346      	adds	r3, #70	; 0x46
 8006f68:	461a      	mov	r2, r3
 8006f6a:	f7fe ff6b 	bl	8005e44 <str_to_uint>
	new_message(2, url, TEMP_LEN + digits);
 8006f6e:	68f9      	ldr	r1, [r7, #12]
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	3346      	adds	r3, #70	; 0x46
 8006f74:	461a      	mov	r2, r3
 8006f76:	2002      	movs	r0, #2
 8006f78:	f7ff fb22 	bl	80065c0 <new_message>
 8006f7c:	46ad      	mov	sp, r5
}
 8006f7e:	bf00      	nop
 8006f80:	3720      	adds	r7, #32
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bdb0      	pop	{r4, r5, r7, pc}
 8006f86:	bf00      	nop
 8006f88:	08010f10 	.word	0x08010f10

08006f8c <send_unauthorizedEntry>:

void send_unauthorizedEntry() {
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b094      	sub	sp, #80	; 0x50
 8006f90:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/unauthorizedEntry?storeSecret=grp4";
 8006f92:	4a08      	ldr	r2, [pc, #32]	; (8006fb4 <send_unauthorizedEntry+0x28>)
 8006f94:	1d3b      	adds	r3, r7, #4
 8006f96:	4611      	mov	r1, r2
 8006f98:	2249      	movs	r2, #73	; 0x49
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f006 fd5c 	bl	800da58 <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 8006fa0:	1d3b      	adds	r3, r7, #4
 8006fa2:	2248      	movs	r2, #72	; 0x48
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	2002      	movs	r0, #2
 8006fa8:	f7ff fb0a 	bl	80065c0 <new_message>
}
 8006fac:	bf00      	nop
 8006fae:	3750      	adds	r7, #80	; 0x50
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	08010f5c 	.word	0x08010f5c

08006fb8 <send_doneCheckingIn>:

void send_doneCheckingIn() {
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b092      	sub	sp, #72	; 0x48
 8006fbc:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/checkInDone?storeSecret=grp4";
 8006fbe:	4a08      	ldr	r2, [pc, #32]	; (8006fe0 <send_doneCheckingIn+0x28>)
 8006fc0:	1d3b      	adds	r3, r7, #4
 8006fc2:	4611      	mov	r1, r2
 8006fc4:	2243      	movs	r2, #67	; 0x43
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f006 fd46 	bl	800da58 <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 8006fcc:	1d3b      	adds	r3, r7, #4
 8006fce:	2242      	movs	r2, #66	; 0x42
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	2002      	movs	r0, #2
 8006fd4:	f7ff faf4 	bl	80065c0 <new_message>
}
 8006fd8:	bf00      	nop
 8006fda:	3748      	adds	r7, #72	; 0x48
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	08010fa8 	.word	0x08010fa8

08006fe4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006fe4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800701c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006fe8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8006fea:	e003      	b.n	8006ff4 <LoopCopyDataInit>

08006fec <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006fec:	4b0c      	ldr	r3, [pc, #48]	; (8007020 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8006fee:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006ff0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006ff2:	3104      	adds	r1, #4

08006ff4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006ff4:	480b      	ldr	r0, [pc, #44]	; (8007024 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006ff6:	4b0c      	ldr	r3, [pc, #48]	; (8007028 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006ff8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8006ffa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006ffc:	d3f6      	bcc.n	8006fec <CopyDataInit>
	ldr	r2, =_sbss
 8006ffe:	4a0b      	ldr	r2, [pc, #44]	; (800702c <LoopForever+0x12>)
	b	LoopFillZerobss
 8007000:	e002      	b.n	8007008 <LoopFillZerobss>

08007002 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007002:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007004:	f842 3b04 	str.w	r3, [r2], #4

08007008 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007008:	4b09      	ldr	r3, [pc, #36]	; (8007030 <LoopForever+0x16>)
	cmp	r2, r3
 800700a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800700c:	d3f9      	bcc.n	8007002 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800700e:	f7fe fcb7 	bl	8005980 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007012:	f006 fced 	bl	800d9f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007016:	f7fc f80d 	bl	8003034 <main>

0800701a <LoopForever>:

LoopForever:
    b LoopForever
 800701a:	e7fe      	b.n	800701a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800701c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8007020:	08011278 	.word	0x08011278
	ldr	r0, =_sdata
 8007024:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007028:	20000200 	.word	0x20000200
	ldr	r2, =_sbss
 800702c:	20000200 	.word	0x20000200
	ldr	r3, = _ebss
 8007030:	20001060 	.word	0x20001060

08007034 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007034:	e7fe      	b.n	8007034 <ADC1_2_IRQHandler>

08007036 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b082      	sub	sp, #8
 800703a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800703c:	2300      	movs	r3, #0
 800703e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007040:	2003      	movs	r0, #3
 8007042:	f001 faad 	bl	80085a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007046:	2000      	movs	r0, #0
 8007048:	f000 f80e 	bl	8007068 <HAL_InitTick>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d002      	beq.n	8007058 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	71fb      	strb	r3, [r7, #7]
 8007056:	e001      	b.n	800705c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007058:	f7fe f8d4 	bl	8005204 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800705c:	79fb      	ldrb	r3, [r7, #7]
}
 800705e:	4618      	mov	r0, r3
 8007060:	3708      	adds	r7, #8
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
	...

08007068 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b084      	sub	sp, #16
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007070:	2300      	movs	r3, #0
 8007072:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007074:	4b16      	ldr	r3, [pc, #88]	; (80070d0 <HAL_InitTick+0x68>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d022      	beq.n	80070c2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800707c:	4b15      	ldr	r3, [pc, #84]	; (80070d4 <HAL_InitTick+0x6c>)
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	4b13      	ldr	r3, [pc, #76]	; (80070d0 <HAL_InitTick+0x68>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007088:	fbb1 f3f3 	udiv	r3, r1, r3
 800708c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007090:	4618      	mov	r0, r3
 8007092:	f001 faba 	bl	800860a <HAL_SYSTICK_Config>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d10f      	bne.n	80070bc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2b0f      	cmp	r3, #15
 80070a0:	d809      	bhi.n	80070b6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80070a2:	2200      	movs	r2, #0
 80070a4:	6879      	ldr	r1, [r7, #4]
 80070a6:	f04f 30ff 	mov.w	r0, #4294967295
 80070aa:	f001 fa84 	bl	80085b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80070ae:	4a0a      	ldr	r2, [pc, #40]	; (80070d8 <HAL_InitTick+0x70>)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6013      	str	r3, [r2, #0]
 80070b4:	e007      	b.n	80070c6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	73fb      	strb	r3, [r7, #15]
 80070ba:	e004      	b.n	80070c6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	73fb      	strb	r3, [r7, #15]
 80070c0:	e001      	b.n	80070c6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80070c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3710      	adds	r7, #16
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}
 80070d0:	20000028 	.word	0x20000028
 80070d4:	20000020 	.word	0x20000020
 80070d8:	20000024 	.word	0x20000024

080070dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80070dc:	b480      	push	{r7}
 80070de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80070e0:	4b05      	ldr	r3, [pc, #20]	; (80070f8 <HAL_IncTick+0x1c>)
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	4b05      	ldr	r3, [pc, #20]	; (80070fc <HAL_IncTick+0x20>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4413      	add	r3, r2
 80070ea:	4a03      	ldr	r2, [pc, #12]	; (80070f8 <HAL_IncTick+0x1c>)
 80070ec:	6013      	str	r3, [r2, #0]
}
 80070ee:	bf00      	nop
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr
 80070f8:	20001058 	.word	0x20001058
 80070fc:	20000028 	.word	0x20000028

08007100 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007100:	b480      	push	{r7}
 8007102:	af00      	add	r7, sp, #0
  return uwTick;
 8007104:	4b03      	ldr	r3, [pc, #12]	; (8007114 <HAL_GetTick+0x14>)
 8007106:	681b      	ldr	r3, [r3, #0]
}
 8007108:	4618      	mov	r0, r3
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	20001058 	.word	0x20001058

08007118 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007120:	f7ff ffee 	bl	8007100 <HAL_GetTick>
 8007124:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007130:	d004      	beq.n	800713c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007132:	4b09      	ldr	r3, [pc, #36]	; (8007158 <HAL_Delay+0x40>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	68fa      	ldr	r2, [r7, #12]
 8007138:	4413      	add	r3, r2
 800713a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800713c:	bf00      	nop
 800713e:	f7ff ffdf 	bl	8007100 <HAL_GetTick>
 8007142:	4602      	mov	r2, r0
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	1ad3      	subs	r3, r2, r3
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	429a      	cmp	r2, r3
 800714c:	d8f7      	bhi.n	800713e <HAL_Delay+0x26>
  {
  }
}
 800714e:	bf00      	nop
 8007150:	3710      	adds	r7, #16
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
 8007156:	bf00      	nop
 8007158:	20000028 	.word	0x20000028

0800715c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800715c:	b480      	push	{r7}
 800715e:	b083      	sub	sp, #12
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	431a      	orrs	r2, r3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	609a      	str	r2, [r3, #8]
}
 8007176:	bf00      	nop
 8007178:	370c      	adds	r7, #12
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr

08007182 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007182:	b480      	push	{r7}
 8007184:	b083      	sub	sp, #12
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
 800718a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	431a      	orrs	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	609a      	str	r2, [r3, #8]
}
 800719c:	bf00      	nop
 800719e:	370c      	adds	r7, #12
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr

080071a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80071c4:	b490      	push	{r4, r7}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	607a      	str	r2, [r7, #4]
 80071d0:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	3360      	adds	r3, #96	; 0x60
 80071d6:	461a      	mov	r2, r3
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4413      	add	r3, r2
 80071de:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80071e0:	6822      	ldr	r2, [r4, #0]
 80071e2:	4b08      	ldr	r3, [pc, #32]	; (8007204 <LL_ADC_SetOffset+0x40>)
 80071e4:	4013      	ands	r3, r2
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80071ec:	683a      	ldr	r2, [r7, #0]
 80071ee:	430a      	orrs	r2, r1
 80071f0:	4313      	orrs	r3, r2
 80071f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80071f6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80071f8:	bf00      	nop
 80071fa:	3710      	adds	r7, #16
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bc90      	pop	{r4, r7}
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	03fff000 	.word	0x03fff000

08007208 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007208:	b490      	push	{r4, r7}
 800720a:	b082      	sub	sp, #8
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	3360      	adds	r3, #96	; 0x60
 8007216:	461a      	mov	r2, r3
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	4413      	add	r3, r2
 800721e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8007226:	4618      	mov	r0, r3
 8007228:	3708      	adds	r7, #8
 800722a:	46bd      	mov	sp, r7
 800722c:	bc90      	pop	{r4, r7}
 800722e:	4770      	bx	lr

08007230 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007230:	b490      	push	{r4, r7}
 8007232:	b084      	sub	sp, #16
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	3360      	adds	r3, #96	; 0x60
 8007240:	461a      	mov	r2, r3
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	009b      	lsls	r3, r3, #2
 8007246:	4413      	add	r3, r2
 8007248:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800724a:	6823      	ldr	r3, [r4, #0]
 800724c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	4313      	orrs	r3, r2
 8007254:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007256:	bf00      	nop
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bc90      	pop	{r4, r7}
 800725e:	4770      	bx	lr

08007260 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007270:	2b00      	cmp	r3, #0
 8007272:	d101      	bne.n	8007278 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8007274:	2301      	movs	r3, #1
 8007276:	e000      	b.n	800727a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8007278:	2300      	movs	r3, #0
}
 800727a:	4618      	mov	r0, r3
 800727c:	370c      	adds	r7, #12
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr

08007286 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007286:	b490      	push	{r4, r7}
 8007288:	b084      	sub	sp, #16
 800728a:	af00      	add	r7, sp, #0
 800728c:	60f8      	str	r0, [r7, #12]
 800728e:	60b9      	str	r1, [r7, #8]
 8007290:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	3330      	adds	r3, #48	; 0x30
 8007296:	461a      	mov	r2, r3
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	0a1b      	lsrs	r3, r3, #8
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	f003 030c 	and.w	r3, r3, #12
 80072a2:	4413      	add	r3, r2
 80072a4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80072a6:	6822      	ldr	r2, [r4, #0]
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	f003 031f 	and.w	r3, r3, #31
 80072ae:	211f      	movs	r1, #31
 80072b0:	fa01 f303 	lsl.w	r3, r1, r3
 80072b4:	43db      	mvns	r3, r3
 80072b6:	401a      	ands	r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	0e9b      	lsrs	r3, r3, #26
 80072bc:	f003 011f 	and.w	r1, r3, #31
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	f003 031f 	and.w	r3, r3, #31
 80072c6:	fa01 f303 	lsl.w	r3, r1, r3
 80072ca:	4313      	orrs	r3, r2
 80072cc:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80072ce:	bf00      	nop
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bc90      	pop	{r4, r7}
 80072d6:	4770      	bx	lr

080072d8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80072d8:	b490      	push	{r4, r7}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	3314      	adds	r3, #20
 80072e8:	461a      	mov	r2, r3
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	0e5b      	lsrs	r3, r3, #25
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	f003 0304 	and.w	r3, r3, #4
 80072f4:	4413      	add	r3, r2
 80072f6:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80072f8:	6822      	ldr	r2, [r4, #0]
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	0d1b      	lsrs	r3, r3, #20
 80072fe:	f003 031f 	and.w	r3, r3, #31
 8007302:	2107      	movs	r1, #7
 8007304:	fa01 f303 	lsl.w	r3, r1, r3
 8007308:	43db      	mvns	r3, r3
 800730a:	401a      	ands	r2, r3
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	0d1b      	lsrs	r3, r3, #20
 8007310:	f003 031f 	and.w	r3, r3, #31
 8007314:	6879      	ldr	r1, [r7, #4]
 8007316:	fa01 f303 	lsl.w	r3, r1, r3
 800731a:	4313      	orrs	r3, r2
 800731c:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800731e:	bf00      	nop
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	bc90      	pop	{r4, r7}
 8007326:	4770      	bx	lr

08007328 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007328:	b480      	push	{r7}
 800732a:	b085      	sub	sp, #20
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007340:	43db      	mvns	r3, r3
 8007342:	401a      	ands	r2, r3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f003 0318 	and.w	r3, r3, #24
 800734a:	4908      	ldr	r1, [pc, #32]	; (800736c <LL_ADC_SetChannelSingleDiff+0x44>)
 800734c:	40d9      	lsrs	r1, r3
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	400b      	ands	r3, r1
 8007352:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007356:	431a      	orrs	r2, r3
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800735e:	bf00      	nop
 8007360:	3714      	adds	r7, #20
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop
 800736c:	0007ffff 	.word	0x0007ffff

08007370 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f003 031f 	and.w	r3, r3, #31
}
 8007380:	4618      	mov	r0, r3
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800739c:	4618      	mov	r0, r3
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80073b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	6093      	str	r3, [r2, #8]
}
 80073c0:	bf00      	nop
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80073dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073e0:	d101      	bne.n	80073e6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80073e2:	2301      	movs	r3, #1
 80073e4:	e000      	b.n	80073e8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80073e6:	2300      	movs	r3, #0
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8007404:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007408:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800742c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007430:	d101      	bne.n	8007436 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007432:	2301      	movs	r3, #1
 8007434:	e000      	b.n	8007438 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007454:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007458:	f043 0201 	orr.w	r2, r3, #1
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8007460:	bf00      	nop
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	f003 0301 	and.w	r3, r3, #1
 800747c:	2b01      	cmp	r3, #1
 800747e:	d101      	bne.n	8007484 <LL_ADC_IsEnabled+0x18>
 8007480:	2301      	movs	r3, #1
 8007482:	e000      	b.n	8007486 <LL_ADC_IsEnabled+0x1a>
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	370c      	adds	r7, #12
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr

08007492 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007492:	b480      	push	{r7}
 8007494:	b083      	sub	sp, #12
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80074a2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80074a6:	f043 0204 	orr.w	r2, r3, #4
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80074ae:	bf00      	nop
 80074b0:	370c      	adds	r7, #12
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr

080074ba <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80074ba:	b480      	push	{r7}
 80074bc:	b083      	sub	sp, #12
 80074be:	af00      	add	r7, sp, #0
 80074c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f003 0304 	and.w	r3, r3, #4
 80074ca:	2b04      	cmp	r3, #4
 80074cc:	d101      	bne.n	80074d2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80074ce:	2301      	movs	r3, #1
 80074d0:	e000      	b.n	80074d4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	f003 0308 	and.w	r3, r3, #8
 80074f0:	2b08      	cmp	r3, #8
 80074f2:	d101      	bne.n	80074f8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80074f4:	2301      	movs	r3, #1
 80074f6:	e000      	b.n	80074fa <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	370c      	adds	r7, #12
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
	...

08007508 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007508:	b590      	push	{r4, r7, lr}
 800750a:	b089      	sub	sp, #36	; 0x24
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007510:	2300      	movs	r3, #0
 8007512:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8007514:	2300      	movs	r3, #0
 8007516:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d101      	bne.n	8007522 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	e134      	b.n	800778c <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	691b      	ldr	r3, [r3, #16]
 8007526:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800752c:	2b00      	cmp	r3, #0
 800752e:	d109      	bne.n	8007544 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f7fd fe8b 	bl	800524c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4618      	mov	r0, r3
 800754a:	f7ff ff3f 	bl	80073cc <LL_ADC_IsDeepPowerDownEnabled>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d004      	beq.n	800755e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4618      	mov	r0, r3
 800755a:	f7ff ff25 	bl	80073a8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4618      	mov	r0, r3
 8007564:	f7ff ff5a 	bl	800741c <LL_ADC_IsInternalRegulatorEnabled>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d113      	bne.n	8007596 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4618      	mov	r0, r3
 8007574:	f7ff ff3e 	bl	80073f4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007578:	4b86      	ldr	r3, [pc, #536]	; (8007794 <HAL_ADC_Init+0x28c>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	099b      	lsrs	r3, r3, #6
 800757e:	4a86      	ldr	r2, [pc, #536]	; (8007798 <HAL_ADC_Init+0x290>)
 8007580:	fba2 2303 	umull	r2, r3, r2, r3
 8007584:	099b      	lsrs	r3, r3, #6
 8007586:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007588:	e002      	b.n	8007590 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	3b01      	subs	r3, #1
 800758e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1f9      	bne.n	800758a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4618      	mov	r0, r3
 800759c:	f7ff ff3e 	bl	800741c <LL_ADC_IsInternalRegulatorEnabled>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d10d      	bne.n	80075c2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075aa:	f043 0210 	orr.w	r2, r3, #16
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075b6:	f043 0201 	orr.w	r2, r3, #1
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4618      	mov	r0, r3
 80075c8:	f7ff ff77 	bl	80074ba <LL_ADC_REG_IsConversionOngoing>
 80075cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075d2:	f003 0310 	and.w	r3, r3, #16
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f040 80cf 	bne.w	800777a <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	f040 80cb 	bne.w	800777a <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075e8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80075ec:	f043 0202 	orr.w	r2, r3, #2
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4618      	mov	r0, r3
 80075fa:	f7ff ff37 	bl	800746c <LL_ADC_IsEnabled>
 80075fe:	4603      	mov	r3, r0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d115      	bne.n	8007630 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007604:	4865      	ldr	r0, [pc, #404]	; (800779c <HAL_ADC_Init+0x294>)
 8007606:	f7ff ff31 	bl	800746c <LL_ADC_IsEnabled>
 800760a:	4604      	mov	r4, r0
 800760c:	4864      	ldr	r0, [pc, #400]	; (80077a0 <HAL_ADC_Init+0x298>)
 800760e:	f7ff ff2d 	bl	800746c <LL_ADC_IsEnabled>
 8007612:	4603      	mov	r3, r0
 8007614:	431c      	orrs	r4, r3
 8007616:	4863      	ldr	r0, [pc, #396]	; (80077a4 <HAL_ADC_Init+0x29c>)
 8007618:	f7ff ff28 	bl	800746c <LL_ADC_IsEnabled>
 800761c:	4603      	mov	r3, r0
 800761e:	4323      	orrs	r3, r4
 8007620:	2b00      	cmp	r3, #0
 8007622:	d105      	bne.n	8007630 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	4619      	mov	r1, r3
 800762a:	485f      	ldr	r0, [pc, #380]	; (80077a8 <HAL_ADC_Init+0x2a0>)
 800762c:	f7ff fd96 	bl	800715c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	7e5b      	ldrb	r3, [r3, #25]
 8007634:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800763a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8007640:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8007646:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800764e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007650:	4313      	orrs	r3, r2
 8007652:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f893 3020 	ldrb.w	r3, [r3, #32]
 800765a:	2b01      	cmp	r3, #1
 800765c:	d106      	bne.n	800766c <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007662:	3b01      	subs	r3, #1
 8007664:	045b      	lsls	r3, r3, #17
 8007666:	69ba      	ldr	r2, [r7, #24]
 8007668:	4313      	orrs	r3, r2
 800766a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007670:	2b00      	cmp	r3, #0
 8007672:	d009      	beq.n	8007688 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007678:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007680:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007682:	69ba      	ldr	r2, [r7, #24]
 8007684:	4313      	orrs	r3, r2
 8007686:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68da      	ldr	r2, [r3, #12]
 800768e:	4b47      	ldr	r3, [pc, #284]	; (80077ac <HAL_ADC_Init+0x2a4>)
 8007690:	4013      	ands	r3, r2
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	6812      	ldr	r2, [r2, #0]
 8007696:	69b9      	ldr	r1, [r7, #24]
 8007698:	430b      	orrs	r3, r1
 800769a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7ff ff0a 	bl	80074ba <LL_ADC_REG_IsConversionOngoing>
 80076a6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4618      	mov	r0, r3
 80076ae:	f7ff ff17 	bl	80074e0 <LL_ADC_INJ_IsConversionOngoing>
 80076b2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d13d      	bne.n	8007736 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d13a      	bne.n	8007736 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80076c4:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80076cc:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80076ce:	4313      	orrs	r3, r2
 80076d0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80076dc:	f023 0302 	bic.w	r3, r3, #2
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	6812      	ldr	r2, [r2, #0]
 80076e4:	69b9      	ldr	r1, [r7, #24]
 80076e6:	430b      	orrs	r3, r1
 80076e8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d118      	bne.n	8007726 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	691b      	ldr	r3, [r3, #16]
 80076fa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80076fe:	f023 0304 	bic.w	r3, r3, #4
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800770a:	4311      	orrs	r1, r2
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007710:	4311      	orrs	r1, r2
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007716:	430a      	orrs	r2, r1
 8007718:	431a      	orrs	r2, r3
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f042 0201 	orr.w	r2, r2, #1
 8007722:	611a      	str	r2, [r3, #16]
 8007724:	e007      	b.n	8007736 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	691a      	ldr	r2, [r3, #16]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f022 0201 	bic.w	r2, r2, #1
 8007734:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	2b01      	cmp	r3, #1
 800773c:	d10c      	bne.n	8007758 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007744:	f023 010f 	bic.w	r1, r3, #15
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	69db      	ldr	r3, [r3, #28]
 800774c:	1e5a      	subs	r2, r3, #1
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	430a      	orrs	r2, r1
 8007754:	631a      	str	r2, [r3, #48]	; 0x30
 8007756:	e007      	b.n	8007768 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f022 020f 	bic.w	r2, r2, #15
 8007766:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800776c:	f023 0303 	bic.w	r3, r3, #3
 8007770:	f043 0201 	orr.w	r2, r3, #1
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	655a      	str	r2, [r3, #84]	; 0x54
 8007778:	e007      	b.n	800778a <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800777e:	f043 0210 	orr.w	r2, r3, #16
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800778a:	7ffb      	ldrb	r3, [r7, #31]
}
 800778c:	4618      	mov	r0, r3
 800778e:	3724      	adds	r7, #36	; 0x24
 8007790:	46bd      	mov	sp, r7
 8007792:	bd90      	pop	{r4, r7, pc}
 8007794:	20000020 	.word	0x20000020
 8007798:	053e2d63 	.word	0x053e2d63
 800779c:	50040000 	.word	0x50040000
 80077a0:	50040100 	.word	0x50040100
 80077a4:	50040200 	.word	0x50040200
 80077a8:	50040300 	.word	0x50040300
 80077ac:	fff0c007 	.word	0xfff0c007

080077b0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b086      	sub	sp, #24
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80077b8:	4857      	ldr	r0, [pc, #348]	; (8007918 <HAL_ADC_Start+0x168>)
 80077ba:	f7ff fdd9 	bl	8007370 <LL_ADC_GetMultimode>
 80077be:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4618      	mov	r0, r3
 80077c6:	f7ff fe78 	bl	80074ba <LL_ADC_REG_IsConversionOngoing>
 80077ca:	4603      	mov	r3, r0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f040 809c 	bne.w	800790a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d101      	bne.n	80077e0 <HAL_ADC_Start+0x30>
 80077dc:	2302      	movs	r3, #2
 80077de:	e097      	b.n	8007910 <HAL_ADC_Start+0x160>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2201      	movs	r2, #1
 80077e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 fcdd 	bl	80081a8 <ADC_Enable>
 80077ee:	4603      	mov	r3, r0
 80077f0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80077f2:	7dfb      	ldrb	r3, [r7, #23]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f040 8083 	bne.w	8007900 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077fe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007802:	f023 0301 	bic.w	r3, r3, #1
 8007806:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a42      	ldr	r2, [pc, #264]	; (800791c <HAL_ADC_Start+0x16c>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d002      	beq.n	800781e <HAL_ADC_Start+0x6e>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	e000      	b.n	8007820 <HAL_ADC_Start+0x70>
 800781e:	4b40      	ldr	r3, [pc, #256]	; (8007920 <HAL_ADC_Start+0x170>)
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	6812      	ldr	r2, [r2, #0]
 8007824:	4293      	cmp	r3, r2
 8007826:	d002      	beq.n	800782e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d105      	bne.n	800783a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007832:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800783e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007842:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007846:	d106      	bne.n	8007856 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800784c:	f023 0206 	bic.w	r2, r3, #6
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	659a      	str	r2, [r3, #88]	; 0x58
 8007854:	e002      	b.n	800785c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	221c      	movs	r2, #28
 8007862:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a2a      	ldr	r2, [pc, #168]	; (800791c <HAL_ADC_Start+0x16c>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d002      	beq.n	800787c <HAL_ADC_Start+0xcc>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	e000      	b.n	800787e <HAL_ADC_Start+0xce>
 800787c:	4b28      	ldr	r3, [pc, #160]	; (8007920 <HAL_ADC_Start+0x170>)
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	6812      	ldr	r2, [r2, #0]
 8007882:	4293      	cmp	r3, r2
 8007884:	d008      	beq.n	8007898 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d005      	beq.n	8007898 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	2b05      	cmp	r3, #5
 8007890:	d002      	beq.n	8007898 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	2b09      	cmp	r3, #9
 8007896:	d114      	bne.n	80078c2 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d007      	beq.n	80078b6 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80078ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4618      	mov	r0, r3
 80078bc:	f7ff fde9 	bl	8007492 <LL_ADC_REG_StartConversion>
 80078c0:	e025      	b.n	800790e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a12      	ldr	r2, [pc, #72]	; (800791c <HAL_ADC_Start+0x16c>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d002      	beq.n	80078de <HAL_ADC_Start+0x12e>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	e000      	b.n	80078e0 <HAL_ADC_Start+0x130>
 80078de:	4b10      	ldr	r3, [pc, #64]	; (8007920 <HAL_ADC_Start+0x170>)
 80078e0:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d00f      	beq.n	800790e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80078f6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	655a      	str	r2, [r3, #84]	; 0x54
 80078fe:	e006      	b.n	800790e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8007908:	e001      	b.n	800790e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800790a:	2302      	movs	r3, #2
 800790c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800790e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007910:	4618      	mov	r0, r3
 8007912:	3718      	adds	r7, #24
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}
 8007918:	50040300 	.word	0x50040300
 800791c:	50040100 	.word	0x50040100
 8007920:	50040000 	.word	0x50040000

08007924 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b088      	sub	sp, #32
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800792e:	4862      	ldr	r0, [pc, #392]	; (8007ab8 <HAL_ADC_PollForConversion+0x194>)
 8007930:	f7ff fd1e 	bl	8007370 <LL_ADC_GetMultimode>
 8007934:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	695b      	ldr	r3, [r3, #20]
 800793a:	2b08      	cmp	r3, #8
 800793c:	d102      	bne.n	8007944 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800793e:	2308      	movs	r3, #8
 8007940:	61fb      	str	r3, [r7, #28]
 8007942:	e02a      	b.n	800799a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d005      	beq.n	8007956 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	2b05      	cmp	r3, #5
 800794e:	d002      	beq.n	8007956 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	2b09      	cmp	r3, #9
 8007954:	d111      	bne.n	800797a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	f003 0301 	and.w	r3, r3, #1
 8007960:	2b00      	cmp	r3, #0
 8007962:	d007      	beq.n	8007974 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007968:	f043 0220 	orr.w	r2, r3, #32
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	e09d      	b.n	8007ab0 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8007974:	2304      	movs	r3, #4
 8007976:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8007978:	e00f      	b.n	800799a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800797a:	484f      	ldr	r0, [pc, #316]	; (8007ab8 <HAL_ADC_PollForConversion+0x194>)
 800797c:	f7ff fd06 	bl	800738c <LL_ADC_GetMultiDMATransfer>
 8007980:	4603      	mov	r3, r0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d007      	beq.n	8007996 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800798a:	f043 0220 	orr.w	r2, r3, #32
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	e08c      	b.n	8007ab0 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8007996:	2304      	movs	r3, #4
 8007998:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800799a:	f7ff fbb1 	bl	8007100 <HAL_GetTick>
 800799e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80079a0:	e01a      	b.n	80079d8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a8:	d016      	beq.n	80079d8 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80079aa:	f7ff fba9 	bl	8007100 <HAL_GetTick>
 80079ae:	4602      	mov	r2, r0
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	1ad3      	subs	r3, r2, r3
 80079b4:	683a      	ldr	r2, [r7, #0]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d302      	bcc.n	80079c0 <HAL_ADC_PollForConversion+0x9c>
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d10b      	bne.n	80079d8 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079c4:	f043 0204 	orr.w	r2, r3, #4
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80079d4:	2303      	movs	r3, #3
 80079d6:	e06b      	b.n	8007ab0 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681a      	ldr	r2, [r3, #0]
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	4013      	ands	r3, r2
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d0dd      	beq.n	80079a2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4618      	mov	r0, r3
 80079f8:	f7ff fc32 	bl	8007260 <LL_ADC_REG_IsTriggerSourceSWStart>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d01c      	beq.n	8007a3c <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	7e5b      	ldrb	r3, [r3, #25]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d118      	bne.n	8007a3c <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f003 0308 	and.w	r3, r3, #8
 8007a14:	2b08      	cmp	r3, #8
 8007a16:	d111      	bne.n	8007a3c <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a1c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d105      	bne.n	8007a3c <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a34:	f043 0201 	orr.w	r2, r3, #1
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a1e      	ldr	r2, [pc, #120]	; (8007abc <HAL_ADC_PollForConversion+0x198>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d002      	beq.n	8007a4c <HAL_ADC_PollForConversion+0x128>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	e000      	b.n	8007a4e <HAL_ADC_PollForConversion+0x12a>
 8007a4c:	4b1c      	ldr	r3, [pc, #112]	; (8007ac0 <HAL_ADC_PollForConversion+0x19c>)
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	6812      	ldr	r2, [r2, #0]
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d008      	beq.n	8007a68 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d005      	beq.n	8007a68 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	2b05      	cmp	r3, #5
 8007a60:	d002      	beq.n	8007a68 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	2b09      	cmp	r3, #9
 8007a66:	d104      	bne.n	8007a72 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	61bb      	str	r3, [r7, #24]
 8007a70:	e00c      	b.n	8007a8c <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a11      	ldr	r2, [pc, #68]	; (8007abc <HAL_ADC_PollForConversion+0x198>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d002      	beq.n	8007a82 <HAL_ADC_PollForConversion+0x15e>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	e000      	b.n	8007a84 <HAL_ADC_PollForConversion+0x160>
 8007a82:	4b0f      	ldr	r3, [pc, #60]	; (8007ac0 <HAL_ADC_PollForConversion+0x19c>)
 8007a84:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	2b08      	cmp	r3, #8
 8007a90:	d104      	bne.n	8007a9c <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	2208      	movs	r2, #8
 8007a98:	601a      	str	r2, [r3, #0]
 8007a9a:	e008      	b.n	8007aae <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d103      	bne.n	8007aae <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	220c      	movs	r2, #12
 8007aac:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8007aae:	2300      	movs	r3, #0
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3720      	adds	r7, #32
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}
 8007ab8:	50040300 	.word	0x50040300
 8007abc:	50040100 	.word	0x50040100
 8007ac0:	50040000 	.word	0x50040000

08007ac4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	370c      	adds	r7, #12
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007adc:	4770      	bx	lr
	...

08007ae0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b0a6      	sub	sp, #152	; 0x98
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007aea:	2300      	movs	r3, #0
 8007aec:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8007af0:	2300      	movs	r3, #0
 8007af2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d101      	bne.n	8007b02 <HAL_ADC_ConfigChannel+0x22>
 8007afe:	2302      	movs	r3, #2
 8007b00:	e348      	b.n	8008194 <HAL_ADC_ConfigChannel+0x6b4>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7ff fcd3 	bl	80074ba <LL_ADC_REG_IsConversionOngoing>
 8007b14:	4603      	mov	r3, r0
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f040 8329 	bne.w	800816e <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	2b05      	cmp	r3, #5
 8007b22:	d824      	bhi.n	8007b6e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	3b02      	subs	r3, #2
 8007b2a:	2b03      	cmp	r3, #3
 8007b2c:	d81b      	bhi.n	8007b66 <HAL_ADC_ConfigChannel+0x86>
 8007b2e:	a201      	add	r2, pc, #4	; (adr r2, 8007b34 <HAL_ADC_ConfigChannel+0x54>)
 8007b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b34:	08007b45 	.word	0x08007b45
 8007b38:	08007b4d 	.word	0x08007b4d
 8007b3c:	08007b55 	.word	0x08007b55
 8007b40:	08007b5d 	.word	0x08007b5d
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	220c      	movs	r2, #12
 8007b48:	605a      	str	r2, [r3, #4]
 8007b4a:	e011      	b.n	8007b70 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	2212      	movs	r2, #18
 8007b50:	605a      	str	r2, [r3, #4]
 8007b52:	e00d      	b.n	8007b70 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	2218      	movs	r2, #24
 8007b58:	605a      	str	r2, [r3, #4]
 8007b5a:	e009      	b.n	8007b70 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b62:	605a      	str	r2, [r3, #4]
 8007b64:	e004      	b.n	8007b70 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	2206      	movs	r2, #6
 8007b6a:	605a      	str	r2, [r3, #4]
 8007b6c:	e000      	b.n	8007b70 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8007b6e:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6818      	ldr	r0, [r3, #0]
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	6859      	ldr	r1, [r3, #4]
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	f7ff fb82 	bl	8007286 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4618      	mov	r0, r3
 8007b88:	f7ff fc97 	bl	80074ba <LL_ADC_REG_IsConversionOngoing>
 8007b8c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7ff fca3 	bl	80074e0 <LL_ADC_INJ_IsConversionOngoing>
 8007b9a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007b9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f040 8148 	bne.w	8007e38 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007ba8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f040 8143 	bne.w	8007e38 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6818      	ldr	r0, [r3, #0]
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	6819      	ldr	r1, [r3, #0]
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	f7ff fb8a 	bl	80072d8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	695a      	ldr	r2, [r3, #20]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	08db      	lsrs	r3, r3, #3
 8007bd0:	f003 0303 	and.w	r3, r3, #3
 8007bd4:	005b      	lsls	r3, r3, #1
 8007bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bda:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	691b      	ldr	r3, [r3, #16]
 8007be2:	2b04      	cmp	r3, #4
 8007be4:	d00a      	beq.n	8007bfc <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6818      	ldr	r0, [r3, #0]
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	6919      	ldr	r1, [r3, #16]
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	681a      	ldr	r2, [r3, #0]
 8007bf2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007bf6:	f7ff fae5 	bl	80071c4 <LL_ADC_SetOffset>
 8007bfa:	e11d      	b.n	8007e38 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2100      	movs	r1, #0
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7ff fb00 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d10a      	bne.n	8007c28 <HAL_ADC_ConfigChannel+0x148>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	2100      	movs	r1, #0
 8007c18:	4618      	mov	r0, r3
 8007c1a:	f7ff faf5 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	0e9b      	lsrs	r3, r3, #26
 8007c22:	f003 021f 	and.w	r2, r3, #31
 8007c26:	e012      	b.n	8007c4e <HAL_ADC_ConfigChannel+0x16e>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7ff faea 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007c34:	4603      	mov	r3, r0
 8007c36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007c3e:	fa93 f3a3 	rbit	r3, r3
 8007c42:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007c44:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007c46:	fab3 f383 	clz	r3, r3
 8007c4a:	b2db      	uxtb	r3, r3
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d105      	bne.n	8007c66 <HAL_ADC_ConfigChannel+0x186>
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	0e9b      	lsrs	r3, r3, #26
 8007c60:	f003 031f 	and.w	r3, r3, #31
 8007c64:	e00a      	b.n	8007c7c <HAL_ADC_ConfigChannel+0x19c>
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007c6e:	fa93 f3a3 	rbit	r3, r3
 8007c72:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8007c74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007c76:	fab3 f383 	clz	r3, r3
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d106      	bne.n	8007c8e <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2200      	movs	r2, #0
 8007c86:	2100      	movs	r1, #0
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f7ff fad1 	bl	8007230 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2101      	movs	r1, #1
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7ff fab7 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d10a      	bne.n	8007cba <HAL_ADC_ConfigChannel+0x1da>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2101      	movs	r1, #1
 8007caa:	4618      	mov	r0, r3
 8007cac:	f7ff faac 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	0e9b      	lsrs	r3, r3, #26
 8007cb4:	f003 021f 	and.w	r2, r3, #31
 8007cb8:	e010      	b.n	8007cdc <HAL_ADC_ConfigChannel+0x1fc>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f7ff faa1 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007ccc:	fa93 f3a3 	rbit	r3, r3
 8007cd0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8007cd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cd4:	fab3 f383 	clz	r3, r3
 8007cd8:	b2db      	uxtb	r3, r3
 8007cda:	461a      	mov	r2, r3
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d105      	bne.n	8007cf4 <HAL_ADC_ConfigChannel+0x214>
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	0e9b      	lsrs	r3, r3, #26
 8007cee:	f003 031f 	and.w	r3, r3, #31
 8007cf2:	e00a      	b.n	8007d0a <HAL_ADC_ConfigChannel+0x22a>
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cfa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007cfc:	fa93 f3a3 	rbit	r3, r3
 8007d00:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8007d02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d04:	fab3 f383 	clz	r3, r3
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d106      	bne.n	8007d1c <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	2200      	movs	r2, #0
 8007d14:	2101      	movs	r1, #1
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7ff fa8a 	bl	8007230 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	2102      	movs	r1, #2
 8007d22:	4618      	mov	r0, r3
 8007d24:	f7ff fa70 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d10a      	bne.n	8007d48 <HAL_ADC_ConfigChannel+0x268>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	2102      	movs	r1, #2
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f7ff fa65 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	0e9b      	lsrs	r3, r3, #26
 8007d42:	f003 021f 	and.w	r2, r3, #31
 8007d46:	e010      	b.n	8007d6a <HAL_ADC_ConfigChannel+0x28a>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	2102      	movs	r1, #2
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f7ff fa5a 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007d54:	4603      	mov	r3, r0
 8007d56:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d5a:	fa93 f3a3 	rbit	r3, r3
 8007d5e:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8007d60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d62:	fab3 f383 	clz	r3, r3
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	461a      	mov	r2, r3
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d105      	bne.n	8007d82 <HAL_ADC_ConfigChannel+0x2a2>
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	0e9b      	lsrs	r3, r3, #26
 8007d7c:	f003 031f 	and.w	r3, r3, #31
 8007d80:	e00a      	b.n	8007d98 <HAL_ADC_ConfigChannel+0x2b8>
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d8a:	fa93 f3a3 	rbit	r3, r3
 8007d8e:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8007d90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d92:	fab3 f383 	clz	r3, r3
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d106      	bne.n	8007daa <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2200      	movs	r2, #0
 8007da2:	2102      	movs	r1, #2
 8007da4:	4618      	mov	r0, r3
 8007da6:	f7ff fa43 	bl	8007230 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2103      	movs	r1, #3
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7ff fa29 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007db6:	4603      	mov	r3, r0
 8007db8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d10a      	bne.n	8007dd6 <HAL_ADC_ConfigChannel+0x2f6>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	2103      	movs	r1, #3
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f7ff fa1e 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	0e9b      	lsrs	r3, r3, #26
 8007dd0:	f003 021f 	and.w	r2, r3, #31
 8007dd4:	e010      	b.n	8007df8 <HAL_ADC_ConfigChannel+0x318>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2103      	movs	r1, #3
 8007ddc:	4618      	mov	r0, r3
 8007dde:	f7ff fa13 	bl	8007208 <LL_ADC_GetOffsetChannel>
 8007de2:	4603      	mov	r3, r0
 8007de4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007de6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007de8:	fa93 f3a3 	rbit	r3, r3
 8007dec:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8007dee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007df0:	fab3 f383 	clz	r3, r3
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	461a      	mov	r2, r3
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d105      	bne.n	8007e10 <HAL_ADC_ConfigChannel+0x330>
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	0e9b      	lsrs	r3, r3, #26
 8007e0a:	f003 031f 	and.w	r3, r3, #31
 8007e0e:	e00a      	b.n	8007e26 <HAL_ADC_ConfigChannel+0x346>
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e18:	fa93 f3a3 	rbit	r3, r3
 8007e1c:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8007e1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e20:	fab3 f383 	clz	r3, r3
 8007e24:	b2db      	uxtb	r3, r3
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d106      	bne.n	8007e38 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	2103      	movs	r1, #3
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7ff f9fc 	bl	8007230 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f7ff fb15 	bl	800746c <LL_ADC_IsEnabled>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f040 810c 	bne.w	8008062 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6818      	ldr	r0, [r3, #0]
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	6819      	ldr	r1, [r3, #0]
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	68db      	ldr	r3, [r3, #12]
 8007e56:	461a      	mov	r2, r3
 8007e58:	f7ff fa66 	bl	8007328 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	4aad      	ldr	r2, [pc, #692]	; (8008118 <HAL_ADC_ConfigChannel+0x638>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	f040 80fd 	bne.w	8008062 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d10b      	bne.n	8007e90 <HAL_ADC_ConfigChannel+0x3b0>
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	0e9b      	lsrs	r3, r3, #26
 8007e7e:	3301      	adds	r3, #1
 8007e80:	f003 031f 	and.w	r3, r3, #31
 8007e84:	2b09      	cmp	r3, #9
 8007e86:	bf94      	ite	ls
 8007e88:	2301      	movls	r3, #1
 8007e8a:	2300      	movhi	r3, #0
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	e012      	b.n	8007eb6 <HAL_ADC_ConfigChannel+0x3d6>
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e98:	fa93 f3a3 	rbit	r3, r3
 8007e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8007e9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ea0:	fab3 f383 	clz	r3, r3
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	3301      	adds	r3, #1
 8007ea8:	f003 031f 	and.w	r3, r3, #31
 8007eac:	2b09      	cmp	r3, #9
 8007eae:	bf94      	ite	ls
 8007eb0:	2301      	movls	r3, #1
 8007eb2:	2300      	movhi	r3, #0
 8007eb4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d064      	beq.n	8007f84 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d107      	bne.n	8007ed6 <HAL_ADC_ConfigChannel+0x3f6>
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	0e9b      	lsrs	r3, r3, #26
 8007ecc:	3301      	adds	r3, #1
 8007ece:	069b      	lsls	r3, r3, #26
 8007ed0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007ed4:	e00e      	b.n	8007ef4 <HAL_ADC_ConfigChannel+0x414>
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ede:	fa93 f3a3 	rbit	r3, r3
 8007ee2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8007ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ee6:	fab3 f383 	clz	r3, r3
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	3301      	adds	r3, #1
 8007eee:	069b      	lsls	r3, r3, #26
 8007ef0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d109      	bne.n	8007f14 <HAL_ADC_ConfigChannel+0x434>
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	0e9b      	lsrs	r3, r3, #26
 8007f06:	3301      	adds	r3, #1
 8007f08:	f003 031f 	and.w	r3, r3, #31
 8007f0c:	2101      	movs	r1, #1
 8007f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f12:	e010      	b.n	8007f36 <HAL_ADC_ConfigChannel+0x456>
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f1c:	fa93 f3a3 	rbit	r3, r3
 8007f20:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8007f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f24:	fab3 f383 	clz	r3, r3
 8007f28:	b2db      	uxtb	r3, r3
 8007f2a:	3301      	adds	r3, #1
 8007f2c:	f003 031f 	and.w	r3, r3, #31
 8007f30:	2101      	movs	r1, #1
 8007f32:	fa01 f303 	lsl.w	r3, r1, r3
 8007f36:	ea42 0103 	orr.w	r1, r2, r3
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d10a      	bne.n	8007f5c <HAL_ADC_ConfigChannel+0x47c>
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	0e9b      	lsrs	r3, r3, #26
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	f003 021f 	and.w	r2, r3, #31
 8007f52:	4613      	mov	r3, r2
 8007f54:	005b      	lsls	r3, r3, #1
 8007f56:	4413      	add	r3, r2
 8007f58:	051b      	lsls	r3, r3, #20
 8007f5a:	e011      	b.n	8007f80 <HAL_ADC_ConfigChannel+0x4a0>
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f64:	fa93 f3a3 	rbit	r3, r3
 8007f68:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8007f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f6c:	fab3 f383 	clz	r3, r3
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	3301      	adds	r3, #1
 8007f74:	f003 021f 	and.w	r2, r3, #31
 8007f78:	4613      	mov	r3, r2
 8007f7a:	005b      	lsls	r3, r3, #1
 8007f7c:	4413      	add	r3, r2
 8007f7e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007f80:	430b      	orrs	r3, r1
 8007f82:	e069      	b.n	8008058 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d107      	bne.n	8007fa0 <HAL_ADC_ConfigChannel+0x4c0>
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	0e9b      	lsrs	r3, r3, #26
 8007f96:	3301      	adds	r3, #1
 8007f98:	069b      	lsls	r3, r3, #26
 8007f9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007f9e:	e00e      	b.n	8007fbe <HAL_ADC_ConfigChannel+0x4de>
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fa6:	6a3b      	ldr	r3, [r7, #32]
 8007fa8:	fa93 f3a3 	rbit	r3, r3
 8007fac:	61fb      	str	r3, [r7, #28]
  return result;
 8007fae:	69fb      	ldr	r3, [r7, #28]
 8007fb0:	fab3 f383 	clz	r3, r3
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	069b      	lsls	r3, r3, #26
 8007fba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d109      	bne.n	8007fde <HAL_ADC_ConfigChannel+0x4fe>
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	0e9b      	lsrs	r3, r3, #26
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	f003 031f 	and.w	r3, r3, #31
 8007fd6:	2101      	movs	r1, #1
 8007fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8007fdc:	e010      	b.n	8008000 <HAL_ADC_ConfigChannel+0x520>
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fe4:	69bb      	ldr	r3, [r7, #24]
 8007fe6:	fa93 f3a3 	rbit	r3, r3
 8007fea:	617b      	str	r3, [r7, #20]
  return result;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	fab3 f383 	clz	r3, r3
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	f003 031f 	and.w	r3, r3, #31
 8007ffa:	2101      	movs	r1, #1
 8007ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8008000:	ea42 0103 	orr.w	r1, r2, r3
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800800c:	2b00      	cmp	r3, #0
 800800e:	d10d      	bne.n	800802c <HAL_ADC_ConfigChannel+0x54c>
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	0e9b      	lsrs	r3, r3, #26
 8008016:	3301      	adds	r3, #1
 8008018:	f003 021f 	and.w	r2, r3, #31
 800801c:	4613      	mov	r3, r2
 800801e:	005b      	lsls	r3, r3, #1
 8008020:	4413      	add	r3, r2
 8008022:	3b1e      	subs	r3, #30
 8008024:	051b      	lsls	r3, r3, #20
 8008026:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800802a:	e014      	b.n	8008056 <HAL_ADC_ConfigChannel+0x576>
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	fa93 f3a3 	rbit	r3, r3
 8008038:	60fb      	str	r3, [r7, #12]
  return result;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	fab3 f383 	clz	r3, r3
 8008040:	b2db      	uxtb	r3, r3
 8008042:	3301      	adds	r3, #1
 8008044:	f003 021f 	and.w	r2, r3, #31
 8008048:	4613      	mov	r3, r2
 800804a:	005b      	lsls	r3, r3, #1
 800804c:	4413      	add	r3, r2
 800804e:	3b1e      	subs	r3, #30
 8008050:	051b      	lsls	r3, r3, #20
 8008052:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008056:	430b      	orrs	r3, r1
 8008058:	683a      	ldr	r2, [r7, #0]
 800805a:	6892      	ldr	r2, [r2, #8]
 800805c:	4619      	mov	r1, r3
 800805e:	f7ff f93b 	bl	80072d8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	681a      	ldr	r2, [r3, #0]
 8008066:	4b2d      	ldr	r3, [pc, #180]	; (800811c <HAL_ADC_ConfigChannel+0x63c>)
 8008068:	4013      	ands	r3, r2
 800806a:	2b00      	cmp	r3, #0
 800806c:	f000 808c 	beq.w	8008188 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008070:	482b      	ldr	r0, [pc, #172]	; (8008120 <HAL_ADC_ConfigChannel+0x640>)
 8008072:	f7ff f899 	bl	80071a8 <LL_ADC_GetCommonPathInternalCh>
 8008076:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a29      	ldr	r2, [pc, #164]	; (8008124 <HAL_ADC_ConfigChannel+0x644>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d12b      	bne.n	80080dc <HAL_ADC_ConfigChannel+0x5fc>
 8008084:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008088:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800808c:	2b00      	cmp	r3, #0
 800808e:	d125      	bne.n	80080dc <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a24      	ldr	r2, [pc, #144]	; (8008128 <HAL_ADC_ConfigChannel+0x648>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d004      	beq.n	80080a4 <HAL_ADC_ConfigChannel+0x5c4>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a23      	ldr	r2, [pc, #140]	; (800812c <HAL_ADC_ConfigChannel+0x64c>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d16e      	bne.n	8008182 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80080a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80080a8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80080ac:	4619      	mov	r1, r3
 80080ae:	481c      	ldr	r0, [pc, #112]	; (8008120 <HAL_ADC_ConfigChannel+0x640>)
 80080b0:	f7ff f867 	bl	8007182 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80080b4:	4b1e      	ldr	r3, [pc, #120]	; (8008130 <HAL_ADC_ConfigChannel+0x650>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	099b      	lsrs	r3, r3, #6
 80080ba:	4a1e      	ldr	r2, [pc, #120]	; (8008134 <HAL_ADC_ConfigChannel+0x654>)
 80080bc:	fba2 2303 	umull	r2, r3, r2, r3
 80080c0:	099a      	lsrs	r2, r3, #6
 80080c2:	4613      	mov	r3, r2
 80080c4:	005b      	lsls	r3, r3, #1
 80080c6:	4413      	add	r3, r2
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80080cc:	e002      	b.n	80080d4 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	3b01      	subs	r3, #1
 80080d2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1f9      	bne.n	80080ce <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80080da:	e052      	b.n	8008182 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a15      	ldr	r2, [pc, #84]	; (8008138 <HAL_ADC_ConfigChannel+0x658>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d12a      	bne.n	800813c <HAL_ADC_ConfigChannel+0x65c>
 80080e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80080ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d124      	bne.n	800813c <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a0c      	ldr	r2, [pc, #48]	; (8008128 <HAL_ADC_ConfigChannel+0x648>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d004      	beq.n	8008106 <HAL_ADC_ConfigChannel+0x626>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a0a      	ldr	r2, [pc, #40]	; (800812c <HAL_ADC_ConfigChannel+0x64c>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d13f      	bne.n	8008186 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008106:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800810a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800810e:	4619      	mov	r1, r3
 8008110:	4803      	ldr	r0, [pc, #12]	; (8008120 <HAL_ADC_ConfigChannel+0x640>)
 8008112:	f7ff f836 	bl	8007182 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008116:	e036      	b.n	8008186 <HAL_ADC_ConfigChannel+0x6a6>
 8008118:	407f0000 	.word	0x407f0000
 800811c:	80080000 	.word	0x80080000
 8008120:	50040300 	.word	0x50040300
 8008124:	c7520000 	.word	0xc7520000
 8008128:	50040000 	.word	0x50040000
 800812c:	50040200 	.word	0x50040200
 8008130:	20000020 	.word	0x20000020
 8008134:	053e2d63 	.word	0x053e2d63
 8008138:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a16      	ldr	r2, [pc, #88]	; (800819c <HAL_ADC_ConfigChannel+0x6bc>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d120      	bne.n	8008188 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008146:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800814a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800814e:	2b00      	cmp	r3, #0
 8008150:	d11a      	bne.n	8008188 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a12      	ldr	r2, [pc, #72]	; (80081a0 <HAL_ADC_ConfigChannel+0x6c0>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d115      	bne.n	8008188 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800815c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008160:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008164:	4619      	mov	r1, r3
 8008166:	480f      	ldr	r0, [pc, #60]	; (80081a4 <HAL_ADC_ConfigChannel+0x6c4>)
 8008168:	f7ff f80b 	bl	8007182 <LL_ADC_SetCommonPathInternalCh>
 800816c:	e00c      	b.n	8008188 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008172:	f043 0220 	orr.w	r2, r3, #32
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800817a:	2301      	movs	r3, #1
 800817c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8008180:	e002      	b.n	8008188 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008182:	bf00      	nop
 8008184:	e000      	b.n	8008188 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008186:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2200      	movs	r2, #0
 800818c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8008190:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8008194:	4618      	mov	r0, r3
 8008196:	3798      	adds	r7, #152	; 0x98
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	80000001 	.word	0x80000001
 80081a0:	50040000 	.word	0x50040000
 80081a4:	50040300 	.word	0x50040300

080081a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b084      	sub	sp, #16
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4618      	mov	r0, r3
 80081b6:	f7ff f959 	bl	800746c <LL_ADC_IsEnabled>
 80081ba:	4603      	mov	r3, r0
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d146      	bne.n	800824e <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	689a      	ldr	r2, [r3, #8]
 80081c6:	4b24      	ldr	r3, [pc, #144]	; (8008258 <ADC_Enable+0xb0>)
 80081c8:	4013      	ands	r3, r2
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00d      	beq.n	80081ea <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081d2:	f043 0210 	orr.w	r2, r3, #16
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081de:	f043 0201 	orr.w	r2, r3, #1
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	e032      	b.n	8008250 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7ff f928 	bl	8007444 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80081f4:	f7fe ff84 	bl	8007100 <HAL_GetTick>
 80081f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80081fa:	e021      	b.n	8008240 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4618      	mov	r0, r3
 8008202:	f7ff f933 	bl	800746c <LL_ADC_IsEnabled>
 8008206:	4603      	mov	r3, r0
 8008208:	2b00      	cmp	r3, #0
 800820a:	d104      	bne.n	8008216 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4618      	mov	r0, r3
 8008212:	f7ff f917 	bl	8007444 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008216:	f7fe ff73 	bl	8007100 <HAL_GetTick>
 800821a:	4602      	mov	r2, r0
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	2b02      	cmp	r3, #2
 8008222:	d90d      	bls.n	8008240 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008228:	f043 0210 	orr.w	r2, r3, #16
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008234:	f043 0201 	orr.w	r2, r3, #1
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800823c:	2301      	movs	r3, #1
 800823e:	e007      	b.n	8008250 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f003 0301 	and.w	r3, r3, #1
 800824a:	2b01      	cmp	r3, #1
 800824c:	d1d6      	bne.n	80081fc <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800824e:	2300      	movs	r3, #0
}
 8008250:	4618      	mov	r0, r3
 8008252:	3710      	adds	r7, #16
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}
 8008258:	8000003f 	.word	0x8000003f

0800825c <LL_ADC_IsEnabled>:
{
 800825c:	b480      	push	{r7}
 800825e:	b083      	sub	sp, #12
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	f003 0301 	and.w	r3, r3, #1
 800826c:	2b01      	cmp	r3, #1
 800826e:	d101      	bne.n	8008274 <LL_ADC_IsEnabled+0x18>
 8008270:	2301      	movs	r3, #1
 8008272:	e000      	b.n	8008276 <LL_ADC_IsEnabled+0x1a>
 8008274:	2300      	movs	r3, #0
}
 8008276:	4618      	mov	r0, r3
 8008278:	370c      	adds	r7, #12
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr

08008282 <LL_ADC_REG_IsConversionOngoing>:
{
 8008282:	b480      	push	{r7}
 8008284:	b083      	sub	sp, #12
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	f003 0304 	and.w	r3, r3, #4
 8008292:	2b04      	cmp	r3, #4
 8008294:	d101      	bne.n	800829a <LL_ADC_REG_IsConversionOngoing+0x18>
 8008296:	2301      	movs	r3, #1
 8008298:	e000      	b.n	800829c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800829a:	2300      	movs	r3, #0
}
 800829c:	4618      	mov	r0, r3
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80082a8:	b590      	push	{r4, r7, lr}
 80082aa:	b09f      	sub	sp, #124	; 0x7c
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80082b2:	2300      	movs	r3, #0
 80082b4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d101      	bne.n	80082c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80082c2:	2302      	movs	r3, #2
 80082c4:	e08f      	b.n	80083e6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2201      	movs	r2, #1
 80082ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4a47      	ldr	r2, [pc, #284]	; (80083f0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d102      	bne.n	80082de <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80082d8:	4b46      	ldr	r3, [pc, #280]	; (80083f4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80082da:	60bb      	str	r3, [r7, #8]
 80082dc:	e001      	b.n	80082e2 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80082de:	2300      	movs	r3, #0
 80082e0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d10b      	bne.n	8008300 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082ec:	f043 0220 	orr.w	r2, r3, #32
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e072      	b.n	80083e6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	4618      	mov	r0, r3
 8008304:	f7ff ffbd 	bl	8008282 <LL_ADC_REG_IsConversionOngoing>
 8008308:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4618      	mov	r0, r3
 8008310:	f7ff ffb7 	bl	8008282 <LL_ADC_REG_IsConversionOngoing>
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d154      	bne.n	80083c4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800831a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800831c:	2b00      	cmp	r3, #0
 800831e:	d151      	bne.n	80083c4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008320:	4b35      	ldr	r3, [pc, #212]	; (80083f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8008322:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d02c      	beq.n	8008386 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800832c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800832e:	689b      	ldr	r3, [r3, #8]
 8008330:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	6859      	ldr	r1, [r3, #4]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800833e:	035b      	lsls	r3, r3, #13
 8008340:	430b      	orrs	r3, r1
 8008342:	431a      	orrs	r2, r3
 8008344:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008346:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008348:	4829      	ldr	r0, [pc, #164]	; (80083f0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800834a:	f7ff ff87 	bl	800825c <LL_ADC_IsEnabled>
 800834e:	4604      	mov	r4, r0
 8008350:	4828      	ldr	r0, [pc, #160]	; (80083f4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8008352:	f7ff ff83 	bl	800825c <LL_ADC_IsEnabled>
 8008356:	4603      	mov	r3, r0
 8008358:	431c      	orrs	r4, r3
 800835a:	4828      	ldr	r0, [pc, #160]	; (80083fc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800835c:	f7ff ff7e 	bl	800825c <LL_ADC_IsEnabled>
 8008360:	4603      	mov	r3, r0
 8008362:	4323      	orrs	r3, r4
 8008364:	2b00      	cmp	r3, #0
 8008366:	d137      	bne.n	80083d8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008368:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8008370:	f023 030f 	bic.w	r3, r3, #15
 8008374:	683a      	ldr	r2, [r7, #0]
 8008376:	6811      	ldr	r1, [r2, #0]
 8008378:	683a      	ldr	r2, [r7, #0]
 800837a:	6892      	ldr	r2, [r2, #8]
 800837c:	430a      	orrs	r2, r1
 800837e:	431a      	orrs	r2, r3
 8008380:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008382:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008384:	e028      	b.n	80083d8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8008386:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800838e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008390:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008392:	4817      	ldr	r0, [pc, #92]	; (80083f0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8008394:	f7ff ff62 	bl	800825c <LL_ADC_IsEnabled>
 8008398:	4604      	mov	r4, r0
 800839a:	4816      	ldr	r0, [pc, #88]	; (80083f4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800839c:	f7ff ff5e 	bl	800825c <LL_ADC_IsEnabled>
 80083a0:	4603      	mov	r3, r0
 80083a2:	431c      	orrs	r4, r3
 80083a4:	4815      	ldr	r0, [pc, #84]	; (80083fc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80083a6:	f7ff ff59 	bl	800825c <LL_ADC_IsEnabled>
 80083aa:	4603      	mov	r3, r0
 80083ac:	4323      	orrs	r3, r4
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d112      	bne.n	80083d8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80083b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80083ba:	f023 030f 	bic.w	r3, r3, #15
 80083be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80083c0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80083c2:	e009      	b.n	80083d8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083c8:	f043 0220 	orr.w	r2, r3, #32
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80083d6:	e000      	b.n	80083da <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80083d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80083e2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	377c      	adds	r7, #124	; 0x7c
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd90      	pop	{r4, r7, pc}
 80083ee:	bf00      	nop
 80083f0:	50040000 	.word	0x50040000
 80083f4:	50040100 	.word	0x50040100
 80083f8:	50040300 	.word	0x50040300
 80083fc:	50040200 	.word	0x50040200

08008400 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008400:	b480      	push	{r7}
 8008402:	b085      	sub	sp, #20
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f003 0307 	and.w	r3, r3, #7
 800840e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008410:	4b0c      	ldr	r3, [pc, #48]	; (8008444 <__NVIC_SetPriorityGrouping+0x44>)
 8008412:	68db      	ldr	r3, [r3, #12]
 8008414:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008416:	68ba      	ldr	r2, [r7, #8]
 8008418:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800841c:	4013      	ands	r3, r2
 800841e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008428:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800842c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008430:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008432:	4a04      	ldr	r2, [pc, #16]	; (8008444 <__NVIC_SetPriorityGrouping+0x44>)
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	60d3      	str	r3, [r2, #12]
}
 8008438:	bf00      	nop
 800843a:	3714      	adds	r7, #20
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr
 8008444:	e000ed00 	.word	0xe000ed00

08008448 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008448:	b480      	push	{r7}
 800844a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800844c:	4b04      	ldr	r3, [pc, #16]	; (8008460 <__NVIC_GetPriorityGrouping+0x18>)
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	0a1b      	lsrs	r3, r3, #8
 8008452:	f003 0307 	and.w	r3, r3, #7
}
 8008456:	4618      	mov	r0, r3
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr
 8008460:	e000ed00 	.word	0xe000ed00

08008464 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008464:	b480      	push	{r7}
 8008466:	b083      	sub	sp, #12
 8008468:	af00      	add	r7, sp, #0
 800846a:	4603      	mov	r3, r0
 800846c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800846e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008472:	2b00      	cmp	r3, #0
 8008474:	db0b      	blt.n	800848e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008476:	79fb      	ldrb	r3, [r7, #7]
 8008478:	f003 021f 	and.w	r2, r3, #31
 800847c:	4907      	ldr	r1, [pc, #28]	; (800849c <__NVIC_EnableIRQ+0x38>)
 800847e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008482:	095b      	lsrs	r3, r3, #5
 8008484:	2001      	movs	r0, #1
 8008486:	fa00 f202 	lsl.w	r2, r0, r2
 800848a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800848e:	bf00      	nop
 8008490:	370c      	adds	r7, #12
 8008492:	46bd      	mov	sp, r7
 8008494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008498:	4770      	bx	lr
 800849a:	bf00      	nop
 800849c:	e000e100 	.word	0xe000e100

080084a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b083      	sub	sp, #12
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	4603      	mov	r3, r0
 80084a8:	6039      	str	r1, [r7, #0]
 80084aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80084ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	db0a      	blt.n	80084ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	b2da      	uxtb	r2, r3
 80084b8:	490c      	ldr	r1, [pc, #48]	; (80084ec <__NVIC_SetPriority+0x4c>)
 80084ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084be:	0112      	lsls	r2, r2, #4
 80084c0:	b2d2      	uxtb	r2, r2
 80084c2:	440b      	add	r3, r1
 80084c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80084c8:	e00a      	b.n	80084e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	b2da      	uxtb	r2, r3
 80084ce:	4908      	ldr	r1, [pc, #32]	; (80084f0 <__NVIC_SetPriority+0x50>)
 80084d0:	79fb      	ldrb	r3, [r7, #7]
 80084d2:	f003 030f 	and.w	r3, r3, #15
 80084d6:	3b04      	subs	r3, #4
 80084d8:	0112      	lsls	r2, r2, #4
 80084da:	b2d2      	uxtb	r2, r2
 80084dc:	440b      	add	r3, r1
 80084de:	761a      	strb	r2, [r3, #24]
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr
 80084ec:	e000e100 	.word	0xe000e100
 80084f0:	e000ed00 	.word	0xe000ed00

080084f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b089      	sub	sp, #36	; 0x24
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	60f8      	str	r0, [r7, #12]
 80084fc:	60b9      	str	r1, [r7, #8]
 80084fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f003 0307 	and.w	r3, r3, #7
 8008506:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	f1c3 0307 	rsb	r3, r3, #7
 800850e:	2b04      	cmp	r3, #4
 8008510:	bf28      	it	cs
 8008512:	2304      	movcs	r3, #4
 8008514:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008516:	69fb      	ldr	r3, [r7, #28]
 8008518:	3304      	adds	r3, #4
 800851a:	2b06      	cmp	r3, #6
 800851c:	d902      	bls.n	8008524 <NVIC_EncodePriority+0x30>
 800851e:	69fb      	ldr	r3, [r7, #28]
 8008520:	3b03      	subs	r3, #3
 8008522:	e000      	b.n	8008526 <NVIC_EncodePriority+0x32>
 8008524:	2300      	movs	r3, #0
 8008526:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008528:	f04f 32ff 	mov.w	r2, #4294967295
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	fa02 f303 	lsl.w	r3, r2, r3
 8008532:	43da      	mvns	r2, r3
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	401a      	ands	r2, r3
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800853c:	f04f 31ff 	mov.w	r1, #4294967295
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	fa01 f303 	lsl.w	r3, r1, r3
 8008546:	43d9      	mvns	r1, r3
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800854c:	4313      	orrs	r3, r2
         );
}
 800854e:	4618      	mov	r0, r3
 8008550:	3724      	adds	r7, #36	; 0x24
 8008552:	46bd      	mov	sp, r7
 8008554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008558:	4770      	bx	lr
	...

0800855c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b082      	sub	sp, #8
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	3b01      	subs	r3, #1
 8008568:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800856c:	d301      	bcc.n	8008572 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800856e:	2301      	movs	r3, #1
 8008570:	e00f      	b.n	8008592 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008572:	4a0a      	ldr	r2, [pc, #40]	; (800859c <SysTick_Config+0x40>)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	3b01      	subs	r3, #1
 8008578:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800857a:	210f      	movs	r1, #15
 800857c:	f04f 30ff 	mov.w	r0, #4294967295
 8008580:	f7ff ff8e 	bl	80084a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008584:	4b05      	ldr	r3, [pc, #20]	; (800859c <SysTick_Config+0x40>)
 8008586:	2200      	movs	r2, #0
 8008588:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800858a:	4b04      	ldr	r3, [pc, #16]	; (800859c <SysTick_Config+0x40>)
 800858c:	2207      	movs	r2, #7
 800858e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008590:	2300      	movs	r3, #0
}
 8008592:	4618      	mov	r0, r3
 8008594:	3708      	adds	r7, #8
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}
 800859a:	bf00      	nop
 800859c:	e000e010 	.word	0xe000e010

080085a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f7ff ff29 	bl	8008400 <__NVIC_SetPriorityGrouping>
}
 80085ae:	bf00      	nop
 80085b0:	3708      	adds	r7, #8
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b086      	sub	sp, #24
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	4603      	mov	r3, r0
 80085be:	60b9      	str	r1, [r7, #8]
 80085c0:	607a      	str	r2, [r7, #4]
 80085c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80085c4:	2300      	movs	r3, #0
 80085c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80085c8:	f7ff ff3e 	bl	8008448 <__NVIC_GetPriorityGrouping>
 80085cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	68b9      	ldr	r1, [r7, #8]
 80085d2:	6978      	ldr	r0, [r7, #20]
 80085d4:	f7ff ff8e 	bl	80084f4 <NVIC_EncodePriority>
 80085d8:	4602      	mov	r2, r0
 80085da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085de:	4611      	mov	r1, r2
 80085e0:	4618      	mov	r0, r3
 80085e2:	f7ff ff5d 	bl	80084a0 <__NVIC_SetPriority>
}
 80085e6:	bf00      	nop
 80085e8:	3718      	adds	r7, #24
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}

080085ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80085ee:	b580      	push	{r7, lr}
 80085f0:	b082      	sub	sp, #8
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	4603      	mov	r3, r0
 80085f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80085f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085fc:	4618      	mov	r0, r3
 80085fe:	f7ff ff31 	bl	8008464 <__NVIC_EnableIRQ>
}
 8008602:	bf00      	nop
 8008604:	3708      	adds	r7, #8
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}

0800860a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800860a:	b580      	push	{r7, lr}
 800860c:	b082      	sub	sp, #8
 800860e:	af00      	add	r7, sp, #0
 8008610:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f7ff ffa2 	bl	800855c <SysTick_Config>
 8008618:	4603      	mov	r3, r0
}
 800861a:	4618      	mov	r0, r3
 800861c:	3708      	adds	r7, #8
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
	...

08008624 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008624:	b480      	push	{r7}
 8008626:	b085      	sub	sp, #20
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d101      	bne.n	8008636 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e098      	b.n	8008768 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	461a      	mov	r2, r3
 800863c:	4b4d      	ldr	r3, [pc, #308]	; (8008774 <HAL_DMA_Init+0x150>)
 800863e:	429a      	cmp	r2, r3
 8008640:	d80f      	bhi.n	8008662 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	461a      	mov	r2, r3
 8008648:	4b4b      	ldr	r3, [pc, #300]	; (8008778 <HAL_DMA_Init+0x154>)
 800864a:	4413      	add	r3, r2
 800864c:	4a4b      	ldr	r2, [pc, #300]	; (800877c <HAL_DMA_Init+0x158>)
 800864e:	fba2 2303 	umull	r2, r3, r2, r3
 8008652:	091b      	lsrs	r3, r3, #4
 8008654:	009a      	lsls	r2, r3, #2
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a48      	ldr	r2, [pc, #288]	; (8008780 <HAL_DMA_Init+0x15c>)
 800865e:	641a      	str	r2, [r3, #64]	; 0x40
 8008660:	e00e      	b.n	8008680 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	461a      	mov	r2, r3
 8008668:	4b46      	ldr	r3, [pc, #280]	; (8008784 <HAL_DMA_Init+0x160>)
 800866a:	4413      	add	r3, r2
 800866c:	4a43      	ldr	r2, [pc, #268]	; (800877c <HAL_DMA_Init+0x158>)
 800866e:	fba2 2303 	umull	r2, r3, r2, r3
 8008672:	091b      	lsrs	r3, r3, #4
 8008674:	009a      	lsls	r2, r3, #2
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a42      	ldr	r2, [pc, #264]	; (8008788 <HAL_DMA_Init+0x164>)
 800867e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2202      	movs	r2, #2
 8008684:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800869a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80086a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	691b      	ldr	r3, [r3, #16]
 80086aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	699b      	ldr	r3, [r3, #24]
 80086b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a1b      	ldr	r3, [r3, #32]
 80086c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	4313      	orrs	r3, r2
 80086c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	68fa      	ldr	r2, [r7, #12]
 80086d0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80086da:	d039      	beq.n	8008750 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086e0:	4a27      	ldr	r2, [pc, #156]	; (8008780 <HAL_DMA_Init+0x15c>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d11a      	bne.n	800871c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80086e6:	4b29      	ldr	r3, [pc, #164]	; (800878c <HAL_DMA_Init+0x168>)
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086ee:	f003 031c 	and.w	r3, r3, #28
 80086f2:	210f      	movs	r1, #15
 80086f4:	fa01 f303 	lsl.w	r3, r1, r3
 80086f8:	43db      	mvns	r3, r3
 80086fa:	4924      	ldr	r1, [pc, #144]	; (800878c <HAL_DMA_Init+0x168>)
 80086fc:	4013      	ands	r3, r2
 80086fe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8008700:	4b22      	ldr	r3, [pc, #136]	; (800878c <HAL_DMA_Init+0x168>)
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6859      	ldr	r1, [r3, #4]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800870c:	f003 031c 	and.w	r3, r3, #28
 8008710:	fa01 f303 	lsl.w	r3, r1, r3
 8008714:	491d      	ldr	r1, [pc, #116]	; (800878c <HAL_DMA_Init+0x168>)
 8008716:	4313      	orrs	r3, r2
 8008718:	600b      	str	r3, [r1, #0]
 800871a:	e019      	b.n	8008750 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800871c:	4b1c      	ldr	r3, [pc, #112]	; (8008790 <HAL_DMA_Init+0x16c>)
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008724:	f003 031c 	and.w	r3, r3, #28
 8008728:	210f      	movs	r1, #15
 800872a:	fa01 f303 	lsl.w	r3, r1, r3
 800872e:	43db      	mvns	r3, r3
 8008730:	4917      	ldr	r1, [pc, #92]	; (8008790 <HAL_DMA_Init+0x16c>)
 8008732:	4013      	ands	r3, r2
 8008734:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8008736:	4b16      	ldr	r3, [pc, #88]	; (8008790 <HAL_DMA_Init+0x16c>)
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6859      	ldr	r1, [r3, #4]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008742:	f003 031c 	and.w	r3, r3, #28
 8008746:	fa01 f303 	lsl.w	r3, r1, r3
 800874a:	4911      	ldr	r1, [pc, #68]	; (8008790 <HAL_DMA_Init+0x16c>)
 800874c:	4313      	orrs	r3, r2
 800874e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2201      	movs	r2, #1
 800875a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8008766:	2300      	movs	r3, #0
}
 8008768:	4618      	mov	r0, r3
 800876a:	3714      	adds	r7, #20
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr
 8008774:	40020407 	.word	0x40020407
 8008778:	bffdfff8 	.word	0xbffdfff8
 800877c:	cccccccd 	.word	0xcccccccd
 8008780:	40020000 	.word	0x40020000
 8008784:	bffdfbf8 	.word	0xbffdfbf8
 8008788:	40020400 	.word	0x40020400
 800878c:	400200a8 	.word	0x400200a8
 8008790:	400204a8 	.word	0x400204a8

08008794 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b086      	sub	sp, #24
 8008798:	af00      	add	r7, sp, #0
 800879a:	60f8      	str	r0, [r7, #12]
 800879c:	60b9      	str	r1, [r7, #8]
 800879e:	607a      	str	r2, [r7, #4]
 80087a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087a2:	2300      	movs	r3, #0
 80087a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d101      	bne.n	80087b4 <HAL_DMA_Start_IT+0x20>
 80087b0:	2302      	movs	r3, #2
 80087b2:	e04b      	b.n	800884c <HAL_DMA_Start_IT+0xb8>
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	2201      	movs	r2, #1
 80087b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d13a      	bne.n	800883e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2202      	movs	r2, #2
 80087cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2200      	movs	r2, #0
 80087d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	681a      	ldr	r2, [r3, #0]
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f022 0201 	bic.w	r2, r2, #1
 80087e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	68b9      	ldr	r1, [r7, #8]
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	f000 f96b 	bl	8008ac8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d008      	beq.n	800880c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f042 020e 	orr.w	r2, r2, #14
 8008808:	601a      	str	r2, [r3, #0]
 800880a:	e00f      	b.n	800882c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f022 0204 	bic.w	r2, r2, #4
 800881a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f042 020a 	orr.w	r2, r2, #10
 800882a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f042 0201 	orr.w	r2, r2, #1
 800883a:	601a      	str	r2, [r3, #0]
 800883c:	e005      	b.n	800884a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2200      	movs	r2, #0
 8008842:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008846:	2302      	movs	r3, #2
 8008848:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800884a:	7dfb      	ldrb	r3, [r7, #23]
}
 800884c:	4618      	mov	r0, r3
 800884e:	3718      	adds	r7, #24
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008854:	b480      	push	{r7}
 8008856:	b085      	sub	sp, #20
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800885c:	2300      	movs	r3, #0
 800885e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008866:	b2db      	uxtb	r3, r3
 8008868:	2b02      	cmp	r3, #2
 800886a:	d008      	beq.n	800887e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2204      	movs	r2, #4
 8008870:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e022      	b.n	80088c4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	681a      	ldr	r2, [r3, #0]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f022 020e 	bic.w	r2, r2, #14
 800888c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f022 0201 	bic.w	r2, r2, #1
 800889c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088a2:	f003 021c 	and.w	r2, r3, #28
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088aa:	2101      	movs	r1, #1
 80088ac:	fa01 f202 	lsl.w	r2, r1, r2
 80088b0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2201      	movs	r2, #1
 80088b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2200      	movs	r2, #0
 80088be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80088c2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3714      	adds	r7, #20
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr

080088d0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b084      	sub	sp, #16
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088d8:	2300      	movs	r3, #0
 80088da:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	2b02      	cmp	r3, #2
 80088e6:	d005      	beq.n	80088f4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2204      	movs	r2, #4
 80088ec:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80088ee:	2301      	movs	r3, #1
 80088f0:	73fb      	strb	r3, [r7, #15]
 80088f2:	e029      	b.n	8008948 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f022 020e 	bic.w	r2, r2, #14
 8008902:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f022 0201 	bic.w	r2, r2, #1
 8008912:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008918:	f003 021c 	and.w	r2, r3, #28
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008920:	2101      	movs	r1, #1
 8008922:	fa01 f202 	lsl.w	r2, r1, r2
 8008926:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2201      	movs	r2, #1
 800892c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2200      	movs	r2, #0
 8008934:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800893c:	2b00      	cmp	r3, #0
 800893e:	d003      	beq.n	8008948 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	4798      	blx	r3
    }
  }
  return status;
 8008948:	7bfb      	ldrb	r3, [r7, #15]
}
 800894a:	4618      	mov	r0, r3
 800894c:	3710      	adds	r7, #16
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}

08008952 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008952:	b580      	push	{r7, lr}
 8008954:	b084      	sub	sp, #16
 8008956:	af00      	add	r7, sp, #0
 8008958:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800896e:	f003 031c 	and.w	r3, r3, #28
 8008972:	2204      	movs	r2, #4
 8008974:	409a      	lsls	r2, r3
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	4013      	ands	r3, r2
 800897a:	2b00      	cmp	r3, #0
 800897c:	d026      	beq.n	80089cc <HAL_DMA_IRQHandler+0x7a>
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	f003 0304 	and.w	r3, r3, #4
 8008984:	2b00      	cmp	r3, #0
 8008986:	d021      	beq.n	80089cc <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f003 0320 	and.w	r3, r3, #32
 8008992:	2b00      	cmp	r3, #0
 8008994:	d107      	bne.n	80089a6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	681a      	ldr	r2, [r3, #0]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f022 0204 	bic.w	r2, r2, #4
 80089a4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089aa:	f003 021c 	and.w	r2, r3, #28
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089b2:	2104      	movs	r1, #4
 80089b4:	fa01 f202 	lsl.w	r2, r1, r2
 80089b8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d071      	beq.n	8008aa6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80089ca:	e06c      	b.n	8008aa6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089d0:	f003 031c 	and.w	r3, r3, #28
 80089d4:	2202      	movs	r2, #2
 80089d6:	409a      	lsls	r2, r3
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	4013      	ands	r3, r2
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d02e      	beq.n	8008a3e <HAL_DMA_IRQHandler+0xec>
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	f003 0302 	and.w	r3, r3, #2
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d029      	beq.n	8008a3e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f003 0320 	and.w	r3, r3, #32
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d10b      	bne.n	8008a10 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	681a      	ldr	r2, [r3, #0]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f022 020a 	bic.w	r2, r2, #10
 8008a06:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a14:	f003 021c 	and.w	r2, r3, #28
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a1c:	2102      	movs	r1, #2
 8008a1e:	fa01 f202 	lsl.w	r2, r1, r2
 8008a22:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d038      	beq.n	8008aa6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8008a3c:	e033      	b.n	8008aa6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a42:	f003 031c 	and.w	r3, r3, #28
 8008a46:	2208      	movs	r2, #8
 8008a48:	409a      	lsls	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	4013      	ands	r3, r2
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d02a      	beq.n	8008aa8 <HAL_DMA_IRQHandler+0x156>
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	f003 0308 	and.w	r3, r3, #8
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d025      	beq.n	8008aa8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f022 020e 	bic.w	r2, r2, #14
 8008a6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a70:	f003 021c 	and.w	r2, r3, #28
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a78:	2101      	movs	r1, #1
 8008a7a:	fa01 f202 	lsl.w	r2, r1, r2
 8008a7e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2201      	movs	r2, #1
 8008a84:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2201      	movs	r2, #1
 8008a8a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2200      	movs	r2, #0
 8008a92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d004      	beq.n	8008aa8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008aa6:	bf00      	nop
 8008aa8:	bf00      	nop
}
 8008aaa:	3710      	adds	r7, #16
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b083      	sub	sp, #12
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	370c      	adds	r7, #12
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac6:	4770      	bx	lr

08008ac8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b085      	sub	sp, #20
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	60b9      	str	r1, [r7, #8]
 8008ad2:	607a      	str	r2, [r7, #4]
 8008ad4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ada:	f003 021c 	and.w	r2, r3, #28
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ae2:	2101      	movs	r1, #1
 8008ae4:	fa01 f202 	lsl.w	r2, r1, r2
 8008ae8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	683a      	ldr	r2, [r7, #0]
 8008af0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	2b10      	cmp	r3, #16
 8008af8:	d108      	bne.n	8008b0c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	68ba      	ldr	r2, [r7, #8]
 8008b08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008b0a:	e007      	b.n	8008b1c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	68ba      	ldr	r2, [r7, #8]
 8008b12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	687a      	ldr	r2, [r7, #4]
 8008b1a:	60da      	str	r2, [r3, #12]
}
 8008b1c:	bf00      	nop
 8008b1e:	3714      	adds	r7, #20
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b087      	sub	sp, #28
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008b32:	2300      	movs	r3, #0
 8008b34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008b36:	e17f      	b.n	8008e38 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	2101      	movs	r1, #1
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	fa01 f303 	lsl.w	r3, r1, r3
 8008b44:	4013      	ands	r3, r2
 8008b46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f000 8171 	beq.w	8008e32 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	2b02      	cmp	r3, #2
 8008b56:	d003      	beq.n	8008b60 <HAL_GPIO_Init+0x38>
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	2b12      	cmp	r3, #18
 8008b5e:	d123      	bne.n	8008ba8 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	08da      	lsrs	r2, r3, #3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	3208      	adds	r2, #8
 8008b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	f003 0307 	and.w	r3, r3, #7
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	220f      	movs	r2, #15
 8008b78:	fa02 f303 	lsl.w	r3, r2, r3
 8008b7c:	43db      	mvns	r3, r3
 8008b7e:	693a      	ldr	r2, [r7, #16]
 8008b80:	4013      	ands	r3, r2
 8008b82:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	691a      	ldr	r2, [r3, #16]
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	f003 0307 	and.w	r3, r3, #7
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	fa02 f303 	lsl.w	r3, r2, r3
 8008b94:	693a      	ldr	r2, [r7, #16]
 8008b96:	4313      	orrs	r3, r2
 8008b98:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	08da      	lsrs	r2, r3, #3
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	3208      	adds	r2, #8
 8008ba2:	6939      	ldr	r1, [r7, #16]
 8008ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	005b      	lsls	r3, r3, #1
 8008bb2:	2203      	movs	r2, #3
 8008bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8008bb8:	43db      	mvns	r3, r3
 8008bba:	693a      	ldr	r2, [r7, #16]
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	f003 0203 	and.w	r2, r3, #3
 8008bc8:	697b      	ldr	r3, [r7, #20]
 8008bca:	005b      	lsls	r3, r3, #1
 8008bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd0:	693a      	ldr	r2, [r7, #16]
 8008bd2:	4313      	orrs	r3, r2
 8008bd4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	693a      	ldr	r2, [r7, #16]
 8008bda:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	d00b      	beq.n	8008bfc <HAL_GPIO_Init+0xd4>
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	2b02      	cmp	r3, #2
 8008bea:	d007      	beq.n	8008bfc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008bf0:	2b11      	cmp	r3, #17
 8008bf2:	d003      	beq.n	8008bfc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	2b12      	cmp	r3, #18
 8008bfa:	d130      	bne.n	8008c5e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	005b      	lsls	r3, r3, #1
 8008c06:	2203      	movs	r2, #3
 8008c08:	fa02 f303 	lsl.w	r3, r2, r3
 8008c0c:	43db      	mvns	r3, r3
 8008c0e:	693a      	ldr	r2, [r7, #16]
 8008c10:	4013      	ands	r3, r2
 8008c12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	68da      	ldr	r2, [r3, #12]
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	005b      	lsls	r3, r3, #1
 8008c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c20:	693a      	ldr	r2, [r7, #16]
 8008c22:	4313      	orrs	r3, r2
 8008c24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	693a      	ldr	r2, [r7, #16]
 8008c2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008c32:	2201      	movs	r2, #1
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	fa02 f303 	lsl.w	r3, r2, r3
 8008c3a:	43db      	mvns	r3, r3
 8008c3c:	693a      	ldr	r2, [r7, #16]
 8008c3e:	4013      	ands	r3, r2
 8008c40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	091b      	lsrs	r3, r3, #4
 8008c48:	f003 0201 	and.w	r2, r3, #1
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c52:	693a      	ldr	r2, [r7, #16]
 8008c54:	4313      	orrs	r3, r2
 8008c56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	693a      	ldr	r2, [r7, #16]
 8008c5c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	f003 0303 	and.w	r3, r3, #3
 8008c66:	2b03      	cmp	r3, #3
 8008c68:	d118      	bne.n	8008c9c <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8008c70:	2201      	movs	r2, #1
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	fa02 f303 	lsl.w	r3, r2, r3
 8008c78:	43db      	mvns	r3, r3
 8008c7a:	693a      	ldr	r2, [r7, #16]
 8008c7c:	4013      	ands	r3, r2
 8008c7e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	08db      	lsrs	r3, r3, #3
 8008c86:	f003 0201 	and.w	r2, r3, #1
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c90:	693a      	ldr	r2, [r7, #16]
 8008c92:	4313      	orrs	r3, r2
 8008c94:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	693a      	ldr	r2, [r7, #16]
 8008c9a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	005b      	lsls	r3, r3, #1
 8008ca6:	2203      	movs	r2, #3
 8008ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cac:	43db      	mvns	r3, r3
 8008cae:	693a      	ldr	r2, [r7, #16]
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	689a      	ldr	r2, [r3, #8]
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	005b      	lsls	r3, r3, #1
 8008cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8008cc0:	693a      	ldr	r2, [r7, #16]
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	693a      	ldr	r2, [r7, #16]
 8008cca:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	f000 80ac 	beq.w	8008e32 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008cda:	4b5e      	ldr	r3, [pc, #376]	; (8008e54 <HAL_GPIO_Init+0x32c>)
 8008cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cde:	4a5d      	ldr	r2, [pc, #372]	; (8008e54 <HAL_GPIO_Init+0x32c>)
 8008ce0:	f043 0301 	orr.w	r3, r3, #1
 8008ce4:	6613      	str	r3, [r2, #96]	; 0x60
 8008ce6:	4b5b      	ldr	r3, [pc, #364]	; (8008e54 <HAL_GPIO_Init+0x32c>)
 8008ce8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cea:	f003 0301 	and.w	r3, r3, #1
 8008cee:	60bb      	str	r3, [r7, #8]
 8008cf0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008cf2:	4a59      	ldr	r2, [pc, #356]	; (8008e58 <HAL_GPIO_Init+0x330>)
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	089b      	lsrs	r3, r3, #2
 8008cf8:	3302      	adds	r3, #2
 8008cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	f003 0303 	and.w	r3, r3, #3
 8008d06:	009b      	lsls	r3, r3, #2
 8008d08:	220f      	movs	r2, #15
 8008d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d0e:	43db      	mvns	r3, r3
 8008d10:	693a      	ldr	r2, [r7, #16]
 8008d12:	4013      	ands	r3, r2
 8008d14:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008d1c:	d025      	beq.n	8008d6a <HAL_GPIO_Init+0x242>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4a4e      	ldr	r2, [pc, #312]	; (8008e5c <HAL_GPIO_Init+0x334>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d01f      	beq.n	8008d66 <HAL_GPIO_Init+0x23e>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	4a4d      	ldr	r2, [pc, #308]	; (8008e60 <HAL_GPIO_Init+0x338>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d019      	beq.n	8008d62 <HAL_GPIO_Init+0x23a>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	4a4c      	ldr	r2, [pc, #304]	; (8008e64 <HAL_GPIO_Init+0x33c>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d013      	beq.n	8008d5e <HAL_GPIO_Init+0x236>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	4a4b      	ldr	r2, [pc, #300]	; (8008e68 <HAL_GPIO_Init+0x340>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d00d      	beq.n	8008d5a <HAL_GPIO_Init+0x232>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4a4a      	ldr	r2, [pc, #296]	; (8008e6c <HAL_GPIO_Init+0x344>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d007      	beq.n	8008d56 <HAL_GPIO_Init+0x22e>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	4a49      	ldr	r2, [pc, #292]	; (8008e70 <HAL_GPIO_Init+0x348>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d101      	bne.n	8008d52 <HAL_GPIO_Init+0x22a>
 8008d4e:	2306      	movs	r3, #6
 8008d50:	e00c      	b.n	8008d6c <HAL_GPIO_Init+0x244>
 8008d52:	2307      	movs	r3, #7
 8008d54:	e00a      	b.n	8008d6c <HAL_GPIO_Init+0x244>
 8008d56:	2305      	movs	r3, #5
 8008d58:	e008      	b.n	8008d6c <HAL_GPIO_Init+0x244>
 8008d5a:	2304      	movs	r3, #4
 8008d5c:	e006      	b.n	8008d6c <HAL_GPIO_Init+0x244>
 8008d5e:	2303      	movs	r3, #3
 8008d60:	e004      	b.n	8008d6c <HAL_GPIO_Init+0x244>
 8008d62:	2302      	movs	r3, #2
 8008d64:	e002      	b.n	8008d6c <HAL_GPIO_Init+0x244>
 8008d66:	2301      	movs	r3, #1
 8008d68:	e000      	b.n	8008d6c <HAL_GPIO_Init+0x244>
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	697a      	ldr	r2, [r7, #20]
 8008d6e:	f002 0203 	and.w	r2, r2, #3
 8008d72:	0092      	lsls	r2, r2, #2
 8008d74:	4093      	lsls	r3, r2
 8008d76:	693a      	ldr	r2, [r7, #16]
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008d7c:	4936      	ldr	r1, [pc, #216]	; (8008e58 <HAL_GPIO_Init+0x330>)
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	089b      	lsrs	r3, r3, #2
 8008d82:	3302      	adds	r3, #2
 8008d84:	693a      	ldr	r2, [r7, #16]
 8008d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008d8a:	4b3a      	ldr	r3, [pc, #232]	; (8008e74 <HAL_GPIO_Init+0x34c>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	43db      	mvns	r3, r3
 8008d94:	693a      	ldr	r2, [r7, #16]
 8008d96:	4013      	ands	r3, r2
 8008d98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	685b      	ldr	r3, [r3, #4]
 8008d9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d003      	beq.n	8008dae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8008da6:	693a      	ldr	r2, [r7, #16]
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008dae:	4a31      	ldr	r2, [pc, #196]	; (8008e74 <HAL_GPIO_Init+0x34c>)
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8008db4:	4b2f      	ldr	r3, [pc, #188]	; (8008e74 <HAL_GPIO_Init+0x34c>)
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	43db      	mvns	r3, r3
 8008dbe:	693a      	ldr	r2, [r7, #16]
 8008dc0:	4013      	ands	r3, r2
 8008dc2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d003      	beq.n	8008dd8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8008dd0:	693a      	ldr	r2, [r7, #16]
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	4313      	orrs	r3, r2
 8008dd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008dd8:	4a26      	ldr	r2, [pc, #152]	; (8008e74 <HAL_GPIO_Init+0x34c>)
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008dde:	4b25      	ldr	r3, [pc, #148]	; (8008e74 <HAL_GPIO_Init+0x34c>)
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	43db      	mvns	r3, r3
 8008de8:	693a      	ldr	r2, [r7, #16]
 8008dea:	4013      	ands	r3, r2
 8008dec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d003      	beq.n	8008e02 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8008dfa:	693a      	ldr	r2, [r7, #16]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008e02:	4a1c      	ldr	r2, [pc, #112]	; (8008e74 <HAL_GPIO_Init+0x34c>)
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008e08:	4b1a      	ldr	r3, [pc, #104]	; (8008e74 <HAL_GPIO_Init+0x34c>)
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	43db      	mvns	r3, r3
 8008e12:	693a      	ldr	r2, [r7, #16]
 8008e14:	4013      	ands	r3, r2
 8008e16:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d003      	beq.n	8008e2c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8008e24:	693a      	ldr	r2, [r7, #16]
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008e2c:	4a11      	ldr	r2, [pc, #68]	; (8008e74 <HAL_GPIO_Init+0x34c>)
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	3301      	adds	r3, #1
 8008e36:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f47f ae78 	bne.w	8008b38 <HAL_GPIO_Init+0x10>
  }
}
 8008e48:	bf00      	nop
 8008e4a:	371c      	adds	r7, #28
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e52:	4770      	bx	lr
 8008e54:	40021000 	.word	0x40021000
 8008e58:	40010000 	.word	0x40010000
 8008e5c:	48000400 	.word	0x48000400
 8008e60:	48000800 	.word	0x48000800
 8008e64:	48000c00 	.word	0x48000c00
 8008e68:	48001000 	.word	0x48001000
 8008e6c:	48001400 	.word	0x48001400
 8008e70:	48001800 	.word	0x48001800
 8008e74:	40010400 	.word	0x40010400

08008e78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b083      	sub	sp, #12
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	460b      	mov	r3, r1
 8008e82:	807b      	strh	r3, [r7, #2]
 8008e84:	4613      	mov	r3, r2
 8008e86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008e88:	787b      	ldrb	r3, [r7, #1]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d003      	beq.n	8008e96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008e8e:	887a      	ldrh	r2, [r7, #2]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008e94:	e002      	b.n	8008e9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008e96:	887a      	ldrh	r2, [r7, #2]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b082      	sub	sp, #8
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d101      	bne.n	8008eba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e081      	b.n	8008fbe <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d106      	bne.n	8008ed4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f7fc fa3c 	bl	800534c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2224      	movs	r2, #36	; 0x24
 8008ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f022 0201 	bic.w	r2, r2, #1
 8008eea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	685a      	ldr	r2, [r3, #4]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008ef8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	689a      	ldr	r2, [r3, #8]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008f08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	68db      	ldr	r3, [r3, #12]
 8008f0e:	2b01      	cmp	r3, #1
 8008f10:	d107      	bne.n	8008f22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	689a      	ldr	r2, [r3, #8]
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f1e:	609a      	str	r2, [r3, #8]
 8008f20:	e006      	b.n	8008f30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	689a      	ldr	r2, [r3, #8]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008f2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	d104      	bne.n	8008f42 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008f40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	687a      	ldr	r2, [r7, #4]
 8008f4a:	6812      	ldr	r2, [r2, #0]
 8008f4c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008f50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f54:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	68da      	ldr	r2, [r3, #12]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008f64:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	691a      	ldr	r2, [r3, #16]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	695b      	ldr	r3, [r3, #20]
 8008f6e:	ea42 0103 	orr.w	r1, r2, r3
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	699b      	ldr	r3, [r3, #24]
 8008f76:	021a      	lsls	r2, r3, #8
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	430a      	orrs	r2, r1
 8008f7e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	69d9      	ldr	r1, [r3, #28]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6a1a      	ldr	r2, [r3, #32]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	430a      	orrs	r2, r1
 8008f8e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	681a      	ldr	r2, [r3, #0]
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f042 0201 	orr.w	r2, r2, #1
 8008f9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2220      	movs	r2, #32
 8008faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008fbc:	2300      	movs	r3, #0
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3708      	adds	r7, #8
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}
	...

08008fc8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b088      	sub	sp, #32
 8008fcc:	af02      	add	r7, sp, #8
 8008fce:	60f8      	str	r0, [r7, #12]
 8008fd0:	4608      	mov	r0, r1
 8008fd2:	4611      	mov	r1, r2
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	817b      	strh	r3, [r7, #10]
 8008fda:	460b      	mov	r3, r1
 8008fdc:	813b      	strh	r3, [r7, #8]
 8008fde:	4613      	mov	r3, r2
 8008fe0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	2b20      	cmp	r3, #32
 8008fec:	f040 80f9 	bne.w	80091e2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ff0:	6a3b      	ldr	r3, [r7, #32]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d002      	beq.n	8008ffc <HAL_I2C_Mem_Write+0x34>
 8008ff6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d105      	bne.n	8009008 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009002:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8009004:	2301      	movs	r3, #1
 8009006:	e0ed      	b.n	80091e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800900e:	2b01      	cmp	r3, #1
 8009010:	d101      	bne.n	8009016 <HAL_I2C_Mem_Write+0x4e>
 8009012:	2302      	movs	r3, #2
 8009014:	e0e6      	b.n	80091e4 <HAL_I2C_Mem_Write+0x21c>
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800901e:	f7fe f86f 	bl	8007100 <HAL_GetTick>
 8009022:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	9300      	str	r3, [sp, #0]
 8009028:	2319      	movs	r3, #25
 800902a:	2201      	movs	r2, #1
 800902c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009030:	68f8      	ldr	r0, [r7, #12]
 8009032:	f000 fac3 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d001      	beq.n	8009040 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800903c:	2301      	movs	r3, #1
 800903e:	e0d1      	b.n	80091e4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2221      	movs	r2, #33	; 0x21
 8009044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	2240      	movs	r2, #64	; 0x40
 800904c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	2200      	movs	r2, #0
 8009054:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	6a3a      	ldr	r2, [r7, #32]
 800905a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009060:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2200      	movs	r2, #0
 8009066:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009068:	88f8      	ldrh	r0, [r7, #6]
 800906a:	893a      	ldrh	r2, [r7, #8]
 800906c:	8979      	ldrh	r1, [r7, #10]
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	9301      	str	r3, [sp, #4]
 8009072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009074:	9300      	str	r3, [sp, #0]
 8009076:	4603      	mov	r3, r0
 8009078:	68f8      	ldr	r0, [r7, #12]
 800907a:	f000 f9d3 	bl	8009424 <I2C_RequestMemoryWrite>
 800907e:	4603      	mov	r3, r0
 8009080:	2b00      	cmp	r3, #0
 8009082:	d005      	beq.n	8009090 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2200      	movs	r2, #0
 8009088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800908c:	2301      	movs	r3, #1
 800908e:	e0a9      	b.n	80091e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009094:	b29b      	uxth	r3, r3
 8009096:	2bff      	cmp	r3, #255	; 0xff
 8009098:	d90e      	bls.n	80090b8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	22ff      	movs	r2, #255	; 0xff
 800909e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090a4:	b2da      	uxtb	r2, r3
 80090a6:	8979      	ldrh	r1, [r7, #10]
 80090a8:	2300      	movs	r3, #0
 80090aa:	9300      	str	r3, [sp, #0]
 80090ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80090b0:	68f8      	ldr	r0, [r7, #12]
 80090b2:	f000 fba5 	bl	8009800 <I2C_TransferConfig>
 80090b6:	e00f      	b.n	80090d8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090bc:	b29a      	uxth	r2, r3
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090c6:	b2da      	uxtb	r2, r3
 80090c8:	8979      	ldrh	r1, [r7, #10]
 80090ca:	2300      	movs	r3, #0
 80090cc:	9300      	str	r3, [sp, #0]
 80090ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80090d2:	68f8      	ldr	r0, [r7, #12]
 80090d4:	f000 fb94 	bl	8009800 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090d8:	697a      	ldr	r2, [r7, #20]
 80090da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090dc:	68f8      	ldr	r0, [r7, #12]
 80090de:	f000 faad 	bl	800963c <I2C_WaitOnTXISFlagUntilTimeout>
 80090e2:	4603      	mov	r3, r0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d001      	beq.n	80090ec <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80090e8:	2301      	movs	r3, #1
 80090ea:	e07b      	b.n	80091e4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f0:	781a      	ldrb	r2, [r3, #0]
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090fc:	1c5a      	adds	r2, r3, #1
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009106:	b29b      	uxth	r3, r3
 8009108:	3b01      	subs	r3, #1
 800910a:	b29a      	uxth	r2, r3
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009114:	3b01      	subs	r3, #1
 8009116:	b29a      	uxth	r2, r3
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009120:	b29b      	uxth	r3, r3
 8009122:	2b00      	cmp	r3, #0
 8009124:	d034      	beq.n	8009190 <HAL_I2C_Mem_Write+0x1c8>
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800912a:	2b00      	cmp	r3, #0
 800912c:	d130      	bne.n	8009190 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	9300      	str	r3, [sp, #0]
 8009132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009134:	2200      	movs	r2, #0
 8009136:	2180      	movs	r1, #128	; 0x80
 8009138:	68f8      	ldr	r0, [r7, #12]
 800913a:	f000 fa3f 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d001      	beq.n	8009148 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009144:	2301      	movs	r3, #1
 8009146:	e04d      	b.n	80091e4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800914c:	b29b      	uxth	r3, r3
 800914e:	2bff      	cmp	r3, #255	; 0xff
 8009150:	d90e      	bls.n	8009170 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	22ff      	movs	r2, #255	; 0xff
 8009156:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800915c:	b2da      	uxtb	r2, r3
 800915e:	8979      	ldrh	r1, [r7, #10]
 8009160:	2300      	movs	r3, #0
 8009162:	9300      	str	r3, [sp, #0]
 8009164:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009168:	68f8      	ldr	r0, [r7, #12]
 800916a:	f000 fb49 	bl	8009800 <I2C_TransferConfig>
 800916e:	e00f      	b.n	8009190 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009174:	b29a      	uxth	r2, r3
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800917e:	b2da      	uxtb	r2, r3
 8009180:	8979      	ldrh	r1, [r7, #10]
 8009182:	2300      	movs	r3, #0
 8009184:	9300      	str	r3, [sp, #0]
 8009186:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800918a:	68f8      	ldr	r0, [r7, #12]
 800918c:	f000 fb38 	bl	8009800 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009194:	b29b      	uxth	r3, r3
 8009196:	2b00      	cmp	r3, #0
 8009198:	d19e      	bne.n	80090d8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800919a:	697a      	ldr	r2, [r7, #20]
 800919c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800919e:	68f8      	ldr	r0, [r7, #12]
 80091a0:	f000 fa8c 	bl	80096bc <I2C_WaitOnSTOPFlagUntilTimeout>
 80091a4:	4603      	mov	r3, r0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d001      	beq.n	80091ae <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80091aa:	2301      	movs	r3, #1
 80091ac:	e01a      	b.n	80091e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	2220      	movs	r2, #32
 80091b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	6859      	ldr	r1, [r3, #4]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	4b0a      	ldr	r3, [pc, #40]	; (80091ec <HAL_I2C_Mem_Write+0x224>)
 80091c2:	400b      	ands	r3, r1
 80091c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2220      	movs	r2, #32
 80091ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2200      	movs	r2, #0
 80091d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2200      	movs	r2, #0
 80091da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80091de:	2300      	movs	r3, #0
 80091e0:	e000      	b.n	80091e4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80091e2:	2302      	movs	r3, #2
  }
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3718      	adds	r7, #24
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}
 80091ec:	fe00e800 	.word	0xfe00e800

080091f0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b088      	sub	sp, #32
 80091f4:	af02      	add	r7, sp, #8
 80091f6:	60f8      	str	r0, [r7, #12]
 80091f8:	4608      	mov	r0, r1
 80091fa:	4611      	mov	r1, r2
 80091fc:	461a      	mov	r2, r3
 80091fe:	4603      	mov	r3, r0
 8009200:	817b      	strh	r3, [r7, #10]
 8009202:	460b      	mov	r3, r1
 8009204:	813b      	strh	r3, [r7, #8]
 8009206:	4613      	mov	r3, r2
 8009208:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009210:	b2db      	uxtb	r3, r3
 8009212:	2b20      	cmp	r3, #32
 8009214:	f040 80fd 	bne.w	8009412 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009218:	6a3b      	ldr	r3, [r7, #32]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d002      	beq.n	8009224 <HAL_I2C_Mem_Read+0x34>
 800921e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009220:	2b00      	cmp	r3, #0
 8009222:	d105      	bne.n	8009230 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f44f 7200 	mov.w	r2, #512	; 0x200
 800922a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e0f1      	b.n	8009414 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009236:	2b01      	cmp	r3, #1
 8009238:	d101      	bne.n	800923e <HAL_I2C_Mem_Read+0x4e>
 800923a:	2302      	movs	r3, #2
 800923c:	e0ea      	b.n	8009414 <HAL_I2C_Mem_Read+0x224>
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2201      	movs	r2, #1
 8009242:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009246:	f7fd ff5b 	bl	8007100 <HAL_GetTick>
 800924a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	9300      	str	r3, [sp, #0]
 8009250:	2319      	movs	r3, #25
 8009252:	2201      	movs	r2, #1
 8009254:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009258:	68f8      	ldr	r0, [r7, #12]
 800925a:	f000 f9af 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 800925e:	4603      	mov	r3, r0
 8009260:	2b00      	cmp	r3, #0
 8009262:	d001      	beq.n	8009268 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009264:	2301      	movs	r3, #1
 8009266:	e0d5      	b.n	8009414 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	2222      	movs	r2, #34	; 0x22
 800926c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2240      	movs	r2, #64	; 0x40
 8009274:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2200      	movs	r2, #0
 800927c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	6a3a      	ldr	r2, [r7, #32]
 8009282:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009288:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2200      	movs	r2, #0
 800928e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009290:	88f8      	ldrh	r0, [r7, #6]
 8009292:	893a      	ldrh	r2, [r7, #8]
 8009294:	8979      	ldrh	r1, [r7, #10]
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	9301      	str	r3, [sp, #4]
 800929a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800929c:	9300      	str	r3, [sp, #0]
 800929e:	4603      	mov	r3, r0
 80092a0:	68f8      	ldr	r0, [r7, #12]
 80092a2:	f000 f913 	bl	80094cc <I2C_RequestMemoryRead>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d005      	beq.n	80092b8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2200      	movs	r2, #0
 80092b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80092b4:	2301      	movs	r3, #1
 80092b6:	e0ad      	b.n	8009414 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092bc:	b29b      	uxth	r3, r3
 80092be:	2bff      	cmp	r3, #255	; 0xff
 80092c0:	d90e      	bls.n	80092e0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	22ff      	movs	r2, #255	; 0xff
 80092c6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092cc:	b2da      	uxtb	r2, r3
 80092ce:	8979      	ldrh	r1, [r7, #10]
 80092d0:	4b52      	ldr	r3, [pc, #328]	; (800941c <HAL_I2C_Mem_Read+0x22c>)
 80092d2:	9300      	str	r3, [sp, #0]
 80092d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80092d8:	68f8      	ldr	r0, [r7, #12]
 80092da:	f000 fa91 	bl	8009800 <I2C_TransferConfig>
 80092de:	e00f      	b.n	8009300 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092e4:	b29a      	uxth	r2, r3
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092ee:	b2da      	uxtb	r2, r3
 80092f0:	8979      	ldrh	r1, [r7, #10]
 80092f2:	4b4a      	ldr	r3, [pc, #296]	; (800941c <HAL_I2C_Mem_Read+0x22c>)
 80092f4:	9300      	str	r3, [sp, #0]
 80092f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80092fa:	68f8      	ldr	r0, [r7, #12]
 80092fc:	f000 fa80 	bl	8009800 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	9300      	str	r3, [sp, #0]
 8009304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009306:	2200      	movs	r2, #0
 8009308:	2104      	movs	r1, #4
 800930a:	68f8      	ldr	r0, [r7, #12]
 800930c:	f000 f956 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8009310:	4603      	mov	r3, r0
 8009312:	2b00      	cmp	r3, #0
 8009314:	d001      	beq.n	800931a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009316:	2301      	movs	r3, #1
 8009318:	e07c      	b.n	8009414 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009324:	b2d2      	uxtb	r2, r2
 8009326:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800932c:	1c5a      	adds	r2, r3, #1
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009336:	3b01      	subs	r3, #1
 8009338:	b29a      	uxth	r2, r3
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009342:	b29b      	uxth	r3, r3
 8009344:	3b01      	subs	r3, #1
 8009346:	b29a      	uxth	r2, r3
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009350:	b29b      	uxth	r3, r3
 8009352:	2b00      	cmp	r3, #0
 8009354:	d034      	beq.n	80093c0 <HAL_I2C_Mem_Read+0x1d0>
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800935a:	2b00      	cmp	r3, #0
 800935c:	d130      	bne.n	80093c0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	9300      	str	r3, [sp, #0]
 8009362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009364:	2200      	movs	r2, #0
 8009366:	2180      	movs	r1, #128	; 0x80
 8009368:	68f8      	ldr	r0, [r7, #12]
 800936a:	f000 f927 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 800936e:	4603      	mov	r3, r0
 8009370:	2b00      	cmp	r3, #0
 8009372:	d001      	beq.n	8009378 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e04d      	b.n	8009414 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800937c:	b29b      	uxth	r3, r3
 800937e:	2bff      	cmp	r3, #255	; 0xff
 8009380:	d90e      	bls.n	80093a0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	22ff      	movs	r2, #255	; 0xff
 8009386:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800938c:	b2da      	uxtb	r2, r3
 800938e:	8979      	ldrh	r1, [r7, #10]
 8009390:	2300      	movs	r3, #0
 8009392:	9300      	str	r3, [sp, #0]
 8009394:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	f000 fa31 	bl	8009800 <I2C_TransferConfig>
 800939e:	e00f      	b.n	80093c0 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093a4:	b29a      	uxth	r2, r3
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093ae:	b2da      	uxtb	r2, r3
 80093b0:	8979      	ldrh	r1, [r7, #10]
 80093b2:	2300      	movs	r3, #0
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80093ba:	68f8      	ldr	r0, [r7, #12]
 80093bc:	f000 fa20 	bl	8009800 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d19a      	bne.n	8009300 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093ca:	697a      	ldr	r2, [r7, #20]
 80093cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093ce:	68f8      	ldr	r0, [r7, #12]
 80093d0:	f000 f974 	bl	80096bc <I2C_WaitOnSTOPFlagUntilTimeout>
 80093d4:	4603      	mov	r3, r0
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d001      	beq.n	80093de <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80093da:	2301      	movs	r3, #1
 80093dc:	e01a      	b.n	8009414 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	2220      	movs	r2, #32
 80093e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	6859      	ldr	r1, [r3, #4]
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681a      	ldr	r2, [r3, #0]
 80093f0:	4b0b      	ldr	r3, [pc, #44]	; (8009420 <HAL_I2C_Mem_Read+0x230>)
 80093f2:	400b      	ands	r3, r1
 80093f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2220      	movs	r2, #32
 80093fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2200      	movs	r2, #0
 8009402:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2200      	movs	r2, #0
 800940a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800940e:	2300      	movs	r3, #0
 8009410:	e000      	b.n	8009414 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009412:	2302      	movs	r3, #2
  }
}
 8009414:	4618      	mov	r0, r3
 8009416:	3718      	adds	r7, #24
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}
 800941c:	80002400 	.word	0x80002400
 8009420:	fe00e800 	.word	0xfe00e800

08009424 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b086      	sub	sp, #24
 8009428:	af02      	add	r7, sp, #8
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	4608      	mov	r0, r1
 800942e:	4611      	mov	r1, r2
 8009430:	461a      	mov	r2, r3
 8009432:	4603      	mov	r3, r0
 8009434:	817b      	strh	r3, [r7, #10]
 8009436:	460b      	mov	r3, r1
 8009438:	813b      	strh	r3, [r7, #8]
 800943a:	4613      	mov	r3, r2
 800943c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800943e:	88fb      	ldrh	r3, [r7, #6]
 8009440:	b2da      	uxtb	r2, r3
 8009442:	8979      	ldrh	r1, [r7, #10]
 8009444:	4b20      	ldr	r3, [pc, #128]	; (80094c8 <I2C_RequestMemoryWrite+0xa4>)
 8009446:	9300      	str	r3, [sp, #0]
 8009448:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800944c:	68f8      	ldr	r0, [r7, #12]
 800944e:	f000 f9d7 	bl	8009800 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009452:	69fa      	ldr	r2, [r7, #28]
 8009454:	69b9      	ldr	r1, [r7, #24]
 8009456:	68f8      	ldr	r0, [r7, #12]
 8009458:	f000 f8f0 	bl	800963c <I2C_WaitOnTXISFlagUntilTimeout>
 800945c:	4603      	mov	r3, r0
 800945e:	2b00      	cmp	r3, #0
 8009460:	d001      	beq.n	8009466 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009462:	2301      	movs	r3, #1
 8009464:	e02c      	b.n	80094c0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009466:	88fb      	ldrh	r3, [r7, #6]
 8009468:	2b01      	cmp	r3, #1
 800946a:	d105      	bne.n	8009478 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800946c:	893b      	ldrh	r3, [r7, #8]
 800946e:	b2da      	uxtb	r2, r3
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	629a      	str	r2, [r3, #40]	; 0x28
 8009476:	e015      	b.n	80094a4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009478:	893b      	ldrh	r3, [r7, #8]
 800947a:	0a1b      	lsrs	r3, r3, #8
 800947c:	b29b      	uxth	r3, r3
 800947e:	b2da      	uxtb	r2, r3
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009486:	69fa      	ldr	r2, [r7, #28]
 8009488:	69b9      	ldr	r1, [r7, #24]
 800948a:	68f8      	ldr	r0, [r7, #12]
 800948c:	f000 f8d6 	bl	800963c <I2C_WaitOnTXISFlagUntilTimeout>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d001      	beq.n	800949a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	e012      	b.n	80094c0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800949a:	893b      	ldrh	r3, [r7, #8]
 800949c:	b2da      	uxtb	r2, r3
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80094a4:	69fb      	ldr	r3, [r7, #28]
 80094a6:	9300      	str	r3, [sp, #0]
 80094a8:	69bb      	ldr	r3, [r7, #24]
 80094aa:	2200      	movs	r2, #0
 80094ac:	2180      	movs	r1, #128	; 0x80
 80094ae:	68f8      	ldr	r0, [r7, #12]
 80094b0:	f000 f884 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 80094b4:	4603      	mov	r3, r0
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d001      	beq.n	80094be <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80094ba:	2301      	movs	r3, #1
 80094bc:	e000      	b.n	80094c0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80094be:	2300      	movs	r3, #0
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	3710      	adds	r7, #16
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}
 80094c8:	80002000 	.word	0x80002000

080094cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b086      	sub	sp, #24
 80094d0:	af02      	add	r7, sp, #8
 80094d2:	60f8      	str	r0, [r7, #12]
 80094d4:	4608      	mov	r0, r1
 80094d6:	4611      	mov	r1, r2
 80094d8:	461a      	mov	r2, r3
 80094da:	4603      	mov	r3, r0
 80094dc:	817b      	strh	r3, [r7, #10]
 80094de:	460b      	mov	r3, r1
 80094e0:	813b      	strh	r3, [r7, #8]
 80094e2:	4613      	mov	r3, r2
 80094e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80094e6:	88fb      	ldrh	r3, [r7, #6]
 80094e8:	b2da      	uxtb	r2, r3
 80094ea:	8979      	ldrh	r1, [r7, #10]
 80094ec:	4b20      	ldr	r3, [pc, #128]	; (8009570 <I2C_RequestMemoryRead+0xa4>)
 80094ee:	9300      	str	r3, [sp, #0]
 80094f0:	2300      	movs	r3, #0
 80094f2:	68f8      	ldr	r0, [r7, #12]
 80094f4:	f000 f984 	bl	8009800 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80094f8:	69fa      	ldr	r2, [r7, #28]
 80094fa:	69b9      	ldr	r1, [r7, #24]
 80094fc:	68f8      	ldr	r0, [r7, #12]
 80094fe:	f000 f89d 	bl	800963c <I2C_WaitOnTXISFlagUntilTimeout>
 8009502:	4603      	mov	r3, r0
 8009504:	2b00      	cmp	r3, #0
 8009506:	d001      	beq.n	800950c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009508:	2301      	movs	r3, #1
 800950a:	e02c      	b.n	8009566 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800950c:	88fb      	ldrh	r3, [r7, #6]
 800950e:	2b01      	cmp	r3, #1
 8009510:	d105      	bne.n	800951e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009512:	893b      	ldrh	r3, [r7, #8]
 8009514:	b2da      	uxtb	r2, r3
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	629a      	str	r2, [r3, #40]	; 0x28
 800951c:	e015      	b.n	800954a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800951e:	893b      	ldrh	r3, [r7, #8]
 8009520:	0a1b      	lsrs	r3, r3, #8
 8009522:	b29b      	uxth	r3, r3
 8009524:	b2da      	uxtb	r2, r3
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800952c:	69fa      	ldr	r2, [r7, #28]
 800952e:	69b9      	ldr	r1, [r7, #24]
 8009530:	68f8      	ldr	r0, [r7, #12]
 8009532:	f000 f883 	bl	800963c <I2C_WaitOnTXISFlagUntilTimeout>
 8009536:	4603      	mov	r3, r0
 8009538:	2b00      	cmp	r3, #0
 800953a:	d001      	beq.n	8009540 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	e012      	b.n	8009566 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009540:	893b      	ldrh	r3, [r7, #8]
 8009542:	b2da      	uxtb	r2, r3
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800954a:	69fb      	ldr	r3, [r7, #28]
 800954c:	9300      	str	r3, [sp, #0]
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	2200      	movs	r2, #0
 8009552:	2140      	movs	r1, #64	; 0x40
 8009554:	68f8      	ldr	r0, [r7, #12]
 8009556:	f000 f831 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 800955a:	4603      	mov	r3, r0
 800955c:	2b00      	cmp	r3, #0
 800955e:	d001      	beq.n	8009564 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009560:	2301      	movs	r3, #1
 8009562:	e000      	b.n	8009566 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009564:	2300      	movs	r3, #0
}
 8009566:	4618      	mov	r0, r3
 8009568:	3710      	adds	r7, #16
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop
 8009570:	80002000 	.word	0x80002000

08009574 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009574:	b480      	push	{r7}
 8009576:	b083      	sub	sp, #12
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	699b      	ldr	r3, [r3, #24]
 8009582:	f003 0302 	and.w	r3, r3, #2
 8009586:	2b02      	cmp	r3, #2
 8009588:	d103      	bne.n	8009592 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	2200      	movs	r2, #0
 8009590:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	699b      	ldr	r3, [r3, #24]
 8009598:	f003 0301 	and.w	r3, r3, #1
 800959c:	2b01      	cmp	r3, #1
 800959e:	d007      	beq.n	80095b0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	699a      	ldr	r2, [r3, #24]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f042 0201 	orr.w	r2, r2, #1
 80095ae:	619a      	str	r2, [r3, #24]
  }
}
 80095b0:	bf00      	nop
 80095b2:	370c      	adds	r7, #12
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr

080095bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b084      	sub	sp, #16
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	60f8      	str	r0, [r7, #12]
 80095c4:	60b9      	str	r1, [r7, #8]
 80095c6:	603b      	str	r3, [r7, #0]
 80095c8:	4613      	mov	r3, r2
 80095ca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80095cc:	e022      	b.n	8009614 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095d4:	d01e      	beq.n	8009614 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095d6:	f7fd fd93 	bl	8007100 <HAL_GetTick>
 80095da:	4602      	mov	r2, r0
 80095dc:	69bb      	ldr	r3, [r7, #24]
 80095de:	1ad3      	subs	r3, r2, r3
 80095e0:	683a      	ldr	r2, [r7, #0]
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d302      	bcc.n	80095ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d113      	bne.n	8009614 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095f0:	f043 0220 	orr.w	r2, r3, #32
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2220      	movs	r2, #32
 80095fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2200      	movs	r2, #0
 8009604:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	2200      	movs	r2, #0
 800960c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8009610:	2301      	movs	r3, #1
 8009612:	e00f      	b.n	8009634 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	699a      	ldr	r2, [r3, #24]
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	4013      	ands	r3, r2
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	429a      	cmp	r2, r3
 8009622:	bf0c      	ite	eq
 8009624:	2301      	moveq	r3, #1
 8009626:	2300      	movne	r3, #0
 8009628:	b2db      	uxtb	r3, r3
 800962a:	461a      	mov	r2, r3
 800962c:	79fb      	ldrb	r3, [r7, #7]
 800962e:	429a      	cmp	r2, r3
 8009630:	d0cd      	beq.n	80095ce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009632:	2300      	movs	r3, #0
}
 8009634:	4618      	mov	r0, r3
 8009636:	3710      	adds	r7, #16
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b084      	sub	sp, #16
 8009640:	af00      	add	r7, sp, #0
 8009642:	60f8      	str	r0, [r7, #12]
 8009644:	60b9      	str	r1, [r7, #8]
 8009646:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009648:	e02c      	b.n	80096a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800964a:	687a      	ldr	r2, [r7, #4]
 800964c:	68b9      	ldr	r1, [r7, #8]
 800964e:	68f8      	ldr	r0, [r7, #12]
 8009650:	f000 f870 	bl	8009734 <I2C_IsAcknowledgeFailed>
 8009654:	4603      	mov	r3, r0
 8009656:	2b00      	cmp	r3, #0
 8009658:	d001      	beq.n	800965e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800965a:	2301      	movs	r3, #1
 800965c:	e02a      	b.n	80096b4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009664:	d01e      	beq.n	80096a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009666:	f7fd fd4b 	bl	8007100 <HAL_GetTick>
 800966a:	4602      	mov	r2, r0
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	1ad3      	subs	r3, r2, r3
 8009670:	68ba      	ldr	r2, [r7, #8]
 8009672:	429a      	cmp	r2, r3
 8009674:	d302      	bcc.n	800967c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d113      	bne.n	80096a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009680:	f043 0220 	orr.w	r2, r3, #32
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	2220      	movs	r2, #32
 800968c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	2200      	movs	r2, #0
 8009694:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2200      	movs	r2, #0
 800969c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80096a0:	2301      	movs	r3, #1
 80096a2:	e007      	b.n	80096b4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	699b      	ldr	r3, [r3, #24]
 80096aa:	f003 0302 	and.w	r3, r3, #2
 80096ae:	2b02      	cmp	r3, #2
 80096b0:	d1cb      	bne.n	800964a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3710      	adds	r7, #16
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}

080096bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b084      	sub	sp, #16
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80096c8:	e028      	b.n	800971c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	68b9      	ldr	r1, [r7, #8]
 80096ce:	68f8      	ldr	r0, [r7, #12]
 80096d0:	f000 f830 	bl	8009734 <I2C_IsAcknowledgeFailed>
 80096d4:	4603      	mov	r3, r0
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d001      	beq.n	80096de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	e026      	b.n	800972c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096de:	f7fd fd0f 	bl	8007100 <HAL_GetTick>
 80096e2:	4602      	mov	r2, r0
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	1ad3      	subs	r3, r2, r3
 80096e8:	68ba      	ldr	r2, [r7, #8]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d302      	bcc.n	80096f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d113      	bne.n	800971c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096f8:	f043 0220 	orr.w	r2, r3, #32
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	2220      	movs	r2, #32
 8009704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2200      	movs	r2, #0
 800970c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	2200      	movs	r2, #0
 8009714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8009718:	2301      	movs	r3, #1
 800971a:	e007      	b.n	800972c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	699b      	ldr	r3, [r3, #24]
 8009722:	f003 0320 	and.w	r3, r3, #32
 8009726:	2b20      	cmp	r3, #32
 8009728:	d1cf      	bne.n	80096ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800972a:	2300      	movs	r3, #0
}
 800972c:	4618      	mov	r0, r3
 800972e:	3710      	adds	r7, #16
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}

08009734 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b084      	sub	sp, #16
 8009738:	af00      	add	r7, sp, #0
 800973a:	60f8      	str	r0, [r7, #12]
 800973c:	60b9      	str	r1, [r7, #8]
 800973e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	699b      	ldr	r3, [r3, #24]
 8009746:	f003 0310 	and.w	r3, r3, #16
 800974a:	2b10      	cmp	r3, #16
 800974c:	d151      	bne.n	80097f2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800974e:	e022      	b.n	8009796 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009756:	d01e      	beq.n	8009796 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009758:	f7fd fcd2 	bl	8007100 <HAL_GetTick>
 800975c:	4602      	mov	r2, r0
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	1ad3      	subs	r3, r2, r3
 8009762:	68ba      	ldr	r2, [r7, #8]
 8009764:	429a      	cmp	r2, r3
 8009766:	d302      	bcc.n	800976e <I2C_IsAcknowledgeFailed+0x3a>
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d113      	bne.n	8009796 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009772:	f043 0220 	orr.w	r2, r3, #32
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2220      	movs	r2, #32
 800977e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2200      	movs	r2, #0
 8009786:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2200      	movs	r2, #0
 800978e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8009792:	2301      	movs	r3, #1
 8009794:	e02e      	b.n	80097f4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	699b      	ldr	r3, [r3, #24]
 800979c:	f003 0320 	and.w	r3, r3, #32
 80097a0:	2b20      	cmp	r3, #32
 80097a2:	d1d5      	bne.n	8009750 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	2210      	movs	r2, #16
 80097aa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	2220      	movs	r2, #32
 80097b2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80097b4:	68f8      	ldr	r0, [r7, #12]
 80097b6:	f7ff fedd 	bl	8009574 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	6859      	ldr	r1, [r3, #4]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	4b0d      	ldr	r3, [pc, #52]	; (80097fc <I2C_IsAcknowledgeFailed+0xc8>)
 80097c6:	400b      	ands	r3, r1
 80097c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097ce:	f043 0204 	orr.w	r2, r3, #4
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2220      	movs	r2, #32
 80097da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2200      	movs	r2, #0
 80097ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80097ee:	2301      	movs	r3, #1
 80097f0:	e000      	b.n	80097f4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80097f2:	2300      	movs	r3, #0
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3710      	adds	r7, #16
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}
 80097fc:	fe00e800 	.word	0xfe00e800

08009800 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8009800:	b480      	push	{r7}
 8009802:	b085      	sub	sp, #20
 8009804:	af00      	add	r7, sp, #0
 8009806:	60f8      	str	r0, [r7, #12]
 8009808:	607b      	str	r3, [r7, #4]
 800980a:	460b      	mov	r3, r1
 800980c:	817b      	strh	r3, [r7, #10]
 800980e:	4613      	mov	r3, r2
 8009810:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	685a      	ldr	r2, [r3, #4]
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	0d5b      	lsrs	r3, r3, #21
 800981c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009820:	4b0d      	ldr	r3, [pc, #52]	; (8009858 <I2C_TransferConfig+0x58>)
 8009822:	430b      	orrs	r3, r1
 8009824:	43db      	mvns	r3, r3
 8009826:	ea02 0103 	and.w	r1, r2, r3
 800982a:	897b      	ldrh	r3, [r7, #10]
 800982c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009830:	7a7b      	ldrb	r3, [r7, #9]
 8009832:	041b      	lsls	r3, r3, #16
 8009834:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009838:	431a      	orrs	r2, r3
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	431a      	orrs	r2, r3
 800983e:	69bb      	ldr	r3, [r7, #24]
 8009840:	431a      	orrs	r2, r3
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	430a      	orrs	r2, r1
 8009848:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800984a:	bf00      	nop
 800984c:	3714      	adds	r7, #20
 800984e:	46bd      	mov	sp, r7
 8009850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009854:	4770      	bx	lr
 8009856:	bf00      	nop
 8009858:	03ff63ff 	.word	0x03ff63ff

0800985c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800985c:	b480      	push	{r7}
 800985e:	b083      	sub	sp, #12
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
 8009864:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800986c:	b2db      	uxtb	r3, r3
 800986e:	2b20      	cmp	r3, #32
 8009870:	d138      	bne.n	80098e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009878:	2b01      	cmp	r3, #1
 800987a:	d101      	bne.n	8009880 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800987c:	2302      	movs	r3, #2
 800987e:	e032      	b.n	80098e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2201      	movs	r2, #1
 8009884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2224      	movs	r2, #36	; 0x24
 800988c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681a      	ldr	r2, [r3, #0]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f022 0201 	bic.w	r2, r2, #1
 800989e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	681a      	ldr	r2, [r3, #0]
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80098ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	6819      	ldr	r1, [r3, #0]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	683a      	ldr	r2, [r7, #0]
 80098bc:	430a      	orrs	r2, r1
 80098be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f042 0201 	orr.w	r2, r2, #1
 80098ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2220      	movs	r2, #32
 80098d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2200      	movs	r2, #0
 80098dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80098e0:	2300      	movs	r3, #0
 80098e2:	e000      	b.n	80098e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80098e4:	2302      	movs	r3, #2
  }
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	370c      	adds	r7, #12
 80098ea:	46bd      	mov	sp, r7
 80098ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f0:	4770      	bx	lr

080098f2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80098f2:	b480      	push	{r7}
 80098f4:	b085      	sub	sp, #20
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
 80098fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009902:	b2db      	uxtb	r3, r3
 8009904:	2b20      	cmp	r3, #32
 8009906:	d139      	bne.n	800997c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800990e:	2b01      	cmp	r3, #1
 8009910:	d101      	bne.n	8009916 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009912:	2302      	movs	r3, #2
 8009914:	e033      	b.n	800997e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2201      	movs	r2, #1
 800991a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2224      	movs	r2, #36	; 0x24
 8009922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f022 0201 	bic.w	r2, r2, #1
 8009934:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009944:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	021b      	lsls	r3, r3, #8
 800994a:	68fa      	ldr	r2, [r7, #12]
 800994c:	4313      	orrs	r3, r2
 800994e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	68fa      	ldr	r2, [r7, #12]
 8009956:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	681a      	ldr	r2, [r3, #0]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f042 0201 	orr.w	r2, r2, #1
 8009966:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2220      	movs	r2, #32
 800996c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2200      	movs	r2, #0
 8009974:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009978:	2300      	movs	r3, #0
 800997a:	e000      	b.n	800997e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800997c:	2302      	movs	r3, #2
  }
}
 800997e:	4618      	mov	r0, r3
 8009980:	3714      	adds	r7, #20
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr
	...

0800998c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b086      	sub	sp, #24
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d101      	bne.n	800999e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 800999a:	2301      	movs	r3, #1
 800999c:	e0af      	b.n	8009afe <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80099a4:	b2db      	uxtb	r3, r3
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d106      	bne.n	80099b8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2200      	movs	r2, #0
 80099ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f7fb fd0e 	bl	80053d4 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2202      	movs	r2, #2
 80099bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	681a      	ldr	r2, [r3, #0]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f022 0201 	bic.w	r2, r2, #1
 80099ce:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80099d0:	2300      	movs	r3, #0
 80099d2:	617b      	str	r3, [r7, #20]
 80099d4:	e00a      	b.n	80099ec <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	3304      	adds	r3, #4
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	4413      	add	r3, r2
 80099e2:	2200      	movs	r2, #0
 80099e4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	3301      	adds	r3, #1
 80099ea:	617b      	str	r3, [r7, #20]
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	2b0f      	cmp	r3, #15
 80099f0:	d9f1      	bls.n	80099d6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	689a      	ldr	r2, [r3, #8]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f042 0204 	orr.w	r2, r2, #4
 8009a00:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	685a      	ldr	r2, [r3, #4]
 8009a08:	4b3f      	ldr	r3, [pc, #252]	; (8009b08 <HAL_LCD_Init+0x17c>)
 8009a0a:	4013      	ands	r3, r2
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	6851      	ldr	r1, [r2, #4]
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	6892      	ldr	r2, [r2, #8]
 8009a14:	4311      	orrs	r1, r2
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009a1a:	4311      	orrs	r1, r2
 8009a1c:	687a      	ldr	r2, [r7, #4]
 8009a1e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009a20:	4311      	orrs	r1, r2
 8009a22:	687a      	ldr	r2, [r7, #4]
 8009a24:	69d2      	ldr	r2, [r2, #28]
 8009a26:	4311      	orrs	r1, r2
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	6a12      	ldr	r2, [r2, #32]
 8009a2c:	4311      	orrs	r1, r2
 8009a2e:	687a      	ldr	r2, [r7, #4]
 8009a30:	6992      	ldr	r2, [r2, #24]
 8009a32:	4311      	orrs	r1, r2
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009a38:	4311      	orrs	r1, r2
 8009a3a:	687a      	ldr	r2, [r7, #4]
 8009a3c:	6812      	ldr	r2, [r2, #0]
 8009a3e:	430b      	orrs	r3, r1
 8009a40:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 f94c 	bl	8009ce0 <LCD_WaitForSynchro>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8009a4c:	7cfb      	ldrb	r3, [r7, #19]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d001      	beq.n	8009a56 <HAL_LCD_Init+0xca>
  {
    return status;
 8009a52:	7cfb      	ldrb	r3, [r7, #19]
 8009a54:	e053      	b.n	8009afe <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	68da      	ldr	r2, [r3, #12]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	431a      	orrs	r2, r3
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	695b      	ldr	r3, [r3, #20]
 8009a6e:	431a      	orrs	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a74:	431a      	orrs	r2, r3
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	430a      	orrs	r2, r1
 8009a7c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	681a      	ldr	r2, [r3, #0]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f042 0201 	orr.w	r2, r2, #1
 8009a8c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8009a8e:	f7fd fb37 	bl	8007100 <HAL_GetTick>
 8009a92:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8009a94:	e00c      	b.n	8009ab0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009a96:	f7fd fb33 	bl	8007100 <HAL_GetTick>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	1ad3      	subs	r3, r2, r3
 8009aa0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009aa4:	d904      	bls.n	8009ab0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2208      	movs	r2, #8
 8009aaa:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8009aac:	2303      	movs	r3, #3
 8009aae:	e026      	b.n	8009afe <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	689b      	ldr	r3, [r3, #8]
 8009ab6:	f003 0301 	and.w	r3, r3, #1
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	d1eb      	bne.n	8009a96 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8009abe:	f7fd fb1f 	bl	8007100 <HAL_GetTick>
 8009ac2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8009ac4:	e00c      	b.n	8009ae0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009ac6:	f7fd fb1b 	bl	8007100 <HAL_GetTick>
 8009aca:	4602      	mov	r2, r0
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	1ad3      	subs	r3, r2, r3
 8009ad0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ad4:	d904      	bls.n	8009ae0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	2210      	movs	r2, #16
 8009ada:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8009adc:	2303      	movs	r3, #3
 8009ade:	e00e      	b.n	8009afe <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	689b      	ldr	r3, [r3, #8]
 8009ae6:	f003 0310 	and.w	r3, r3, #16
 8009aea:	2b10      	cmp	r3, #16
 8009aec:	d1eb      	bne.n	8009ac6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2200      	movs	r2, #0
 8009af2:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2201      	movs	r2, #1
 8009af8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8009afc:	7cfb      	ldrb	r3, [r7, #19]
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3718      	adds	r7, #24
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}
 8009b06:	bf00      	nop
 8009b08:	fc00000e 	.word	0xfc00000e

08009b0c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b086      	sub	sp, #24
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	60f8      	str	r0, [r7, #12]
 8009b14:	60b9      	str	r1, [r7, #8]
 8009b16:	607a      	str	r2, [r7, #4]
 8009b18:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009b20:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8009b22:	7dfb      	ldrb	r3, [r7, #23]
 8009b24:	2b01      	cmp	r3, #1
 8009b26:	d002      	beq.n	8009b2e <HAL_LCD_Write+0x22>
 8009b28:	7dfb      	ldrb	r3, [r7, #23]
 8009b2a:	2b02      	cmp	r3, #2
 8009b2c:	d144      	bne.n	8009bb8 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009b34:	b2db      	uxtb	r3, r3
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d12a      	bne.n	8009b90 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d101      	bne.n	8009b48 <HAL_LCD_Write+0x3c>
 8009b44:	2302      	movs	r3, #2
 8009b46:	e038      	b.n	8009bba <HAL_LCD_Write+0xae>
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2202      	movs	r2, #2
 8009b54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8009b58:	f7fd fad2 	bl	8007100 <HAL_GetTick>
 8009b5c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8009b5e:	e010      	b.n	8009b82 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009b60:	f7fd face 	bl	8007100 <HAL_GetTick>
 8009b64:	4602      	mov	r2, r0
 8009b66:	693b      	ldr	r3, [r7, #16]
 8009b68:	1ad3      	subs	r3, r2, r3
 8009b6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009b6e:	d908      	bls.n	8009b82 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	2202      	movs	r2, #2
 8009b74:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	2200      	movs	r2, #0
 8009b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8009b7e:	2303      	movs	r3, #3
 8009b80:	e01b      	b.n	8009bba <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	689b      	ldr	r3, [r3, #8]
 8009b88:	f003 0304 	and.w	r3, r3, #4
 8009b8c:	2b04      	cmp	r3, #4
 8009b8e:	d0e7      	beq.n	8009b60 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	3304      	adds	r3, #4
 8009b98:	009b      	lsls	r3, r3, #2
 8009b9a:	4413      	add	r3, r2
 8009b9c:	685a      	ldr	r2, [r3, #4]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	401a      	ands	r2, r3
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	6819      	ldr	r1, [r3, #0]
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	431a      	orrs	r2, r3
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	3304      	adds	r3, #4
 8009bae:	009b      	lsls	r3, r3, #2
 8009bb0:	440b      	add	r3, r1
 8009bb2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	e000      	b.n	8009bba <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8009bb8:	2301      	movs	r3, #1
  }
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3718      	adds	r7, #24
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}

08009bc2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	b086      	sub	sp, #24
 8009bc6:	af00      	add	r7, sp, #0
 8009bc8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009bd4:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8009bd6:	7cbb      	ldrb	r3, [r7, #18]
 8009bd8:	2b01      	cmp	r3, #1
 8009bda:	d002      	beq.n	8009be2 <HAL_LCD_Clear+0x20>
 8009bdc:	7cbb      	ldrb	r3, [r7, #18]
 8009bde:	2b02      	cmp	r3, #2
 8009be0:	d140      	bne.n	8009c64 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	d101      	bne.n	8009bf0 <HAL_LCD_Clear+0x2e>
 8009bec:	2302      	movs	r3, #2
 8009bee:	e03a      	b.n	8009c66 <HAL_LCD_Clear+0xa4>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2202      	movs	r2, #2
 8009bfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8009c00:	f7fd fa7e 	bl	8007100 <HAL_GetTick>
 8009c04:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8009c06:	e010      	b.n	8009c2a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009c08:	f7fd fa7a 	bl	8007100 <HAL_GetTick>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	1ad3      	subs	r3, r2, r3
 8009c12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009c16:	d908      	bls.n	8009c2a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2202      	movs	r2, #2
 8009c1c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2200      	movs	r2, #0
 8009c22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8009c26:	2303      	movs	r3, #3
 8009c28:	e01d      	b.n	8009c66 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	f003 0304 	and.w	r3, r3, #4
 8009c34:	2b04      	cmp	r3, #4
 8009c36:	d0e7      	beq.n	8009c08 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8009c38:	2300      	movs	r3, #0
 8009c3a:	617b      	str	r3, [r7, #20]
 8009c3c:	e00a      	b.n	8009c54 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681a      	ldr	r2, [r3, #0]
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	3304      	adds	r3, #4
 8009c46:	009b      	lsls	r3, r3, #2
 8009c48:	4413      	add	r3, r2
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	3301      	adds	r3, #1
 8009c52:	617b      	str	r3, [r7, #20]
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	2b0f      	cmp	r3, #15
 8009c58:	d9f1      	bls.n	8009c3e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 f807 	bl	8009c6e <HAL_LCD_UpdateDisplayRequest>
 8009c60:	4603      	mov	r3, r0
 8009c62:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8009c64:	7cfb      	ldrb	r3, [r7, #19]
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3718      	adds	r7, #24
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}

08009c6e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8009c6e:	b580      	push	{r7, lr}
 8009c70:	b084      	sub	sp, #16
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	2208      	movs	r2, #8
 8009c7c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	689a      	ldr	r2, [r3, #8]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f042 0204 	orr.w	r2, r2, #4
 8009c8c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8009c8e:	f7fd fa37 	bl	8007100 <HAL_GetTick>
 8009c92:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8009c94:	e010      	b.n	8009cb8 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009c96:	f7fd fa33 	bl	8007100 <HAL_GetTick>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	1ad3      	subs	r3, r2, r3
 8009ca0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ca4:	d908      	bls.n	8009cb8 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2204      	movs	r2, #4
 8009caa:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8009cb4:	2303      	movs	r3, #3
 8009cb6:	e00f      	b.n	8009cd8 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	689b      	ldr	r3, [r3, #8]
 8009cbe:	f003 0308 	and.w	r3, r3, #8
 8009cc2:	2b08      	cmp	r3, #8
 8009cc4:	d1e7      	bne.n	8009c96 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2201      	movs	r2, #1
 8009cca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009cd6:	2300      	movs	r3, #0
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3710      	adds	r7, #16
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}

08009ce0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b084      	sub	sp, #16
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8009ce8:	f7fd fa0a 	bl	8007100 <HAL_GetTick>
 8009cec:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8009cee:	e00c      	b.n	8009d0a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009cf0:	f7fd fa06 	bl	8007100 <HAL_GetTick>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	1ad3      	subs	r3, r2, r3
 8009cfa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009cfe:	d904      	bls.n	8009d0a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2201      	movs	r2, #1
 8009d04:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8009d06:	2303      	movs	r3, #3
 8009d08:	e007      	b.n	8009d1a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	689b      	ldr	r3, [r3, #8]
 8009d10:	f003 0320 	and.w	r3, r3, #32
 8009d14:	2b20      	cmp	r3, #32
 8009d16:	d1eb      	bne.n	8009cf0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8009d18:	2300      	movs	r3, #0
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3710      	adds	r7, #16
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}
	...

08009d24 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009d24:	b480      	push	{r7}
 8009d26:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009d28:	4b04      	ldr	r3, [pc, #16]	; (8009d3c <HAL_PWREx_GetVoltageRange+0x18>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	46bd      	mov	sp, r7
 8009d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d38:	4770      	bx	lr
 8009d3a:	bf00      	nop
 8009d3c:	40007000 	.word	0x40007000

08009d40 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b085      	sub	sp, #20
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d4e:	d130      	bne.n	8009db2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009d50:	4b23      	ldr	r3, [pc, #140]	; (8009de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009d58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d5c:	d038      	beq.n	8009dd0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009d5e:	4b20      	ldr	r3, [pc, #128]	; (8009de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009d66:	4a1e      	ldr	r2, [pc, #120]	; (8009de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009d68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009d6c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009d6e:	4b1d      	ldr	r3, [pc, #116]	; (8009de4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	2232      	movs	r2, #50	; 0x32
 8009d74:	fb02 f303 	mul.w	r3, r2, r3
 8009d78:	4a1b      	ldr	r2, [pc, #108]	; (8009de8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8009d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d7e:	0c9b      	lsrs	r3, r3, #18
 8009d80:	3301      	adds	r3, #1
 8009d82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d84:	e002      	b.n	8009d8c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	3b01      	subs	r3, #1
 8009d8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d8c:	4b14      	ldr	r3, [pc, #80]	; (8009de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009d8e:	695b      	ldr	r3, [r3, #20]
 8009d90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d98:	d102      	bne.n	8009da0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d1f2      	bne.n	8009d86 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009da0:	4b0f      	ldr	r3, [pc, #60]	; (8009de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009da2:	695b      	ldr	r3, [r3, #20]
 8009da4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009da8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dac:	d110      	bne.n	8009dd0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8009dae:	2303      	movs	r3, #3
 8009db0:	e00f      	b.n	8009dd2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009db2:	4b0b      	ldr	r3, [pc, #44]	; (8009de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009dba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dbe:	d007      	beq.n	8009dd0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009dc0:	4b07      	ldr	r3, [pc, #28]	; (8009de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009dc8:	4a05      	ldr	r2, [pc, #20]	; (8009de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009dca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009dce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009dd0:	2300      	movs	r3, #0
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3714      	adds	r7, #20
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ddc:	4770      	bx	lr
 8009dde:	bf00      	nop
 8009de0:	40007000 	.word	0x40007000
 8009de4:	20000020 	.word	0x20000020
 8009de8:	431bde83 	.word	0x431bde83

08009dec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b088      	sub	sp, #32
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d101      	bne.n	8009dfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e39d      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009dfe:	4ba4      	ldr	r3, [pc, #656]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009e00:	689b      	ldr	r3, [r3, #8]
 8009e02:	f003 030c 	and.w	r3, r3, #12
 8009e06:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009e08:	4ba1      	ldr	r3, [pc, #644]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009e0a:	68db      	ldr	r3, [r3, #12]
 8009e0c:	f003 0303 	and.w	r3, r3, #3
 8009e10:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f003 0310 	and.w	r3, r3, #16
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	f000 80e1 	beq.w	8009fe2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009e20:	69bb      	ldr	r3, [r7, #24]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d007      	beq.n	8009e36 <HAL_RCC_OscConfig+0x4a>
 8009e26:	69bb      	ldr	r3, [r7, #24]
 8009e28:	2b0c      	cmp	r3, #12
 8009e2a:	f040 8088 	bne.w	8009f3e <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009e2e:	697b      	ldr	r3, [r7, #20]
 8009e30:	2b01      	cmp	r3, #1
 8009e32:	f040 8084 	bne.w	8009f3e <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009e36:	4b96      	ldr	r3, [pc, #600]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f003 0302 	and.w	r3, r3, #2
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d005      	beq.n	8009e4e <HAL_RCC_OscConfig+0x62>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	699b      	ldr	r3, [r3, #24]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d101      	bne.n	8009e4e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	e375      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6a1a      	ldr	r2, [r3, #32]
 8009e52:	4b8f      	ldr	r3, [pc, #572]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f003 0308 	and.w	r3, r3, #8
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d004      	beq.n	8009e68 <HAL_RCC_OscConfig+0x7c>
 8009e5e:	4b8c      	ldr	r3, [pc, #560]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009e66:	e005      	b.n	8009e74 <HAL_RCC_OscConfig+0x88>
 8009e68:	4b89      	ldr	r3, [pc, #548]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009e6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e6e:	091b      	lsrs	r3, r3, #4
 8009e70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d223      	bcs.n	8009ec0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6a1b      	ldr	r3, [r3, #32]
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f000 fd09 	bl	800a894 <RCC_SetFlashLatencyFromMSIRange>
 8009e82:	4603      	mov	r3, r0
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d001      	beq.n	8009e8c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8009e88:	2301      	movs	r3, #1
 8009e8a:	e356      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009e8c:	4b80      	ldr	r3, [pc, #512]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a7f      	ldr	r2, [pc, #508]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009e92:	f043 0308 	orr.w	r3, r3, #8
 8009e96:	6013      	str	r3, [r2, #0]
 8009e98:	4b7d      	ldr	r3, [pc, #500]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6a1b      	ldr	r3, [r3, #32]
 8009ea4:	497a      	ldr	r1, [pc, #488]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009ea6:	4313      	orrs	r3, r2
 8009ea8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009eaa:	4b79      	ldr	r3, [pc, #484]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	69db      	ldr	r3, [r3, #28]
 8009eb6:	021b      	lsls	r3, r3, #8
 8009eb8:	4975      	ldr	r1, [pc, #468]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	604b      	str	r3, [r1, #4]
 8009ebe:	e022      	b.n	8009f06 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009ec0:	4b73      	ldr	r3, [pc, #460]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	4a72      	ldr	r2, [pc, #456]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009ec6:	f043 0308 	orr.w	r3, r3, #8
 8009eca:	6013      	str	r3, [r2, #0]
 8009ecc:	4b70      	ldr	r3, [pc, #448]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6a1b      	ldr	r3, [r3, #32]
 8009ed8:	496d      	ldr	r1, [pc, #436]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009eda:	4313      	orrs	r3, r2
 8009edc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009ede:	4b6c      	ldr	r3, [pc, #432]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	69db      	ldr	r3, [r3, #28]
 8009eea:	021b      	lsls	r3, r3, #8
 8009eec:	4968      	ldr	r1, [pc, #416]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6a1b      	ldr	r3, [r3, #32]
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f000 fccc 	bl	800a894 <RCC_SetFlashLatencyFromMSIRange>
 8009efc:	4603      	mov	r3, r0
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d001      	beq.n	8009f06 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8009f02:	2301      	movs	r3, #1
 8009f04:	e319      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009f06:	f000 fc03 	bl	800a710 <HAL_RCC_GetSysClockFreq>
 8009f0a:	4601      	mov	r1, r0
 8009f0c:	4b60      	ldr	r3, [pc, #384]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009f0e:	689b      	ldr	r3, [r3, #8]
 8009f10:	091b      	lsrs	r3, r3, #4
 8009f12:	f003 030f 	and.w	r3, r3, #15
 8009f16:	4a5f      	ldr	r2, [pc, #380]	; (800a094 <HAL_RCC_OscConfig+0x2a8>)
 8009f18:	5cd3      	ldrb	r3, [r2, r3]
 8009f1a:	f003 031f 	and.w	r3, r3, #31
 8009f1e:	fa21 f303 	lsr.w	r3, r1, r3
 8009f22:	4a5d      	ldr	r2, [pc, #372]	; (800a098 <HAL_RCC_OscConfig+0x2ac>)
 8009f24:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009f26:	4b5d      	ldr	r3, [pc, #372]	; (800a09c <HAL_RCC_OscConfig+0x2b0>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7fd f89c 	bl	8007068 <HAL_InitTick>
 8009f30:	4603      	mov	r3, r0
 8009f32:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009f34:	7bfb      	ldrb	r3, [r7, #15]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d052      	beq.n	8009fe0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8009f3a:	7bfb      	ldrb	r3, [r7, #15]
 8009f3c:	e2fd      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	699b      	ldr	r3, [r3, #24]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d032      	beq.n	8009fac <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009f46:	4b52      	ldr	r3, [pc, #328]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	4a51      	ldr	r2, [pc, #324]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009f4c:	f043 0301 	orr.w	r3, r3, #1
 8009f50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009f52:	f7fd f8d5 	bl	8007100 <HAL_GetTick>
 8009f56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009f58:	e008      	b.n	8009f6c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009f5a:	f7fd f8d1 	bl	8007100 <HAL_GetTick>
 8009f5e:	4602      	mov	r2, r0
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	1ad3      	subs	r3, r2, r3
 8009f64:	2b02      	cmp	r3, #2
 8009f66:	d901      	bls.n	8009f6c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8009f68:	2303      	movs	r3, #3
 8009f6a:	e2e6      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009f6c:	4b48      	ldr	r3, [pc, #288]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f003 0302 	and.w	r3, r3, #2
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d0f0      	beq.n	8009f5a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009f78:	4b45      	ldr	r3, [pc, #276]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4a44      	ldr	r2, [pc, #272]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009f7e:	f043 0308 	orr.w	r3, r3, #8
 8009f82:	6013      	str	r3, [r2, #0]
 8009f84:	4b42      	ldr	r3, [pc, #264]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6a1b      	ldr	r3, [r3, #32]
 8009f90:	493f      	ldr	r1, [pc, #252]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009f92:	4313      	orrs	r3, r2
 8009f94:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009f96:	4b3e      	ldr	r3, [pc, #248]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009f98:	685b      	ldr	r3, [r3, #4]
 8009f9a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	69db      	ldr	r3, [r3, #28]
 8009fa2:	021b      	lsls	r3, r3, #8
 8009fa4:	493a      	ldr	r1, [pc, #232]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	604b      	str	r3, [r1, #4]
 8009faa:	e01a      	b.n	8009fe2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009fac:	4b38      	ldr	r3, [pc, #224]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4a37      	ldr	r2, [pc, #220]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009fb2:	f023 0301 	bic.w	r3, r3, #1
 8009fb6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009fb8:	f7fd f8a2 	bl	8007100 <HAL_GetTick>
 8009fbc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009fbe:	e008      	b.n	8009fd2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009fc0:	f7fd f89e 	bl	8007100 <HAL_GetTick>
 8009fc4:	4602      	mov	r2, r0
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	1ad3      	subs	r3, r2, r3
 8009fca:	2b02      	cmp	r3, #2
 8009fcc:	d901      	bls.n	8009fd2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8009fce:	2303      	movs	r3, #3
 8009fd0:	e2b3      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009fd2:	4b2f      	ldr	r3, [pc, #188]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f003 0302 	and.w	r3, r3, #2
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d1f0      	bne.n	8009fc0 <HAL_RCC_OscConfig+0x1d4>
 8009fde:	e000      	b.n	8009fe2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009fe0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f003 0301 	and.w	r3, r3, #1
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d074      	beq.n	800a0d8 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009fee:	69bb      	ldr	r3, [r7, #24]
 8009ff0:	2b08      	cmp	r3, #8
 8009ff2:	d005      	beq.n	800a000 <HAL_RCC_OscConfig+0x214>
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	2b0c      	cmp	r3, #12
 8009ff8:	d10e      	bne.n	800a018 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009ffa:	697b      	ldr	r3, [r7, #20]
 8009ffc:	2b03      	cmp	r3, #3
 8009ffe:	d10b      	bne.n	800a018 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a000:	4b23      	ldr	r3, [pc, #140]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d064      	beq.n	800a0d6 <HAL_RCC_OscConfig+0x2ea>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d160      	bne.n	800a0d6 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 800a014:	2301      	movs	r3, #1
 800a016:	e290      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a020:	d106      	bne.n	800a030 <HAL_RCC_OscConfig+0x244>
 800a022:	4b1b      	ldr	r3, [pc, #108]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	4a1a      	ldr	r2, [pc, #104]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a02c:	6013      	str	r3, [r2, #0]
 800a02e:	e01d      	b.n	800a06c <HAL_RCC_OscConfig+0x280>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a038:	d10c      	bne.n	800a054 <HAL_RCC_OscConfig+0x268>
 800a03a:	4b15      	ldr	r3, [pc, #84]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	4a14      	ldr	r2, [pc, #80]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a040:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a044:	6013      	str	r3, [r2, #0]
 800a046:	4b12      	ldr	r3, [pc, #72]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	4a11      	ldr	r2, [pc, #68]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a04c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a050:	6013      	str	r3, [r2, #0]
 800a052:	e00b      	b.n	800a06c <HAL_RCC_OscConfig+0x280>
 800a054:	4b0e      	ldr	r3, [pc, #56]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a0d      	ldr	r2, [pc, #52]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a05a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a05e:	6013      	str	r3, [r2, #0]
 800a060:	4b0b      	ldr	r3, [pc, #44]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	4a0a      	ldr	r2, [pc, #40]	; (800a090 <HAL_RCC_OscConfig+0x2a4>)
 800a066:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a06a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	685b      	ldr	r3, [r3, #4]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d01c      	beq.n	800a0ae <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a074:	f7fd f844 	bl	8007100 <HAL_GetTick>
 800a078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a07a:	e011      	b.n	800a0a0 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a07c:	f7fd f840 	bl	8007100 <HAL_GetTick>
 800a080:	4602      	mov	r2, r0
 800a082:	693b      	ldr	r3, [r7, #16]
 800a084:	1ad3      	subs	r3, r2, r3
 800a086:	2b64      	cmp	r3, #100	; 0x64
 800a088:	d90a      	bls.n	800a0a0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800a08a:	2303      	movs	r3, #3
 800a08c:	e255      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
 800a08e:	bf00      	nop
 800a090:	40021000 	.word	0x40021000
 800a094:	08011034 	.word	0x08011034
 800a098:	20000020 	.word	0x20000020
 800a09c:	20000024 	.word	0x20000024
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a0a0:	4bae      	ldr	r3, [pc, #696]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d0e7      	beq.n	800a07c <HAL_RCC_OscConfig+0x290>
 800a0ac:	e014      	b.n	800a0d8 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0ae:	f7fd f827 	bl	8007100 <HAL_GetTick>
 800a0b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a0b4:	e008      	b.n	800a0c8 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a0b6:	f7fd f823 	bl	8007100 <HAL_GetTick>
 800a0ba:	4602      	mov	r2, r0
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	1ad3      	subs	r3, r2, r3
 800a0c0:	2b64      	cmp	r3, #100	; 0x64
 800a0c2:	d901      	bls.n	800a0c8 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 800a0c4:	2303      	movs	r3, #3
 800a0c6:	e238      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a0c8:	4ba4      	ldr	r3, [pc, #656]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d1f0      	bne.n	800a0b6 <HAL_RCC_OscConfig+0x2ca>
 800a0d4:	e000      	b.n	800a0d8 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a0d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f003 0302 	and.w	r3, r3, #2
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d060      	beq.n	800a1a6 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a0e4:	69bb      	ldr	r3, [r7, #24]
 800a0e6:	2b04      	cmp	r3, #4
 800a0e8:	d005      	beq.n	800a0f6 <HAL_RCC_OscConfig+0x30a>
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	2b0c      	cmp	r3, #12
 800a0ee:	d119      	bne.n	800a124 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	2b02      	cmp	r3, #2
 800a0f4:	d116      	bne.n	800a124 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a0f6:	4b99      	ldr	r3, [pc, #612]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d005      	beq.n	800a10e <HAL_RCC_OscConfig+0x322>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	68db      	ldr	r3, [r3, #12]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d101      	bne.n	800a10e <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 800a10a:	2301      	movs	r3, #1
 800a10c:	e215      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a10e:	4b93      	ldr	r3, [pc, #588]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a110:	685b      	ldr	r3, [r3, #4]
 800a112:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	691b      	ldr	r3, [r3, #16]
 800a11a:	061b      	lsls	r3, r3, #24
 800a11c:	498f      	ldr	r1, [pc, #572]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a11e:	4313      	orrs	r3, r2
 800a120:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a122:	e040      	b.n	800a1a6 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	68db      	ldr	r3, [r3, #12]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d023      	beq.n	800a174 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a12c:	4b8b      	ldr	r3, [pc, #556]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a8a      	ldr	r2, [pc, #552]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a136:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a138:	f7fc ffe2 	bl	8007100 <HAL_GetTick>
 800a13c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a13e:	e008      	b.n	800a152 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a140:	f7fc ffde 	bl	8007100 <HAL_GetTick>
 800a144:	4602      	mov	r2, r0
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	1ad3      	subs	r3, r2, r3
 800a14a:	2b02      	cmp	r3, #2
 800a14c:	d901      	bls.n	800a152 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800a14e:	2303      	movs	r3, #3
 800a150:	e1f3      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a152:	4b82      	ldr	r3, [pc, #520]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d0f0      	beq.n	800a140 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a15e:	4b7f      	ldr	r3, [pc, #508]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	691b      	ldr	r3, [r3, #16]
 800a16a:	061b      	lsls	r3, r3, #24
 800a16c:	497b      	ldr	r1, [pc, #492]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a16e:	4313      	orrs	r3, r2
 800a170:	604b      	str	r3, [r1, #4]
 800a172:	e018      	b.n	800a1a6 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a174:	4b79      	ldr	r3, [pc, #484]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	4a78      	ldr	r2, [pc, #480]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a17a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a17e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a180:	f7fc ffbe 	bl	8007100 <HAL_GetTick>
 800a184:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a186:	e008      	b.n	800a19a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a188:	f7fc ffba 	bl	8007100 <HAL_GetTick>
 800a18c:	4602      	mov	r2, r0
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	1ad3      	subs	r3, r2, r3
 800a192:	2b02      	cmp	r3, #2
 800a194:	d901      	bls.n	800a19a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800a196:	2303      	movs	r3, #3
 800a198:	e1cf      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a19a:	4b70      	ldr	r3, [pc, #448]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1f0      	bne.n	800a188 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f003 0308 	and.w	r3, r3, #8
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d03c      	beq.n	800a22c <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	695b      	ldr	r3, [r3, #20]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d01c      	beq.n	800a1f4 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a1ba:	4b68      	ldr	r3, [pc, #416]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a1bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a1c0:	4a66      	ldr	r2, [pc, #408]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a1c2:	f043 0301 	orr.w	r3, r3, #1
 800a1c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1ca:	f7fc ff99 	bl	8007100 <HAL_GetTick>
 800a1ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a1d0:	e008      	b.n	800a1e4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a1d2:	f7fc ff95 	bl	8007100 <HAL_GetTick>
 800a1d6:	4602      	mov	r2, r0
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	1ad3      	subs	r3, r2, r3
 800a1dc:	2b02      	cmp	r3, #2
 800a1de:	d901      	bls.n	800a1e4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 800a1e0:	2303      	movs	r3, #3
 800a1e2:	e1aa      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a1e4:	4b5d      	ldr	r3, [pc, #372]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a1e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a1ea:	f003 0302 	and.w	r3, r3, #2
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d0ef      	beq.n	800a1d2 <HAL_RCC_OscConfig+0x3e6>
 800a1f2:	e01b      	b.n	800a22c <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a1f4:	4b59      	ldr	r3, [pc, #356]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a1f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a1fa:	4a58      	ldr	r2, [pc, #352]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a1fc:	f023 0301 	bic.w	r3, r3, #1
 800a200:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a204:	f7fc ff7c 	bl	8007100 <HAL_GetTick>
 800a208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a20a:	e008      	b.n	800a21e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a20c:	f7fc ff78 	bl	8007100 <HAL_GetTick>
 800a210:	4602      	mov	r2, r0
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	1ad3      	subs	r3, r2, r3
 800a216:	2b02      	cmp	r3, #2
 800a218:	d901      	bls.n	800a21e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800a21a:	2303      	movs	r3, #3
 800a21c:	e18d      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a21e:	4b4f      	ldr	r3, [pc, #316]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a220:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a224:	f003 0302 	and.w	r3, r3, #2
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d1ef      	bne.n	800a20c <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f003 0304 	and.w	r3, r3, #4
 800a234:	2b00      	cmp	r3, #0
 800a236:	f000 80a5 	beq.w	800a384 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a23a:	2300      	movs	r3, #0
 800a23c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a23e:	4b47      	ldr	r3, [pc, #284]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a246:	2b00      	cmp	r3, #0
 800a248:	d10d      	bne.n	800a266 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a24a:	4b44      	ldr	r3, [pc, #272]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a24c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a24e:	4a43      	ldr	r2, [pc, #268]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a254:	6593      	str	r3, [r2, #88]	; 0x58
 800a256:	4b41      	ldr	r3, [pc, #260]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a25a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a25e:	60bb      	str	r3, [r7, #8]
 800a260:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a262:	2301      	movs	r3, #1
 800a264:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a266:	4b3e      	ldr	r3, [pc, #248]	; (800a360 <HAL_RCC_OscConfig+0x574>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d118      	bne.n	800a2a4 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a272:	4b3b      	ldr	r3, [pc, #236]	; (800a360 <HAL_RCC_OscConfig+0x574>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a3a      	ldr	r2, [pc, #232]	; (800a360 <HAL_RCC_OscConfig+0x574>)
 800a278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a27c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a27e:	f7fc ff3f 	bl	8007100 <HAL_GetTick>
 800a282:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a284:	e008      	b.n	800a298 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a286:	f7fc ff3b 	bl	8007100 <HAL_GetTick>
 800a28a:	4602      	mov	r2, r0
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	1ad3      	subs	r3, r2, r3
 800a290:	2b02      	cmp	r3, #2
 800a292:	d901      	bls.n	800a298 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 800a294:	2303      	movs	r3, #3
 800a296:	e150      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a298:	4b31      	ldr	r3, [pc, #196]	; (800a360 <HAL_RCC_OscConfig+0x574>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d0f0      	beq.n	800a286 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	689b      	ldr	r3, [r3, #8]
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d108      	bne.n	800a2be <HAL_RCC_OscConfig+0x4d2>
 800a2ac:	4b2b      	ldr	r3, [pc, #172]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a2ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2b2:	4a2a      	ldr	r2, [pc, #168]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a2b4:	f043 0301 	orr.w	r3, r3, #1
 800a2b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a2bc:	e024      	b.n	800a308 <HAL_RCC_OscConfig+0x51c>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	689b      	ldr	r3, [r3, #8]
 800a2c2:	2b05      	cmp	r3, #5
 800a2c4:	d110      	bne.n	800a2e8 <HAL_RCC_OscConfig+0x4fc>
 800a2c6:	4b25      	ldr	r3, [pc, #148]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a2c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2cc:	4a23      	ldr	r2, [pc, #140]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a2ce:	f043 0304 	orr.w	r3, r3, #4
 800a2d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a2d6:	4b21      	ldr	r3, [pc, #132]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a2d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2dc:	4a1f      	ldr	r2, [pc, #124]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a2de:	f043 0301 	orr.w	r3, r3, #1
 800a2e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a2e6:	e00f      	b.n	800a308 <HAL_RCC_OscConfig+0x51c>
 800a2e8:	4b1c      	ldr	r3, [pc, #112]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a2ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2ee:	4a1b      	ldr	r2, [pc, #108]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a2f0:	f023 0301 	bic.w	r3, r3, #1
 800a2f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a2f8:	4b18      	ldr	r3, [pc, #96]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a2fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2fe:	4a17      	ldr	r2, [pc, #92]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a300:	f023 0304 	bic.w	r3, r3, #4
 800a304:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	689b      	ldr	r3, [r3, #8]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d016      	beq.n	800a33e <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a310:	f7fc fef6 	bl	8007100 <HAL_GetTick>
 800a314:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a316:	e00a      	b.n	800a32e <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a318:	f7fc fef2 	bl	8007100 <HAL_GetTick>
 800a31c:	4602      	mov	r2, r0
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	1ad3      	subs	r3, r2, r3
 800a322:	f241 3288 	movw	r2, #5000	; 0x1388
 800a326:	4293      	cmp	r3, r2
 800a328:	d901      	bls.n	800a32e <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 800a32a:	2303      	movs	r3, #3
 800a32c:	e105      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a32e:	4b0b      	ldr	r3, [pc, #44]	; (800a35c <HAL_RCC_OscConfig+0x570>)
 800a330:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a334:	f003 0302 	and.w	r3, r3, #2
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d0ed      	beq.n	800a318 <HAL_RCC_OscConfig+0x52c>
 800a33c:	e019      	b.n	800a372 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a33e:	f7fc fedf 	bl	8007100 <HAL_GetTick>
 800a342:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a344:	e00e      	b.n	800a364 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a346:	f7fc fedb 	bl	8007100 <HAL_GetTick>
 800a34a:	4602      	mov	r2, r0
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	1ad3      	subs	r3, r2, r3
 800a350:	f241 3288 	movw	r2, #5000	; 0x1388
 800a354:	4293      	cmp	r3, r2
 800a356:	d905      	bls.n	800a364 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800a358:	2303      	movs	r3, #3
 800a35a:	e0ee      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
 800a35c:	40021000 	.word	0x40021000
 800a360:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a364:	4b77      	ldr	r3, [pc, #476]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a366:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a36a:	f003 0302 	and.w	r3, r3, #2
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d1e9      	bne.n	800a346 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a372:	7ffb      	ldrb	r3, [r7, #31]
 800a374:	2b01      	cmp	r3, #1
 800a376:	d105      	bne.n	800a384 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a378:	4b72      	ldr	r3, [pc, #456]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a37a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a37c:	4a71      	ldr	r2, [pc, #452]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a37e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a382:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a388:	2b00      	cmp	r3, #0
 800a38a:	f000 80d5 	beq.w	800a538 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a38e:	69bb      	ldr	r3, [r7, #24]
 800a390:	2b0c      	cmp	r3, #12
 800a392:	f000 808e 	beq.w	800a4b2 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a39a:	2b02      	cmp	r3, #2
 800a39c:	d15b      	bne.n	800a456 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a39e:	4b69      	ldr	r3, [pc, #420]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	4a68      	ldr	r2, [pc, #416]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a3a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a3a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3aa:	f7fc fea9 	bl	8007100 <HAL_GetTick>
 800a3ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a3b0:	e008      	b.n	800a3c4 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3b2:	f7fc fea5 	bl	8007100 <HAL_GetTick>
 800a3b6:	4602      	mov	r2, r0
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	1ad3      	subs	r3, r2, r3
 800a3bc:	2b02      	cmp	r3, #2
 800a3be:	d901      	bls.n	800a3c4 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 800a3c0:	2303      	movs	r3, #3
 800a3c2:	e0ba      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a3c4:	4b5f      	ldr	r3, [pc, #380]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d1f0      	bne.n	800a3b2 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a3d0:	4b5c      	ldr	r3, [pc, #368]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a3d2:	68da      	ldr	r2, [r3, #12]
 800a3d4:	4b5c      	ldr	r3, [pc, #368]	; (800a548 <HAL_RCC_OscConfig+0x75c>)
 800a3d6:	4013      	ands	r3, r2
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a3e0:	3a01      	subs	r2, #1
 800a3e2:	0112      	lsls	r2, r2, #4
 800a3e4:	4311      	orrs	r1, r2
 800a3e6:	687a      	ldr	r2, [r7, #4]
 800a3e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a3ea:	0212      	lsls	r2, r2, #8
 800a3ec:	4311      	orrs	r1, r2
 800a3ee:	687a      	ldr	r2, [r7, #4]
 800a3f0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a3f2:	0852      	lsrs	r2, r2, #1
 800a3f4:	3a01      	subs	r2, #1
 800a3f6:	0552      	lsls	r2, r2, #21
 800a3f8:	4311      	orrs	r1, r2
 800a3fa:	687a      	ldr	r2, [r7, #4]
 800a3fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a3fe:	0852      	lsrs	r2, r2, #1
 800a400:	3a01      	subs	r2, #1
 800a402:	0652      	lsls	r2, r2, #25
 800a404:	4311      	orrs	r1, r2
 800a406:	687a      	ldr	r2, [r7, #4]
 800a408:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a40a:	0912      	lsrs	r2, r2, #4
 800a40c:	0452      	lsls	r2, r2, #17
 800a40e:	430a      	orrs	r2, r1
 800a410:	494c      	ldr	r1, [pc, #304]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a412:	4313      	orrs	r3, r2
 800a414:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a416:	4b4b      	ldr	r3, [pc, #300]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	4a4a      	ldr	r2, [pc, #296]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a41c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a420:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a422:	4b48      	ldr	r3, [pc, #288]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a424:	68db      	ldr	r3, [r3, #12]
 800a426:	4a47      	ldr	r2, [pc, #284]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a428:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a42c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a42e:	f7fc fe67 	bl	8007100 <HAL_GetTick>
 800a432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a434:	e008      	b.n	800a448 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a436:	f7fc fe63 	bl	8007100 <HAL_GetTick>
 800a43a:	4602      	mov	r2, r0
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	1ad3      	subs	r3, r2, r3
 800a440:	2b02      	cmp	r3, #2
 800a442:	d901      	bls.n	800a448 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 800a444:	2303      	movs	r3, #3
 800a446:	e078      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a448:	4b3e      	ldr	r3, [pc, #248]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a450:	2b00      	cmp	r3, #0
 800a452:	d0f0      	beq.n	800a436 <HAL_RCC_OscConfig+0x64a>
 800a454:	e070      	b.n	800a538 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a456:	4b3b      	ldr	r3, [pc, #236]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4a3a      	ldr	r2, [pc, #232]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a45c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a460:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800a462:	4b38      	ldr	r3, [pc, #224]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d105      	bne.n	800a47a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800a46e:	4b35      	ldr	r3, [pc, #212]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a470:	68db      	ldr	r3, [r3, #12]
 800a472:	4a34      	ldr	r2, [pc, #208]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a474:	f023 0303 	bic.w	r3, r3, #3
 800a478:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a47a:	4b32      	ldr	r3, [pc, #200]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a47c:	68db      	ldr	r3, [r3, #12]
 800a47e:	4a31      	ldr	r2, [pc, #196]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a480:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800a484:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a488:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a48a:	f7fc fe39 	bl	8007100 <HAL_GetTick>
 800a48e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a490:	e008      	b.n	800a4a4 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a492:	f7fc fe35 	bl	8007100 <HAL_GetTick>
 800a496:	4602      	mov	r2, r0
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	1ad3      	subs	r3, r2, r3
 800a49c:	2b02      	cmp	r3, #2
 800a49e:	d901      	bls.n	800a4a4 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 800a4a0:	2303      	movs	r3, #3
 800a4a2:	e04a      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a4a4:	4b27      	ldr	r3, [pc, #156]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d1f0      	bne.n	800a492 <HAL_RCC_OscConfig+0x6a6>
 800a4b0:	e042      	b.n	800a538 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4b6:	2b01      	cmp	r3, #1
 800a4b8:	d101      	bne.n	800a4be <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	e03d      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800a4be:	4b21      	ldr	r3, [pc, #132]	; (800a544 <HAL_RCC_OscConfig+0x758>)
 800a4c0:	68db      	ldr	r3, [r3, #12]
 800a4c2:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	f003 0203 	and.w	r2, r3, #3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d130      	bne.n	800a534 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4dc:	3b01      	subs	r3, #1
 800a4de:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d127      	bne.n	800a534 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4ee:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d11f      	bne.n	800a534 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a4f4:	697b      	ldr	r3, [r7, #20]
 800a4f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4fa:	687a      	ldr	r2, [r7, #4]
 800a4fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a4fe:	2a07      	cmp	r2, #7
 800a500:	bf14      	ite	ne
 800a502:	2201      	movne	r2, #1
 800a504:	2200      	moveq	r2, #0
 800a506:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a508:	4293      	cmp	r3, r2
 800a50a:	d113      	bne.n	800a534 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a516:	085b      	lsrs	r3, r3, #1
 800a518:	3b01      	subs	r3, #1
 800a51a:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d109      	bne.n	800a534 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a52a:	085b      	lsrs	r3, r3, #1
 800a52c:	3b01      	subs	r3, #1
 800a52e:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a530:	429a      	cmp	r2, r3
 800a532:	d001      	beq.n	800a538 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	e000      	b.n	800a53a <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 800a538:	2300      	movs	r3, #0
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3720      	adds	r7, #32
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}
 800a542:	bf00      	nop
 800a544:	40021000 	.word	0x40021000
 800a548:	f99d808c 	.word	0xf99d808c

0800a54c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b084      	sub	sp, #16
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
 800a554:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d101      	bne.n	800a560 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	e0c8      	b.n	800a6f2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a560:	4b66      	ldr	r3, [pc, #408]	; (800a6fc <HAL_RCC_ClockConfig+0x1b0>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f003 0307 	and.w	r3, r3, #7
 800a568:	683a      	ldr	r2, [r7, #0]
 800a56a:	429a      	cmp	r2, r3
 800a56c:	d910      	bls.n	800a590 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a56e:	4b63      	ldr	r3, [pc, #396]	; (800a6fc <HAL_RCC_ClockConfig+0x1b0>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	f023 0207 	bic.w	r2, r3, #7
 800a576:	4961      	ldr	r1, [pc, #388]	; (800a6fc <HAL_RCC_ClockConfig+0x1b0>)
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	4313      	orrs	r3, r2
 800a57c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a57e:	4b5f      	ldr	r3, [pc, #380]	; (800a6fc <HAL_RCC_ClockConfig+0x1b0>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f003 0307 	and.w	r3, r3, #7
 800a586:	683a      	ldr	r2, [r7, #0]
 800a588:	429a      	cmp	r2, r3
 800a58a:	d001      	beq.n	800a590 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a58c:	2301      	movs	r3, #1
 800a58e:	e0b0      	b.n	800a6f2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f003 0301 	and.w	r3, r3, #1
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d04c      	beq.n	800a636 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	685b      	ldr	r3, [r3, #4]
 800a5a0:	2b03      	cmp	r3, #3
 800a5a2:	d107      	bne.n	800a5b4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a5a4:	4b56      	ldr	r3, [pc, #344]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d121      	bne.n	800a5f4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	e09e      	b.n	800a6f2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	685b      	ldr	r3, [r3, #4]
 800a5b8:	2b02      	cmp	r3, #2
 800a5ba:	d107      	bne.n	800a5cc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a5bc:	4b50      	ldr	r3, [pc, #320]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d115      	bne.n	800a5f4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	e092      	b.n	800a6f2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	685b      	ldr	r3, [r3, #4]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d107      	bne.n	800a5e4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a5d4:	4b4a      	ldr	r3, [pc, #296]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f003 0302 	and.w	r3, r3, #2
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d109      	bne.n	800a5f4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e086      	b.n	800a6f2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a5e4:	4b46      	ldr	r3, [pc, #280]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d101      	bne.n	800a5f4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	e07e      	b.n	800a6f2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a5f4:	4b42      	ldr	r3, [pc, #264]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	f023 0203 	bic.w	r2, r3, #3
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	493f      	ldr	r1, [pc, #252]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a602:	4313      	orrs	r3, r2
 800a604:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a606:	f7fc fd7b 	bl	8007100 <HAL_GetTick>
 800a60a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a60c:	e00a      	b.n	800a624 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a60e:	f7fc fd77 	bl	8007100 <HAL_GetTick>
 800a612:	4602      	mov	r2, r0
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	1ad3      	subs	r3, r2, r3
 800a618:	f241 3288 	movw	r2, #5000	; 0x1388
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d901      	bls.n	800a624 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800a620:	2303      	movs	r3, #3
 800a622:	e066      	b.n	800a6f2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a624:	4b36      	ldr	r3, [pc, #216]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a626:	689b      	ldr	r3, [r3, #8]
 800a628:	f003 020c 	and.w	r2, r3, #12
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	009b      	lsls	r3, r3, #2
 800a632:	429a      	cmp	r2, r3
 800a634:	d1eb      	bne.n	800a60e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f003 0302 	and.w	r3, r3, #2
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d008      	beq.n	800a654 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a642:	4b2f      	ldr	r3, [pc, #188]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a644:	689b      	ldr	r3, [r3, #8]
 800a646:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	689b      	ldr	r3, [r3, #8]
 800a64e:	492c      	ldr	r1, [pc, #176]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a650:	4313      	orrs	r3, r2
 800a652:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a654:	4b29      	ldr	r3, [pc, #164]	; (800a6fc <HAL_RCC_ClockConfig+0x1b0>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f003 0307 	and.w	r3, r3, #7
 800a65c:	683a      	ldr	r2, [r7, #0]
 800a65e:	429a      	cmp	r2, r3
 800a660:	d210      	bcs.n	800a684 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a662:	4b26      	ldr	r3, [pc, #152]	; (800a6fc <HAL_RCC_ClockConfig+0x1b0>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f023 0207 	bic.w	r2, r3, #7
 800a66a:	4924      	ldr	r1, [pc, #144]	; (800a6fc <HAL_RCC_ClockConfig+0x1b0>)
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	4313      	orrs	r3, r2
 800a670:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a672:	4b22      	ldr	r3, [pc, #136]	; (800a6fc <HAL_RCC_ClockConfig+0x1b0>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f003 0307 	and.w	r3, r3, #7
 800a67a:	683a      	ldr	r2, [r7, #0]
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d001      	beq.n	800a684 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800a680:	2301      	movs	r3, #1
 800a682:	e036      	b.n	800a6f2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f003 0304 	and.w	r3, r3, #4
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d008      	beq.n	800a6a2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a690:	4b1b      	ldr	r3, [pc, #108]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a692:	689b      	ldr	r3, [r3, #8]
 800a694:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	4918      	ldr	r1, [pc, #96]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f003 0308 	and.w	r3, r3, #8
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d009      	beq.n	800a6c2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a6ae:	4b14      	ldr	r3, [pc, #80]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	691b      	ldr	r3, [r3, #16]
 800a6ba:	00db      	lsls	r3, r3, #3
 800a6bc:	4910      	ldr	r1, [pc, #64]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a6be:	4313      	orrs	r3, r2
 800a6c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a6c2:	f000 f825 	bl	800a710 <HAL_RCC_GetSysClockFreq>
 800a6c6:	4601      	mov	r1, r0
 800a6c8:	4b0d      	ldr	r3, [pc, #52]	; (800a700 <HAL_RCC_ClockConfig+0x1b4>)
 800a6ca:	689b      	ldr	r3, [r3, #8]
 800a6cc:	091b      	lsrs	r3, r3, #4
 800a6ce:	f003 030f 	and.w	r3, r3, #15
 800a6d2:	4a0c      	ldr	r2, [pc, #48]	; (800a704 <HAL_RCC_ClockConfig+0x1b8>)
 800a6d4:	5cd3      	ldrb	r3, [r2, r3]
 800a6d6:	f003 031f 	and.w	r3, r3, #31
 800a6da:	fa21 f303 	lsr.w	r3, r1, r3
 800a6de:	4a0a      	ldr	r2, [pc, #40]	; (800a708 <HAL_RCC_ClockConfig+0x1bc>)
 800a6e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a6e2:	4b0a      	ldr	r3, [pc, #40]	; (800a70c <HAL_RCC_ClockConfig+0x1c0>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fc fcbe 	bl	8007068 <HAL_InitTick>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	72fb      	strb	r3, [r7, #11]

  return status;
 800a6f0:	7afb      	ldrb	r3, [r7, #11]
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3710      	adds	r7, #16
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}
 800a6fa:	bf00      	nop
 800a6fc:	40022000 	.word	0x40022000
 800a700:	40021000 	.word	0x40021000
 800a704:	08011034 	.word	0x08011034
 800a708:	20000020 	.word	0x20000020
 800a70c:	20000024 	.word	0x20000024

0800a710 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a710:	b480      	push	{r7}
 800a712:	b089      	sub	sp, #36	; 0x24
 800a714:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a716:	2300      	movs	r3, #0
 800a718:	61fb      	str	r3, [r7, #28]
 800a71a:	2300      	movs	r3, #0
 800a71c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a71e:	4b3d      	ldr	r3, [pc, #244]	; (800a814 <HAL_RCC_GetSysClockFreq+0x104>)
 800a720:	689b      	ldr	r3, [r3, #8]
 800a722:	f003 030c 	and.w	r3, r3, #12
 800a726:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a728:	4b3a      	ldr	r3, [pc, #232]	; (800a814 <HAL_RCC_GetSysClockFreq+0x104>)
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	f003 0303 	and.w	r3, r3, #3
 800a730:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d005      	beq.n	800a744 <HAL_RCC_GetSysClockFreq+0x34>
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	2b0c      	cmp	r3, #12
 800a73c:	d121      	bne.n	800a782 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2b01      	cmp	r3, #1
 800a742:	d11e      	bne.n	800a782 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a744:	4b33      	ldr	r3, [pc, #204]	; (800a814 <HAL_RCC_GetSysClockFreq+0x104>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f003 0308 	and.w	r3, r3, #8
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d107      	bne.n	800a760 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a750:	4b30      	ldr	r3, [pc, #192]	; (800a814 <HAL_RCC_GetSysClockFreq+0x104>)
 800a752:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a756:	0a1b      	lsrs	r3, r3, #8
 800a758:	f003 030f 	and.w	r3, r3, #15
 800a75c:	61fb      	str	r3, [r7, #28]
 800a75e:	e005      	b.n	800a76c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a760:	4b2c      	ldr	r3, [pc, #176]	; (800a814 <HAL_RCC_GetSysClockFreq+0x104>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	091b      	lsrs	r3, r3, #4
 800a766:	f003 030f 	and.w	r3, r3, #15
 800a76a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a76c:	4a2a      	ldr	r2, [pc, #168]	; (800a818 <HAL_RCC_GetSysClockFreq+0x108>)
 800a76e:	69fb      	ldr	r3, [r7, #28]
 800a770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a774:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a776:	693b      	ldr	r3, [r7, #16]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d10d      	bne.n	800a798 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a77c:	69fb      	ldr	r3, [r7, #28]
 800a77e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a780:	e00a      	b.n	800a798 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a782:	693b      	ldr	r3, [r7, #16]
 800a784:	2b04      	cmp	r3, #4
 800a786:	d102      	bne.n	800a78e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a788:	4b24      	ldr	r3, [pc, #144]	; (800a81c <HAL_RCC_GetSysClockFreq+0x10c>)
 800a78a:	61bb      	str	r3, [r7, #24]
 800a78c:	e004      	b.n	800a798 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	2b08      	cmp	r3, #8
 800a792:	d101      	bne.n	800a798 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a794:	4b22      	ldr	r3, [pc, #136]	; (800a820 <HAL_RCC_GetSysClockFreq+0x110>)
 800a796:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	2b0c      	cmp	r3, #12
 800a79c:	d133      	bne.n	800a806 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a79e:	4b1d      	ldr	r3, [pc, #116]	; (800a814 <HAL_RCC_GetSysClockFreq+0x104>)
 800a7a0:	68db      	ldr	r3, [r3, #12]
 800a7a2:	f003 0303 	and.w	r3, r3, #3
 800a7a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	2b02      	cmp	r3, #2
 800a7ac:	d002      	beq.n	800a7b4 <HAL_RCC_GetSysClockFreq+0xa4>
 800a7ae:	2b03      	cmp	r3, #3
 800a7b0:	d003      	beq.n	800a7ba <HAL_RCC_GetSysClockFreq+0xaa>
 800a7b2:	e005      	b.n	800a7c0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a7b4:	4b19      	ldr	r3, [pc, #100]	; (800a81c <HAL_RCC_GetSysClockFreq+0x10c>)
 800a7b6:	617b      	str	r3, [r7, #20]
      break;
 800a7b8:	e005      	b.n	800a7c6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a7ba:	4b19      	ldr	r3, [pc, #100]	; (800a820 <HAL_RCC_GetSysClockFreq+0x110>)
 800a7bc:	617b      	str	r3, [r7, #20]
      break;
 800a7be:	e002      	b.n	800a7c6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a7c0:	69fb      	ldr	r3, [r7, #28]
 800a7c2:	617b      	str	r3, [r7, #20]
      break;
 800a7c4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a7c6:	4b13      	ldr	r3, [pc, #76]	; (800a814 <HAL_RCC_GetSysClockFreq+0x104>)
 800a7c8:	68db      	ldr	r3, [r3, #12]
 800a7ca:	091b      	lsrs	r3, r3, #4
 800a7cc:	f003 0307 	and.w	r3, r3, #7
 800a7d0:	3301      	adds	r3, #1
 800a7d2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a7d4:	4b0f      	ldr	r3, [pc, #60]	; (800a814 <HAL_RCC_GetSysClockFreq+0x104>)
 800a7d6:	68db      	ldr	r3, [r3, #12]
 800a7d8:	0a1b      	lsrs	r3, r3, #8
 800a7da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a7de:	697a      	ldr	r2, [r7, #20]
 800a7e0:	fb02 f203 	mul.w	r2, r2, r3
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7ea:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a7ec:	4b09      	ldr	r3, [pc, #36]	; (800a814 <HAL_RCC_GetSysClockFreq+0x104>)
 800a7ee:	68db      	ldr	r3, [r3, #12]
 800a7f0:	0e5b      	lsrs	r3, r3, #25
 800a7f2:	f003 0303 	and.w	r3, r3, #3
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	005b      	lsls	r3, r3, #1
 800a7fa:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a7fc:	697a      	ldr	r2, [r7, #20]
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	fbb2 f3f3 	udiv	r3, r2, r3
 800a804:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a806:	69bb      	ldr	r3, [r7, #24]
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3724      	adds	r7, #36	; 0x24
 800a80c:	46bd      	mov	sp, r7
 800a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a812:	4770      	bx	lr
 800a814:	40021000 	.word	0x40021000
 800a818:	0801104c 	.word	0x0801104c
 800a81c:	00f42400 	.word	0x00f42400
 800a820:	007a1200 	.word	0x007a1200

0800a824 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a824:	b480      	push	{r7}
 800a826:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a828:	4b03      	ldr	r3, [pc, #12]	; (800a838 <HAL_RCC_GetHCLKFreq+0x14>)
 800a82a:	681b      	ldr	r3, [r3, #0]
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	46bd      	mov	sp, r7
 800a830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a834:	4770      	bx	lr
 800a836:	bf00      	nop
 800a838:	20000020 	.word	0x20000020

0800a83c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a840:	f7ff fff0 	bl	800a824 <HAL_RCC_GetHCLKFreq>
 800a844:	4601      	mov	r1, r0
 800a846:	4b06      	ldr	r3, [pc, #24]	; (800a860 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a848:	689b      	ldr	r3, [r3, #8]
 800a84a:	0a1b      	lsrs	r3, r3, #8
 800a84c:	f003 0307 	and.w	r3, r3, #7
 800a850:	4a04      	ldr	r2, [pc, #16]	; (800a864 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a852:	5cd3      	ldrb	r3, [r2, r3]
 800a854:	f003 031f 	and.w	r3, r3, #31
 800a858:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	40021000 	.word	0x40021000
 800a864:	08011044 	.word	0x08011044

0800a868 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a86c:	f7ff ffda 	bl	800a824 <HAL_RCC_GetHCLKFreq>
 800a870:	4601      	mov	r1, r0
 800a872:	4b06      	ldr	r3, [pc, #24]	; (800a88c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a874:	689b      	ldr	r3, [r3, #8]
 800a876:	0adb      	lsrs	r3, r3, #11
 800a878:	f003 0307 	and.w	r3, r3, #7
 800a87c:	4a04      	ldr	r2, [pc, #16]	; (800a890 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a87e:	5cd3      	ldrb	r3, [r2, r3]
 800a880:	f003 031f 	and.w	r3, r3, #31
 800a884:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a888:	4618      	mov	r0, r3
 800a88a:	bd80      	pop	{r7, pc}
 800a88c:	40021000 	.word	0x40021000
 800a890:	08011044 	.word	0x08011044

0800a894 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b086      	sub	sp, #24
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a89c:	2300      	movs	r3, #0
 800a89e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a8a0:	4b2a      	ldr	r3, [pc, #168]	; (800a94c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a8a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d003      	beq.n	800a8b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a8ac:	f7ff fa3a 	bl	8009d24 <HAL_PWREx_GetVoltageRange>
 800a8b0:	6178      	str	r0, [r7, #20]
 800a8b2:	e014      	b.n	800a8de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a8b4:	4b25      	ldr	r3, [pc, #148]	; (800a94c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a8b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8b8:	4a24      	ldr	r2, [pc, #144]	; (800a94c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a8ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8be:	6593      	str	r3, [r2, #88]	; 0x58
 800a8c0:	4b22      	ldr	r3, [pc, #136]	; (800a94c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a8c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a8c8:	60fb      	str	r3, [r7, #12]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a8cc:	f7ff fa2a 	bl	8009d24 <HAL_PWREx_GetVoltageRange>
 800a8d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a8d2:	4b1e      	ldr	r3, [pc, #120]	; (800a94c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a8d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8d6:	4a1d      	ldr	r2, [pc, #116]	; (800a94c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a8d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a8dc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8e4:	d10b      	bne.n	800a8fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2b80      	cmp	r3, #128	; 0x80
 800a8ea:	d919      	bls.n	800a920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2ba0      	cmp	r3, #160	; 0xa0
 800a8f0:	d902      	bls.n	800a8f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a8f2:	2302      	movs	r3, #2
 800a8f4:	613b      	str	r3, [r7, #16]
 800a8f6:	e013      	b.n	800a920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	613b      	str	r3, [r7, #16]
 800a8fc:	e010      	b.n	800a920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2b80      	cmp	r3, #128	; 0x80
 800a902:	d902      	bls.n	800a90a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800a904:	2303      	movs	r3, #3
 800a906:	613b      	str	r3, [r7, #16]
 800a908:	e00a      	b.n	800a920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2b80      	cmp	r3, #128	; 0x80
 800a90e:	d102      	bne.n	800a916 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a910:	2302      	movs	r3, #2
 800a912:	613b      	str	r3, [r7, #16]
 800a914:	e004      	b.n	800a920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2b70      	cmp	r3, #112	; 0x70
 800a91a:	d101      	bne.n	800a920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a91c:	2301      	movs	r3, #1
 800a91e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a920:	4b0b      	ldr	r3, [pc, #44]	; (800a950 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f023 0207 	bic.w	r2, r3, #7
 800a928:	4909      	ldr	r1, [pc, #36]	; (800a950 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a92a:	693b      	ldr	r3, [r7, #16]
 800a92c:	4313      	orrs	r3, r2
 800a92e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a930:	4b07      	ldr	r3, [pc, #28]	; (800a950 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f003 0307 	and.w	r3, r3, #7
 800a938:	693a      	ldr	r2, [r7, #16]
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d001      	beq.n	800a942 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800a93e:	2301      	movs	r3, #1
 800a940:	e000      	b.n	800a944 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800a942:	2300      	movs	r3, #0
}
 800a944:	4618      	mov	r0, r3
 800a946:	3718      	adds	r7, #24
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	40021000 	.word	0x40021000
 800a950:	40022000 	.word	0x40022000

0800a954 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b086      	sub	sp, #24
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a95c:	2300      	movs	r3, #0
 800a95e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a960:	2300      	movs	r3, #0
 800a962:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d03f      	beq.n	800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a974:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a978:	d01c      	beq.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800a97a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a97e:	d802      	bhi.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800a980:	2b00      	cmp	r3, #0
 800a982:	d00e      	beq.n	800a9a2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800a984:	e01f      	b.n	800a9c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 800a986:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a98a:	d003      	beq.n	800a994 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800a98c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a990:	d01c      	beq.n	800a9cc <HAL_RCCEx_PeriphCLKConfig+0x78>
 800a992:	e018      	b.n	800a9c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a994:	4b85      	ldr	r3, [pc, #532]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a996:	68db      	ldr	r3, [r3, #12]
 800a998:	4a84      	ldr	r2, [pc, #528]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a99a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a99e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a9a0:	e015      	b.n	800a9ce <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	3304      	adds	r3, #4
 800a9a6:	2100      	movs	r1, #0
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	f000 fab9 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a9b2:	e00c      	b.n	800a9ce <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	3320      	adds	r3, #32
 800a9b8:	2100      	movs	r1, #0
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f000 fba0 	bl	800b100 <RCCEx_PLLSAI2_Config>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a9c4:	e003      	b.n	800a9ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	74fb      	strb	r3, [r7, #19]
      break;
 800a9ca:	e000      	b.n	800a9ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800a9cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a9ce:	7cfb      	ldrb	r3, [r7, #19]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d10b      	bne.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a9d4:	4b75      	ldr	r3, [pc, #468]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a9d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a9e2:	4972      	ldr	r1, [pc, #456]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a9e4:	4313      	orrs	r3, r2
 800a9e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a9ea:	e001      	b.n	800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9ec:	7cfb      	ldrb	r3, [r7, #19]
 800a9ee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d03f      	beq.n	800aa7c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800aa04:	d01c      	beq.n	800aa40 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800aa06:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800aa0a:	d802      	bhi.n	800aa12 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d00e      	beq.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0xda>
 800aa10:	e01f      	b.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800aa12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aa16:	d003      	beq.n	800aa20 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 800aa18:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aa1c:	d01c      	beq.n	800aa58 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800aa1e:	e018      	b.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800aa20:	4b62      	ldr	r3, [pc, #392]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800aa22:	68db      	ldr	r3, [r3, #12]
 800aa24:	4a61      	ldr	r2, [pc, #388]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800aa26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aa2a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800aa2c:	e015      	b.n	800aa5a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	3304      	adds	r3, #4
 800aa32:	2100      	movs	r1, #0
 800aa34:	4618      	mov	r0, r3
 800aa36:	f000 fa73 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800aa3e:	e00c      	b.n	800aa5a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	3320      	adds	r3, #32
 800aa44:	2100      	movs	r1, #0
 800aa46:	4618      	mov	r0, r3
 800aa48:	f000 fb5a 	bl	800b100 <RCCEx_PLLSAI2_Config>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800aa50:	e003      	b.n	800aa5a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800aa52:	2301      	movs	r3, #1
 800aa54:	74fb      	strb	r3, [r7, #19]
      break;
 800aa56:	e000      	b.n	800aa5a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800aa58:	bf00      	nop
    }

    if(ret == HAL_OK)
 800aa5a:	7cfb      	ldrb	r3, [r7, #19]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d10b      	bne.n	800aa78 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800aa60:	4b52      	ldr	r3, [pc, #328]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800aa62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa66:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa6e:	494f      	ldr	r1, [pc, #316]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800aa70:	4313      	orrs	r3, r2
 800aa72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800aa76:	e001      	b.n	800aa7c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa78:	7cfb      	ldrb	r3, [r7, #19]
 800aa7a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	f000 80a0 	beq.w	800abca <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800aa8e:	4b47      	ldr	r3, [pc, #284]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800aa90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d101      	bne.n	800aa9e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	e000      	b.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d00d      	beq.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aaa4:	4b41      	ldr	r3, [pc, #260]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800aaa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aaa8:	4a40      	ldr	r2, [pc, #256]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800aaaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aaae:	6593      	str	r3, [r2, #88]	; 0x58
 800aab0:	4b3e      	ldr	r3, [pc, #248]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800aab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aab8:	60bb      	str	r3, [r7, #8]
 800aaba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aabc:	2301      	movs	r3, #1
 800aabe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aac0:	4b3b      	ldr	r3, [pc, #236]	; (800abb0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	4a3a      	ldr	r2, [pc, #232]	; (800abb0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800aac6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aaca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aacc:	f7fc fb18 	bl	8007100 <HAL_GetTick>
 800aad0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800aad2:	e009      	b.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aad4:	f7fc fb14 	bl	8007100 <HAL_GetTick>
 800aad8:	4602      	mov	r2, r0
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	1ad3      	subs	r3, r2, r3
 800aade:	2b02      	cmp	r3, #2
 800aae0:	d902      	bls.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800aae2:	2303      	movs	r3, #3
 800aae4:	74fb      	strb	r3, [r7, #19]
        break;
 800aae6:	e005      	b.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800aae8:	4b31      	ldr	r3, [pc, #196]	; (800abb0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d0ef      	beq.n	800aad4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800aaf4:	7cfb      	ldrb	r3, [r7, #19]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d15c      	bne.n	800abb4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800aafa:	4b2c      	ldr	r3, [pc, #176]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800aafc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ab04:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d01f      	beq.n	800ab4c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ab12:	697a      	ldr	r2, [r7, #20]
 800ab14:	429a      	cmp	r2, r3
 800ab16:	d019      	beq.n	800ab4c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ab18:	4b24      	ldr	r3, [pc, #144]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ab1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab22:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ab24:	4b21      	ldr	r3, [pc, #132]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ab26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab2a:	4a20      	ldr	r2, [pc, #128]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ab2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ab30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ab34:	4b1d      	ldr	r3, [pc, #116]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ab36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab3a:	4a1c      	ldr	r2, [pc, #112]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ab3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ab40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ab44:	4a19      	ldr	r2, [pc, #100]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ab46:	697b      	ldr	r3, [r7, #20]
 800ab48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	f003 0301 	and.w	r3, r3, #1
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d016      	beq.n	800ab84 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab56:	f7fc fad3 	bl	8007100 <HAL_GetTick>
 800ab5a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ab5c:	e00b      	b.n	800ab76 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab5e:	f7fc facf 	bl	8007100 <HAL_GetTick>
 800ab62:	4602      	mov	r2, r0
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	1ad3      	subs	r3, r2, r3
 800ab68:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d902      	bls.n	800ab76 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800ab70:	2303      	movs	r3, #3
 800ab72:	74fb      	strb	r3, [r7, #19]
            break;
 800ab74:	e006      	b.n	800ab84 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ab76:	4b0d      	ldr	r3, [pc, #52]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ab78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab7c:	f003 0302 	and.w	r3, r3, #2
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d0ec      	beq.n	800ab5e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800ab84:	7cfb      	ldrb	r3, [r7, #19]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d10c      	bne.n	800aba4 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ab8a:	4b08      	ldr	r3, [pc, #32]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ab8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ab9a:	4904      	ldr	r1, [pc, #16]	; (800abac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ab9c:	4313      	orrs	r3, r2
 800ab9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800aba2:	e009      	b.n	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800aba4:	7cfb      	ldrb	r3, [r7, #19]
 800aba6:	74bb      	strb	r3, [r7, #18]
 800aba8:	e006      	b.n	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800abaa:	bf00      	nop
 800abac:	40021000 	.word	0x40021000
 800abb0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abb4:	7cfb      	ldrb	r3, [r7, #19]
 800abb6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800abb8:	7c7b      	ldrb	r3, [r7, #17]
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d105      	bne.n	800abca <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800abbe:	4b9e      	ldr	r3, [pc, #632]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800abc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800abc2:	4a9d      	ldr	r2, [pc, #628]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800abc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800abc8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f003 0301 	and.w	r3, r3, #1
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d00a      	beq.n	800abec <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800abd6:	4b98      	ldr	r3, [pc, #608]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800abd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abdc:	f023 0203 	bic.w	r2, r3, #3
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abe4:	4994      	ldr	r1, [pc, #592]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800abe6:	4313      	orrs	r3, r2
 800abe8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	f003 0302 	and.w	r3, r3, #2
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d00a      	beq.n	800ac0e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800abf8:	4b8f      	ldr	r3, [pc, #572]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800abfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abfe:	f023 020c 	bic.w	r2, r3, #12
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac06:	498c      	ldr	r1, [pc, #560]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ac08:	4313      	orrs	r3, r2
 800ac0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f003 0304 	and.w	r3, r3, #4
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d00a      	beq.n	800ac30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ac1a:	4b87      	ldr	r3, [pc, #540]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ac1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac20:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac28:	4983      	ldr	r1, [pc, #524]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f003 0308 	and.w	r3, r3, #8
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d00a      	beq.n	800ac52 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ac3c:	4b7e      	ldr	r3, [pc, #504]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ac3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac42:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac4a:	497b      	ldr	r1, [pc, #492]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ac4c:	4313      	orrs	r3, r2
 800ac4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f003 0310 	and.w	r3, r3, #16
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d00a      	beq.n	800ac74 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800ac5e:	4b76      	ldr	r3, [pc, #472]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ac60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac6c:	4972      	ldr	r1, [pc, #456]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f003 0320 	and.w	r3, r3, #32
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d00a      	beq.n	800ac96 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ac80:	4b6d      	ldr	r3, [pc, #436]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ac82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac86:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac8e:	496a      	ldr	r1, [pc, #424]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ac90:	4313      	orrs	r3, r2
 800ac92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d00a      	beq.n	800acb8 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aca2:	4b65      	ldr	r3, [pc, #404]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800aca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aca8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800acb0:	4961      	ldr	r1, [pc, #388]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800acb2:	4313      	orrs	r3, r2
 800acb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d00a      	beq.n	800acda <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800acc4:	4b5c      	ldr	r3, [pc, #368]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800acc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800acd2:	4959      	ldr	r1, [pc, #356]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800acd4:	4313      	orrs	r3, r2
 800acd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d00a      	beq.n	800acfc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ace6:	4b54      	ldr	r3, [pc, #336]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ace8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800acf4:	4950      	ldr	r1, [pc, #320]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800acf6:	4313      	orrs	r3, r2
 800acf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d00a      	beq.n	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ad08:	4b4b      	ldr	r3, [pc, #300]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ad0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad0e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad16:	4948      	ldr	r1, [pc, #288]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ad18:	4313      	orrs	r3, r2
 800ad1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d00a      	beq.n	800ad40 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ad2a:	4b43      	ldr	r3, [pc, #268]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ad2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad38:	493f      	ldr	r1, [pc, #252]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d028      	beq.n	800ad9e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ad4c:	4b3a      	ldr	r3, [pc, #232]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ad4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ad5a:	4937      	ldr	r1, [pc, #220]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ad5c:	4313      	orrs	r3, r2
 800ad5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ad66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ad6a:	d106      	bne.n	800ad7a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ad6c:	4b32      	ldr	r3, [pc, #200]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ad6e:	68db      	ldr	r3, [r3, #12]
 800ad70:	4a31      	ldr	r2, [pc, #196]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ad72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad76:	60d3      	str	r3, [r2, #12]
 800ad78:	e011      	b.n	800ad9e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ad7e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ad82:	d10c      	bne.n	800ad9e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	3304      	adds	r3, #4
 800ad88:	2101      	movs	r1, #1
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f000 f8c8 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800ad90:	4603      	mov	r3, r0
 800ad92:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800ad94:	7cfb      	ldrb	r3, [r7, #19]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d001      	beq.n	800ad9e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800ad9a:	7cfb      	ldrb	r3, [r7, #19]
 800ad9c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d028      	beq.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800adaa:	4b23      	ldr	r3, [pc, #140]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800adac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800adb0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800adb8:	491f      	ldr	r1, [pc, #124]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800adba:	4313      	orrs	r3, r2
 800adbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800adc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800adc8:	d106      	bne.n	800add8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800adca:	4b1b      	ldr	r3, [pc, #108]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800adcc:	68db      	ldr	r3, [r3, #12]
 800adce:	4a1a      	ldr	r2, [pc, #104]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800add0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800add4:	60d3      	str	r3, [r2, #12]
 800add6:	e011      	b.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800addc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ade0:	d10c      	bne.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	3304      	adds	r3, #4
 800ade6:	2101      	movs	r1, #1
 800ade8:	4618      	mov	r0, r3
 800adea:	f000 f899 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800adee:	4603      	mov	r3, r0
 800adf0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800adf2:	7cfb      	ldrb	r3, [r7, #19]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d001      	beq.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 800adf8:	7cfb      	ldrb	r3, [r7, #19]
 800adfa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d02b      	beq.n	800ae60 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ae08:	4b0b      	ldr	r3, [pc, #44]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ae0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae0e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae16:	4908      	ldr	r1, [pc, #32]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ae18:	4313      	orrs	r3, r2
 800ae1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ae26:	d109      	bne.n	800ae3c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ae28:	4b03      	ldr	r3, [pc, #12]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ae2a:	68db      	ldr	r3, [r3, #12]
 800ae2c:	4a02      	ldr	r2, [pc, #8]	; (800ae38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ae2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ae32:	60d3      	str	r3, [r2, #12]
 800ae34:	e014      	b.n	800ae60 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800ae36:	bf00      	nop
 800ae38:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae40:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ae44:	d10c      	bne.n	800ae60 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	3304      	adds	r3, #4
 800ae4a:	2101      	movs	r1, #1
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f000 f867 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800ae52:	4603      	mov	r3, r0
 800ae54:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ae56:	7cfb      	ldrb	r3, [r7, #19]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d001      	beq.n	800ae60 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800ae5c:	7cfb      	ldrb	r3, [r7, #19]
 800ae5e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d02f      	beq.n	800aecc <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ae6c:	4b2b      	ldr	r3, [pc, #172]	; (800af1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ae6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae72:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ae7a:	4928      	ldr	r1, [pc, #160]	; (800af1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ae86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ae8a:	d10d      	bne.n	800aea8 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	3304      	adds	r3, #4
 800ae90:	2102      	movs	r1, #2
 800ae92:	4618      	mov	r0, r3
 800ae94:	f000 f844 	bl	800af20 <RCCEx_PLLSAI1_Config>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ae9c:	7cfb      	ldrb	r3, [r7, #19]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d014      	beq.n	800aecc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800aea2:	7cfb      	ldrb	r3, [r7, #19]
 800aea4:	74bb      	strb	r3, [r7, #18]
 800aea6:	e011      	b.n	800aecc <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aeac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aeb0:	d10c      	bne.n	800aecc <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	3320      	adds	r3, #32
 800aeb6:	2102      	movs	r1, #2
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f000 f921 	bl	800b100 <RCCEx_PLLSAI2_Config>
 800aebe:	4603      	mov	r3, r0
 800aec0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800aec2:	7cfb      	ldrb	r3, [r7, #19]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d001      	beq.n	800aecc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800aec8:	7cfb      	ldrb	r3, [r7, #19]
 800aeca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d00a      	beq.n	800aeee <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800aed8:	4b10      	ldr	r3, [pc, #64]	; (800af1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aeda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aede:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aee6:	490d      	ldr	r1, [pc, #52]	; (800af1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aee8:	4313      	orrs	r3, r2
 800aeea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d00b      	beq.n	800af12 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800aefa:	4b08      	ldr	r3, [pc, #32]	; (800af1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aefc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800af0a:	4904      	ldr	r1, [pc, #16]	; (800af1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800af0c:	4313      	orrs	r3, r2
 800af0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800af12:	7cbb      	ldrb	r3, [r7, #18]
}
 800af14:	4618      	mov	r0, r3
 800af16:	3718      	adds	r7, #24
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}
 800af1c:	40021000 	.word	0x40021000

0800af20 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b084      	sub	sp, #16
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
 800af28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800af2a:	2300      	movs	r3, #0
 800af2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800af2e:	4b73      	ldr	r3, [pc, #460]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800af30:	68db      	ldr	r3, [r3, #12]
 800af32:	f003 0303 	and.w	r3, r3, #3
 800af36:	2b00      	cmp	r3, #0
 800af38:	d018      	beq.n	800af6c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800af3a:	4b70      	ldr	r3, [pc, #448]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800af3c:	68db      	ldr	r3, [r3, #12]
 800af3e:	f003 0203 	and.w	r2, r3, #3
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	429a      	cmp	r2, r3
 800af48:	d10d      	bne.n	800af66 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
       ||
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d009      	beq.n	800af66 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800af52:	4b6a      	ldr	r3, [pc, #424]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800af54:	68db      	ldr	r3, [r3, #12]
 800af56:	091b      	lsrs	r3, r3, #4
 800af58:	f003 0307 	and.w	r3, r3, #7
 800af5c:	1c5a      	adds	r2, r3, #1
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	685b      	ldr	r3, [r3, #4]
       ||
 800af62:	429a      	cmp	r2, r3
 800af64:	d044      	beq.n	800aff0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800af66:	2301      	movs	r3, #1
 800af68:	73fb      	strb	r3, [r7, #15]
 800af6a:	e041      	b.n	800aff0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	2b02      	cmp	r3, #2
 800af72:	d00c      	beq.n	800af8e <RCCEx_PLLSAI1_Config+0x6e>
 800af74:	2b03      	cmp	r3, #3
 800af76:	d013      	beq.n	800afa0 <RCCEx_PLLSAI1_Config+0x80>
 800af78:	2b01      	cmp	r3, #1
 800af7a:	d120      	bne.n	800afbe <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800af7c:	4b5f      	ldr	r3, [pc, #380]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f003 0302 	and.w	r3, r3, #2
 800af84:	2b00      	cmp	r3, #0
 800af86:	d11d      	bne.n	800afc4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800af88:	2301      	movs	r3, #1
 800af8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800af8c:	e01a      	b.n	800afc4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800af8e:	4b5b      	ldr	r3, [pc, #364]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af96:	2b00      	cmp	r3, #0
 800af98:	d116      	bne.n	800afc8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800af9a:	2301      	movs	r3, #1
 800af9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800af9e:	e013      	b.n	800afc8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800afa0:	4b56      	ldr	r3, [pc, #344]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d10f      	bne.n	800afcc <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800afac:	4b53      	ldr	r3, [pc, #332]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d109      	bne.n	800afcc <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800afb8:	2301      	movs	r3, #1
 800afba:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800afbc:	e006      	b.n	800afcc <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800afbe:	2301      	movs	r3, #1
 800afc0:	73fb      	strb	r3, [r7, #15]
      break;
 800afc2:	e004      	b.n	800afce <RCCEx_PLLSAI1_Config+0xae>
      break;
 800afc4:	bf00      	nop
 800afc6:	e002      	b.n	800afce <RCCEx_PLLSAI1_Config+0xae>
      break;
 800afc8:	bf00      	nop
 800afca:	e000      	b.n	800afce <RCCEx_PLLSAI1_Config+0xae>
      break;
 800afcc:	bf00      	nop
    }

    if(status == HAL_OK)
 800afce:	7bfb      	ldrb	r3, [r7, #15]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d10d      	bne.n	800aff0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800afd4:	4b49      	ldr	r3, [pc, #292]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800afd6:	68db      	ldr	r3, [r3, #12]
 800afd8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6819      	ldr	r1, [r3, #0]
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	3b01      	subs	r3, #1
 800afe6:	011b      	lsls	r3, r3, #4
 800afe8:	430b      	orrs	r3, r1
 800afea:	4944      	ldr	r1, [pc, #272]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800afec:	4313      	orrs	r3, r2
 800afee:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800aff0:	7bfb      	ldrb	r3, [r7, #15]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d17d      	bne.n	800b0f2 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800aff6:	4b41      	ldr	r3, [pc, #260]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4a40      	ldr	r2, [pc, #256]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800affc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b000:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b002:	f7fc f87d 	bl	8007100 <HAL_GetTick>
 800b006:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b008:	e009      	b.n	800b01e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b00a:	f7fc f879 	bl	8007100 <HAL_GetTick>
 800b00e:	4602      	mov	r2, r0
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	1ad3      	subs	r3, r2, r3
 800b014:	2b02      	cmp	r3, #2
 800b016:	d902      	bls.n	800b01e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800b018:	2303      	movs	r3, #3
 800b01a:	73fb      	strb	r3, [r7, #15]
        break;
 800b01c:	e005      	b.n	800b02a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b01e:	4b37      	ldr	r3, [pc, #220]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b026:	2b00      	cmp	r3, #0
 800b028:	d1ef      	bne.n	800b00a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800b02a:	7bfb      	ldrb	r3, [r7, #15]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d160      	bne.n	800b0f2 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d111      	bne.n	800b05a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b036:	4b31      	ldr	r3, [pc, #196]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b038:	691b      	ldr	r3, [r3, #16]
 800b03a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800b03e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b042:	687a      	ldr	r2, [r7, #4]
 800b044:	6892      	ldr	r2, [r2, #8]
 800b046:	0211      	lsls	r1, r2, #8
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	68d2      	ldr	r2, [r2, #12]
 800b04c:	0912      	lsrs	r2, r2, #4
 800b04e:	0452      	lsls	r2, r2, #17
 800b050:	430a      	orrs	r2, r1
 800b052:	492a      	ldr	r1, [pc, #168]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b054:	4313      	orrs	r3, r2
 800b056:	610b      	str	r3, [r1, #16]
 800b058:	e027      	b.n	800b0aa <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	2b01      	cmp	r3, #1
 800b05e:	d112      	bne.n	800b086 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b060:	4b26      	ldr	r3, [pc, #152]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b062:	691b      	ldr	r3, [r3, #16]
 800b064:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800b068:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b06c:	687a      	ldr	r2, [r7, #4]
 800b06e:	6892      	ldr	r2, [r2, #8]
 800b070:	0211      	lsls	r1, r2, #8
 800b072:	687a      	ldr	r2, [r7, #4]
 800b074:	6912      	ldr	r2, [r2, #16]
 800b076:	0852      	lsrs	r2, r2, #1
 800b078:	3a01      	subs	r2, #1
 800b07a:	0552      	lsls	r2, r2, #21
 800b07c:	430a      	orrs	r2, r1
 800b07e:	491f      	ldr	r1, [pc, #124]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b080:	4313      	orrs	r3, r2
 800b082:	610b      	str	r3, [r1, #16]
 800b084:	e011      	b.n	800b0aa <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b086:	4b1d      	ldr	r3, [pc, #116]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b088:	691b      	ldr	r3, [r3, #16]
 800b08a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800b08e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b092:	687a      	ldr	r2, [r7, #4]
 800b094:	6892      	ldr	r2, [r2, #8]
 800b096:	0211      	lsls	r1, r2, #8
 800b098:	687a      	ldr	r2, [r7, #4]
 800b09a:	6952      	ldr	r2, [r2, #20]
 800b09c:	0852      	lsrs	r2, r2, #1
 800b09e:	3a01      	subs	r2, #1
 800b0a0:	0652      	lsls	r2, r2, #25
 800b0a2:	430a      	orrs	r2, r1
 800b0a4:	4915      	ldr	r1, [pc, #84]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b0a6:	4313      	orrs	r3, r2
 800b0a8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b0aa:	4b14      	ldr	r3, [pc, #80]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4a13      	ldr	r2, [pc, #76]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b0b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b0b4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0b6:	f7fc f823 	bl	8007100 <HAL_GetTick>
 800b0ba:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b0bc:	e009      	b.n	800b0d2 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b0be:	f7fc f81f 	bl	8007100 <HAL_GetTick>
 800b0c2:	4602      	mov	r2, r0
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	1ad3      	subs	r3, r2, r3
 800b0c8:	2b02      	cmp	r3, #2
 800b0ca:	d902      	bls.n	800b0d2 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800b0cc:	2303      	movs	r3, #3
 800b0ce:	73fb      	strb	r3, [r7, #15]
          break;
 800b0d0:	e005      	b.n	800b0de <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b0d2:	4b0a      	ldr	r3, [pc, #40]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d0ef      	beq.n	800b0be <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800b0de:	7bfb      	ldrb	r3, [r7, #15]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d106      	bne.n	800b0f2 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b0e4:	4b05      	ldr	r3, [pc, #20]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b0e6:	691a      	ldr	r2, [r3, #16]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	699b      	ldr	r3, [r3, #24]
 800b0ec:	4903      	ldr	r1, [pc, #12]	; (800b0fc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b0ee:	4313      	orrs	r3, r2
 800b0f0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b0f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	3710      	adds	r7, #16
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bd80      	pop	{r7, pc}
 800b0fc:	40021000 	.word	0x40021000

0800b100 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b10a:	2300      	movs	r3, #0
 800b10c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b10e:	4b68      	ldr	r3, [pc, #416]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b110:	68db      	ldr	r3, [r3, #12]
 800b112:	f003 0303 	and.w	r3, r3, #3
 800b116:	2b00      	cmp	r3, #0
 800b118:	d018      	beq.n	800b14c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b11a:	4b65      	ldr	r3, [pc, #404]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b11c:	68db      	ldr	r3, [r3, #12]
 800b11e:	f003 0203 	and.w	r2, r3, #3
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	429a      	cmp	r2, r3
 800b128:	d10d      	bne.n	800b146 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
       ||
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d009      	beq.n	800b146 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800b132:	4b5f      	ldr	r3, [pc, #380]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b134:	68db      	ldr	r3, [r3, #12]
 800b136:	091b      	lsrs	r3, r3, #4
 800b138:	f003 0307 	and.w	r3, r3, #7
 800b13c:	1c5a      	adds	r2, r3, #1
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	685b      	ldr	r3, [r3, #4]
       ||
 800b142:	429a      	cmp	r2, r3
 800b144:	d044      	beq.n	800b1d0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800b146:	2301      	movs	r3, #1
 800b148:	73fb      	strb	r3, [r7, #15]
 800b14a:	e041      	b.n	800b1d0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	2b02      	cmp	r3, #2
 800b152:	d00c      	beq.n	800b16e <RCCEx_PLLSAI2_Config+0x6e>
 800b154:	2b03      	cmp	r3, #3
 800b156:	d013      	beq.n	800b180 <RCCEx_PLLSAI2_Config+0x80>
 800b158:	2b01      	cmp	r3, #1
 800b15a:	d120      	bne.n	800b19e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b15c:	4b54      	ldr	r3, [pc, #336]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f003 0302 	and.w	r3, r3, #2
 800b164:	2b00      	cmp	r3, #0
 800b166:	d11d      	bne.n	800b1a4 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 800b168:	2301      	movs	r3, #1
 800b16a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b16c:	e01a      	b.n	800b1a4 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b16e:	4b50      	ldr	r3, [pc, #320]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b176:	2b00      	cmp	r3, #0
 800b178:	d116      	bne.n	800b1a8 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800b17a:	2301      	movs	r3, #1
 800b17c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b17e:	e013      	b.n	800b1a8 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b180:	4b4b      	ldr	r3, [pc, #300]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d10f      	bne.n	800b1ac <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b18c:	4b48      	ldr	r3, [pc, #288]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b194:	2b00      	cmp	r3, #0
 800b196:	d109      	bne.n	800b1ac <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800b198:	2301      	movs	r3, #1
 800b19a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b19c:	e006      	b.n	800b1ac <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	73fb      	strb	r3, [r7, #15]
      break;
 800b1a2:	e004      	b.n	800b1ae <RCCEx_PLLSAI2_Config+0xae>
      break;
 800b1a4:	bf00      	nop
 800b1a6:	e002      	b.n	800b1ae <RCCEx_PLLSAI2_Config+0xae>
      break;
 800b1a8:	bf00      	nop
 800b1aa:	e000      	b.n	800b1ae <RCCEx_PLLSAI2_Config+0xae>
      break;
 800b1ac:	bf00      	nop
    }

    if(status == HAL_OK)
 800b1ae:	7bfb      	ldrb	r3, [r7, #15]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d10d      	bne.n	800b1d0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b1b4:	4b3e      	ldr	r3, [pc, #248]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b1b6:	68db      	ldr	r3, [r3, #12]
 800b1b8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	6819      	ldr	r1, [r3, #0]
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	685b      	ldr	r3, [r3, #4]
 800b1c4:	3b01      	subs	r3, #1
 800b1c6:	011b      	lsls	r3, r3, #4
 800b1c8:	430b      	orrs	r3, r1
 800b1ca:	4939      	ldr	r1, [pc, #228]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b1cc:	4313      	orrs	r3, r2
 800b1ce:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b1d0:	7bfb      	ldrb	r3, [r7, #15]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d167      	bne.n	800b2a6 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b1d6:	4b36      	ldr	r3, [pc, #216]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	4a35      	ldr	r2, [pc, #212]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b1dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b1e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b1e2:	f7fb ff8d 	bl	8007100 <HAL_GetTick>
 800b1e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b1e8:	e009      	b.n	800b1fe <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b1ea:	f7fb ff89 	bl	8007100 <HAL_GetTick>
 800b1ee:	4602      	mov	r2, r0
 800b1f0:	68bb      	ldr	r3, [r7, #8]
 800b1f2:	1ad3      	subs	r3, r2, r3
 800b1f4:	2b02      	cmp	r3, #2
 800b1f6:	d902      	bls.n	800b1fe <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800b1f8:	2303      	movs	r3, #3
 800b1fa:	73fb      	strb	r3, [r7, #15]
        break;
 800b1fc:	e005      	b.n	800b20a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b1fe:	4b2c      	ldr	r3, [pc, #176]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b206:	2b00      	cmp	r3, #0
 800b208:	d1ef      	bne.n	800b1ea <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800b20a:	7bfb      	ldrb	r3, [r7, #15]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d14a      	bne.n	800b2a6 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d111      	bne.n	800b23a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b216:	4b26      	ldr	r3, [pc, #152]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b218:	695b      	ldr	r3, [r3, #20]
 800b21a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800b21e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b222:	687a      	ldr	r2, [r7, #4]
 800b224:	6892      	ldr	r2, [r2, #8]
 800b226:	0211      	lsls	r1, r2, #8
 800b228:	687a      	ldr	r2, [r7, #4]
 800b22a:	68d2      	ldr	r2, [r2, #12]
 800b22c:	0912      	lsrs	r2, r2, #4
 800b22e:	0452      	lsls	r2, r2, #17
 800b230:	430a      	orrs	r2, r1
 800b232:	491f      	ldr	r1, [pc, #124]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b234:	4313      	orrs	r3, r2
 800b236:	614b      	str	r3, [r1, #20]
 800b238:	e011      	b.n	800b25e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b23a:	4b1d      	ldr	r3, [pc, #116]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b23c:	695b      	ldr	r3, [r3, #20]
 800b23e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800b242:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b246:	687a      	ldr	r2, [r7, #4]
 800b248:	6892      	ldr	r2, [r2, #8]
 800b24a:	0211      	lsls	r1, r2, #8
 800b24c:	687a      	ldr	r2, [r7, #4]
 800b24e:	6912      	ldr	r2, [r2, #16]
 800b250:	0852      	lsrs	r2, r2, #1
 800b252:	3a01      	subs	r2, #1
 800b254:	0652      	lsls	r2, r2, #25
 800b256:	430a      	orrs	r2, r1
 800b258:	4915      	ldr	r1, [pc, #84]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b25a:	4313      	orrs	r3, r2
 800b25c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b25e:	4b14      	ldr	r3, [pc, #80]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	4a13      	ldr	r2, [pc, #76]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b268:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b26a:	f7fb ff49 	bl	8007100 <HAL_GetTick>
 800b26e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b270:	e009      	b.n	800b286 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b272:	f7fb ff45 	bl	8007100 <HAL_GetTick>
 800b276:	4602      	mov	r2, r0
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	1ad3      	subs	r3, r2, r3
 800b27c:	2b02      	cmp	r3, #2
 800b27e:	d902      	bls.n	800b286 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 800b280:	2303      	movs	r3, #3
 800b282:	73fb      	strb	r3, [r7, #15]
          break;
 800b284:	e005      	b.n	800b292 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b286:	4b0a      	ldr	r3, [pc, #40]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d0ef      	beq.n	800b272 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800b292:	7bfb      	ldrb	r3, [r7, #15]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d106      	bne.n	800b2a6 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b298:	4b05      	ldr	r3, [pc, #20]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b29a:	695a      	ldr	r2, [r3, #20]
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	695b      	ldr	r3, [r3, #20]
 800b2a0:	4903      	ldr	r1, [pc, #12]	; (800b2b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b2a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	3710      	adds	r7, #16
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}
 800b2b0:	40021000 	.word	0x40021000

0800b2b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b084      	sub	sp, #16
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d101      	bne.n	800b2c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b2c2:	2301      	movs	r3, #1
 800b2c4:	e07c      	b.n	800b3c0 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b2d2:	b2db      	uxtb	r3, r3
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d106      	bne.n	800b2e6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2200      	movs	r2, #0
 800b2dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b2e0:	6878      	ldr	r0, [r7, #4]
 800b2e2:	f7fa f8d9 	bl	8005498 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2202      	movs	r2, #2
 800b2ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	681a      	ldr	r2, [r3, #0]
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b2fc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	68db      	ldr	r3, [r3, #12]
 800b302:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b306:	d902      	bls.n	800b30e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b308:	2300      	movs	r3, #0
 800b30a:	60fb      	str	r3, [r7, #12]
 800b30c:	e002      	b.n	800b314 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b30e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b312:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b31c:	d007      	beq.n	800b32e <HAL_SPI_Init+0x7a>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	68db      	ldr	r3, [r3, #12]
 800b322:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b326:	d002      	beq.n	800b32e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	2200      	movs	r2, #0
 800b32c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b332:	2b00      	cmp	r3, #0
 800b334:	d10b      	bne.n	800b34e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	68db      	ldr	r3, [r3, #12]
 800b33a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b33e:	d903      	bls.n	800b348 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	2202      	movs	r2, #2
 800b344:	631a      	str	r2, [r3, #48]	; 0x30
 800b346:	e002      	b.n	800b34e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2201      	movs	r2, #1
 800b34c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	685a      	ldr	r2, [r3, #4]
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	689b      	ldr	r3, [r3, #8]
 800b356:	431a      	orrs	r2, r3
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	691b      	ldr	r3, [r3, #16]
 800b35c:	431a      	orrs	r2, r3
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	695b      	ldr	r3, [r3, #20]
 800b362:	431a      	orrs	r2, r3
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	699b      	ldr	r3, [r3, #24]
 800b368:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b36c:	431a      	orrs	r2, r3
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	69db      	ldr	r3, [r3, #28]
 800b372:	431a      	orrs	r2, r3
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	6a1b      	ldr	r3, [r3, #32]
 800b378:	ea42 0103 	orr.w	r1, r2, r3
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	430a      	orrs	r2, r1
 800b386:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	699b      	ldr	r3, [r3, #24]
 800b38c:	0c1b      	lsrs	r3, r3, #16
 800b38e:	f003 0204 	and.w	r2, r3, #4
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b396:	431a      	orrs	r2, r3
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b39c:	431a      	orrs	r2, r3
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	68db      	ldr	r3, [r3, #12]
 800b3a2:	ea42 0103 	orr.w	r1, r2, r3
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	68fa      	ldr	r2, [r7, #12]
 800b3ac:	430a      	orrs	r2, r1
 800b3ae:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	2201      	movs	r2, #1
 800b3ba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b3be:	2300      	movs	r3, #0
}
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	3710      	adds	r7, #16
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bd80      	pop	{r7, pc}

0800b3c8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b088      	sub	sp, #32
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	60f8      	str	r0, [r7, #12]
 800b3d0:	60b9      	str	r1, [r7, #8]
 800b3d2:	603b      	str	r3, [r7, #0]
 800b3d4:	4613      	mov	r3, r2
 800b3d6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b3e2:	2b01      	cmp	r3, #1
 800b3e4:	d101      	bne.n	800b3ea <HAL_SPI_Transmit+0x22>
 800b3e6:	2302      	movs	r3, #2
 800b3e8:	e150      	b.n	800b68c <HAL_SPI_Transmit+0x2c4>
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b3f2:	f7fb fe85 	bl	8007100 <HAL_GetTick>
 800b3f6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b3f8:	88fb      	ldrh	r3, [r7, #6]
 800b3fa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b402:	b2db      	uxtb	r3, r3
 800b404:	2b01      	cmp	r3, #1
 800b406:	d002      	beq.n	800b40e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b408:	2302      	movs	r3, #2
 800b40a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b40c:	e135      	b.n	800b67a <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d002      	beq.n	800b41a <HAL_SPI_Transmit+0x52>
 800b414:	88fb      	ldrh	r3, [r7, #6]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d102      	bne.n	800b420 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b41a:	2301      	movs	r3, #1
 800b41c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b41e:	e12c      	b.n	800b67a <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	2203      	movs	r2, #3
 800b424:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	2200      	movs	r2, #0
 800b42c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	68ba      	ldr	r2, [r7, #8]
 800b432:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	88fa      	ldrh	r2, [r7, #6]
 800b438:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	88fa      	ldrh	r2, [r7, #6]
 800b43e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	2200      	movs	r2, #0
 800b444:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	2200      	movs	r2, #0
 800b44a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	2200      	movs	r2, #0
 800b452:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	2200      	movs	r2, #0
 800b45a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2200      	movs	r2, #0
 800b460:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	689b      	ldr	r3, [r3, #8]
 800b466:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b46a:	d107      	bne.n	800b47c <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	681a      	ldr	r2, [r3, #0]
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b47a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b486:	2b40      	cmp	r3, #64	; 0x40
 800b488:	d007      	beq.n	800b49a <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	681a      	ldr	r2, [r3, #0]
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b498:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	68db      	ldr	r3, [r3, #12]
 800b49e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b4a2:	d94b      	bls.n	800b53c <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	685b      	ldr	r3, [r3, #4]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d002      	beq.n	800b4b2 <HAL_SPI_Transmit+0xea>
 800b4ac:	8afb      	ldrh	r3, [r7, #22]
 800b4ae:	2b01      	cmp	r3, #1
 800b4b0:	d13e      	bne.n	800b530 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4b6:	881a      	ldrh	r2, [r3, #0]
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4c2:	1c9a      	adds	r2, r3, #2
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b4cc:	b29b      	uxth	r3, r3
 800b4ce:	3b01      	subs	r3, #1
 800b4d0:	b29a      	uxth	r2, r3
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b4d6:	e02b      	b.n	800b530 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	689b      	ldr	r3, [r3, #8]
 800b4de:	f003 0302 	and.w	r3, r3, #2
 800b4e2:	2b02      	cmp	r3, #2
 800b4e4:	d112      	bne.n	800b50c <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4ea:	881a      	ldrh	r2, [r3, #0]
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4f6:	1c9a      	adds	r2, r3, #2
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b500:	b29b      	uxth	r3, r3
 800b502:	3b01      	subs	r3, #1
 800b504:	b29a      	uxth	r2, r3
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b50a:	e011      	b.n	800b530 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b50c:	f7fb fdf8 	bl	8007100 <HAL_GetTick>
 800b510:	4602      	mov	r2, r0
 800b512:	69bb      	ldr	r3, [r7, #24]
 800b514:	1ad3      	subs	r3, r2, r3
 800b516:	683a      	ldr	r2, [r7, #0]
 800b518:	429a      	cmp	r2, r3
 800b51a:	d803      	bhi.n	800b524 <HAL_SPI_Transmit+0x15c>
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b522:	d102      	bne.n	800b52a <HAL_SPI_Transmit+0x162>
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d102      	bne.n	800b530 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 800b52a:	2303      	movs	r3, #3
 800b52c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b52e:	e0a4      	b.n	800b67a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b534:	b29b      	uxth	r3, r3
 800b536:	2b00      	cmp	r3, #0
 800b538:	d1ce      	bne.n	800b4d8 <HAL_SPI_Transmit+0x110>
 800b53a:	e07c      	b.n	800b636 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	685b      	ldr	r3, [r3, #4]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d002      	beq.n	800b54a <HAL_SPI_Transmit+0x182>
 800b544:	8afb      	ldrh	r3, [r7, #22]
 800b546:	2b01      	cmp	r3, #1
 800b548:	d170      	bne.n	800b62c <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b54e:	b29b      	uxth	r3, r3
 800b550:	2b01      	cmp	r3, #1
 800b552:	d912      	bls.n	800b57a <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b558:	881a      	ldrh	r2, [r3, #0]
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b564:	1c9a      	adds	r2, r3, #2
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b56e:	b29b      	uxth	r3, r3
 800b570:	3b02      	subs	r3, #2
 800b572:	b29a      	uxth	r2, r3
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b578:	e058      	b.n	800b62c <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	330c      	adds	r3, #12
 800b584:	7812      	ldrb	r2, [r2, #0]
 800b586:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b58c:	1c5a      	adds	r2, r3, #1
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b596:	b29b      	uxth	r3, r3
 800b598:	3b01      	subs	r3, #1
 800b59a:	b29a      	uxth	r2, r3
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800b5a0:	e044      	b.n	800b62c <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	689b      	ldr	r3, [r3, #8]
 800b5a8:	f003 0302 	and.w	r3, r3, #2
 800b5ac:	2b02      	cmp	r3, #2
 800b5ae:	d12b      	bne.n	800b608 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5b4:	b29b      	uxth	r3, r3
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	d912      	bls.n	800b5e0 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5be:	881a      	ldrh	r2, [r3, #0]
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5ca:	1c9a      	adds	r2, r3, #2
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5d4:	b29b      	uxth	r3, r3
 800b5d6:	3b02      	subs	r3, #2
 800b5d8:	b29a      	uxth	r2, r3
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b5de:	e025      	b.n	800b62c <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	330c      	adds	r3, #12
 800b5ea:	7812      	ldrb	r2, [r2, #0]
 800b5ec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5f2:	1c5a      	adds	r2, r3, #1
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5fc:	b29b      	uxth	r3, r3
 800b5fe:	3b01      	subs	r3, #1
 800b600:	b29a      	uxth	r2, r3
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b606:	e011      	b.n	800b62c <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b608:	f7fb fd7a 	bl	8007100 <HAL_GetTick>
 800b60c:	4602      	mov	r2, r0
 800b60e:	69bb      	ldr	r3, [r7, #24]
 800b610:	1ad3      	subs	r3, r2, r3
 800b612:	683a      	ldr	r2, [r7, #0]
 800b614:	429a      	cmp	r2, r3
 800b616:	d803      	bhi.n	800b620 <HAL_SPI_Transmit+0x258>
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b61e:	d102      	bne.n	800b626 <HAL_SPI_Transmit+0x25e>
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d102      	bne.n	800b62c <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 800b626:	2303      	movs	r3, #3
 800b628:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b62a:	e026      	b.n	800b67a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b630:	b29b      	uxth	r3, r3
 800b632:	2b00      	cmp	r3, #0
 800b634:	d1b5      	bne.n	800b5a2 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b636:	69ba      	ldr	r2, [r7, #24]
 800b638:	6839      	ldr	r1, [r7, #0]
 800b63a:	68f8      	ldr	r0, [r7, #12]
 800b63c:	f000 fc94 	bl	800bf68 <SPI_EndRxTxTransaction>
 800b640:	4603      	mov	r3, r0
 800b642:	2b00      	cmp	r3, #0
 800b644:	d002      	beq.n	800b64c <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	2220      	movs	r2, #32
 800b64a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	689b      	ldr	r3, [r3, #8]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d10a      	bne.n	800b66a <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b654:	2300      	movs	r3, #0
 800b656:	613b      	str	r3, [r7, #16]
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	68db      	ldr	r3, [r3, #12]
 800b65e:	613b      	str	r3, [r7, #16]
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	689b      	ldr	r3, [r3, #8]
 800b666:	613b      	str	r3, [r7, #16]
 800b668:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d002      	beq.n	800b678 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 800b672:	2301      	movs	r3, #1
 800b674:	77fb      	strb	r3, [r7, #31]
 800b676:	e000      	b.n	800b67a <HAL_SPI_Transmit+0x2b2>
  }

error:
 800b678:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	2201      	movs	r2, #1
 800b67e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	2200      	movs	r2, #0
 800b686:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b68a:	7ffb      	ldrb	r3, [r7, #31]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3720      	adds	r7, #32
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}

0800b694 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b088      	sub	sp, #32
 800b698:	af02      	add	r7, sp, #8
 800b69a:	60f8      	str	r0, [r7, #12]
 800b69c:	60b9      	str	r1, [r7, #8]
 800b69e:	603b      	str	r3, [r7, #0]
 800b6a0:	4613      	mov	r3, r2
 800b6a2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	685b      	ldr	r3, [r3, #4]
 800b6ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b6b0:	d112      	bne.n	800b6d8 <HAL_SPI_Receive+0x44>
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	689b      	ldr	r3, [r3, #8]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d10e      	bne.n	800b6d8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	2204      	movs	r2, #4
 800b6be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b6c2:	88fa      	ldrh	r2, [r7, #6]
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	9300      	str	r3, [sp, #0]
 800b6c8:	4613      	mov	r3, r2
 800b6ca:	68ba      	ldr	r2, [r7, #8]
 800b6cc:	68b9      	ldr	r1, [r7, #8]
 800b6ce:	68f8      	ldr	r0, [r7, #12]
 800b6d0:	f000 f908 	bl	800b8e4 <HAL_SPI_TransmitReceive>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	e101      	b.n	800b8dc <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b6de:	2b01      	cmp	r3, #1
 800b6e0:	d101      	bne.n	800b6e6 <HAL_SPI_Receive+0x52>
 800b6e2:	2302      	movs	r3, #2
 800b6e4:	e0fa      	b.n	800b8dc <HAL_SPI_Receive+0x248>
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	2201      	movs	r2, #1
 800b6ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b6ee:	f7fb fd07 	bl	8007100 <HAL_GetTick>
 800b6f2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b6fa:	b2db      	uxtb	r3, r3
 800b6fc:	2b01      	cmp	r3, #1
 800b6fe:	d002      	beq.n	800b706 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b700:	2302      	movs	r3, #2
 800b702:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b704:	e0e1      	b.n	800b8ca <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d002      	beq.n	800b712 <HAL_SPI_Receive+0x7e>
 800b70c:	88fb      	ldrh	r3, [r7, #6]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d102      	bne.n	800b718 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b712:	2301      	movs	r3, #1
 800b714:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b716:	e0d8      	b.n	800b8ca <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	2204      	movs	r2, #4
 800b71c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	2200      	movs	r2, #0
 800b724:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	68ba      	ldr	r2, [r7, #8]
 800b72a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	88fa      	ldrh	r2, [r7, #6]
 800b730:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	88fa      	ldrh	r2, [r7, #6]
 800b738:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	2200      	movs	r2, #0
 800b740:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	2200      	movs	r2, #0
 800b746:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2200      	movs	r2, #0
 800b74c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	2200      	movs	r2, #0
 800b752:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	2200      	movs	r2, #0
 800b758:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	68db      	ldr	r3, [r3, #12]
 800b75e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b762:	d908      	bls.n	800b776 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	685a      	ldr	r2, [r3, #4]
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b772:	605a      	str	r2, [r3, #4]
 800b774:	e007      	b.n	800b786 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	685a      	ldr	r2, [r3, #4]
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b784:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	689b      	ldr	r3, [r3, #8]
 800b78a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b78e:	d107      	bne.n	800b7a0 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	681a      	ldr	r2, [r3, #0]
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b79e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7aa:	2b40      	cmp	r3, #64	; 0x40
 800b7ac:	d007      	beq.n	800b7be <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	681a      	ldr	r2, [r3, #0]
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b7bc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	68db      	ldr	r3, [r3, #12]
 800b7c2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b7c6:	d867      	bhi.n	800b898 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b7c8:	e030      	b.n	800b82c <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	689b      	ldr	r3, [r3, #8]
 800b7d0:	f003 0301 	and.w	r3, r3, #1
 800b7d4:	2b01      	cmp	r3, #1
 800b7d6:	d117      	bne.n	800b808 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	f103 020c 	add.w	r2, r3, #12
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7e4:	7812      	ldrb	r2, [r2, #0]
 800b7e6:	b2d2      	uxtb	r2, r2
 800b7e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7ee:	1c5a      	adds	r2, r3, #1
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b7fa:	b29b      	uxth	r3, r3
 800b7fc:	3b01      	subs	r3, #1
 800b7fe:	b29a      	uxth	r2, r3
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800b806:	e011      	b.n	800b82c <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b808:	f7fb fc7a 	bl	8007100 <HAL_GetTick>
 800b80c:	4602      	mov	r2, r0
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	1ad3      	subs	r3, r2, r3
 800b812:	683a      	ldr	r2, [r7, #0]
 800b814:	429a      	cmp	r2, r3
 800b816:	d803      	bhi.n	800b820 <HAL_SPI_Receive+0x18c>
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b81e:	d102      	bne.n	800b826 <HAL_SPI_Receive+0x192>
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d102      	bne.n	800b82c <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 800b826:	2303      	movs	r3, #3
 800b828:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b82a:	e04e      	b.n	800b8ca <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b832:	b29b      	uxth	r3, r3
 800b834:	2b00      	cmp	r3, #0
 800b836:	d1c8      	bne.n	800b7ca <HAL_SPI_Receive+0x136>
 800b838:	e034      	b.n	800b8a4 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	689b      	ldr	r3, [r3, #8]
 800b840:	f003 0301 	and.w	r3, r3, #1
 800b844:	2b01      	cmp	r3, #1
 800b846:	d115      	bne.n	800b874 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	68da      	ldr	r2, [r3, #12]
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b852:	b292      	uxth	r2, r2
 800b854:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b85a:	1c9a      	adds	r2, r3, #2
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b866:	b29b      	uxth	r3, r3
 800b868:	3b01      	subs	r3, #1
 800b86a:	b29a      	uxth	r2, r3
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800b872:	e011      	b.n	800b898 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b874:	f7fb fc44 	bl	8007100 <HAL_GetTick>
 800b878:	4602      	mov	r2, r0
 800b87a:	693b      	ldr	r3, [r7, #16]
 800b87c:	1ad3      	subs	r3, r2, r3
 800b87e:	683a      	ldr	r2, [r7, #0]
 800b880:	429a      	cmp	r2, r3
 800b882:	d803      	bhi.n	800b88c <HAL_SPI_Receive+0x1f8>
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b88a:	d102      	bne.n	800b892 <HAL_SPI_Receive+0x1fe>
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d102      	bne.n	800b898 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 800b892:	2303      	movs	r3, #3
 800b894:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b896:	e018      	b.n	800b8ca <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b89e:	b29b      	uxth	r3, r3
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d1ca      	bne.n	800b83a <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b8a4:	693a      	ldr	r2, [r7, #16]
 800b8a6:	6839      	ldr	r1, [r7, #0]
 800b8a8:	68f8      	ldr	r0, [r7, #12]
 800b8aa:	f000 fb05 	bl	800beb8 <SPI_EndRxTransaction>
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d002      	beq.n	800b8ba <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	2220      	movs	r2, #32
 800b8b8:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d002      	beq.n	800b8c8 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	75fb      	strb	r3, [r7, #23]
 800b8c6:	e000      	b.n	800b8ca <HAL_SPI_Receive+0x236>
  }

error :
 800b8c8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b8da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3718      	adds	r7, #24
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	bd80      	pop	{r7, pc}

0800b8e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b08a      	sub	sp, #40	; 0x28
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	60f8      	str	r0, [r7, #12]
 800b8ec:	60b9      	str	r1, [r7, #8]
 800b8ee:	607a      	str	r2, [r7, #4]
 800b8f0:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b902:	2b01      	cmp	r3, #1
 800b904:	d101      	bne.n	800b90a <HAL_SPI_TransmitReceive+0x26>
 800b906:	2302      	movs	r3, #2
 800b908:	e1fb      	b.n	800bd02 <HAL_SPI_TransmitReceive+0x41e>
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	2201      	movs	r2, #1
 800b90e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b912:	f7fb fbf5 	bl	8007100 <HAL_GetTick>
 800b916:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b91e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800b926:	887b      	ldrh	r3, [r7, #2]
 800b928:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800b92a:	887b      	ldrh	r3, [r7, #2]
 800b92c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b92e:	7efb      	ldrb	r3, [r7, #27]
 800b930:	2b01      	cmp	r3, #1
 800b932:	d00e      	beq.n	800b952 <HAL_SPI_TransmitReceive+0x6e>
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b93a:	d106      	bne.n	800b94a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	689b      	ldr	r3, [r3, #8]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d102      	bne.n	800b94a <HAL_SPI_TransmitReceive+0x66>
 800b944:	7efb      	ldrb	r3, [r7, #27]
 800b946:	2b04      	cmp	r3, #4
 800b948:	d003      	beq.n	800b952 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800b94a:	2302      	movs	r3, #2
 800b94c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b950:	e1cd      	b.n	800bcee <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d005      	beq.n	800b964 <HAL_SPI_TransmitReceive+0x80>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d002      	beq.n	800b964 <HAL_SPI_TransmitReceive+0x80>
 800b95e:	887b      	ldrh	r3, [r7, #2]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d103      	bne.n	800b96c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800b964:	2301      	movs	r3, #1
 800b966:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b96a:	e1c0      	b.n	800bcee <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b972:	b2db      	uxtb	r3, r3
 800b974:	2b04      	cmp	r3, #4
 800b976:	d003      	beq.n	800b980 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	2205      	movs	r2, #5
 800b97c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	2200      	movs	r2, #0
 800b984:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	687a      	ldr	r2, [r7, #4]
 800b98a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	887a      	ldrh	r2, [r7, #2]
 800b990:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	887a      	ldrh	r2, [r7, #2]
 800b998:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	68ba      	ldr	r2, [r7, #8]
 800b9a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	887a      	ldrh	r2, [r7, #2]
 800b9a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	887a      	ldrh	r2, [r7, #2]
 800b9ac:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	68db      	ldr	r3, [r3, #12]
 800b9be:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b9c2:	d802      	bhi.n	800b9ca <HAL_SPI_TransmitReceive+0xe6>
 800b9c4:	8a3b      	ldrh	r3, [r7, #16]
 800b9c6:	2b01      	cmp	r3, #1
 800b9c8:	d908      	bls.n	800b9dc <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	685a      	ldr	r2, [r3, #4]
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b9d8:	605a      	str	r2, [r3, #4]
 800b9da:	e007      	b.n	800b9ec <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	685a      	ldr	r2, [r3, #4]
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b9ea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9f6:	2b40      	cmp	r3, #64	; 0x40
 800b9f8:	d007      	beq.n	800ba0a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	681a      	ldr	r2, [r3, #0]
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ba08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	68db      	ldr	r3, [r3, #12]
 800ba0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ba12:	d97c      	bls.n	800bb0e <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	685b      	ldr	r3, [r3, #4]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d002      	beq.n	800ba22 <HAL_SPI_TransmitReceive+0x13e>
 800ba1c:	8a7b      	ldrh	r3, [r7, #18]
 800ba1e:	2b01      	cmp	r3, #1
 800ba20:	d169      	bne.n	800baf6 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba26:	881a      	ldrh	r2, [r3, #0]
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba32:	1c9a      	adds	r2, r3, #2
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba3c:	b29b      	uxth	r3, r3
 800ba3e:	3b01      	subs	r3, #1
 800ba40:	b29a      	uxth	r2, r3
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ba46:	e056      	b.n	800baf6 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	689b      	ldr	r3, [r3, #8]
 800ba4e:	f003 0302 	and.w	r3, r3, #2
 800ba52:	2b02      	cmp	r3, #2
 800ba54:	d11b      	bne.n	800ba8e <HAL_SPI_TransmitReceive+0x1aa>
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba5a:	b29b      	uxth	r3, r3
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d016      	beq.n	800ba8e <HAL_SPI_TransmitReceive+0x1aa>
 800ba60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba62:	2b01      	cmp	r3, #1
 800ba64:	d113      	bne.n	800ba8e <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba6a:	881a      	ldrh	r2, [r3, #0]
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba76:	1c9a      	adds	r2, r3, #2
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba80:	b29b      	uxth	r3, r3
 800ba82:	3b01      	subs	r3, #1
 800ba84:	b29a      	uxth	r2, r3
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	689b      	ldr	r3, [r3, #8]
 800ba94:	f003 0301 	and.w	r3, r3, #1
 800ba98:	2b01      	cmp	r3, #1
 800ba9a:	d11c      	bne.n	800bad6 <HAL_SPI_TransmitReceive+0x1f2>
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800baa2:	b29b      	uxth	r3, r3
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d016      	beq.n	800bad6 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	68da      	ldr	r2, [r3, #12]
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bab2:	b292      	uxth	r2, r2
 800bab4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baba:	1c9a      	adds	r2, r3, #2
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bac6:	b29b      	uxth	r3, r3
 800bac8:	3b01      	subs	r3, #1
 800baca:	b29a      	uxth	r2, r3
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bad2:	2301      	movs	r3, #1
 800bad4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bad6:	f7fb fb13 	bl	8007100 <HAL_GetTick>
 800bada:	4602      	mov	r2, r0
 800badc:	69fb      	ldr	r3, [r7, #28]
 800bade:	1ad3      	subs	r3, r2, r3
 800bae0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d807      	bhi.n	800baf6 <HAL_SPI_TransmitReceive+0x212>
 800bae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baec:	d003      	beq.n	800baf6 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800baee:	2303      	movs	r3, #3
 800baf0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800baf4:	e0fb      	b.n	800bcee <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bafa:	b29b      	uxth	r3, r3
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d1a3      	bne.n	800ba48 <HAL_SPI_TransmitReceive+0x164>
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bb06:	b29b      	uxth	r3, r3
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d19d      	bne.n	800ba48 <HAL_SPI_TransmitReceive+0x164>
 800bb0c:	e0df      	b.n	800bcce <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	685b      	ldr	r3, [r3, #4]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d003      	beq.n	800bb1e <HAL_SPI_TransmitReceive+0x23a>
 800bb16:	8a7b      	ldrh	r3, [r7, #18]
 800bb18:	2b01      	cmp	r3, #1
 800bb1a:	f040 80cb 	bne.w	800bcb4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb22:	b29b      	uxth	r3, r3
 800bb24:	2b01      	cmp	r3, #1
 800bb26:	d912      	bls.n	800bb4e <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb2c:	881a      	ldrh	r2, [r3, #0]
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb38:	1c9a      	adds	r2, r3, #2
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb42:	b29b      	uxth	r3, r3
 800bb44:	3b02      	subs	r3, #2
 800bb46:	b29a      	uxth	r2, r3
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb4c:	e0b2      	b.n	800bcb4 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	330c      	adds	r3, #12
 800bb58:	7812      	ldrb	r2, [r2, #0]
 800bb5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb60:	1c5a      	adds	r2, r3, #1
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb6a:	b29b      	uxth	r3, r3
 800bb6c:	3b01      	subs	r3, #1
 800bb6e:	b29a      	uxth	r2, r3
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bb74:	e09e      	b.n	800bcb4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	689b      	ldr	r3, [r3, #8]
 800bb7c:	f003 0302 	and.w	r3, r3, #2
 800bb80:	2b02      	cmp	r3, #2
 800bb82:	d134      	bne.n	800bbee <HAL_SPI_TransmitReceive+0x30a>
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb88:	b29b      	uxth	r3, r3
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d02f      	beq.n	800bbee <HAL_SPI_TransmitReceive+0x30a>
 800bb8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d12c      	bne.n	800bbee <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb98:	b29b      	uxth	r3, r3
 800bb9a:	2b01      	cmp	r3, #1
 800bb9c:	d912      	bls.n	800bbc4 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bba2:	881a      	ldrh	r2, [r3, #0]
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbae:	1c9a      	adds	r2, r3, #2
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbb8:	b29b      	uxth	r3, r3
 800bbba:	3b02      	subs	r3, #2
 800bbbc:	b29a      	uxth	r2, r3
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bbc2:	e012      	b.n	800bbea <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	330c      	adds	r3, #12
 800bbce:	7812      	ldrb	r2, [r2, #0]
 800bbd0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbd6:	1c5a      	adds	r2, r3, #1
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbe0:	b29b      	uxth	r3, r3
 800bbe2:	3b01      	subs	r3, #1
 800bbe4:	b29a      	uxth	r2, r3
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bbea:	2300      	movs	r3, #0
 800bbec:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	689b      	ldr	r3, [r3, #8]
 800bbf4:	f003 0301 	and.w	r3, r3, #1
 800bbf8:	2b01      	cmp	r3, #1
 800bbfa:	d148      	bne.n	800bc8e <HAL_SPI_TransmitReceive+0x3aa>
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bc02:	b29b      	uxth	r3, r3
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d042      	beq.n	800bc8e <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bc0e:	b29b      	uxth	r3, r3
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	d923      	bls.n	800bc5c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	68da      	ldr	r2, [r3, #12]
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc1e:	b292      	uxth	r2, r2
 800bc20:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc26:	1c9a      	adds	r2, r3, #2
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bc32:	b29b      	uxth	r3, r3
 800bc34:	3b02      	subs	r3, #2
 800bc36:	b29a      	uxth	r2, r3
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bc44:	b29b      	uxth	r3, r3
 800bc46:	2b01      	cmp	r3, #1
 800bc48:	d81f      	bhi.n	800bc8a <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	685a      	ldr	r2, [r3, #4]
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bc58:	605a      	str	r2, [r3, #4]
 800bc5a:	e016      	b.n	800bc8a <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	f103 020c 	add.w	r2, r3, #12
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc68:	7812      	ldrb	r2, [r2, #0]
 800bc6a:	b2d2      	uxtb	r2, r2
 800bc6c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc72:	1c5a      	adds	r2, r3, #1
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bc7e:	b29b      	uxth	r3, r3
 800bc80:	3b01      	subs	r3, #1
 800bc82:	b29a      	uxth	r2, r3
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800bc8e:	f7fb fa37 	bl	8007100 <HAL_GetTick>
 800bc92:	4602      	mov	r2, r0
 800bc94:	69fb      	ldr	r3, [r7, #28]
 800bc96:	1ad3      	subs	r3, r2, r3
 800bc98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bc9a:	429a      	cmp	r2, r3
 800bc9c:	d803      	bhi.n	800bca6 <HAL_SPI_TransmitReceive+0x3c2>
 800bc9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bca4:	d102      	bne.n	800bcac <HAL_SPI_TransmitReceive+0x3c8>
 800bca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d103      	bne.n	800bcb4 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800bcac:	2303      	movs	r3, #3
 800bcae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800bcb2:	e01c      	b.n	800bcee <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bcb8:	b29b      	uxth	r3, r3
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	f47f af5b 	bne.w	800bb76 <HAL_SPI_TransmitReceive+0x292>
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bcc6:	b29b      	uxth	r3, r3
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	f47f af54 	bne.w	800bb76 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bcce:	69fa      	ldr	r2, [r7, #28]
 800bcd0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bcd2:	68f8      	ldr	r0, [r7, #12]
 800bcd4:	f000 f948 	bl	800bf68 <SPI_EndRxTxTransaction>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d006      	beq.n	800bcec <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800bcde:	2301      	movs	r3, #1
 800bce0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	2220      	movs	r2, #32
 800bce8:	661a      	str	r2, [r3, #96]	; 0x60
 800bcea:	e000      	b.n	800bcee <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800bcec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	2201      	movs	r2, #1
 800bcf2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bcfe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800bd02:	4618      	mov	r0, r3
 800bd04:	3728      	adds	r7, #40	; 0x28
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}

0800bd0a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bd0a:	b580      	push	{r7, lr}
 800bd0c:	b084      	sub	sp, #16
 800bd0e:	af00      	add	r7, sp, #0
 800bd10:	60f8      	str	r0, [r7, #12]
 800bd12:	60b9      	str	r1, [r7, #8]
 800bd14:	603b      	str	r3, [r7, #0]
 800bd16:	4613      	mov	r3, r2
 800bd18:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bd1a:	e04c      	b.n	800bdb6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd22:	d048      	beq.n	800bdb6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800bd24:	f7fb f9ec 	bl	8007100 <HAL_GetTick>
 800bd28:	4602      	mov	r2, r0
 800bd2a:	69bb      	ldr	r3, [r7, #24]
 800bd2c:	1ad3      	subs	r3, r2, r3
 800bd2e:	683a      	ldr	r2, [r7, #0]
 800bd30:	429a      	cmp	r2, r3
 800bd32:	d902      	bls.n	800bd3a <SPI_WaitFlagStateUntilTimeout+0x30>
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d13d      	bne.n	800bdb6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	685a      	ldr	r2, [r3, #4]
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bd48:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	685b      	ldr	r3, [r3, #4]
 800bd4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bd52:	d111      	bne.n	800bd78 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	689b      	ldr	r3, [r3, #8]
 800bd58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bd5c:	d004      	beq.n	800bd68 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	689b      	ldr	r3, [r3, #8]
 800bd62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd66:	d107      	bne.n	800bd78 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	681a      	ldr	r2, [r3, #0]
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd76:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bd80:	d10f      	bne.n	800bda2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	681a      	ldr	r2, [r3, #0]
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bd90:	601a      	str	r2, [r3, #0]
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	681a      	ldr	r2, [r3, #0]
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bda0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	2201      	movs	r2, #1
 800bda6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	2200      	movs	r2, #0
 800bdae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800bdb2:	2303      	movs	r3, #3
 800bdb4:	e00f      	b.n	800bdd6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	689a      	ldr	r2, [r3, #8]
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	4013      	ands	r3, r2
 800bdc0:	68ba      	ldr	r2, [r7, #8]
 800bdc2:	429a      	cmp	r2, r3
 800bdc4:	bf0c      	ite	eq
 800bdc6:	2301      	moveq	r3, #1
 800bdc8:	2300      	movne	r3, #0
 800bdca:	b2db      	uxtb	r3, r3
 800bdcc:	461a      	mov	r2, r3
 800bdce:	79fb      	ldrb	r3, [r7, #7]
 800bdd0:	429a      	cmp	r2, r3
 800bdd2:	d1a3      	bne.n	800bd1c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800bdd4:	2300      	movs	r3, #0
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3710      	adds	r7, #16
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}

0800bdde <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bdde:	b580      	push	{r7, lr}
 800bde0:	b084      	sub	sp, #16
 800bde2:	af00      	add	r7, sp, #0
 800bde4:	60f8      	str	r0, [r7, #12]
 800bde6:	60b9      	str	r1, [r7, #8]
 800bde8:	607a      	str	r2, [r7, #4]
 800bdea:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800bdec:	e057      	b.n	800be9e <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800bdf4:	d106      	bne.n	800be04 <SPI_WaitFifoStateUntilTimeout+0x26>
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d103      	bne.n	800be04 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	330c      	adds	r3, #12
 800be02:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be0a:	d048      	beq.n	800be9e <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800be0c:	f7fb f978 	bl	8007100 <HAL_GetTick>
 800be10:	4602      	mov	r2, r0
 800be12:	69bb      	ldr	r3, [r7, #24]
 800be14:	1ad3      	subs	r3, r2, r3
 800be16:	683a      	ldr	r2, [r7, #0]
 800be18:	429a      	cmp	r2, r3
 800be1a:	d902      	bls.n	800be22 <SPI_WaitFifoStateUntilTimeout+0x44>
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d13d      	bne.n	800be9e <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	685a      	ldr	r2, [r3, #4]
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800be30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	685b      	ldr	r3, [r3, #4]
 800be36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be3a:	d111      	bne.n	800be60 <SPI_WaitFifoStateUntilTimeout+0x82>
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	689b      	ldr	r3, [r3, #8]
 800be40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be44:	d004      	beq.n	800be50 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	689b      	ldr	r3, [r3, #8]
 800be4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be4e:	d107      	bne.n	800be60 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	681a      	ldr	r2, [r3, #0]
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800be68:	d10f      	bne.n	800be8a <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	681a      	ldr	r2, [r3, #0]
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800be78:	601a      	str	r2, [r3, #0]
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	681a      	ldr	r2, [r3, #0]
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800be88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	2201      	movs	r2, #1
 800be8e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	2200      	movs	r2, #0
 800be96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800be9a:	2303      	movs	r3, #3
 800be9c:	e008      	b.n	800beb0 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	689a      	ldr	r2, [r3, #8]
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	4013      	ands	r3, r2
 800bea8:	687a      	ldr	r2, [r7, #4]
 800beaa:	429a      	cmp	r2, r3
 800beac:	d19f      	bne.n	800bdee <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800beae:	2300      	movs	r3, #0
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3710      	adds	r7, #16
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}

0800beb8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b086      	sub	sp, #24
 800bebc:	af02      	add	r7, sp, #8
 800bebe:	60f8      	str	r0, [r7, #12]
 800bec0:	60b9      	str	r1, [r7, #8]
 800bec2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800becc:	d111      	bne.n	800bef2 <SPI_EndRxTransaction+0x3a>
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	689b      	ldr	r3, [r3, #8]
 800bed2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bed6:	d004      	beq.n	800bee2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	689b      	ldr	r3, [r3, #8]
 800bedc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bee0:	d107      	bne.n	800bef2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	681a      	ldr	r2, [r3, #0]
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bef0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	9300      	str	r3, [sp, #0]
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	2200      	movs	r2, #0
 800befa:	2180      	movs	r1, #128	; 0x80
 800befc:	68f8      	ldr	r0, [r7, #12]
 800befe:	f7ff ff04 	bl	800bd0a <SPI_WaitFlagStateUntilTimeout>
 800bf02:	4603      	mov	r3, r0
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d007      	beq.n	800bf18 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf0c:	f043 0220 	orr.w	r2, r3, #32
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bf14:	2303      	movs	r3, #3
 800bf16:	e023      	b.n	800bf60 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	685b      	ldr	r3, [r3, #4]
 800bf1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf20:	d11d      	bne.n	800bf5e <SPI_EndRxTransaction+0xa6>
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	689b      	ldr	r3, [r3, #8]
 800bf26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bf2a:	d004      	beq.n	800bf36 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	689b      	ldr	r3, [r3, #8]
 800bf30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf34:	d113      	bne.n	800bf5e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	9300      	str	r3, [sp, #0]
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800bf42:	68f8      	ldr	r0, [r7, #12]
 800bf44:	f7ff ff4b 	bl	800bdde <SPI_WaitFifoStateUntilTimeout>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d007      	beq.n	800bf5e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf52:	f043 0220 	orr.w	r2, r3, #32
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800bf5a:	2303      	movs	r3, #3
 800bf5c:	e000      	b.n	800bf60 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800bf5e:	2300      	movs	r3, #0
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	3710      	adds	r7, #16
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bd80      	pop	{r7, pc}

0800bf68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b086      	sub	sp, #24
 800bf6c:	af02      	add	r7, sp, #8
 800bf6e:	60f8      	str	r0, [r7, #12]
 800bf70:	60b9      	str	r1, [r7, #8]
 800bf72:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	9300      	str	r3, [sp, #0]
 800bf78:	68bb      	ldr	r3, [r7, #8]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800bf80:	68f8      	ldr	r0, [r7, #12]
 800bf82:	f7ff ff2c 	bl	800bdde <SPI_WaitFifoStateUntilTimeout>
 800bf86:	4603      	mov	r3, r0
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d007      	beq.n	800bf9c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf90:	f043 0220 	orr.w	r2, r3, #32
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bf98:	2303      	movs	r3, #3
 800bf9a:	e027      	b.n	800bfec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	9300      	str	r3, [sp, #0]
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	2180      	movs	r1, #128	; 0x80
 800bfa6:	68f8      	ldr	r0, [r7, #12]
 800bfa8:	f7ff feaf 	bl	800bd0a <SPI_WaitFlagStateUntilTimeout>
 800bfac:	4603      	mov	r3, r0
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d007      	beq.n	800bfc2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bfb6:	f043 0220 	orr.w	r2, r3, #32
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bfbe:	2303      	movs	r3, #3
 800bfc0:	e014      	b.n	800bfec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	9300      	str	r3, [sp, #0]
 800bfc6:	68bb      	ldr	r3, [r7, #8]
 800bfc8:	2200      	movs	r2, #0
 800bfca:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800bfce:	68f8      	ldr	r0, [r7, #12]
 800bfd0:	f7ff ff05 	bl	800bdde <SPI_WaitFifoStateUntilTimeout>
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d007      	beq.n	800bfea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bfde:	f043 0220 	orr.w	r2, r3, #32
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bfe6:	2303      	movs	r3, #3
 800bfe8:	e000      	b.n	800bfec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800bfea:	2300      	movs	r3, #0
}
 800bfec:	4618      	mov	r0, r3
 800bfee:	3710      	adds	r7, #16
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b082      	sub	sp, #8
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d101      	bne.n	800c006 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c002:	2301      	movs	r3, #1
 800c004:	e01d      	b.n	800c042 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c00c:	b2db      	uxtb	r3, r3
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d106      	bne.n	800c020 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	2200      	movs	r2, #0
 800c016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f7f9 fa80 	bl	8005520 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2202      	movs	r2, #2
 800c024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681a      	ldr	r2, [r3, #0]
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	3304      	adds	r3, #4
 800c030:	4619      	mov	r1, r3
 800c032:	4610      	mov	r0, r2
 800c034:	f000 f97c 	bl	800c330 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2201      	movs	r2, #1
 800c03c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c040:	2300      	movs	r3, #0
}
 800c042:	4618      	mov	r0, r3
 800c044:	3708      	adds	r7, #8
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}
	...

0800c04c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c04c:	b480      	push	{r7}
 800c04e:	b085      	sub	sp, #20
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	68da      	ldr	r2, [r3, #12]
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	f042 0201 	orr.w	r2, r2, #1
 800c062:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	689a      	ldr	r2, [r3, #8]
 800c06a:	4b0c      	ldr	r3, [pc, #48]	; (800c09c <HAL_TIM_Base_Start_IT+0x50>)
 800c06c:	4013      	ands	r3, r2
 800c06e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	2b06      	cmp	r3, #6
 800c074:	d00b      	beq.n	800c08e <HAL_TIM_Base_Start_IT+0x42>
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c07c:	d007      	beq.n	800c08e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	681a      	ldr	r2, [r3, #0]
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f042 0201 	orr.w	r2, r2, #1
 800c08c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c08e:	2300      	movs	r3, #0
}
 800c090:	4618      	mov	r0, r3
 800c092:	3714      	adds	r7, #20
 800c094:	46bd      	mov	sp, r7
 800c096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09a:	4770      	bx	lr
 800c09c:	00010007 	.word	0x00010007

0800c0a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b082      	sub	sp, #8
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	691b      	ldr	r3, [r3, #16]
 800c0ae:	f003 0302 	and.w	r3, r3, #2
 800c0b2:	2b02      	cmp	r3, #2
 800c0b4:	d122      	bne.n	800c0fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	68db      	ldr	r3, [r3, #12]
 800c0bc:	f003 0302 	and.w	r3, r3, #2
 800c0c0:	2b02      	cmp	r3, #2
 800c0c2:	d11b      	bne.n	800c0fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	f06f 0202 	mvn.w	r2, #2
 800c0cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2201      	movs	r2, #1
 800c0d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	699b      	ldr	r3, [r3, #24]
 800c0da:	f003 0303 	and.w	r3, r3, #3
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d003      	beq.n	800c0ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c0e2:	6878      	ldr	r0, [r7, #4]
 800c0e4:	f000 f905 	bl	800c2f2 <HAL_TIM_IC_CaptureCallback>
 800c0e8:	e005      	b.n	800c0f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f000 f8f7 	bl	800c2de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	f000 f908 	bl	800c306 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	691b      	ldr	r3, [r3, #16]
 800c102:	f003 0304 	and.w	r3, r3, #4
 800c106:	2b04      	cmp	r3, #4
 800c108:	d122      	bne.n	800c150 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	68db      	ldr	r3, [r3, #12]
 800c110:	f003 0304 	and.w	r3, r3, #4
 800c114:	2b04      	cmp	r3, #4
 800c116:	d11b      	bne.n	800c150 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	f06f 0204 	mvn.w	r2, #4
 800c120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2202      	movs	r2, #2
 800c126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	699b      	ldr	r3, [r3, #24]
 800c12e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c132:	2b00      	cmp	r3, #0
 800c134:	d003      	beq.n	800c13e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c136:	6878      	ldr	r0, [r7, #4]
 800c138:	f000 f8db 	bl	800c2f2 <HAL_TIM_IC_CaptureCallback>
 800c13c:	e005      	b.n	800c14a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f000 f8cd 	bl	800c2de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f000 f8de 	bl	800c306 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2200      	movs	r2, #0
 800c14e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	691b      	ldr	r3, [r3, #16]
 800c156:	f003 0308 	and.w	r3, r3, #8
 800c15a:	2b08      	cmp	r3, #8
 800c15c:	d122      	bne.n	800c1a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	68db      	ldr	r3, [r3, #12]
 800c164:	f003 0308 	and.w	r3, r3, #8
 800c168:	2b08      	cmp	r3, #8
 800c16a:	d11b      	bne.n	800c1a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	f06f 0208 	mvn.w	r2, #8
 800c174:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	2204      	movs	r2, #4
 800c17a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	69db      	ldr	r3, [r3, #28]
 800c182:	f003 0303 	and.w	r3, r3, #3
 800c186:	2b00      	cmp	r3, #0
 800c188:	d003      	beq.n	800c192 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	f000 f8b1 	bl	800c2f2 <HAL_TIM_IC_CaptureCallback>
 800c190:	e005      	b.n	800c19e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c192:	6878      	ldr	r0, [r7, #4]
 800c194:	f000 f8a3 	bl	800c2de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c198:	6878      	ldr	r0, [r7, #4]
 800c19a:	f000 f8b4 	bl	800c306 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	691b      	ldr	r3, [r3, #16]
 800c1aa:	f003 0310 	and.w	r3, r3, #16
 800c1ae:	2b10      	cmp	r3, #16
 800c1b0:	d122      	bne.n	800c1f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	68db      	ldr	r3, [r3, #12]
 800c1b8:	f003 0310 	and.w	r3, r3, #16
 800c1bc:	2b10      	cmp	r3, #16
 800c1be:	d11b      	bne.n	800c1f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f06f 0210 	mvn.w	r2, #16
 800c1c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2208      	movs	r2, #8
 800c1ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	69db      	ldr	r3, [r3, #28]
 800c1d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d003      	beq.n	800c1e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	f000 f887 	bl	800c2f2 <HAL_TIM_IC_CaptureCallback>
 800c1e4:	e005      	b.n	800c1f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1e6:	6878      	ldr	r0, [r7, #4]
 800c1e8:	f000 f879 	bl	800c2de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f000 f88a 	bl	800c306 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	691b      	ldr	r3, [r3, #16]
 800c1fe:	f003 0301 	and.w	r3, r3, #1
 800c202:	2b01      	cmp	r3, #1
 800c204:	d10e      	bne.n	800c224 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	68db      	ldr	r3, [r3, #12]
 800c20c:	f003 0301 	and.w	r3, r3, #1
 800c210:	2b01      	cmp	r3, #1
 800c212:	d107      	bne.n	800c224 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	f06f 0201 	mvn.w	r2, #1
 800c21c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f7f7 fd44 	bl	8003cac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	691b      	ldr	r3, [r3, #16]
 800c22a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c22e:	2b80      	cmp	r3, #128	; 0x80
 800c230:	d10e      	bne.n	800c250 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	68db      	ldr	r3, [r3, #12]
 800c238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c23c:	2b80      	cmp	r3, #128	; 0x80
 800c23e:	d107      	bne.n	800c250 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c24a:	6878      	ldr	r0, [r7, #4]
 800c24c:	f000 f914 	bl	800c478 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	691b      	ldr	r3, [r3, #16]
 800c256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c25a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c25e:	d10e      	bne.n	800c27e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	68db      	ldr	r3, [r3, #12]
 800c266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c26a:	2b80      	cmp	r3, #128	; 0x80
 800c26c:	d107      	bne.n	800c27e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c276:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	f000 f907 	bl	800c48c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	691b      	ldr	r3, [r3, #16]
 800c284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c288:	2b40      	cmp	r3, #64	; 0x40
 800c28a:	d10e      	bne.n	800c2aa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	68db      	ldr	r3, [r3, #12]
 800c292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c296:	2b40      	cmp	r3, #64	; 0x40
 800c298:	d107      	bne.n	800c2aa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c2a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 f838 	bl	800c31a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	691b      	ldr	r3, [r3, #16]
 800c2b0:	f003 0320 	and.w	r3, r3, #32
 800c2b4:	2b20      	cmp	r3, #32
 800c2b6:	d10e      	bne.n	800c2d6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	68db      	ldr	r3, [r3, #12]
 800c2be:	f003 0320 	and.w	r3, r3, #32
 800c2c2:	2b20      	cmp	r3, #32
 800c2c4:	d107      	bne.n	800c2d6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f06f 0220 	mvn.w	r2, #32
 800c2ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f000 f8c7 	bl	800c464 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c2d6:	bf00      	nop
 800c2d8:	3708      	adds	r7, #8
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	bd80      	pop	{r7, pc}

0800c2de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c2de:	b480      	push	{r7}
 800c2e0:	b083      	sub	sp, #12
 800c2e2:	af00      	add	r7, sp, #0
 800c2e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c2e6:	bf00      	nop
 800c2e8:	370c      	adds	r7, #12
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f0:	4770      	bx	lr

0800c2f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c2f2:	b480      	push	{r7}
 800c2f4:	b083      	sub	sp, #12
 800c2f6:	af00      	add	r7, sp, #0
 800c2f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c2fa:	bf00      	nop
 800c2fc:	370c      	adds	r7, #12
 800c2fe:	46bd      	mov	sp, r7
 800c300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c304:	4770      	bx	lr

0800c306 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c306:	b480      	push	{r7}
 800c308:	b083      	sub	sp, #12
 800c30a:	af00      	add	r7, sp, #0
 800c30c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c30e:	bf00      	nop
 800c310:	370c      	adds	r7, #12
 800c312:	46bd      	mov	sp, r7
 800c314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c318:	4770      	bx	lr

0800c31a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c31a:	b480      	push	{r7}
 800c31c:	b083      	sub	sp, #12
 800c31e:	af00      	add	r7, sp, #0
 800c320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c322:	bf00      	nop
 800c324:	370c      	adds	r7, #12
 800c326:	46bd      	mov	sp, r7
 800c328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32c:	4770      	bx	lr
	...

0800c330 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c330:	b480      	push	{r7}
 800c332:	b085      	sub	sp, #20
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
 800c338:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	4a40      	ldr	r2, [pc, #256]	; (800c444 <TIM_Base_SetConfig+0x114>)
 800c344:	4293      	cmp	r3, r2
 800c346:	d013      	beq.n	800c370 <TIM_Base_SetConfig+0x40>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c34e:	d00f      	beq.n	800c370 <TIM_Base_SetConfig+0x40>
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	4a3d      	ldr	r2, [pc, #244]	; (800c448 <TIM_Base_SetConfig+0x118>)
 800c354:	4293      	cmp	r3, r2
 800c356:	d00b      	beq.n	800c370 <TIM_Base_SetConfig+0x40>
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	4a3c      	ldr	r2, [pc, #240]	; (800c44c <TIM_Base_SetConfig+0x11c>)
 800c35c:	4293      	cmp	r3, r2
 800c35e:	d007      	beq.n	800c370 <TIM_Base_SetConfig+0x40>
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	4a3b      	ldr	r2, [pc, #236]	; (800c450 <TIM_Base_SetConfig+0x120>)
 800c364:	4293      	cmp	r3, r2
 800c366:	d003      	beq.n	800c370 <TIM_Base_SetConfig+0x40>
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	4a3a      	ldr	r2, [pc, #232]	; (800c454 <TIM_Base_SetConfig+0x124>)
 800c36c:	4293      	cmp	r3, r2
 800c36e:	d108      	bne.n	800c382 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c376:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	685b      	ldr	r3, [r3, #4]
 800c37c:	68fa      	ldr	r2, [r7, #12]
 800c37e:	4313      	orrs	r3, r2
 800c380:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	4a2f      	ldr	r2, [pc, #188]	; (800c444 <TIM_Base_SetConfig+0x114>)
 800c386:	4293      	cmp	r3, r2
 800c388:	d01f      	beq.n	800c3ca <TIM_Base_SetConfig+0x9a>
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c390:	d01b      	beq.n	800c3ca <TIM_Base_SetConfig+0x9a>
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	4a2c      	ldr	r2, [pc, #176]	; (800c448 <TIM_Base_SetConfig+0x118>)
 800c396:	4293      	cmp	r3, r2
 800c398:	d017      	beq.n	800c3ca <TIM_Base_SetConfig+0x9a>
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	4a2b      	ldr	r2, [pc, #172]	; (800c44c <TIM_Base_SetConfig+0x11c>)
 800c39e:	4293      	cmp	r3, r2
 800c3a0:	d013      	beq.n	800c3ca <TIM_Base_SetConfig+0x9a>
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	4a2a      	ldr	r2, [pc, #168]	; (800c450 <TIM_Base_SetConfig+0x120>)
 800c3a6:	4293      	cmp	r3, r2
 800c3a8:	d00f      	beq.n	800c3ca <TIM_Base_SetConfig+0x9a>
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	4a29      	ldr	r2, [pc, #164]	; (800c454 <TIM_Base_SetConfig+0x124>)
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	d00b      	beq.n	800c3ca <TIM_Base_SetConfig+0x9a>
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	4a28      	ldr	r2, [pc, #160]	; (800c458 <TIM_Base_SetConfig+0x128>)
 800c3b6:	4293      	cmp	r3, r2
 800c3b8:	d007      	beq.n	800c3ca <TIM_Base_SetConfig+0x9a>
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	4a27      	ldr	r2, [pc, #156]	; (800c45c <TIM_Base_SetConfig+0x12c>)
 800c3be:	4293      	cmp	r3, r2
 800c3c0:	d003      	beq.n	800c3ca <TIM_Base_SetConfig+0x9a>
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	4a26      	ldr	r2, [pc, #152]	; (800c460 <TIM_Base_SetConfig+0x130>)
 800c3c6:	4293      	cmp	r3, r2
 800c3c8:	d108      	bne.n	800c3dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c3d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	68db      	ldr	r3, [r3, #12]
 800c3d6:	68fa      	ldr	r2, [r7, #12]
 800c3d8:	4313      	orrs	r3, r2
 800c3da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	695b      	ldr	r3, [r3, #20]
 800c3e6:	4313      	orrs	r3, r2
 800c3e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	68fa      	ldr	r2, [r7, #12]
 800c3ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	689a      	ldr	r2, [r3, #8]
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	4a10      	ldr	r2, [pc, #64]	; (800c444 <TIM_Base_SetConfig+0x114>)
 800c404:	4293      	cmp	r3, r2
 800c406:	d00f      	beq.n	800c428 <TIM_Base_SetConfig+0xf8>
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	4a12      	ldr	r2, [pc, #72]	; (800c454 <TIM_Base_SetConfig+0x124>)
 800c40c:	4293      	cmp	r3, r2
 800c40e:	d00b      	beq.n	800c428 <TIM_Base_SetConfig+0xf8>
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	4a11      	ldr	r2, [pc, #68]	; (800c458 <TIM_Base_SetConfig+0x128>)
 800c414:	4293      	cmp	r3, r2
 800c416:	d007      	beq.n	800c428 <TIM_Base_SetConfig+0xf8>
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	4a10      	ldr	r2, [pc, #64]	; (800c45c <TIM_Base_SetConfig+0x12c>)
 800c41c:	4293      	cmp	r3, r2
 800c41e:	d003      	beq.n	800c428 <TIM_Base_SetConfig+0xf8>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	4a0f      	ldr	r2, [pc, #60]	; (800c460 <TIM_Base_SetConfig+0x130>)
 800c424:	4293      	cmp	r3, r2
 800c426:	d103      	bne.n	800c430 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	691a      	ldr	r2, [r3, #16]
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	2201      	movs	r2, #1
 800c434:	615a      	str	r2, [r3, #20]
}
 800c436:	bf00      	nop
 800c438:	3714      	adds	r7, #20
 800c43a:	46bd      	mov	sp, r7
 800c43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c440:	4770      	bx	lr
 800c442:	bf00      	nop
 800c444:	40012c00 	.word	0x40012c00
 800c448:	40000400 	.word	0x40000400
 800c44c:	40000800 	.word	0x40000800
 800c450:	40000c00 	.word	0x40000c00
 800c454:	40013400 	.word	0x40013400
 800c458:	40014000 	.word	0x40014000
 800c45c:	40014400 	.word	0x40014400
 800c460:	40014800 	.word	0x40014800

0800c464 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c464:	b480      	push	{r7}
 800c466:	b083      	sub	sp, #12
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c46c:	bf00      	nop
 800c46e:	370c      	adds	r7, #12
 800c470:	46bd      	mov	sp, r7
 800c472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c476:	4770      	bx	lr

0800c478 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c478:	b480      	push	{r7}
 800c47a:	b083      	sub	sp, #12
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c480:	bf00      	nop
 800c482:	370c      	adds	r7, #12
 800c484:	46bd      	mov	sp, r7
 800c486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48a:	4770      	bx	lr

0800c48c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b083      	sub	sp, #12
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c494:	bf00      	nop
 800c496:	370c      	adds	r7, #12
 800c498:	46bd      	mov	sp, r7
 800c49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49e:	4770      	bx	lr

0800c4a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b082      	sub	sp, #8
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d101      	bne.n	800c4b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c4ae:	2301      	movs	r3, #1
 800c4b0:	e040      	b.n	800c534 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d106      	bne.n	800c4c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2200      	movs	r2, #0
 800c4be:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f7f9 f852 	bl	800556c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2224      	movs	r2, #36	; 0x24
 800c4cc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	681a      	ldr	r2, [r3, #0]
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f022 0201 	bic.w	r2, r2, #1
 800c4dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f000 fc6c 	bl	800cdbc <UART_SetConfig>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d101      	bne.n	800c4ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	e022      	b.n	800c534 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d002      	beq.n	800c4fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	f000 ffa8 	bl	800d44c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	685a      	ldr	r2, [r3, #4]
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c50a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	689a      	ldr	r2, [r3, #8]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c51a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	681a      	ldr	r2, [r3, #0]
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	f042 0201 	orr.w	r2, r2, #1
 800c52a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f001 f82f 	bl	800d590 <UART_CheckIdleState>
 800c532:	4603      	mov	r3, r0
}
 800c534:	4618      	mov	r0, r3
 800c536:	3708      	adds	r7, #8
 800c538:	46bd      	mov	sp, r7
 800c53a:	bd80      	pop	{r7, pc}

0800c53c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b08a      	sub	sp, #40	; 0x28
 800c540:	af02      	add	r7, sp, #8
 800c542:	60f8      	str	r0, [r7, #12]
 800c544:	60b9      	str	r1, [r7, #8]
 800c546:	603b      	str	r3, [r7, #0]
 800c548:	4613      	mov	r3, r2
 800c54a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c550:	2b20      	cmp	r3, #32
 800c552:	f040 8081 	bne.w	800c658 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c556:	68bb      	ldr	r3, [r7, #8]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d002      	beq.n	800c562 <HAL_UART_Transmit+0x26>
 800c55c:	88fb      	ldrh	r3, [r7, #6]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d101      	bne.n	800c566 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800c562:	2301      	movs	r3, #1
 800c564:	e079      	b.n	800c65a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800c56c:	2b01      	cmp	r3, #1
 800c56e:	d101      	bne.n	800c574 <HAL_UART_Transmit+0x38>
 800c570:	2302      	movs	r3, #2
 800c572:	e072      	b.n	800c65a <HAL_UART_Transmit+0x11e>
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	2201      	movs	r2, #1
 800c578:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2200      	movs	r2, #0
 800c580:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	2221      	movs	r2, #33	; 0x21
 800c586:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800c588:	f7fa fdba 	bl	8007100 <HAL_GetTick>
 800c58c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	88fa      	ldrh	r2, [r7, #6]
 800c592:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	88fa      	ldrh	r2, [r7, #6]
 800c59a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	689b      	ldr	r3, [r3, #8]
 800c5a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c5a6:	d108      	bne.n	800c5ba <HAL_UART_Transmit+0x7e>
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	691b      	ldr	r3, [r3, #16]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d104      	bne.n	800c5ba <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	61bb      	str	r3, [r7, #24]
 800c5b8:	e003      	b.n	800c5c2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c5be:	2300      	movs	r3, #0
 800c5c0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c5c2:	e02d      	b.n	800c620 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c5c4:	683b      	ldr	r3, [r7, #0]
 800c5c6:	9300      	str	r3, [sp, #0]
 800c5c8:	697b      	ldr	r3, [r7, #20]
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	2180      	movs	r1, #128	; 0x80
 800c5ce:	68f8      	ldr	r0, [r7, #12]
 800c5d0:	f001 f823 	bl	800d61a <UART_WaitOnFlagUntilTimeout>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d001      	beq.n	800c5de <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 800c5da:	2303      	movs	r3, #3
 800c5dc:	e03d      	b.n	800c65a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800c5de:	69fb      	ldr	r3, [r7, #28]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d10b      	bne.n	800c5fc <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c5e4:	69bb      	ldr	r3, [r7, #24]
 800c5e6:	881a      	ldrh	r2, [r3, #0]
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c5f0:	b292      	uxth	r2, r2
 800c5f2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800c5f4:	69bb      	ldr	r3, [r7, #24]
 800c5f6:	3302      	adds	r3, #2
 800c5f8:	61bb      	str	r3, [r7, #24]
 800c5fa:	e008      	b.n	800c60e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c5fc:	69fb      	ldr	r3, [r7, #28]
 800c5fe:	781a      	ldrb	r2, [r3, #0]
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	b292      	uxth	r2, r2
 800c606:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800c608:	69fb      	ldr	r3, [r7, #28]
 800c60a:	3301      	adds	r3, #1
 800c60c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c614:	b29b      	uxth	r3, r3
 800c616:	3b01      	subs	r3, #1
 800c618:	b29a      	uxth	r2, r3
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c626:	b29b      	uxth	r3, r3
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d1cb      	bne.n	800c5c4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	9300      	str	r3, [sp, #0]
 800c630:	697b      	ldr	r3, [r7, #20]
 800c632:	2200      	movs	r2, #0
 800c634:	2140      	movs	r1, #64	; 0x40
 800c636:	68f8      	ldr	r0, [r7, #12]
 800c638:	f000 ffef 	bl	800d61a <UART_WaitOnFlagUntilTimeout>
 800c63c:	4603      	mov	r3, r0
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d001      	beq.n	800c646 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 800c642:	2303      	movs	r3, #3
 800c644:	e009      	b.n	800c65a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	2220      	movs	r2, #32
 800c64a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	2200      	movs	r2, #0
 800c650:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800c654:	2300      	movs	r3, #0
 800c656:	e000      	b.n	800c65a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800c658:	2302      	movs	r3, #2
  }
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	3720      	adds	r7, #32
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}

0800c662 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c662:	b580      	push	{r7, lr}
 800c664:	b08a      	sub	sp, #40	; 0x28
 800c666:	af02      	add	r7, sp, #8
 800c668:	60f8      	str	r0, [r7, #12]
 800c66a:	60b9      	str	r1, [r7, #8]
 800c66c:	603b      	str	r3, [r7, #0]
 800c66e:	4613      	mov	r3, r2
 800c670:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c676:	2b20      	cmp	r3, #32
 800c678:	f040 80bb 	bne.w	800c7f2 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d002      	beq.n	800c688 <HAL_UART_Receive+0x26>
 800c682:	88fb      	ldrh	r3, [r7, #6]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d101      	bne.n	800c68c <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800c688:	2301      	movs	r3, #1
 800c68a:	e0b3      	b.n	800c7f4 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800c692:	2b01      	cmp	r3, #1
 800c694:	d101      	bne.n	800c69a <HAL_UART_Receive+0x38>
 800c696:	2302      	movs	r3, #2
 800c698:	e0ac      	b.n	800c7f4 <HAL_UART_Receive+0x192>
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2201      	movs	r2, #1
 800c69e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	2222      	movs	r2, #34	; 0x22
 800c6ac:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800c6ae:	f7fa fd27 	bl	8007100 <HAL_GetTick>
 800c6b2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	88fa      	ldrh	r2, [r7, #6]
 800c6b8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	88fa      	ldrh	r2, [r7, #6]
 800c6c0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	689b      	ldr	r3, [r3, #8]
 800c6c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c6cc:	d10e      	bne.n	800c6ec <HAL_UART_Receive+0x8a>
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	691b      	ldr	r3, [r3, #16]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d105      	bne.n	800c6e2 <HAL_UART_Receive+0x80>
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	f240 12ff 	movw	r2, #511	; 0x1ff
 800c6dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c6e0:	e02d      	b.n	800c73e <HAL_UART_Receive+0xdc>
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	22ff      	movs	r2, #255	; 0xff
 800c6e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c6ea:	e028      	b.n	800c73e <HAL_UART_Receive+0xdc>
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	689b      	ldr	r3, [r3, #8]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d10d      	bne.n	800c710 <HAL_UART_Receive+0xae>
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	691b      	ldr	r3, [r3, #16]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d104      	bne.n	800c706 <HAL_UART_Receive+0xa4>
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	22ff      	movs	r2, #255	; 0xff
 800c700:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c704:	e01b      	b.n	800c73e <HAL_UART_Receive+0xdc>
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	227f      	movs	r2, #127	; 0x7f
 800c70a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c70e:	e016      	b.n	800c73e <HAL_UART_Receive+0xdc>
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	689b      	ldr	r3, [r3, #8]
 800c714:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c718:	d10d      	bne.n	800c736 <HAL_UART_Receive+0xd4>
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	691b      	ldr	r3, [r3, #16]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d104      	bne.n	800c72c <HAL_UART_Receive+0xca>
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	227f      	movs	r2, #127	; 0x7f
 800c726:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c72a:	e008      	b.n	800c73e <HAL_UART_Receive+0xdc>
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	223f      	movs	r2, #63	; 0x3f
 800c730:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c734:	e003      	b.n	800c73e <HAL_UART_Receive+0xdc>
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	2200      	movs	r2, #0
 800c73a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c744:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	689b      	ldr	r3, [r3, #8]
 800c74a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c74e:	d108      	bne.n	800c762 <HAL_UART_Receive+0x100>
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	691b      	ldr	r3, [r3, #16]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d104      	bne.n	800c762 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 800c758:	2300      	movs	r3, #0
 800c75a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	61bb      	str	r3, [r7, #24]
 800c760:	e003      	b.n	800c76a <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 800c762:	68bb      	ldr	r3, [r7, #8]
 800c764:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c766:	2300      	movs	r3, #0
 800c768:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800c76a:	e033      	b.n	800c7d4 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800c76c:	683b      	ldr	r3, [r7, #0]
 800c76e:	9300      	str	r3, [sp, #0]
 800c770:	697b      	ldr	r3, [r7, #20]
 800c772:	2200      	movs	r2, #0
 800c774:	2120      	movs	r1, #32
 800c776:	68f8      	ldr	r0, [r7, #12]
 800c778:	f000 ff4f 	bl	800d61a <UART_WaitOnFlagUntilTimeout>
 800c77c:	4603      	mov	r3, r0
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d001      	beq.n	800c786 <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 800c782:	2303      	movs	r3, #3
 800c784:	e036      	b.n	800c7f4 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 800c786:	69fb      	ldr	r3, [r7, #28]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d10c      	bne.n	800c7a6 <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c792:	b29a      	uxth	r2, r3
 800c794:	8a7b      	ldrh	r3, [r7, #18]
 800c796:	4013      	ands	r3, r2
 800c798:	b29a      	uxth	r2, r3
 800c79a:	69bb      	ldr	r3, [r7, #24]
 800c79c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800c79e:	69bb      	ldr	r3, [r7, #24]
 800c7a0:	3302      	adds	r3, #2
 800c7a2:	61bb      	str	r3, [r7, #24]
 800c7a4:	e00d      	b.n	800c7c2 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c7ac:	b29b      	uxth	r3, r3
 800c7ae:	b2da      	uxtb	r2, r3
 800c7b0:	8a7b      	ldrh	r3, [r7, #18]
 800c7b2:	b2db      	uxtb	r3, r3
 800c7b4:	4013      	ands	r3, r2
 800c7b6:	b2da      	uxtb	r2, r3
 800c7b8:	69fb      	ldr	r3, [r7, #28]
 800c7ba:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800c7bc:	69fb      	ldr	r3, [r7, #28]
 800c7be:	3301      	adds	r3, #1
 800c7c0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c7c8:	b29b      	uxth	r3, r3
 800c7ca:	3b01      	subs	r3, #1
 800c7cc:	b29a      	uxth	r2, r3
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c7da:	b29b      	uxth	r3, r3
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d1c5      	bne.n	800c76c <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	2220      	movs	r2, #32
 800c7e4:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	e000      	b.n	800c7f4 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 800c7f2:	2302      	movs	r3, #2
  }
}
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	3720      	adds	r7, #32
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}

0800c7fc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c7fc:	b480      	push	{r7}
 800c7fe:	b085      	sub	sp, #20
 800c800:	af00      	add	r7, sp, #0
 800c802:	60f8      	str	r0, [r7, #12]
 800c804:	60b9      	str	r1, [r7, #8]
 800c806:	4613      	mov	r3, r2
 800c808:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c80e:	2b20      	cmp	r3, #32
 800c810:	f040 808a 	bne.w	800c928 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c814:	68bb      	ldr	r3, [r7, #8]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d002      	beq.n	800c820 <HAL_UART_Receive_IT+0x24>
 800c81a:	88fb      	ldrh	r3, [r7, #6]
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d101      	bne.n	800c824 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c820:	2301      	movs	r3, #1
 800c822:	e082      	b.n	800c92a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800c82a:	2b01      	cmp	r3, #1
 800c82c:	d101      	bne.n	800c832 <HAL_UART_Receive_IT+0x36>
 800c82e:	2302      	movs	r3, #2
 800c830:	e07b      	b.n	800c92a <HAL_UART_Receive_IT+0x12e>
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	2201      	movs	r2, #1
 800c836:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	68ba      	ldr	r2, [r7, #8]
 800c83e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	88fa      	ldrh	r2, [r7, #6]
 800c844:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	88fa      	ldrh	r2, [r7, #6]
 800c84c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	2200      	movs	r2, #0
 800c854:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	689b      	ldr	r3, [r3, #8]
 800c85a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c85e:	d10e      	bne.n	800c87e <HAL_UART_Receive_IT+0x82>
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	691b      	ldr	r3, [r3, #16]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d105      	bne.n	800c874 <HAL_UART_Receive_IT+0x78>
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800c86e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c872:	e02d      	b.n	800c8d0 <HAL_UART_Receive_IT+0xd4>
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	22ff      	movs	r2, #255	; 0xff
 800c878:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c87c:	e028      	b.n	800c8d0 <HAL_UART_Receive_IT+0xd4>
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	689b      	ldr	r3, [r3, #8]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d10d      	bne.n	800c8a2 <HAL_UART_Receive_IT+0xa6>
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	691b      	ldr	r3, [r3, #16]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d104      	bne.n	800c898 <HAL_UART_Receive_IT+0x9c>
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	22ff      	movs	r2, #255	; 0xff
 800c892:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c896:	e01b      	b.n	800c8d0 <HAL_UART_Receive_IT+0xd4>
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	227f      	movs	r2, #127	; 0x7f
 800c89c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c8a0:	e016      	b.n	800c8d0 <HAL_UART_Receive_IT+0xd4>
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	689b      	ldr	r3, [r3, #8]
 800c8a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c8aa:	d10d      	bne.n	800c8c8 <HAL_UART_Receive_IT+0xcc>
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	691b      	ldr	r3, [r3, #16]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d104      	bne.n	800c8be <HAL_UART_Receive_IT+0xc2>
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	227f      	movs	r2, #127	; 0x7f
 800c8b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c8bc:	e008      	b.n	800c8d0 <HAL_UART_Receive_IT+0xd4>
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	223f      	movs	r2, #63	; 0x3f
 800c8c2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c8c6:	e003      	b.n	800c8d0 <HAL_UART_Receive_IT+0xd4>
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	2222      	movs	r2, #34	; 0x22
 800c8da:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	689a      	ldr	r2, [r3, #8]
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	f042 0201 	orr.w	r2, r2, #1
 800c8ea:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	689b      	ldr	r3, [r3, #8]
 800c8f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c8f4:	d107      	bne.n	800c906 <HAL_UART_Receive_IT+0x10a>
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	691b      	ldr	r3, [r3, #16]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d103      	bne.n	800c906 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	4a0d      	ldr	r2, [pc, #52]	; (800c938 <HAL_UART_Receive_IT+0x13c>)
 800c902:	661a      	str	r2, [r3, #96]	; 0x60
 800c904:	e002      	b.n	800c90c <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	4a0c      	ldr	r2, [pc, #48]	; (800c93c <HAL_UART_Receive_IT+0x140>)
 800c90a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	2200      	movs	r2, #0
 800c910:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	681a      	ldr	r2, [r3, #0]
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800c922:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800c924:	2300      	movs	r3, #0
 800c926:	e000      	b.n	800c92a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800c928:	2302      	movs	r3, #2
  }
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	3714      	adds	r7, #20
 800c92e:	46bd      	mov	sp, r7
 800c930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c934:	4770      	bx	lr
 800c936:	bf00      	nop
 800c938:	0800d919 	.word	0x0800d919
 800c93c:	0800d86f 	.word	0x0800d86f

0800c940 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b084      	sub	sp, #16
 800c944:	af00      	add	r7, sp, #0
 800c946:	60f8      	str	r0, [r7, #12]
 800c948:	60b9      	str	r1, [r7, #8]
 800c94a:	4613      	mov	r3, r2
 800c94c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c952:	2b20      	cmp	r3, #32
 800c954:	d16c      	bne.n	800ca30 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d002      	beq.n	800c962 <HAL_UART_Receive_DMA+0x22>
 800c95c:	88fb      	ldrh	r3, [r7, #6]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d101      	bne.n	800c966 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800c962:	2301      	movs	r3, #1
 800c964:	e065      	b.n	800ca32 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800c96c:	2b01      	cmp	r3, #1
 800c96e:	d101      	bne.n	800c974 <HAL_UART_Receive_DMA+0x34>
 800c970:	2302      	movs	r3, #2
 800c972:	e05e      	b.n	800ca32 <HAL_UART_Receive_DMA+0xf2>
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2201      	movs	r2, #1
 800c978:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	68ba      	ldr	r2, [r7, #8]
 800c980:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	88fa      	ldrh	r2, [r7, #6]
 800c986:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	2200      	movs	r2, #0
 800c98e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	2222      	movs	r2, #34	; 0x22
 800c994:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d02a      	beq.n	800c9f4 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9a2:	4a26      	ldr	r2, [pc, #152]	; (800ca3c <HAL_UART_Receive_DMA+0xfc>)
 800c9a4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9aa:	4a25      	ldr	r2, [pc, #148]	; (800ca40 <HAL_UART_Receive_DMA+0x100>)
 800c9ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9b2:	4a24      	ldr	r2, [pc, #144]	; (800ca44 <HAL_UART_Receive_DMA+0x104>)
 800c9b4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	3324      	adds	r3, #36	; 0x24
 800c9c8:	4619      	mov	r1, r3
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9ce:	461a      	mov	r2, r3
 800c9d0:	88fb      	ldrh	r3, [r7, #6]
 800c9d2:	f7fb fedf 	bl	8008794 <HAL_DMA_Start_IT>
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d00b      	beq.n	800c9f4 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	2210      	movs	r2, #16
 800c9e0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	2220      	movs	r2, #32
 800c9ee:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	e01e      	b.n	800ca32 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	681a      	ldr	r2, [r3, #0]
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ca0a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	689a      	ldr	r2, [r3, #8]
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	f042 0201 	orr.w	r2, r2, #1
 800ca1a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	689a      	ldr	r2, [r3, #8]
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ca2a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	e000      	b.n	800ca32 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 800ca30:	2302      	movs	r3, #2
  }
}
 800ca32:	4618      	mov	r0, r3
 800ca34:	3710      	adds	r7, #16
 800ca36:	46bd      	mov	sp, r7
 800ca38:	bd80      	pop	{r7, pc}
 800ca3a:	bf00      	nop
 800ca3c:	0800d715 	.word	0x0800d715
 800ca40:	0800d77d 	.word	0x0800d77d
 800ca44:	0800d799 	.word	0x0800d799

0800ca48 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b084      	sub	sp, #16
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ca54:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ca5a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	689b      	ldr	r3, [r3, #8]
 800ca62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca66:	2b80      	cmp	r3, #128	; 0x80
 800ca68:	d126      	bne.n	800cab8 <HAL_UART_DMAStop+0x70>
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	2b21      	cmp	r3, #33	; 0x21
 800ca6e:	d123      	bne.n	800cab8 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	689a      	ldr	r2, [r3, #8]
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ca7e:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d014      	beq.n	800cab2 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	f7fb fee1 	bl	8008854 <HAL_DMA_Abort>
 800ca92:	4603      	mov	r3, r0
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d00c      	beq.n	800cab2 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f7fc f807 	bl	8008ab0 <HAL_DMA_GetError>
 800caa2:	4603      	mov	r3, r0
 800caa4:	2b20      	cmp	r3, #32
 800caa6:	d104      	bne.n	800cab2 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2210      	movs	r2, #16
 800caac:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800caae:	2303      	movs	r3, #3
 800cab0:	e031      	b.n	800cb16 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f000 fdf9 	bl	800d6aa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	689b      	ldr	r3, [r3, #8]
 800cabe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cac2:	2b40      	cmp	r3, #64	; 0x40
 800cac4:	d126      	bne.n	800cb14 <HAL_UART_DMAStop+0xcc>
 800cac6:	68bb      	ldr	r3, [r7, #8]
 800cac8:	2b22      	cmp	r3, #34	; 0x22
 800caca:	d123      	bne.n	800cb14 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	689a      	ldr	r2, [r3, #8]
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cada:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d014      	beq.n	800cb0e <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cae8:	4618      	mov	r0, r3
 800caea:	f7fb feb3 	bl	8008854 <HAL_DMA_Abort>
 800caee:	4603      	mov	r3, r0
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d00c      	beq.n	800cb0e <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800caf8:	4618      	mov	r0, r3
 800cafa:	f7fb ffd9 	bl	8008ab0 <HAL_DMA_GetError>
 800cafe:	4603      	mov	r3, r0
 800cb00:	2b20      	cmp	r3, #32
 800cb02:	d104      	bne.n	800cb0e <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2210      	movs	r2, #16
 800cb08:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800cb0a:	2303      	movs	r3, #3
 800cb0c:	e003      	b.n	800cb16 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	f000 fde0 	bl	800d6d4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800cb14:	2300      	movs	r3, #0
}
 800cb16:	4618      	mov	r0, r3
 800cb18:	3710      	adds	r7, #16
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	bd80      	pop	{r7, pc}
	...

0800cb20 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b088      	sub	sp, #32
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	69db      	ldr	r3, [r3, #28]
 800cb2e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	689b      	ldr	r3, [r3, #8]
 800cb3e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800cb40:	69fb      	ldr	r3, [r7, #28]
 800cb42:	f003 030f 	and.w	r3, r3, #15
 800cb46:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800cb48:	693b      	ldr	r3, [r7, #16]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d113      	bne.n	800cb76 <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800cb4e:	69fb      	ldr	r3, [r7, #28]
 800cb50:	f003 0320 	and.w	r3, r3, #32
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d00e      	beq.n	800cb76 <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800cb58:	69bb      	ldr	r3, [r7, #24]
 800cb5a:	f003 0320 	and.w	r3, r3, #32
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d009      	beq.n	800cb76 <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	f000 80ff 	beq.w	800cd6a <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb70:	6878      	ldr	r0, [r7, #4]
 800cb72:	4798      	blx	r3
      }
      return;
 800cb74:	e0f9      	b.n	800cd6a <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800cb76:	693b      	ldr	r3, [r7, #16]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	f000 80c1 	beq.w	800cd00 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800cb7e:	697b      	ldr	r3, [r7, #20]
 800cb80:	f003 0301 	and.w	r3, r3, #1
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d105      	bne.n	800cb94 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800cb88:	69bb      	ldr	r3, [r7, #24]
 800cb8a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	f000 80b6 	beq.w	800cd00 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cb94:	69fb      	ldr	r3, [r7, #28]
 800cb96:	f003 0301 	and.w	r3, r3, #1
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d00e      	beq.n	800cbbc <HAL_UART_IRQHandler+0x9c>
 800cb9e:	69bb      	ldr	r3, [r7, #24]
 800cba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d009      	beq.n	800cbbc <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	2201      	movs	r2, #1
 800cbae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cbb4:	f043 0201 	orr.w	r2, r3, #1
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cbbc:	69fb      	ldr	r3, [r7, #28]
 800cbbe:	f003 0302 	and.w	r3, r3, #2
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d00e      	beq.n	800cbe4 <HAL_UART_IRQHandler+0xc4>
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	f003 0301 	and.w	r3, r3, #1
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d009      	beq.n	800cbe4 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	2202      	movs	r2, #2
 800cbd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cbdc:	f043 0204 	orr.w	r2, r3, #4
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cbe4:	69fb      	ldr	r3, [r7, #28]
 800cbe6:	f003 0304 	and.w	r3, r3, #4
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d00e      	beq.n	800cc0c <HAL_UART_IRQHandler+0xec>
 800cbee:	697b      	ldr	r3, [r7, #20]
 800cbf0:	f003 0301 	and.w	r3, r3, #1
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d009      	beq.n	800cc0c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	2204      	movs	r2, #4
 800cbfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc04:	f043 0202 	orr.w	r2, r3, #2
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cc0c:	69fb      	ldr	r3, [r7, #28]
 800cc0e:	f003 0308 	and.w	r3, r3, #8
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d013      	beq.n	800cc3e <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800cc16:	69bb      	ldr	r3, [r7, #24]
 800cc18:	f003 0320 	and.w	r3, r3, #32
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d104      	bne.n	800cc2a <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800cc20:	697b      	ldr	r3, [r7, #20]
 800cc22:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d009      	beq.n	800cc3e <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	2208      	movs	r2, #8
 800cc30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc36:	f043 0208 	orr.w	r2, r3, #8
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	f000 8093 	beq.w	800cd6e <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800cc48:	69fb      	ldr	r3, [r7, #28]
 800cc4a:	f003 0320 	and.w	r3, r3, #32
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d00c      	beq.n	800cc6c <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800cc52:	69bb      	ldr	r3, [r7, #24]
 800cc54:	f003 0320 	and.w	r3, r3, #32
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d007      	beq.n	800cc6c <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d003      	beq.n	800cc6c <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc70:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	689b      	ldr	r3, [r3, #8]
 800cc78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc7c:	2b40      	cmp	r3, #64	; 0x40
 800cc7e:	d004      	beq.n	800cc8a <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d031      	beq.n	800ccee <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cc8a:	6878      	ldr	r0, [r7, #4]
 800cc8c:	f000 fd22 	bl	800d6d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	689b      	ldr	r3, [r3, #8]
 800cc96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc9a:	2b40      	cmp	r3, #64	; 0x40
 800cc9c:	d123      	bne.n	800cce6 <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	689a      	ldr	r2, [r3, #8]
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ccac:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d013      	beq.n	800ccde <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ccba:	4a30      	ldr	r2, [pc, #192]	; (800cd7c <HAL_UART_IRQHandler+0x25c>)
 800ccbc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	f7fb fe04 	bl	80088d0 <HAL_DMA_Abort_IT>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d016      	beq.n	800ccfc <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ccd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccd4:	687a      	ldr	r2, [r7, #4]
 800ccd6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800ccd8:	4610      	mov	r0, r2
 800ccda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccdc:	e00e      	b.n	800ccfc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ccde:	6878      	ldr	r0, [r7, #4]
 800cce0:	f000 f862 	bl	800cda8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cce4:	e00a      	b.n	800ccfc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cce6:	6878      	ldr	r0, [r7, #4]
 800cce8:	f000 f85e 	bl	800cda8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccec:	e006      	b.n	800ccfc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ccee:	6878      	ldr	r0, [r7, #4]
 800ccf0:	f000 f85a 	bl	800cda8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800ccfa:	e038      	b.n	800cd6e <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccfc:	bf00      	nop
    return;
 800ccfe:	e036      	b.n	800cd6e <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cd00:	69fb      	ldr	r3, [r7, #28]
 800cd02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d00d      	beq.n	800cd26 <HAL_UART_IRQHandler+0x206>
 800cd0a:	697b      	ldr	r3, [r7, #20]
 800cd0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d008      	beq.n	800cd26 <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800cd1c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cd1e:	6878      	ldr	r0, [r7, #4]
 800cd20:	f000 fe4f 	bl	800d9c2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cd24:	e026      	b.n	800cd74 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800cd26:	69fb      	ldr	r3, [r7, #28]
 800cd28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d00d      	beq.n	800cd4c <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800cd30:	69bb      	ldr	r3, [r7, #24]
 800cd32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d008      	beq.n	800cd4c <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d017      	beq.n	800cd72 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	4798      	blx	r3
    }
    return;
 800cd4a:	e012      	b.n	800cd72 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cd4c:	69fb      	ldr	r3, [r7, #28]
 800cd4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d00e      	beq.n	800cd74 <HAL_UART_IRQHandler+0x254>
 800cd56:	69bb      	ldr	r3, [r7, #24]
 800cd58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d009      	beq.n	800cd74 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 800cd60:	6878      	ldr	r0, [r7, #4]
 800cd62:	f000 fd6b 	bl	800d83c <UART_EndTransmit_IT>
    return;
 800cd66:	bf00      	nop
 800cd68:	e004      	b.n	800cd74 <HAL_UART_IRQHandler+0x254>
      return;
 800cd6a:	bf00      	nop
 800cd6c:	e002      	b.n	800cd74 <HAL_UART_IRQHandler+0x254>
    return;
 800cd6e:	bf00      	nop
 800cd70:	e000      	b.n	800cd74 <HAL_UART_IRQHandler+0x254>
    return;
 800cd72:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800cd74:	3720      	adds	r7, #32
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd80      	pop	{r7, pc}
 800cd7a:	bf00      	nop
 800cd7c:	0800d811 	.word	0x0800d811

0800cd80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cd80:	b480      	push	{r7}
 800cd82:	b083      	sub	sp, #12
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cd88:	bf00      	nop
 800cd8a:	370c      	adds	r7, #12
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd92:	4770      	bx	lr

0800cd94 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cd94:	b480      	push	{r7}
 800cd96:	b083      	sub	sp, #12
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800cd9c:	bf00      	nop
 800cd9e:	370c      	adds	r7, #12
 800cda0:	46bd      	mov	sp, r7
 800cda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda6:	4770      	bx	lr

0800cda8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cda8:	b480      	push	{r7}
 800cdaa:	b083      	sub	sp, #12
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cdb0:	bf00      	nop
 800cdb2:	370c      	adds	r7, #12
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdba:	4770      	bx	lr

0800cdbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cdbc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800cdc0:	b088      	sub	sp, #32
 800cdc2:	af00      	add	r7, sp, #0
 800cdc4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800cdca:	2300      	movs	r3, #0
 800cdcc:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	689a      	ldr	r2, [r3, #8]
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	691b      	ldr	r3, [r3, #16]
 800cdda:	431a      	orrs	r2, r3
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	695b      	ldr	r3, [r3, #20]
 800cde0:	431a      	orrs	r2, r3
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	69db      	ldr	r3, [r3, #28]
 800cde6:	4313      	orrs	r3, r2
 800cde8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	681a      	ldr	r2, [r3, #0]
 800cdf0:	4bac      	ldr	r3, [pc, #688]	; (800d0a4 <UART_SetConfig+0x2e8>)
 800cdf2:	4013      	ands	r3, r2
 800cdf4:	687a      	ldr	r2, [r7, #4]
 800cdf6:	6812      	ldr	r2, [r2, #0]
 800cdf8:	69f9      	ldr	r1, [r7, #28]
 800cdfa:	430b      	orrs	r3, r1
 800cdfc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	685b      	ldr	r3, [r3, #4]
 800ce04:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	68da      	ldr	r2, [r3, #12]
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	430a      	orrs	r2, r1
 800ce12:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	699b      	ldr	r3, [r3, #24]
 800ce18:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	4aa2      	ldr	r2, [pc, #648]	; (800d0a8 <UART_SetConfig+0x2ec>)
 800ce20:	4293      	cmp	r3, r2
 800ce22:	d004      	beq.n	800ce2e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	6a1b      	ldr	r3, [r3, #32]
 800ce28:	69fa      	ldr	r2, [r7, #28]
 800ce2a:	4313      	orrs	r3, r2
 800ce2c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	689b      	ldr	r3, [r3, #8]
 800ce34:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	69fa      	ldr	r2, [r7, #28]
 800ce3e:	430a      	orrs	r2, r1
 800ce40:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	4a99      	ldr	r2, [pc, #612]	; (800d0ac <UART_SetConfig+0x2f0>)
 800ce48:	4293      	cmp	r3, r2
 800ce4a:	d121      	bne.n	800ce90 <UART_SetConfig+0xd4>
 800ce4c:	4b98      	ldr	r3, [pc, #608]	; (800d0b0 <UART_SetConfig+0x2f4>)
 800ce4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ce52:	f003 0303 	and.w	r3, r3, #3
 800ce56:	2b03      	cmp	r3, #3
 800ce58:	d816      	bhi.n	800ce88 <UART_SetConfig+0xcc>
 800ce5a:	a201      	add	r2, pc, #4	; (adr r2, 800ce60 <UART_SetConfig+0xa4>)
 800ce5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce60:	0800ce71 	.word	0x0800ce71
 800ce64:	0800ce7d 	.word	0x0800ce7d
 800ce68:	0800ce77 	.word	0x0800ce77
 800ce6c:	0800ce83 	.word	0x0800ce83
 800ce70:	2301      	movs	r3, #1
 800ce72:	76fb      	strb	r3, [r7, #27]
 800ce74:	e0e8      	b.n	800d048 <UART_SetConfig+0x28c>
 800ce76:	2302      	movs	r3, #2
 800ce78:	76fb      	strb	r3, [r7, #27]
 800ce7a:	e0e5      	b.n	800d048 <UART_SetConfig+0x28c>
 800ce7c:	2304      	movs	r3, #4
 800ce7e:	76fb      	strb	r3, [r7, #27]
 800ce80:	e0e2      	b.n	800d048 <UART_SetConfig+0x28c>
 800ce82:	2308      	movs	r3, #8
 800ce84:	76fb      	strb	r3, [r7, #27]
 800ce86:	e0df      	b.n	800d048 <UART_SetConfig+0x28c>
 800ce88:	2310      	movs	r3, #16
 800ce8a:	76fb      	strb	r3, [r7, #27]
 800ce8c:	bf00      	nop
 800ce8e:	e0db      	b.n	800d048 <UART_SetConfig+0x28c>
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	4a87      	ldr	r2, [pc, #540]	; (800d0b4 <UART_SetConfig+0x2f8>)
 800ce96:	4293      	cmp	r3, r2
 800ce98:	d134      	bne.n	800cf04 <UART_SetConfig+0x148>
 800ce9a:	4b85      	ldr	r3, [pc, #532]	; (800d0b0 <UART_SetConfig+0x2f4>)
 800ce9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cea0:	f003 030c 	and.w	r3, r3, #12
 800cea4:	2b0c      	cmp	r3, #12
 800cea6:	d829      	bhi.n	800cefc <UART_SetConfig+0x140>
 800cea8:	a201      	add	r2, pc, #4	; (adr r2, 800ceb0 <UART_SetConfig+0xf4>)
 800ceaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ceae:	bf00      	nop
 800ceb0:	0800cee5 	.word	0x0800cee5
 800ceb4:	0800cefd 	.word	0x0800cefd
 800ceb8:	0800cefd 	.word	0x0800cefd
 800cebc:	0800cefd 	.word	0x0800cefd
 800cec0:	0800cef1 	.word	0x0800cef1
 800cec4:	0800cefd 	.word	0x0800cefd
 800cec8:	0800cefd 	.word	0x0800cefd
 800cecc:	0800cefd 	.word	0x0800cefd
 800ced0:	0800ceeb 	.word	0x0800ceeb
 800ced4:	0800cefd 	.word	0x0800cefd
 800ced8:	0800cefd 	.word	0x0800cefd
 800cedc:	0800cefd 	.word	0x0800cefd
 800cee0:	0800cef7 	.word	0x0800cef7
 800cee4:	2300      	movs	r3, #0
 800cee6:	76fb      	strb	r3, [r7, #27]
 800cee8:	e0ae      	b.n	800d048 <UART_SetConfig+0x28c>
 800ceea:	2302      	movs	r3, #2
 800ceec:	76fb      	strb	r3, [r7, #27]
 800ceee:	e0ab      	b.n	800d048 <UART_SetConfig+0x28c>
 800cef0:	2304      	movs	r3, #4
 800cef2:	76fb      	strb	r3, [r7, #27]
 800cef4:	e0a8      	b.n	800d048 <UART_SetConfig+0x28c>
 800cef6:	2308      	movs	r3, #8
 800cef8:	76fb      	strb	r3, [r7, #27]
 800cefa:	e0a5      	b.n	800d048 <UART_SetConfig+0x28c>
 800cefc:	2310      	movs	r3, #16
 800cefe:	76fb      	strb	r3, [r7, #27]
 800cf00:	bf00      	nop
 800cf02:	e0a1      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	4a6b      	ldr	r2, [pc, #428]	; (800d0b8 <UART_SetConfig+0x2fc>)
 800cf0a:	4293      	cmp	r3, r2
 800cf0c:	d120      	bne.n	800cf50 <UART_SetConfig+0x194>
 800cf0e:	4b68      	ldr	r3, [pc, #416]	; (800d0b0 <UART_SetConfig+0x2f4>)
 800cf10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cf14:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800cf18:	2b10      	cmp	r3, #16
 800cf1a:	d00f      	beq.n	800cf3c <UART_SetConfig+0x180>
 800cf1c:	2b10      	cmp	r3, #16
 800cf1e:	d802      	bhi.n	800cf26 <UART_SetConfig+0x16a>
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d005      	beq.n	800cf30 <UART_SetConfig+0x174>
 800cf24:	e010      	b.n	800cf48 <UART_SetConfig+0x18c>
 800cf26:	2b20      	cmp	r3, #32
 800cf28:	d005      	beq.n	800cf36 <UART_SetConfig+0x17a>
 800cf2a:	2b30      	cmp	r3, #48	; 0x30
 800cf2c:	d009      	beq.n	800cf42 <UART_SetConfig+0x186>
 800cf2e:	e00b      	b.n	800cf48 <UART_SetConfig+0x18c>
 800cf30:	2300      	movs	r3, #0
 800cf32:	76fb      	strb	r3, [r7, #27]
 800cf34:	e088      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf36:	2302      	movs	r3, #2
 800cf38:	76fb      	strb	r3, [r7, #27]
 800cf3a:	e085      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf3c:	2304      	movs	r3, #4
 800cf3e:	76fb      	strb	r3, [r7, #27]
 800cf40:	e082      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf42:	2308      	movs	r3, #8
 800cf44:	76fb      	strb	r3, [r7, #27]
 800cf46:	e07f      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf48:	2310      	movs	r3, #16
 800cf4a:	76fb      	strb	r3, [r7, #27]
 800cf4c:	bf00      	nop
 800cf4e:	e07b      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	4a59      	ldr	r2, [pc, #356]	; (800d0bc <UART_SetConfig+0x300>)
 800cf56:	4293      	cmp	r3, r2
 800cf58:	d120      	bne.n	800cf9c <UART_SetConfig+0x1e0>
 800cf5a:	4b55      	ldr	r3, [pc, #340]	; (800d0b0 <UART_SetConfig+0x2f4>)
 800cf5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cf60:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800cf64:	2b40      	cmp	r3, #64	; 0x40
 800cf66:	d00f      	beq.n	800cf88 <UART_SetConfig+0x1cc>
 800cf68:	2b40      	cmp	r3, #64	; 0x40
 800cf6a:	d802      	bhi.n	800cf72 <UART_SetConfig+0x1b6>
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d005      	beq.n	800cf7c <UART_SetConfig+0x1c0>
 800cf70:	e010      	b.n	800cf94 <UART_SetConfig+0x1d8>
 800cf72:	2b80      	cmp	r3, #128	; 0x80
 800cf74:	d005      	beq.n	800cf82 <UART_SetConfig+0x1c6>
 800cf76:	2bc0      	cmp	r3, #192	; 0xc0
 800cf78:	d009      	beq.n	800cf8e <UART_SetConfig+0x1d2>
 800cf7a:	e00b      	b.n	800cf94 <UART_SetConfig+0x1d8>
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	76fb      	strb	r3, [r7, #27]
 800cf80:	e062      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf82:	2302      	movs	r3, #2
 800cf84:	76fb      	strb	r3, [r7, #27]
 800cf86:	e05f      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf88:	2304      	movs	r3, #4
 800cf8a:	76fb      	strb	r3, [r7, #27]
 800cf8c:	e05c      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf8e:	2308      	movs	r3, #8
 800cf90:	76fb      	strb	r3, [r7, #27]
 800cf92:	e059      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf94:	2310      	movs	r3, #16
 800cf96:	76fb      	strb	r3, [r7, #27]
 800cf98:	bf00      	nop
 800cf9a:	e055      	b.n	800d048 <UART_SetConfig+0x28c>
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	4a47      	ldr	r2, [pc, #284]	; (800d0c0 <UART_SetConfig+0x304>)
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d124      	bne.n	800cff0 <UART_SetConfig+0x234>
 800cfa6:	4b42      	ldr	r3, [pc, #264]	; (800d0b0 <UART_SetConfig+0x2f4>)
 800cfa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cfac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cfb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cfb4:	d012      	beq.n	800cfdc <UART_SetConfig+0x220>
 800cfb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cfba:	d802      	bhi.n	800cfc2 <UART_SetConfig+0x206>
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d007      	beq.n	800cfd0 <UART_SetConfig+0x214>
 800cfc0:	e012      	b.n	800cfe8 <UART_SetConfig+0x22c>
 800cfc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cfc6:	d006      	beq.n	800cfd6 <UART_SetConfig+0x21a>
 800cfc8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cfcc:	d009      	beq.n	800cfe2 <UART_SetConfig+0x226>
 800cfce:	e00b      	b.n	800cfe8 <UART_SetConfig+0x22c>
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	76fb      	strb	r3, [r7, #27]
 800cfd4:	e038      	b.n	800d048 <UART_SetConfig+0x28c>
 800cfd6:	2302      	movs	r3, #2
 800cfd8:	76fb      	strb	r3, [r7, #27]
 800cfda:	e035      	b.n	800d048 <UART_SetConfig+0x28c>
 800cfdc:	2304      	movs	r3, #4
 800cfde:	76fb      	strb	r3, [r7, #27]
 800cfe0:	e032      	b.n	800d048 <UART_SetConfig+0x28c>
 800cfe2:	2308      	movs	r3, #8
 800cfe4:	76fb      	strb	r3, [r7, #27]
 800cfe6:	e02f      	b.n	800d048 <UART_SetConfig+0x28c>
 800cfe8:	2310      	movs	r3, #16
 800cfea:	76fb      	strb	r3, [r7, #27]
 800cfec:	bf00      	nop
 800cfee:	e02b      	b.n	800d048 <UART_SetConfig+0x28c>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	4a2c      	ldr	r2, [pc, #176]	; (800d0a8 <UART_SetConfig+0x2ec>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	d124      	bne.n	800d044 <UART_SetConfig+0x288>
 800cffa:	4b2d      	ldr	r3, [pc, #180]	; (800d0b0 <UART_SetConfig+0x2f4>)
 800cffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d000:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800d004:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d008:	d012      	beq.n	800d030 <UART_SetConfig+0x274>
 800d00a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d00e:	d802      	bhi.n	800d016 <UART_SetConfig+0x25a>
 800d010:	2b00      	cmp	r3, #0
 800d012:	d007      	beq.n	800d024 <UART_SetConfig+0x268>
 800d014:	e012      	b.n	800d03c <UART_SetConfig+0x280>
 800d016:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d01a:	d006      	beq.n	800d02a <UART_SetConfig+0x26e>
 800d01c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d020:	d009      	beq.n	800d036 <UART_SetConfig+0x27a>
 800d022:	e00b      	b.n	800d03c <UART_SetConfig+0x280>
 800d024:	2300      	movs	r3, #0
 800d026:	76fb      	strb	r3, [r7, #27]
 800d028:	e00e      	b.n	800d048 <UART_SetConfig+0x28c>
 800d02a:	2302      	movs	r3, #2
 800d02c:	76fb      	strb	r3, [r7, #27]
 800d02e:	e00b      	b.n	800d048 <UART_SetConfig+0x28c>
 800d030:	2304      	movs	r3, #4
 800d032:	76fb      	strb	r3, [r7, #27]
 800d034:	e008      	b.n	800d048 <UART_SetConfig+0x28c>
 800d036:	2308      	movs	r3, #8
 800d038:	76fb      	strb	r3, [r7, #27]
 800d03a:	e005      	b.n	800d048 <UART_SetConfig+0x28c>
 800d03c:	2310      	movs	r3, #16
 800d03e:	76fb      	strb	r3, [r7, #27]
 800d040:	bf00      	nop
 800d042:	e001      	b.n	800d048 <UART_SetConfig+0x28c>
 800d044:	2310      	movs	r3, #16
 800d046:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	4a16      	ldr	r2, [pc, #88]	; (800d0a8 <UART_SetConfig+0x2ec>)
 800d04e:	4293      	cmp	r3, r2
 800d050:	f040 80fa 	bne.w	800d248 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d054:	7efb      	ldrb	r3, [r7, #27]
 800d056:	2b08      	cmp	r3, #8
 800d058:	d836      	bhi.n	800d0c8 <UART_SetConfig+0x30c>
 800d05a:	a201      	add	r2, pc, #4	; (adr r2, 800d060 <UART_SetConfig+0x2a4>)
 800d05c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d060:	0800d085 	.word	0x0800d085
 800d064:	0800d0c9 	.word	0x0800d0c9
 800d068:	0800d08d 	.word	0x0800d08d
 800d06c:	0800d0c9 	.word	0x0800d0c9
 800d070:	0800d093 	.word	0x0800d093
 800d074:	0800d0c9 	.word	0x0800d0c9
 800d078:	0800d0c9 	.word	0x0800d0c9
 800d07c:	0800d0c9 	.word	0x0800d0c9
 800d080:	0800d09b 	.word	0x0800d09b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800d084:	f7fd fbda 	bl	800a83c <HAL_RCC_GetPCLK1Freq>
 800d088:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d08a:	e020      	b.n	800d0ce <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800d08c:	4b0d      	ldr	r3, [pc, #52]	; (800d0c4 <UART_SetConfig+0x308>)
 800d08e:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d090:	e01d      	b.n	800d0ce <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800d092:	f7fd fb3d 	bl	800a710 <HAL_RCC_GetSysClockFreq>
 800d096:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d098:	e019      	b.n	800d0ce <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800d09a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d09e:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d0a0:	e015      	b.n	800d0ce <UART_SetConfig+0x312>
 800d0a2:	bf00      	nop
 800d0a4:	efff69f3 	.word	0xefff69f3
 800d0a8:	40008000 	.word	0x40008000
 800d0ac:	40013800 	.word	0x40013800
 800d0b0:	40021000 	.word	0x40021000
 800d0b4:	40004400 	.word	0x40004400
 800d0b8:	40004800 	.word	0x40004800
 800d0bc:	40004c00 	.word	0x40004c00
 800d0c0:	40005000 	.word	0x40005000
 800d0c4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	74fb      	strb	r3, [r7, #19]
        break;
 800d0cc:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	f000 81ac 	beq.w	800d42e <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	685a      	ldr	r2, [r3, #4]
 800d0da:	4613      	mov	r3, r2
 800d0dc:	005b      	lsls	r3, r3, #1
 800d0de:	4413      	add	r3, r2
 800d0e0:	68fa      	ldr	r2, [r7, #12]
 800d0e2:	429a      	cmp	r2, r3
 800d0e4:	d305      	bcc.n	800d0f2 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d0ec:	68fa      	ldr	r2, [r7, #12]
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	d902      	bls.n	800d0f8 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 800d0f2:	2301      	movs	r3, #1
 800d0f4:	74fb      	strb	r3, [r7, #19]
 800d0f6:	e19a      	b.n	800d42e <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 800d0f8:	7efb      	ldrb	r3, [r7, #27]
 800d0fa:	2b08      	cmp	r3, #8
 800d0fc:	f200 8091 	bhi.w	800d222 <UART_SetConfig+0x466>
 800d100:	a201      	add	r2, pc, #4	; (adr r2, 800d108 <UART_SetConfig+0x34c>)
 800d102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d106:	bf00      	nop
 800d108:	0800d12d 	.word	0x0800d12d
 800d10c:	0800d223 	.word	0x0800d223
 800d110:	0800d179 	.word	0x0800d179
 800d114:	0800d223 	.word	0x0800d223
 800d118:	0800d1ad 	.word	0x0800d1ad
 800d11c:	0800d223 	.word	0x0800d223
 800d120:	0800d223 	.word	0x0800d223
 800d124:	0800d223 	.word	0x0800d223
 800d128:	0800d1f9 	.word	0x0800d1f9
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800d12c:	f7fd fb86 	bl	800a83c <HAL_RCC_GetPCLK1Freq>
 800d130:	4603      	mov	r3, r0
 800d132:	4619      	mov	r1, r3
 800d134:	f04f 0200 	mov.w	r2, #0
 800d138:	f04f 0300 	mov.w	r3, #0
 800d13c:	f04f 0400 	mov.w	r4, #0
 800d140:	0214      	lsls	r4, r2, #8
 800d142:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800d146:	020b      	lsls	r3, r1, #8
 800d148:	687a      	ldr	r2, [r7, #4]
 800d14a:	6852      	ldr	r2, [r2, #4]
 800d14c:	0852      	lsrs	r2, r2, #1
 800d14e:	4611      	mov	r1, r2
 800d150:	f04f 0200 	mov.w	r2, #0
 800d154:	eb13 0b01 	adds.w	fp, r3, r1
 800d158:	eb44 0c02 	adc.w	ip, r4, r2
 800d15c:	4658      	mov	r0, fp
 800d15e:	4661      	mov	r1, ip
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	685b      	ldr	r3, [r3, #4]
 800d164:	f04f 0400 	mov.w	r4, #0
 800d168:	461a      	mov	r2, r3
 800d16a:	4623      	mov	r3, r4
 800d16c:	f7f3 fd64 	bl	8000c38 <__aeabi_uldivmod>
 800d170:	4603      	mov	r3, r0
 800d172:	460c      	mov	r4, r1
 800d174:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800d176:	e057      	b.n	800d228 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	685b      	ldr	r3, [r3, #4]
 800d17c:	085b      	lsrs	r3, r3, #1
 800d17e:	f04f 0400 	mov.w	r4, #0
 800d182:	49b1      	ldr	r1, [pc, #708]	; (800d448 <UART_SetConfig+0x68c>)
 800d184:	f04f 0200 	mov.w	r2, #0
 800d188:	eb13 0b01 	adds.w	fp, r3, r1
 800d18c:	eb44 0c02 	adc.w	ip, r4, r2
 800d190:	4658      	mov	r0, fp
 800d192:	4661      	mov	r1, ip
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	685b      	ldr	r3, [r3, #4]
 800d198:	f04f 0400 	mov.w	r4, #0
 800d19c:	461a      	mov	r2, r3
 800d19e:	4623      	mov	r3, r4
 800d1a0:	f7f3 fd4a 	bl	8000c38 <__aeabi_uldivmod>
 800d1a4:	4603      	mov	r3, r0
 800d1a6:	460c      	mov	r4, r1
 800d1a8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800d1aa:	e03d      	b.n	800d228 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800d1ac:	f7fd fab0 	bl	800a710 <HAL_RCC_GetSysClockFreq>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	4619      	mov	r1, r3
 800d1b4:	f04f 0200 	mov.w	r2, #0
 800d1b8:	f04f 0300 	mov.w	r3, #0
 800d1bc:	f04f 0400 	mov.w	r4, #0
 800d1c0:	0214      	lsls	r4, r2, #8
 800d1c2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800d1c6:	020b      	lsls	r3, r1, #8
 800d1c8:	687a      	ldr	r2, [r7, #4]
 800d1ca:	6852      	ldr	r2, [r2, #4]
 800d1cc:	0852      	lsrs	r2, r2, #1
 800d1ce:	4611      	mov	r1, r2
 800d1d0:	f04f 0200 	mov.w	r2, #0
 800d1d4:	eb13 0b01 	adds.w	fp, r3, r1
 800d1d8:	eb44 0c02 	adc.w	ip, r4, r2
 800d1dc:	4658      	mov	r0, fp
 800d1de:	4661      	mov	r1, ip
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	685b      	ldr	r3, [r3, #4]
 800d1e4:	f04f 0400 	mov.w	r4, #0
 800d1e8:	461a      	mov	r2, r3
 800d1ea:	4623      	mov	r3, r4
 800d1ec:	f7f3 fd24 	bl	8000c38 <__aeabi_uldivmod>
 800d1f0:	4603      	mov	r3, r0
 800d1f2:	460c      	mov	r4, r1
 800d1f4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800d1f6:	e017      	b.n	800d228 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	685b      	ldr	r3, [r3, #4]
 800d1fc:	085b      	lsrs	r3, r3, #1
 800d1fe:	f04f 0400 	mov.w	r4, #0
 800d202:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800d206:	f144 0100 	adc.w	r1, r4, #0
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	f04f 0400 	mov.w	r4, #0
 800d212:	461a      	mov	r2, r3
 800d214:	4623      	mov	r3, r4
 800d216:	f7f3 fd0f 	bl	8000c38 <__aeabi_uldivmod>
 800d21a:	4603      	mov	r3, r0
 800d21c:	460c      	mov	r4, r1
 800d21e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800d220:	e002      	b.n	800d228 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 800d222:	2301      	movs	r3, #1
 800d224:	74fb      	strb	r3, [r7, #19]
            break;
 800d226:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d228:	697b      	ldr	r3, [r7, #20]
 800d22a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d22e:	d308      	bcc.n	800d242 <UART_SetConfig+0x486>
 800d230:	697b      	ldr	r3, [r7, #20]
 800d232:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d236:	d204      	bcs.n	800d242 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	697a      	ldr	r2, [r7, #20]
 800d23e:	60da      	str	r2, [r3, #12]
 800d240:	e0f5      	b.n	800d42e <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 800d242:	2301      	movs	r3, #1
 800d244:	74fb      	strb	r3, [r7, #19]
 800d246:	e0f2      	b.n	800d42e <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	69db      	ldr	r3, [r3, #28]
 800d24c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d250:	d17f      	bne.n	800d352 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 800d252:	7efb      	ldrb	r3, [r7, #27]
 800d254:	2b08      	cmp	r3, #8
 800d256:	d85c      	bhi.n	800d312 <UART_SetConfig+0x556>
 800d258:	a201      	add	r2, pc, #4	; (adr r2, 800d260 <UART_SetConfig+0x4a4>)
 800d25a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d25e:	bf00      	nop
 800d260:	0800d285 	.word	0x0800d285
 800d264:	0800d2a3 	.word	0x0800d2a3
 800d268:	0800d2c1 	.word	0x0800d2c1
 800d26c:	0800d313 	.word	0x0800d313
 800d270:	0800d2dd 	.word	0x0800d2dd
 800d274:	0800d313 	.word	0x0800d313
 800d278:	0800d313 	.word	0x0800d313
 800d27c:	0800d313 	.word	0x0800d313
 800d280:	0800d2fb 	.word	0x0800d2fb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800d284:	f7fd fada 	bl	800a83c <HAL_RCC_GetPCLK1Freq>
 800d288:	4603      	mov	r3, r0
 800d28a:	005a      	lsls	r2, r3, #1
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	685b      	ldr	r3, [r3, #4]
 800d290:	085b      	lsrs	r3, r3, #1
 800d292:	441a      	add	r2, r3
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	685b      	ldr	r3, [r3, #4]
 800d298:	fbb2 f3f3 	udiv	r3, r2, r3
 800d29c:	b29b      	uxth	r3, r3
 800d29e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d2a0:	e03a      	b.n	800d318 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800d2a2:	f7fd fae1 	bl	800a868 <HAL_RCC_GetPCLK2Freq>
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	005a      	lsls	r2, r3, #1
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	685b      	ldr	r3, [r3, #4]
 800d2ae:	085b      	lsrs	r3, r3, #1
 800d2b0:	441a      	add	r2, r3
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	685b      	ldr	r3, [r3, #4]
 800d2b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2ba:	b29b      	uxth	r3, r3
 800d2bc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d2be:	e02b      	b.n	800d318 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	685b      	ldr	r3, [r3, #4]
 800d2c4:	085b      	lsrs	r3, r3, #1
 800d2c6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800d2ca:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800d2ce:	687a      	ldr	r2, [r7, #4]
 800d2d0:	6852      	ldr	r2, [r2, #4]
 800d2d2:	fbb3 f3f2 	udiv	r3, r3, r2
 800d2d6:	b29b      	uxth	r3, r3
 800d2d8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d2da:	e01d      	b.n	800d318 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800d2dc:	f7fd fa18 	bl	800a710 <HAL_RCC_GetSysClockFreq>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	005a      	lsls	r2, r3, #1
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	685b      	ldr	r3, [r3, #4]
 800d2e8:	085b      	lsrs	r3, r3, #1
 800d2ea:	441a      	add	r2, r3
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	685b      	ldr	r3, [r3, #4]
 800d2f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2f4:	b29b      	uxth	r3, r3
 800d2f6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d2f8:	e00e      	b.n	800d318 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	685b      	ldr	r3, [r3, #4]
 800d2fe:	085b      	lsrs	r3, r3, #1
 800d300:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	685b      	ldr	r3, [r3, #4]
 800d308:	fbb2 f3f3 	udiv	r3, r2, r3
 800d30c:	b29b      	uxth	r3, r3
 800d30e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d310:	e002      	b.n	800d318 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800d312:	2301      	movs	r3, #1
 800d314:	74fb      	strb	r3, [r7, #19]
        break;
 800d316:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	2b0f      	cmp	r3, #15
 800d31c:	d916      	bls.n	800d34c <UART_SetConfig+0x590>
 800d31e:	697b      	ldr	r3, [r7, #20]
 800d320:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d324:	d212      	bcs.n	800d34c <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d326:	697b      	ldr	r3, [r7, #20]
 800d328:	b29b      	uxth	r3, r3
 800d32a:	f023 030f 	bic.w	r3, r3, #15
 800d32e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d330:	697b      	ldr	r3, [r7, #20]
 800d332:	085b      	lsrs	r3, r3, #1
 800d334:	b29b      	uxth	r3, r3
 800d336:	f003 0307 	and.w	r3, r3, #7
 800d33a:	b29a      	uxth	r2, r3
 800d33c:	897b      	ldrh	r3, [r7, #10]
 800d33e:	4313      	orrs	r3, r2
 800d340:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	897a      	ldrh	r2, [r7, #10]
 800d348:	60da      	str	r2, [r3, #12]
 800d34a:	e070      	b.n	800d42e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800d34c:	2301      	movs	r3, #1
 800d34e:	74fb      	strb	r3, [r7, #19]
 800d350:	e06d      	b.n	800d42e <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 800d352:	7efb      	ldrb	r3, [r7, #27]
 800d354:	2b08      	cmp	r3, #8
 800d356:	d859      	bhi.n	800d40c <UART_SetConfig+0x650>
 800d358:	a201      	add	r2, pc, #4	; (adr r2, 800d360 <UART_SetConfig+0x5a4>)
 800d35a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d35e:	bf00      	nop
 800d360:	0800d385 	.word	0x0800d385
 800d364:	0800d3a1 	.word	0x0800d3a1
 800d368:	0800d3bd 	.word	0x0800d3bd
 800d36c:	0800d40d 	.word	0x0800d40d
 800d370:	0800d3d9 	.word	0x0800d3d9
 800d374:	0800d40d 	.word	0x0800d40d
 800d378:	0800d40d 	.word	0x0800d40d
 800d37c:	0800d40d 	.word	0x0800d40d
 800d380:	0800d3f5 	.word	0x0800d3f5
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800d384:	f7fd fa5a 	bl	800a83c <HAL_RCC_GetPCLK1Freq>
 800d388:	4602      	mov	r2, r0
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	685b      	ldr	r3, [r3, #4]
 800d38e:	085b      	lsrs	r3, r3, #1
 800d390:	441a      	add	r2, r3
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	685b      	ldr	r3, [r3, #4]
 800d396:	fbb2 f3f3 	udiv	r3, r2, r3
 800d39a:	b29b      	uxth	r3, r3
 800d39c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d39e:	e038      	b.n	800d412 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800d3a0:	f7fd fa62 	bl	800a868 <HAL_RCC_GetPCLK2Freq>
 800d3a4:	4602      	mov	r2, r0
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	685b      	ldr	r3, [r3, #4]
 800d3aa:	085b      	lsrs	r3, r3, #1
 800d3ac:	441a      	add	r2, r3
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	685b      	ldr	r3, [r3, #4]
 800d3b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3b6:	b29b      	uxth	r3, r3
 800d3b8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d3ba:	e02a      	b.n	800d412 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	685b      	ldr	r3, [r3, #4]
 800d3c0:	085b      	lsrs	r3, r3, #1
 800d3c2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800d3c6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800d3ca:	687a      	ldr	r2, [r7, #4]
 800d3cc:	6852      	ldr	r2, [r2, #4]
 800d3ce:	fbb3 f3f2 	udiv	r3, r3, r2
 800d3d2:	b29b      	uxth	r3, r3
 800d3d4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d3d6:	e01c      	b.n	800d412 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800d3d8:	f7fd f99a 	bl	800a710 <HAL_RCC_GetSysClockFreq>
 800d3dc:	4602      	mov	r2, r0
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	685b      	ldr	r3, [r3, #4]
 800d3e2:	085b      	lsrs	r3, r3, #1
 800d3e4:	441a      	add	r2, r3
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	685b      	ldr	r3, [r3, #4]
 800d3ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3ee:	b29b      	uxth	r3, r3
 800d3f0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d3f2:	e00e      	b.n	800d412 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	685b      	ldr	r3, [r3, #4]
 800d3f8:	085b      	lsrs	r3, r3, #1
 800d3fa:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	685b      	ldr	r3, [r3, #4]
 800d402:	fbb2 f3f3 	udiv	r3, r2, r3
 800d406:	b29b      	uxth	r3, r3
 800d408:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800d40a:	e002      	b.n	800d412 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800d40c:	2301      	movs	r3, #1
 800d40e:	74fb      	strb	r3, [r7, #19]
        break;
 800d410:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	2b0f      	cmp	r3, #15
 800d416:	d908      	bls.n	800d42a <UART_SetConfig+0x66e>
 800d418:	697b      	ldr	r3, [r7, #20]
 800d41a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d41e:	d204      	bcs.n	800d42a <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	697a      	ldr	r2, [r7, #20]
 800d426:	60da      	str	r2, [r3, #12]
 800d428:	e001      	b.n	800d42e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800d42a:	2301      	movs	r3, #1
 800d42c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	2200      	movs	r2, #0
 800d432:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	2200      	movs	r2, #0
 800d438:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800d43a:	7cfb      	ldrb	r3, [r7, #19]
}
 800d43c:	4618      	mov	r0, r3
 800d43e:	3720      	adds	r7, #32
 800d440:	46bd      	mov	sp, r7
 800d442:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800d446:	bf00      	nop
 800d448:	f4240000 	.word	0xf4240000

0800d44c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d44c:	b480      	push	{r7}
 800d44e:	b083      	sub	sp, #12
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d458:	f003 0301 	and.w	r3, r3, #1
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d00a      	beq.n	800d476 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	685b      	ldr	r3, [r3, #4]
 800d466:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	430a      	orrs	r2, r1
 800d474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d47a:	f003 0302 	and.w	r3, r3, #2
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d00a      	beq.n	800d498 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	685b      	ldr	r3, [r3, #4]
 800d488:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	430a      	orrs	r2, r1
 800d496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d49c:	f003 0304 	and.w	r3, r3, #4
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d00a      	beq.n	800d4ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	685b      	ldr	r3, [r3, #4]
 800d4aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	430a      	orrs	r2, r1
 800d4b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4be:	f003 0308 	and.w	r3, r3, #8
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d00a      	beq.n	800d4dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	685b      	ldr	r3, [r3, #4]
 800d4cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	430a      	orrs	r2, r1
 800d4da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4e0:	f003 0310 	and.w	r3, r3, #16
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d00a      	beq.n	800d4fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	689b      	ldr	r3, [r3, #8]
 800d4ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	430a      	orrs	r2, r1
 800d4fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d502:	f003 0320 	and.w	r3, r3, #32
 800d506:	2b00      	cmp	r3, #0
 800d508:	d00a      	beq.n	800d520 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	689b      	ldr	r3, [r3, #8]
 800d510:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	430a      	orrs	r2, r1
 800d51e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d01a      	beq.n	800d562 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	685b      	ldr	r3, [r3, #4]
 800d532:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	430a      	orrs	r2, r1
 800d540:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d546:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d54a:	d10a      	bne.n	800d562 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	685b      	ldr	r3, [r3, #4]
 800d552:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	430a      	orrs	r2, r1
 800d560:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d00a      	beq.n	800d584 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	685b      	ldr	r3, [r3, #4]
 800d574:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	430a      	orrs	r2, r1
 800d582:	605a      	str	r2, [r3, #4]
  }
}
 800d584:	bf00      	nop
 800d586:	370c      	adds	r7, #12
 800d588:	46bd      	mov	sp, r7
 800d58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58e:	4770      	bx	lr

0800d590 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b086      	sub	sp, #24
 800d594:	af02      	add	r7, sp, #8
 800d596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	2200      	movs	r2, #0
 800d59c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800d59e:	f7f9 fdaf 	bl	8007100 <HAL_GetTick>
 800d5a2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	f003 0308 	and.w	r3, r3, #8
 800d5ae:	2b08      	cmp	r3, #8
 800d5b0:	d10e      	bne.n	800d5d0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d5b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d5b6:	9300      	str	r3, [sp, #0]
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	2200      	movs	r2, #0
 800d5bc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f000 f82a 	bl	800d61a <UART_WaitOnFlagUntilTimeout>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d001      	beq.n	800d5d0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d5cc:	2303      	movs	r3, #3
 800d5ce:	e020      	b.n	800d612 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f003 0304 	and.w	r3, r3, #4
 800d5da:	2b04      	cmp	r3, #4
 800d5dc:	d10e      	bne.n	800d5fc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d5de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d5e2:	9300      	str	r3, [sp, #0]
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d5ec:	6878      	ldr	r0, [r7, #4]
 800d5ee:	f000 f814 	bl	800d61a <UART_WaitOnFlagUntilTimeout>
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d001      	beq.n	800d5fc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d5f8:	2303      	movs	r3, #3
 800d5fa:	e00a      	b.n	800d612 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2220      	movs	r2, #32
 800d600:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	2220      	movs	r2, #32
 800d606:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	2200      	movs	r2, #0
 800d60c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800d610:	2300      	movs	r3, #0
}
 800d612:	4618      	mov	r0, r3
 800d614:	3710      	adds	r7, #16
 800d616:	46bd      	mov	sp, r7
 800d618:	bd80      	pop	{r7, pc}

0800d61a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d61a:	b580      	push	{r7, lr}
 800d61c:	b084      	sub	sp, #16
 800d61e:	af00      	add	r7, sp, #0
 800d620:	60f8      	str	r0, [r7, #12]
 800d622:	60b9      	str	r1, [r7, #8]
 800d624:	603b      	str	r3, [r7, #0]
 800d626:	4613      	mov	r3, r2
 800d628:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d62a:	e02a      	b.n	800d682 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d62c:	69bb      	ldr	r3, [r7, #24]
 800d62e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d632:	d026      	beq.n	800d682 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d634:	f7f9 fd64 	bl	8007100 <HAL_GetTick>
 800d638:	4602      	mov	r2, r0
 800d63a:	683b      	ldr	r3, [r7, #0]
 800d63c:	1ad3      	subs	r3, r2, r3
 800d63e:	69ba      	ldr	r2, [r7, #24]
 800d640:	429a      	cmp	r2, r3
 800d642:	d302      	bcc.n	800d64a <UART_WaitOnFlagUntilTimeout+0x30>
 800d644:	69bb      	ldr	r3, [r7, #24]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d11b      	bne.n	800d682 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	681a      	ldr	r2, [r3, #0]
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d658:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	689a      	ldr	r2, [r3, #8]
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	f022 0201 	bic.w	r2, r2, #1
 800d668:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	2220      	movs	r2, #32
 800d66e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	2220      	movs	r2, #32
 800d674:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	2200      	movs	r2, #0
 800d67a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800d67e:	2303      	movs	r3, #3
 800d680:	e00f      	b.n	800d6a2 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	69da      	ldr	r2, [r3, #28]
 800d688:	68bb      	ldr	r3, [r7, #8]
 800d68a:	4013      	ands	r3, r2
 800d68c:	68ba      	ldr	r2, [r7, #8]
 800d68e:	429a      	cmp	r2, r3
 800d690:	bf0c      	ite	eq
 800d692:	2301      	moveq	r3, #1
 800d694:	2300      	movne	r3, #0
 800d696:	b2db      	uxtb	r3, r3
 800d698:	461a      	mov	r2, r3
 800d69a:	79fb      	ldrb	r3, [r7, #7]
 800d69c:	429a      	cmp	r2, r3
 800d69e:	d0c5      	beq.n	800d62c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d6a0:	2300      	movs	r3, #0
}
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	3710      	adds	r7, #16
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	bd80      	pop	{r7, pc}

0800d6aa <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d6aa:	b480      	push	{r7}
 800d6ac:	b083      	sub	sp, #12
 800d6ae:	af00      	add	r7, sp, #0
 800d6b0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	681a      	ldr	r2, [r3, #0]
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800d6c0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	2220      	movs	r2, #32
 800d6c6:	675a      	str	r2, [r3, #116]	; 0x74
}
 800d6c8:	bf00      	nop
 800d6ca:	370c      	adds	r7, #12
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d2:	4770      	bx	lr

0800d6d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d6d4:	b480      	push	{r7}
 800d6d6:	b083      	sub	sp, #12
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	681a      	ldr	r2, [r3, #0]
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d6ea:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	689a      	ldr	r2, [r3, #8]
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f022 0201 	bic.w	r2, r2, #1
 800d6fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2220      	movs	r2, #32
 800d700:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2200      	movs	r2, #0
 800d706:	661a      	str	r2, [r3, #96]	; 0x60
}
 800d708:	bf00      	nop
 800d70a:	370c      	adds	r7, #12
 800d70c:	46bd      	mov	sp, r7
 800d70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d712:	4770      	bx	lr

0800d714 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d714:	b580      	push	{r7, lr}
 800d716:	b084      	sub	sp, #16
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d720:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	f003 0320 	and.w	r3, r3, #32
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d11e      	bne.n	800d76e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2200      	movs	r2, #0
 800d734:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	681a      	ldr	r2, [r3, #0]
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d746:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	689a      	ldr	r2, [r3, #8]
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	f022 0201 	bic.w	r2, r2, #1
 800d756:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	689a      	ldr	r2, [r3, #8]
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d766:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	2220      	movs	r2, #32
 800d76c:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800d76e:	68f8      	ldr	r0, [r7, #12]
 800d770:	f7f6 fa7e 	bl	8003c70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d774:	bf00      	nop
 800d776:	3710      	adds	r7, #16
 800d778:	46bd      	mov	sp, r7
 800d77a:	bd80      	pop	{r7, pc}

0800d77c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b084      	sub	sp, #16
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d788:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800d78a:	68f8      	ldr	r0, [r7, #12]
 800d78c:	f7ff fb02 	bl	800cd94 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d790:	bf00      	nop
 800d792:	3710      	adds	r7, #16
 800d794:	46bd      	mov	sp, r7
 800d796:	bd80      	pop	{r7, pc}

0800d798 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b086      	sub	sp, #24
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7a4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d7a6:	697b      	ldr	r3, [r7, #20]
 800d7a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d7aa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d7ac:	697b      	ldr	r3, [r7, #20]
 800d7ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d7b0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d7b2:	697b      	ldr	r3, [r7, #20]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	689b      	ldr	r3, [r3, #8]
 800d7b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7bc:	2b80      	cmp	r3, #128	; 0x80
 800d7be:	d109      	bne.n	800d7d4 <UART_DMAError+0x3c>
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	2b21      	cmp	r3, #33	; 0x21
 800d7c4:	d106      	bne.n	800d7d4 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d7c6:	697b      	ldr	r3, [r7, #20]
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800d7ce:	6978      	ldr	r0, [r7, #20]
 800d7d0:	f7ff ff6b 	bl	800d6aa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d7d4:	697b      	ldr	r3, [r7, #20]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	689b      	ldr	r3, [r3, #8]
 800d7da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7de:	2b40      	cmp	r3, #64	; 0x40
 800d7e0:	d109      	bne.n	800d7f6 <UART_DMAError+0x5e>
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	2b22      	cmp	r3, #34	; 0x22
 800d7e6:	d106      	bne.n	800d7f6 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d7e8:	697b      	ldr	r3, [r7, #20]
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800d7f0:	6978      	ldr	r0, [r7, #20]
 800d7f2:	f7ff ff6f 	bl	800d6d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d7f6:	697b      	ldr	r3, [r7, #20]
 800d7f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d7fa:	f043 0210 	orr.w	r2, r3, #16
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d802:	6978      	ldr	r0, [r7, #20]
 800d804:	f7ff fad0 	bl	800cda8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d808:	bf00      	nop
 800d80a:	3718      	adds	r7, #24
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bd80      	pop	{r7, pc}

0800d810 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d810:	b580      	push	{r7, lr}
 800d812:	b084      	sub	sp, #16
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d81c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	2200      	movs	r2, #0
 800d822:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	2200      	movs	r2, #0
 800d82a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d82e:	68f8      	ldr	r0, [r7, #12]
 800d830:	f7ff faba 	bl	800cda8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d834:	bf00      	nop
 800d836:	3710      	adds	r7, #16
 800d838:	46bd      	mov	sp, r7
 800d83a:	bd80      	pop	{r7, pc}

0800d83c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d83c:	b580      	push	{r7, lr}
 800d83e:	b082      	sub	sp, #8
 800d840:	af00      	add	r7, sp, #0
 800d842:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	681a      	ldr	r2, [r3, #0]
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d852:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	2220      	movs	r2, #32
 800d858:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	2200      	movs	r2, #0
 800d85e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d860:	6878      	ldr	r0, [r7, #4]
 800d862:	f7ff fa8d 	bl	800cd80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d866:	bf00      	nop
 800d868:	3708      	adds	r7, #8
 800d86a:	46bd      	mov	sp, r7
 800d86c:	bd80      	pop	{r7, pc}

0800d86e <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d86e:	b580      	push	{r7, lr}
 800d870:	b084      	sub	sp, #16
 800d872:	af00      	add	r7, sp, #0
 800d874:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d87c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d882:	2b22      	cmp	r3, #34	; 0x22
 800d884:	d13a      	bne.n	800d8fc <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d88c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d88e:	89bb      	ldrh	r3, [r7, #12]
 800d890:	b2d9      	uxtb	r1, r3
 800d892:	89fb      	ldrh	r3, [r7, #14]
 800d894:	b2da      	uxtb	r2, r3
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d89a:	400a      	ands	r2, r1
 800d89c:	b2d2      	uxtb	r2, r2
 800d89e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d8a4:	1c5a      	adds	r2, r3, #1
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d8b0:	b29b      	uxth	r3, r3
 800d8b2:	3b01      	subs	r3, #1
 800d8b4:	b29a      	uxth	r2, r3
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d8c2:	b29b      	uxth	r3, r3
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d123      	bne.n	800d910 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	681a      	ldr	r2, [r3, #0]
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d8d6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	689a      	ldr	r2, [r3, #8]
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	f022 0201 	bic.w	r2, r2, #1
 800d8e6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	2220      	movs	r2, #32
 800d8ec:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800d8f4:	6878      	ldr	r0, [r7, #4]
 800d8f6:	f7f6 f9bb 	bl	8003c70 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d8fa:	e009      	b.n	800d910 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	8b1b      	ldrh	r3, [r3, #24]
 800d902:	b29a      	uxth	r2, r3
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	f042 0208 	orr.w	r2, r2, #8
 800d90c:	b292      	uxth	r2, r2
 800d90e:	831a      	strh	r2, [r3, #24]
}
 800d910:	bf00      	nop
 800d912:	3710      	adds	r7, #16
 800d914:	46bd      	mov	sp, r7
 800d916:	bd80      	pop	{r7, pc}

0800d918 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b084      	sub	sp, #16
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d926:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d92c:	2b22      	cmp	r3, #34	; 0x22
 800d92e:	d13a      	bne.n	800d9a6 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d936:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d93c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800d93e:	89ba      	ldrh	r2, [r7, #12]
 800d940:	89fb      	ldrh	r3, [r7, #14]
 800d942:	4013      	ands	r3, r2
 800d944:	b29a      	uxth	r2, r3
 800d946:	68bb      	ldr	r3, [r7, #8]
 800d948:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d94e:	1c9a      	adds	r2, r3, #2
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d95a:	b29b      	uxth	r3, r3
 800d95c:	3b01      	subs	r3, #1
 800d95e:	b29a      	uxth	r2, r3
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d96c:	b29b      	uxth	r3, r3
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d123      	bne.n	800d9ba <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	681a      	ldr	r2, [r3, #0]
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d980:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	689a      	ldr	r2, [r3, #8]
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	f022 0201 	bic.w	r2, r2, #1
 800d990:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2220      	movs	r2, #32
 800d996:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2200      	movs	r2, #0
 800d99c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800d99e:	6878      	ldr	r0, [r7, #4]
 800d9a0:	f7f6 f966 	bl	8003c70 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d9a4:	e009      	b.n	800d9ba <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	8b1b      	ldrh	r3, [r3, #24]
 800d9ac:	b29a      	uxth	r2, r3
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	f042 0208 	orr.w	r2, r2, #8
 800d9b6:	b292      	uxth	r2, r2
 800d9b8:	831a      	strh	r2, [r3, #24]
}
 800d9ba:	bf00      	nop
 800d9bc:	3710      	adds	r7, #16
 800d9be:	46bd      	mov	sp, r7
 800d9c0:	bd80      	pop	{r7, pc}

0800d9c2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d9c2:	b480      	push	{r7}
 800d9c4:	b083      	sub	sp, #12
 800d9c6:	af00      	add	r7, sp, #0
 800d9c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d9ca:	bf00      	nop
 800d9cc:	370c      	adds	r7, #12
 800d9ce:	46bd      	mov	sp, r7
 800d9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d4:	4770      	bx	lr

0800d9d6 <atoi>:
 800d9d6:	220a      	movs	r2, #10
 800d9d8:	2100      	movs	r1, #0
 800d9da:	f000 ba6f 	b.w	800debc <strtol>
	...

0800d9e0 <__errno>:
 800d9e0:	4b01      	ldr	r3, [pc, #4]	; (800d9e8 <__errno+0x8>)
 800d9e2:	6818      	ldr	r0, [r3, #0]
 800d9e4:	4770      	bx	lr
 800d9e6:	bf00      	nop
 800d9e8:	2000002c 	.word	0x2000002c

0800d9ec <index>:
 800d9ec:	f000 b99e 	b.w	800dd2c <strchr>

0800d9f0 <__libc_init_array>:
 800d9f0:	b570      	push	{r4, r5, r6, lr}
 800d9f2:	4e0d      	ldr	r6, [pc, #52]	; (800da28 <__libc_init_array+0x38>)
 800d9f4:	4c0d      	ldr	r4, [pc, #52]	; (800da2c <__libc_init_array+0x3c>)
 800d9f6:	1ba4      	subs	r4, r4, r6
 800d9f8:	10a4      	asrs	r4, r4, #2
 800d9fa:	2500      	movs	r5, #0
 800d9fc:	42a5      	cmp	r5, r4
 800d9fe:	d109      	bne.n	800da14 <__libc_init_array+0x24>
 800da00:	4e0b      	ldr	r6, [pc, #44]	; (800da30 <__libc_init_array+0x40>)
 800da02:	4c0c      	ldr	r4, [pc, #48]	; (800da34 <__libc_init_array+0x44>)
 800da04:	f002 fcca 	bl	801039c <_init>
 800da08:	1ba4      	subs	r4, r4, r6
 800da0a:	10a4      	asrs	r4, r4, #2
 800da0c:	2500      	movs	r5, #0
 800da0e:	42a5      	cmp	r5, r4
 800da10:	d105      	bne.n	800da1e <__libc_init_array+0x2e>
 800da12:	bd70      	pop	{r4, r5, r6, pc}
 800da14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800da18:	4798      	blx	r3
 800da1a:	3501      	adds	r5, #1
 800da1c:	e7ee      	b.n	800d9fc <__libc_init_array+0xc>
 800da1e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800da22:	4798      	blx	r3
 800da24:	3501      	adds	r5, #1
 800da26:	e7f2      	b.n	800da0e <__libc_init_array+0x1e>
 800da28:	08011270 	.word	0x08011270
 800da2c:	08011270 	.word	0x08011270
 800da30:	08011270 	.word	0x08011270
 800da34:	08011274 	.word	0x08011274

0800da38 <malloc>:
 800da38:	4b02      	ldr	r3, [pc, #8]	; (800da44 <malloc+0xc>)
 800da3a:	4601      	mov	r1, r0
 800da3c:	6818      	ldr	r0, [r3, #0]
 800da3e:	f000 b86d 	b.w	800db1c <_malloc_r>
 800da42:	bf00      	nop
 800da44:	2000002c 	.word	0x2000002c

0800da48 <free>:
 800da48:	4b02      	ldr	r3, [pc, #8]	; (800da54 <free+0xc>)
 800da4a:	4601      	mov	r1, r0
 800da4c:	6818      	ldr	r0, [r3, #0]
 800da4e:	f000 b817 	b.w	800da80 <_free_r>
 800da52:	bf00      	nop
 800da54:	2000002c 	.word	0x2000002c

0800da58 <memcpy>:
 800da58:	b510      	push	{r4, lr}
 800da5a:	1e43      	subs	r3, r0, #1
 800da5c:	440a      	add	r2, r1
 800da5e:	4291      	cmp	r1, r2
 800da60:	d100      	bne.n	800da64 <memcpy+0xc>
 800da62:	bd10      	pop	{r4, pc}
 800da64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da6c:	e7f7      	b.n	800da5e <memcpy+0x6>

0800da6e <memset>:
 800da6e:	4402      	add	r2, r0
 800da70:	4603      	mov	r3, r0
 800da72:	4293      	cmp	r3, r2
 800da74:	d100      	bne.n	800da78 <memset+0xa>
 800da76:	4770      	bx	lr
 800da78:	f803 1b01 	strb.w	r1, [r3], #1
 800da7c:	e7f9      	b.n	800da72 <memset+0x4>
	...

0800da80 <_free_r>:
 800da80:	b538      	push	{r3, r4, r5, lr}
 800da82:	4605      	mov	r5, r0
 800da84:	2900      	cmp	r1, #0
 800da86:	d045      	beq.n	800db14 <_free_r+0x94>
 800da88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da8c:	1f0c      	subs	r4, r1, #4
 800da8e:	2b00      	cmp	r3, #0
 800da90:	bfb8      	it	lt
 800da92:	18e4      	addlt	r4, r4, r3
 800da94:	f000 fcdc 	bl	800e450 <__malloc_lock>
 800da98:	4a1f      	ldr	r2, [pc, #124]	; (800db18 <_free_r+0x98>)
 800da9a:	6813      	ldr	r3, [r2, #0]
 800da9c:	4610      	mov	r0, r2
 800da9e:	b933      	cbnz	r3, 800daae <_free_r+0x2e>
 800daa0:	6063      	str	r3, [r4, #4]
 800daa2:	6014      	str	r4, [r2, #0]
 800daa4:	4628      	mov	r0, r5
 800daa6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800daaa:	f000 bcd2 	b.w	800e452 <__malloc_unlock>
 800daae:	42a3      	cmp	r3, r4
 800dab0:	d90c      	bls.n	800dacc <_free_r+0x4c>
 800dab2:	6821      	ldr	r1, [r4, #0]
 800dab4:	1862      	adds	r2, r4, r1
 800dab6:	4293      	cmp	r3, r2
 800dab8:	bf04      	itt	eq
 800daba:	681a      	ldreq	r2, [r3, #0]
 800dabc:	685b      	ldreq	r3, [r3, #4]
 800dabe:	6063      	str	r3, [r4, #4]
 800dac0:	bf04      	itt	eq
 800dac2:	1852      	addeq	r2, r2, r1
 800dac4:	6022      	streq	r2, [r4, #0]
 800dac6:	6004      	str	r4, [r0, #0]
 800dac8:	e7ec      	b.n	800daa4 <_free_r+0x24>
 800daca:	4613      	mov	r3, r2
 800dacc:	685a      	ldr	r2, [r3, #4]
 800dace:	b10a      	cbz	r2, 800dad4 <_free_r+0x54>
 800dad0:	42a2      	cmp	r2, r4
 800dad2:	d9fa      	bls.n	800daca <_free_r+0x4a>
 800dad4:	6819      	ldr	r1, [r3, #0]
 800dad6:	1858      	adds	r0, r3, r1
 800dad8:	42a0      	cmp	r0, r4
 800dada:	d10b      	bne.n	800daf4 <_free_r+0x74>
 800dadc:	6820      	ldr	r0, [r4, #0]
 800dade:	4401      	add	r1, r0
 800dae0:	1858      	adds	r0, r3, r1
 800dae2:	4282      	cmp	r2, r0
 800dae4:	6019      	str	r1, [r3, #0]
 800dae6:	d1dd      	bne.n	800daa4 <_free_r+0x24>
 800dae8:	6810      	ldr	r0, [r2, #0]
 800daea:	6852      	ldr	r2, [r2, #4]
 800daec:	605a      	str	r2, [r3, #4]
 800daee:	4401      	add	r1, r0
 800daf0:	6019      	str	r1, [r3, #0]
 800daf2:	e7d7      	b.n	800daa4 <_free_r+0x24>
 800daf4:	d902      	bls.n	800dafc <_free_r+0x7c>
 800daf6:	230c      	movs	r3, #12
 800daf8:	602b      	str	r3, [r5, #0]
 800dafa:	e7d3      	b.n	800daa4 <_free_r+0x24>
 800dafc:	6820      	ldr	r0, [r4, #0]
 800dafe:	1821      	adds	r1, r4, r0
 800db00:	428a      	cmp	r2, r1
 800db02:	bf04      	itt	eq
 800db04:	6811      	ldreq	r1, [r2, #0]
 800db06:	6852      	ldreq	r2, [r2, #4]
 800db08:	6062      	str	r2, [r4, #4]
 800db0a:	bf04      	itt	eq
 800db0c:	1809      	addeq	r1, r1, r0
 800db0e:	6021      	streq	r1, [r4, #0]
 800db10:	605c      	str	r4, [r3, #4]
 800db12:	e7c7      	b.n	800daa4 <_free_r+0x24>
 800db14:	bd38      	pop	{r3, r4, r5, pc}
 800db16:	bf00      	nop
 800db18:	20000260 	.word	0x20000260

0800db1c <_malloc_r>:
 800db1c:	b570      	push	{r4, r5, r6, lr}
 800db1e:	1ccd      	adds	r5, r1, #3
 800db20:	f025 0503 	bic.w	r5, r5, #3
 800db24:	3508      	adds	r5, #8
 800db26:	2d0c      	cmp	r5, #12
 800db28:	bf38      	it	cc
 800db2a:	250c      	movcc	r5, #12
 800db2c:	2d00      	cmp	r5, #0
 800db2e:	4606      	mov	r6, r0
 800db30:	db01      	blt.n	800db36 <_malloc_r+0x1a>
 800db32:	42a9      	cmp	r1, r5
 800db34:	d903      	bls.n	800db3e <_malloc_r+0x22>
 800db36:	230c      	movs	r3, #12
 800db38:	6033      	str	r3, [r6, #0]
 800db3a:	2000      	movs	r0, #0
 800db3c:	bd70      	pop	{r4, r5, r6, pc}
 800db3e:	f000 fc87 	bl	800e450 <__malloc_lock>
 800db42:	4a21      	ldr	r2, [pc, #132]	; (800dbc8 <_malloc_r+0xac>)
 800db44:	6814      	ldr	r4, [r2, #0]
 800db46:	4621      	mov	r1, r4
 800db48:	b991      	cbnz	r1, 800db70 <_malloc_r+0x54>
 800db4a:	4c20      	ldr	r4, [pc, #128]	; (800dbcc <_malloc_r+0xb0>)
 800db4c:	6823      	ldr	r3, [r4, #0]
 800db4e:	b91b      	cbnz	r3, 800db58 <_malloc_r+0x3c>
 800db50:	4630      	mov	r0, r6
 800db52:	f000 f8bb 	bl	800dccc <_sbrk_r>
 800db56:	6020      	str	r0, [r4, #0]
 800db58:	4629      	mov	r1, r5
 800db5a:	4630      	mov	r0, r6
 800db5c:	f000 f8b6 	bl	800dccc <_sbrk_r>
 800db60:	1c43      	adds	r3, r0, #1
 800db62:	d124      	bne.n	800dbae <_malloc_r+0x92>
 800db64:	230c      	movs	r3, #12
 800db66:	6033      	str	r3, [r6, #0]
 800db68:	4630      	mov	r0, r6
 800db6a:	f000 fc72 	bl	800e452 <__malloc_unlock>
 800db6e:	e7e4      	b.n	800db3a <_malloc_r+0x1e>
 800db70:	680b      	ldr	r3, [r1, #0]
 800db72:	1b5b      	subs	r3, r3, r5
 800db74:	d418      	bmi.n	800dba8 <_malloc_r+0x8c>
 800db76:	2b0b      	cmp	r3, #11
 800db78:	d90f      	bls.n	800db9a <_malloc_r+0x7e>
 800db7a:	600b      	str	r3, [r1, #0]
 800db7c:	50cd      	str	r5, [r1, r3]
 800db7e:	18cc      	adds	r4, r1, r3
 800db80:	4630      	mov	r0, r6
 800db82:	f000 fc66 	bl	800e452 <__malloc_unlock>
 800db86:	f104 000b 	add.w	r0, r4, #11
 800db8a:	1d23      	adds	r3, r4, #4
 800db8c:	f020 0007 	bic.w	r0, r0, #7
 800db90:	1ac3      	subs	r3, r0, r3
 800db92:	d0d3      	beq.n	800db3c <_malloc_r+0x20>
 800db94:	425a      	negs	r2, r3
 800db96:	50e2      	str	r2, [r4, r3]
 800db98:	e7d0      	b.n	800db3c <_malloc_r+0x20>
 800db9a:	428c      	cmp	r4, r1
 800db9c:	684b      	ldr	r3, [r1, #4]
 800db9e:	bf16      	itet	ne
 800dba0:	6063      	strne	r3, [r4, #4]
 800dba2:	6013      	streq	r3, [r2, #0]
 800dba4:	460c      	movne	r4, r1
 800dba6:	e7eb      	b.n	800db80 <_malloc_r+0x64>
 800dba8:	460c      	mov	r4, r1
 800dbaa:	6849      	ldr	r1, [r1, #4]
 800dbac:	e7cc      	b.n	800db48 <_malloc_r+0x2c>
 800dbae:	1cc4      	adds	r4, r0, #3
 800dbb0:	f024 0403 	bic.w	r4, r4, #3
 800dbb4:	42a0      	cmp	r0, r4
 800dbb6:	d005      	beq.n	800dbc4 <_malloc_r+0xa8>
 800dbb8:	1a21      	subs	r1, r4, r0
 800dbba:	4630      	mov	r0, r6
 800dbbc:	f000 f886 	bl	800dccc <_sbrk_r>
 800dbc0:	3001      	adds	r0, #1
 800dbc2:	d0cf      	beq.n	800db64 <_malloc_r+0x48>
 800dbc4:	6025      	str	r5, [r4, #0]
 800dbc6:	e7db      	b.n	800db80 <_malloc_r+0x64>
 800dbc8:	20000260 	.word	0x20000260
 800dbcc:	20000264 	.word	0x20000264

0800dbd0 <iprintf>:
 800dbd0:	b40f      	push	{r0, r1, r2, r3}
 800dbd2:	4b0a      	ldr	r3, [pc, #40]	; (800dbfc <iprintf+0x2c>)
 800dbd4:	b513      	push	{r0, r1, r4, lr}
 800dbd6:	681c      	ldr	r4, [r3, #0]
 800dbd8:	b124      	cbz	r4, 800dbe4 <iprintf+0x14>
 800dbda:	69a3      	ldr	r3, [r4, #24]
 800dbdc:	b913      	cbnz	r3, 800dbe4 <iprintf+0x14>
 800dbde:	4620      	mov	r0, r4
 800dbe0:	f000 fb32 	bl	800e248 <__sinit>
 800dbe4:	ab05      	add	r3, sp, #20
 800dbe6:	9a04      	ldr	r2, [sp, #16]
 800dbe8:	68a1      	ldr	r1, [r4, #8]
 800dbea:	9301      	str	r3, [sp, #4]
 800dbec:	4620      	mov	r0, r4
 800dbee:	f000 fdad 	bl	800e74c <_vfiprintf_r>
 800dbf2:	b002      	add	sp, #8
 800dbf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dbf8:	b004      	add	sp, #16
 800dbfa:	4770      	bx	lr
 800dbfc:	2000002c 	.word	0x2000002c

0800dc00 <_puts_r>:
 800dc00:	b570      	push	{r4, r5, r6, lr}
 800dc02:	460e      	mov	r6, r1
 800dc04:	4605      	mov	r5, r0
 800dc06:	b118      	cbz	r0, 800dc10 <_puts_r+0x10>
 800dc08:	6983      	ldr	r3, [r0, #24]
 800dc0a:	b90b      	cbnz	r3, 800dc10 <_puts_r+0x10>
 800dc0c:	f000 fb1c 	bl	800e248 <__sinit>
 800dc10:	69ab      	ldr	r3, [r5, #24]
 800dc12:	68ac      	ldr	r4, [r5, #8]
 800dc14:	b913      	cbnz	r3, 800dc1c <_puts_r+0x1c>
 800dc16:	4628      	mov	r0, r5
 800dc18:	f000 fb16 	bl	800e248 <__sinit>
 800dc1c:	4b23      	ldr	r3, [pc, #140]	; (800dcac <_puts_r+0xac>)
 800dc1e:	429c      	cmp	r4, r3
 800dc20:	d117      	bne.n	800dc52 <_puts_r+0x52>
 800dc22:	686c      	ldr	r4, [r5, #4]
 800dc24:	89a3      	ldrh	r3, [r4, #12]
 800dc26:	071b      	lsls	r3, r3, #28
 800dc28:	d51d      	bpl.n	800dc66 <_puts_r+0x66>
 800dc2a:	6923      	ldr	r3, [r4, #16]
 800dc2c:	b1db      	cbz	r3, 800dc66 <_puts_r+0x66>
 800dc2e:	3e01      	subs	r6, #1
 800dc30:	68a3      	ldr	r3, [r4, #8]
 800dc32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800dc36:	3b01      	subs	r3, #1
 800dc38:	60a3      	str	r3, [r4, #8]
 800dc3a:	b9e9      	cbnz	r1, 800dc78 <_puts_r+0x78>
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	da2e      	bge.n	800dc9e <_puts_r+0x9e>
 800dc40:	4622      	mov	r2, r4
 800dc42:	210a      	movs	r1, #10
 800dc44:	4628      	mov	r0, r5
 800dc46:	f000 f94f 	bl	800dee8 <__swbuf_r>
 800dc4a:	3001      	adds	r0, #1
 800dc4c:	d011      	beq.n	800dc72 <_puts_r+0x72>
 800dc4e:	200a      	movs	r0, #10
 800dc50:	e011      	b.n	800dc76 <_puts_r+0x76>
 800dc52:	4b17      	ldr	r3, [pc, #92]	; (800dcb0 <_puts_r+0xb0>)
 800dc54:	429c      	cmp	r4, r3
 800dc56:	d101      	bne.n	800dc5c <_puts_r+0x5c>
 800dc58:	68ac      	ldr	r4, [r5, #8]
 800dc5a:	e7e3      	b.n	800dc24 <_puts_r+0x24>
 800dc5c:	4b15      	ldr	r3, [pc, #84]	; (800dcb4 <_puts_r+0xb4>)
 800dc5e:	429c      	cmp	r4, r3
 800dc60:	bf08      	it	eq
 800dc62:	68ec      	ldreq	r4, [r5, #12]
 800dc64:	e7de      	b.n	800dc24 <_puts_r+0x24>
 800dc66:	4621      	mov	r1, r4
 800dc68:	4628      	mov	r0, r5
 800dc6a:	f000 f98f 	bl	800df8c <__swsetup_r>
 800dc6e:	2800      	cmp	r0, #0
 800dc70:	d0dd      	beq.n	800dc2e <_puts_r+0x2e>
 800dc72:	f04f 30ff 	mov.w	r0, #4294967295
 800dc76:	bd70      	pop	{r4, r5, r6, pc}
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	da04      	bge.n	800dc86 <_puts_r+0x86>
 800dc7c:	69a2      	ldr	r2, [r4, #24]
 800dc7e:	429a      	cmp	r2, r3
 800dc80:	dc06      	bgt.n	800dc90 <_puts_r+0x90>
 800dc82:	290a      	cmp	r1, #10
 800dc84:	d004      	beq.n	800dc90 <_puts_r+0x90>
 800dc86:	6823      	ldr	r3, [r4, #0]
 800dc88:	1c5a      	adds	r2, r3, #1
 800dc8a:	6022      	str	r2, [r4, #0]
 800dc8c:	7019      	strb	r1, [r3, #0]
 800dc8e:	e7cf      	b.n	800dc30 <_puts_r+0x30>
 800dc90:	4622      	mov	r2, r4
 800dc92:	4628      	mov	r0, r5
 800dc94:	f000 f928 	bl	800dee8 <__swbuf_r>
 800dc98:	3001      	adds	r0, #1
 800dc9a:	d1c9      	bne.n	800dc30 <_puts_r+0x30>
 800dc9c:	e7e9      	b.n	800dc72 <_puts_r+0x72>
 800dc9e:	6823      	ldr	r3, [r4, #0]
 800dca0:	200a      	movs	r0, #10
 800dca2:	1c5a      	adds	r2, r3, #1
 800dca4:	6022      	str	r2, [r4, #0]
 800dca6:	7018      	strb	r0, [r3, #0]
 800dca8:	e7e5      	b.n	800dc76 <_puts_r+0x76>
 800dcaa:	bf00      	nop
 800dcac:	080110a0 	.word	0x080110a0
 800dcb0:	080110c0 	.word	0x080110c0
 800dcb4:	08011080 	.word	0x08011080

0800dcb8 <puts>:
 800dcb8:	4b02      	ldr	r3, [pc, #8]	; (800dcc4 <puts+0xc>)
 800dcba:	4601      	mov	r1, r0
 800dcbc:	6818      	ldr	r0, [r3, #0]
 800dcbe:	f7ff bf9f 	b.w	800dc00 <_puts_r>
 800dcc2:	bf00      	nop
 800dcc4:	2000002c 	.word	0x2000002c

0800dcc8 <rindex>:
 800dcc8:	f000 b84f 	b.w	800dd6a <strrchr>

0800dccc <_sbrk_r>:
 800dccc:	b538      	push	{r3, r4, r5, lr}
 800dcce:	4c06      	ldr	r4, [pc, #24]	; (800dce8 <_sbrk_r+0x1c>)
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	4605      	mov	r5, r0
 800dcd4:	4608      	mov	r0, r1
 800dcd6:	6023      	str	r3, [r4, #0]
 800dcd8:	f7f7 fe26 	bl	8005928 <_sbrk>
 800dcdc:	1c43      	adds	r3, r0, #1
 800dcde:	d102      	bne.n	800dce6 <_sbrk_r+0x1a>
 800dce0:	6823      	ldr	r3, [r4, #0]
 800dce2:	b103      	cbz	r3, 800dce6 <_sbrk_r+0x1a>
 800dce4:	602b      	str	r3, [r5, #0]
 800dce6:	bd38      	pop	{r3, r4, r5, pc}
 800dce8:	2000105c 	.word	0x2000105c

0800dcec <siprintf>:
 800dcec:	b40e      	push	{r1, r2, r3}
 800dcee:	b500      	push	{lr}
 800dcf0:	b09c      	sub	sp, #112	; 0x70
 800dcf2:	ab1d      	add	r3, sp, #116	; 0x74
 800dcf4:	9002      	str	r0, [sp, #8]
 800dcf6:	9006      	str	r0, [sp, #24]
 800dcf8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dcfc:	4809      	ldr	r0, [pc, #36]	; (800dd24 <siprintf+0x38>)
 800dcfe:	9107      	str	r1, [sp, #28]
 800dd00:	9104      	str	r1, [sp, #16]
 800dd02:	4909      	ldr	r1, [pc, #36]	; (800dd28 <siprintf+0x3c>)
 800dd04:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd08:	9105      	str	r1, [sp, #20]
 800dd0a:	6800      	ldr	r0, [r0, #0]
 800dd0c:	9301      	str	r3, [sp, #4]
 800dd0e:	a902      	add	r1, sp, #8
 800dd10:	f000 fbfa 	bl	800e508 <_svfiprintf_r>
 800dd14:	9b02      	ldr	r3, [sp, #8]
 800dd16:	2200      	movs	r2, #0
 800dd18:	701a      	strb	r2, [r3, #0]
 800dd1a:	b01c      	add	sp, #112	; 0x70
 800dd1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd20:	b003      	add	sp, #12
 800dd22:	4770      	bx	lr
 800dd24:	2000002c 	.word	0x2000002c
 800dd28:	ffff0208 	.word	0xffff0208

0800dd2c <strchr>:
 800dd2c:	b2c9      	uxtb	r1, r1
 800dd2e:	4603      	mov	r3, r0
 800dd30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd34:	b11a      	cbz	r2, 800dd3e <strchr+0x12>
 800dd36:	428a      	cmp	r2, r1
 800dd38:	d1f9      	bne.n	800dd2e <strchr+0x2>
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	4770      	bx	lr
 800dd3e:	2900      	cmp	r1, #0
 800dd40:	bf18      	it	ne
 800dd42:	2300      	movne	r3, #0
 800dd44:	e7f9      	b.n	800dd3a <strchr+0xe>

0800dd46 <strncmp>:
 800dd46:	b510      	push	{r4, lr}
 800dd48:	b16a      	cbz	r2, 800dd66 <strncmp+0x20>
 800dd4a:	3901      	subs	r1, #1
 800dd4c:	1884      	adds	r4, r0, r2
 800dd4e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800dd52:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800dd56:	4293      	cmp	r3, r2
 800dd58:	d103      	bne.n	800dd62 <strncmp+0x1c>
 800dd5a:	42a0      	cmp	r0, r4
 800dd5c:	d001      	beq.n	800dd62 <strncmp+0x1c>
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d1f5      	bne.n	800dd4e <strncmp+0x8>
 800dd62:	1a98      	subs	r0, r3, r2
 800dd64:	bd10      	pop	{r4, pc}
 800dd66:	4610      	mov	r0, r2
 800dd68:	e7fc      	b.n	800dd64 <strncmp+0x1e>

0800dd6a <strrchr>:
 800dd6a:	b538      	push	{r3, r4, r5, lr}
 800dd6c:	4603      	mov	r3, r0
 800dd6e:	460d      	mov	r5, r1
 800dd70:	b969      	cbnz	r1, 800dd8e <strrchr+0x24>
 800dd72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd76:	f7ff bfd9 	b.w	800dd2c <strchr>
 800dd7a:	1c43      	adds	r3, r0, #1
 800dd7c:	4604      	mov	r4, r0
 800dd7e:	4629      	mov	r1, r5
 800dd80:	4618      	mov	r0, r3
 800dd82:	f7ff ffd3 	bl	800dd2c <strchr>
 800dd86:	2800      	cmp	r0, #0
 800dd88:	d1f7      	bne.n	800dd7a <strrchr+0x10>
 800dd8a:	4620      	mov	r0, r4
 800dd8c:	bd38      	pop	{r3, r4, r5, pc}
 800dd8e:	2400      	movs	r4, #0
 800dd90:	e7f5      	b.n	800dd7e <strrchr+0x14>

0800dd92 <strstr>:
 800dd92:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd94:	7803      	ldrb	r3, [r0, #0]
 800dd96:	b17b      	cbz	r3, 800ddb8 <strstr+0x26>
 800dd98:	4604      	mov	r4, r0
 800dd9a:	7823      	ldrb	r3, [r4, #0]
 800dd9c:	4620      	mov	r0, r4
 800dd9e:	1c66      	adds	r6, r4, #1
 800dda0:	b17b      	cbz	r3, 800ddc2 <strstr+0x30>
 800dda2:	1e4a      	subs	r2, r1, #1
 800dda4:	1e63      	subs	r3, r4, #1
 800dda6:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800ddaa:	b14d      	cbz	r5, 800ddc0 <strstr+0x2e>
 800ddac:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800ddb0:	42af      	cmp	r7, r5
 800ddb2:	4634      	mov	r4, r6
 800ddb4:	d0f7      	beq.n	800dda6 <strstr+0x14>
 800ddb6:	e7f0      	b.n	800dd9a <strstr+0x8>
 800ddb8:	780b      	ldrb	r3, [r1, #0]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	bf18      	it	ne
 800ddbe:	2000      	movne	r0, #0
 800ddc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	e7fc      	b.n	800ddc0 <strstr+0x2e>

0800ddc6 <_strtol_l.isra.0>:
 800ddc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ddca:	4680      	mov	r8, r0
 800ddcc:	4689      	mov	r9, r1
 800ddce:	4692      	mov	sl, r2
 800ddd0:	461e      	mov	r6, r3
 800ddd2:	460f      	mov	r7, r1
 800ddd4:	463d      	mov	r5, r7
 800ddd6:	9808      	ldr	r0, [sp, #32]
 800ddd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dddc:	f000 fabe 	bl	800e35c <__locale_ctype_ptr_l>
 800dde0:	4420      	add	r0, r4
 800dde2:	7843      	ldrb	r3, [r0, #1]
 800dde4:	f013 0308 	ands.w	r3, r3, #8
 800dde8:	d132      	bne.n	800de50 <_strtol_l.isra.0+0x8a>
 800ddea:	2c2d      	cmp	r4, #45	; 0x2d
 800ddec:	d132      	bne.n	800de54 <_strtol_l.isra.0+0x8e>
 800ddee:	787c      	ldrb	r4, [r7, #1]
 800ddf0:	1cbd      	adds	r5, r7, #2
 800ddf2:	2201      	movs	r2, #1
 800ddf4:	2e00      	cmp	r6, #0
 800ddf6:	d05d      	beq.n	800deb4 <_strtol_l.isra.0+0xee>
 800ddf8:	2e10      	cmp	r6, #16
 800ddfa:	d109      	bne.n	800de10 <_strtol_l.isra.0+0x4a>
 800ddfc:	2c30      	cmp	r4, #48	; 0x30
 800ddfe:	d107      	bne.n	800de10 <_strtol_l.isra.0+0x4a>
 800de00:	782b      	ldrb	r3, [r5, #0]
 800de02:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800de06:	2b58      	cmp	r3, #88	; 0x58
 800de08:	d14f      	bne.n	800deaa <_strtol_l.isra.0+0xe4>
 800de0a:	786c      	ldrb	r4, [r5, #1]
 800de0c:	2610      	movs	r6, #16
 800de0e:	3502      	adds	r5, #2
 800de10:	2a00      	cmp	r2, #0
 800de12:	bf14      	ite	ne
 800de14:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800de18:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800de1c:	2700      	movs	r7, #0
 800de1e:	fbb1 fcf6 	udiv	ip, r1, r6
 800de22:	4638      	mov	r0, r7
 800de24:	fb06 1e1c 	mls	lr, r6, ip, r1
 800de28:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800de2c:	2b09      	cmp	r3, #9
 800de2e:	d817      	bhi.n	800de60 <_strtol_l.isra.0+0x9a>
 800de30:	461c      	mov	r4, r3
 800de32:	42a6      	cmp	r6, r4
 800de34:	dd23      	ble.n	800de7e <_strtol_l.isra.0+0xb8>
 800de36:	1c7b      	adds	r3, r7, #1
 800de38:	d007      	beq.n	800de4a <_strtol_l.isra.0+0x84>
 800de3a:	4584      	cmp	ip, r0
 800de3c:	d31c      	bcc.n	800de78 <_strtol_l.isra.0+0xb2>
 800de3e:	d101      	bne.n	800de44 <_strtol_l.isra.0+0x7e>
 800de40:	45a6      	cmp	lr, r4
 800de42:	db19      	blt.n	800de78 <_strtol_l.isra.0+0xb2>
 800de44:	fb00 4006 	mla	r0, r0, r6, r4
 800de48:	2701      	movs	r7, #1
 800de4a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800de4e:	e7eb      	b.n	800de28 <_strtol_l.isra.0+0x62>
 800de50:	462f      	mov	r7, r5
 800de52:	e7bf      	b.n	800ddd4 <_strtol_l.isra.0+0xe>
 800de54:	2c2b      	cmp	r4, #43	; 0x2b
 800de56:	bf04      	itt	eq
 800de58:	1cbd      	addeq	r5, r7, #2
 800de5a:	787c      	ldrbeq	r4, [r7, #1]
 800de5c:	461a      	mov	r2, r3
 800de5e:	e7c9      	b.n	800ddf4 <_strtol_l.isra.0+0x2e>
 800de60:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800de64:	2b19      	cmp	r3, #25
 800de66:	d801      	bhi.n	800de6c <_strtol_l.isra.0+0xa6>
 800de68:	3c37      	subs	r4, #55	; 0x37
 800de6a:	e7e2      	b.n	800de32 <_strtol_l.isra.0+0x6c>
 800de6c:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800de70:	2b19      	cmp	r3, #25
 800de72:	d804      	bhi.n	800de7e <_strtol_l.isra.0+0xb8>
 800de74:	3c57      	subs	r4, #87	; 0x57
 800de76:	e7dc      	b.n	800de32 <_strtol_l.isra.0+0x6c>
 800de78:	f04f 37ff 	mov.w	r7, #4294967295
 800de7c:	e7e5      	b.n	800de4a <_strtol_l.isra.0+0x84>
 800de7e:	1c7b      	adds	r3, r7, #1
 800de80:	d108      	bne.n	800de94 <_strtol_l.isra.0+0xce>
 800de82:	2322      	movs	r3, #34	; 0x22
 800de84:	f8c8 3000 	str.w	r3, [r8]
 800de88:	4608      	mov	r0, r1
 800de8a:	f1ba 0f00 	cmp.w	sl, #0
 800de8e:	d107      	bne.n	800dea0 <_strtol_l.isra.0+0xda>
 800de90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de94:	b102      	cbz	r2, 800de98 <_strtol_l.isra.0+0xd2>
 800de96:	4240      	negs	r0, r0
 800de98:	f1ba 0f00 	cmp.w	sl, #0
 800de9c:	d0f8      	beq.n	800de90 <_strtol_l.isra.0+0xca>
 800de9e:	b10f      	cbz	r7, 800dea4 <_strtol_l.isra.0+0xde>
 800dea0:	f105 39ff 	add.w	r9, r5, #4294967295
 800dea4:	f8ca 9000 	str.w	r9, [sl]
 800dea8:	e7f2      	b.n	800de90 <_strtol_l.isra.0+0xca>
 800deaa:	2430      	movs	r4, #48	; 0x30
 800deac:	2e00      	cmp	r6, #0
 800deae:	d1af      	bne.n	800de10 <_strtol_l.isra.0+0x4a>
 800deb0:	2608      	movs	r6, #8
 800deb2:	e7ad      	b.n	800de10 <_strtol_l.isra.0+0x4a>
 800deb4:	2c30      	cmp	r4, #48	; 0x30
 800deb6:	d0a3      	beq.n	800de00 <_strtol_l.isra.0+0x3a>
 800deb8:	260a      	movs	r6, #10
 800deba:	e7a9      	b.n	800de10 <_strtol_l.isra.0+0x4a>

0800debc <strtol>:
 800debc:	4b08      	ldr	r3, [pc, #32]	; (800dee0 <strtol+0x24>)
 800debe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dec0:	681c      	ldr	r4, [r3, #0]
 800dec2:	4d08      	ldr	r5, [pc, #32]	; (800dee4 <strtol+0x28>)
 800dec4:	6a23      	ldr	r3, [r4, #32]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	bf08      	it	eq
 800deca:	462b      	moveq	r3, r5
 800decc:	9300      	str	r3, [sp, #0]
 800dece:	4613      	mov	r3, r2
 800ded0:	460a      	mov	r2, r1
 800ded2:	4601      	mov	r1, r0
 800ded4:	4620      	mov	r0, r4
 800ded6:	f7ff ff76 	bl	800ddc6 <_strtol_l.isra.0>
 800deda:	b003      	add	sp, #12
 800dedc:	bd30      	pop	{r4, r5, pc}
 800dede:	bf00      	nop
 800dee0:	2000002c 	.word	0x2000002c
 800dee4:	20000090 	.word	0x20000090

0800dee8 <__swbuf_r>:
 800dee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deea:	460e      	mov	r6, r1
 800deec:	4614      	mov	r4, r2
 800deee:	4605      	mov	r5, r0
 800def0:	b118      	cbz	r0, 800defa <__swbuf_r+0x12>
 800def2:	6983      	ldr	r3, [r0, #24]
 800def4:	b90b      	cbnz	r3, 800defa <__swbuf_r+0x12>
 800def6:	f000 f9a7 	bl	800e248 <__sinit>
 800defa:	4b21      	ldr	r3, [pc, #132]	; (800df80 <__swbuf_r+0x98>)
 800defc:	429c      	cmp	r4, r3
 800defe:	d12a      	bne.n	800df56 <__swbuf_r+0x6e>
 800df00:	686c      	ldr	r4, [r5, #4]
 800df02:	69a3      	ldr	r3, [r4, #24]
 800df04:	60a3      	str	r3, [r4, #8]
 800df06:	89a3      	ldrh	r3, [r4, #12]
 800df08:	071a      	lsls	r2, r3, #28
 800df0a:	d52e      	bpl.n	800df6a <__swbuf_r+0x82>
 800df0c:	6923      	ldr	r3, [r4, #16]
 800df0e:	b363      	cbz	r3, 800df6a <__swbuf_r+0x82>
 800df10:	6923      	ldr	r3, [r4, #16]
 800df12:	6820      	ldr	r0, [r4, #0]
 800df14:	1ac0      	subs	r0, r0, r3
 800df16:	6963      	ldr	r3, [r4, #20]
 800df18:	b2f6      	uxtb	r6, r6
 800df1a:	4283      	cmp	r3, r0
 800df1c:	4637      	mov	r7, r6
 800df1e:	dc04      	bgt.n	800df2a <__swbuf_r+0x42>
 800df20:	4621      	mov	r1, r4
 800df22:	4628      	mov	r0, r5
 800df24:	f000 f926 	bl	800e174 <_fflush_r>
 800df28:	bb28      	cbnz	r0, 800df76 <__swbuf_r+0x8e>
 800df2a:	68a3      	ldr	r3, [r4, #8]
 800df2c:	3b01      	subs	r3, #1
 800df2e:	60a3      	str	r3, [r4, #8]
 800df30:	6823      	ldr	r3, [r4, #0]
 800df32:	1c5a      	adds	r2, r3, #1
 800df34:	6022      	str	r2, [r4, #0]
 800df36:	701e      	strb	r6, [r3, #0]
 800df38:	6963      	ldr	r3, [r4, #20]
 800df3a:	3001      	adds	r0, #1
 800df3c:	4283      	cmp	r3, r0
 800df3e:	d004      	beq.n	800df4a <__swbuf_r+0x62>
 800df40:	89a3      	ldrh	r3, [r4, #12]
 800df42:	07db      	lsls	r3, r3, #31
 800df44:	d519      	bpl.n	800df7a <__swbuf_r+0x92>
 800df46:	2e0a      	cmp	r6, #10
 800df48:	d117      	bne.n	800df7a <__swbuf_r+0x92>
 800df4a:	4621      	mov	r1, r4
 800df4c:	4628      	mov	r0, r5
 800df4e:	f000 f911 	bl	800e174 <_fflush_r>
 800df52:	b190      	cbz	r0, 800df7a <__swbuf_r+0x92>
 800df54:	e00f      	b.n	800df76 <__swbuf_r+0x8e>
 800df56:	4b0b      	ldr	r3, [pc, #44]	; (800df84 <__swbuf_r+0x9c>)
 800df58:	429c      	cmp	r4, r3
 800df5a:	d101      	bne.n	800df60 <__swbuf_r+0x78>
 800df5c:	68ac      	ldr	r4, [r5, #8]
 800df5e:	e7d0      	b.n	800df02 <__swbuf_r+0x1a>
 800df60:	4b09      	ldr	r3, [pc, #36]	; (800df88 <__swbuf_r+0xa0>)
 800df62:	429c      	cmp	r4, r3
 800df64:	bf08      	it	eq
 800df66:	68ec      	ldreq	r4, [r5, #12]
 800df68:	e7cb      	b.n	800df02 <__swbuf_r+0x1a>
 800df6a:	4621      	mov	r1, r4
 800df6c:	4628      	mov	r0, r5
 800df6e:	f000 f80d 	bl	800df8c <__swsetup_r>
 800df72:	2800      	cmp	r0, #0
 800df74:	d0cc      	beq.n	800df10 <__swbuf_r+0x28>
 800df76:	f04f 37ff 	mov.w	r7, #4294967295
 800df7a:	4638      	mov	r0, r7
 800df7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df7e:	bf00      	nop
 800df80:	080110a0 	.word	0x080110a0
 800df84:	080110c0 	.word	0x080110c0
 800df88:	08011080 	.word	0x08011080

0800df8c <__swsetup_r>:
 800df8c:	4b32      	ldr	r3, [pc, #200]	; (800e058 <__swsetup_r+0xcc>)
 800df8e:	b570      	push	{r4, r5, r6, lr}
 800df90:	681d      	ldr	r5, [r3, #0]
 800df92:	4606      	mov	r6, r0
 800df94:	460c      	mov	r4, r1
 800df96:	b125      	cbz	r5, 800dfa2 <__swsetup_r+0x16>
 800df98:	69ab      	ldr	r3, [r5, #24]
 800df9a:	b913      	cbnz	r3, 800dfa2 <__swsetup_r+0x16>
 800df9c:	4628      	mov	r0, r5
 800df9e:	f000 f953 	bl	800e248 <__sinit>
 800dfa2:	4b2e      	ldr	r3, [pc, #184]	; (800e05c <__swsetup_r+0xd0>)
 800dfa4:	429c      	cmp	r4, r3
 800dfa6:	d10f      	bne.n	800dfc8 <__swsetup_r+0x3c>
 800dfa8:	686c      	ldr	r4, [r5, #4]
 800dfaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfae:	b29a      	uxth	r2, r3
 800dfb0:	0715      	lsls	r5, r2, #28
 800dfb2:	d42c      	bmi.n	800e00e <__swsetup_r+0x82>
 800dfb4:	06d0      	lsls	r0, r2, #27
 800dfb6:	d411      	bmi.n	800dfdc <__swsetup_r+0x50>
 800dfb8:	2209      	movs	r2, #9
 800dfba:	6032      	str	r2, [r6, #0]
 800dfbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dfc0:	81a3      	strh	r3, [r4, #12]
 800dfc2:	f04f 30ff 	mov.w	r0, #4294967295
 800dfc6:	e03e      	b.n	800e046 <__swsetup_r+0xba>
 800dfc8:	4b25      	ldr	r3, [pc, #148]	; (800e060 <__swsetup_r+0xd4>)
 800dfca:	429c      	cmp	r4, r3
 800dfcc:	d101      	bne.n	800dfd2 <__swsetup_r+0x46>
 800dfce:	68ac      	ldr	r4, [r5, #8]
 800dfd0:	e7eb      	b.n	800dfaa <__swsetup_r+0x1e>
 800dfd2:	4b24      	ldr	r3, [pc, #144]	; (800e064 <__swsetup_r+0xd8>)
 800dfd4:	429c      	cmp	r4, r3
 800dfd6:	bf08      	it	eq
 800dfd8:	68ec      	ldreq	r4, [r5, #12]
 800dfda:	e7e6      	b.n	800dfaa <__swsetup_r+0x1e>
 800dfdc:	0751      	lsls	r1, r2, #29
 800dfde:	d512      	bpl.n	800e006 <__swsetup_r+0x7a>
 800dfe0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dfe2:	b141      	cbz	r1, 800dff6 <__swsetup_r+0x6a>
 800dfe4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dfe8:	4299      	cmp	r1, r3
 800dfea:	d002      	beq.n	800dff2 <__swsetup_r+0x66>
 800dfec:	4630      	mov	r0, r6
 800dfee:	f7ff fd47 	bl	800da80 <_free_r>
 800dff2:	2300      	movs	r3, #0
 800dff4:	6363      	str	r3, [r4, #52]	; 0x34
 800dff6:	89a3      	ldrh	r3, [r4, #12]
 800dff8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dffc:	81a3      	strh	r3, [r4, #12]
 800dffe:	2300      	movs	r3, #0
 800e000:	6063      	str	r3, [r4, #4]
 800e002:	6923      	ldr	r3, [r4, #16]
 800e004:	6023      	str	r3, [r4, #0]
 800e006:	89a3      	ldrh	r3, [r4, #12]
 800e008:	f043 0308 	orr.w	r3, r3, #8
 800e00c:	81a3      	strh	r3, [r4, #12]
 800e00e:	6923      	ldr	r3, [r4, #16]
 800e010:	b94b      	cbnz	r3, 800e026 <__swsetup_r+0x9a>
 800e012:	89a3      	ldrh	r3, [r4, #12]
 800e014:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e018:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e01c:	d003      	beq.n	800e026 <__swsetup_r+0x9a>
 800e01e:	4621      	mov	r1, r4
 800e020:	4630      	mov	r0, r6
 800e022:	f000 f9c3 	bl	800e3ac <__smakebuf_r>
 800e026:	89a2      	ldrh	r2, [r4, #12]
 800e028:	f012 0301 	ands.w	r3, r2, #1
 800e02c:	d00c      	beq.n	800e048 <__swsetup_r+0xbc>
 800e02e:	2300      	movs	r3, #0
 800e030:	60a3      	str	r3, [r4, #8]
 800e032:	6963      	ldr	r3, [r4, #20]
 800e034:	425b      	negs	r3, r3
 800e036:	61a3      	str	r3, [r4, #24]
 800e038:	6923      	ldr	r3, [r4, #16]
 800e03a:	b953      	cbnz	r3, 800e052 <__swsetup_r+0xc6>
 800e03c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e040:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e044:	d1ba      	bne.n	800dfbc <__swsetup_r+0x30>
 800e046:	bd70      	pop	{r4, r5, r6, pc}
 800e048:	0792      	lsls	r2, r2, #30
 800e04a:	bf58      	it	pl
 800e04c:	6963      	ldrpl	r3, [r4, #20]
 800e04e:	60a3      	str	r3, [r4, #8]
 800e050:	e7f2      	b.n	800e038 <__swsetup_r+0xac>
 800e052:	2000      	movs	r0, #0
 800e054:	e7f7      	b.n	800e046 <__swsetup_r+0xba>
 800e056:	bf00      	nop
 800e058:	2000002c 	.word	0x2000002c
 800e05c:	080110a0 	.word	0x080110a0
 800e060:	080110c0 	.word	0x080110c0
 800e064:	08011080 	.word	0x08011080

0800e068 <__sflush_r>:
 800e068:	898a      	ldrh	r2, [r1, #12]
 800e06a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e06e:	4605      	mov	r5, r0
 800e070:	0710      	lsls	r0, r2, #28
 800e072:	460c      	mov	r4, r1
 800e074:	d458      	bmi.n	800e128 <__sflush_r+0xc0>
 800e076:	684b      	ldr	r3, [r1, #4]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	dc05      	bgt.n	800e088 <__sflush_r+0x20>
 800e07c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e07e:	2b00      	cmp	r3, #0
 800e080:	dc02      	bgt.n	800e088 <__sflush_r+0x20>
 800e082:	2000      	movs	r0, #0
 800e084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e088:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e08a:	2e00      	cmp	r6, #0
 800e08c:	d0f9      	beq.n	800e082 <__sflush_r+0x1a>
 800e08e:	2300      	movs	r3, #0
 800e090:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e094:	682f      	ldr	r7, [r5, #0]
 800e096:	6a21      	ldr	r1, [r4, #32]
 800e098:	602b      	str	r3, [r5, #0]
 800e09a:	d032      	beq.n	800e102 <__sflush_r+0x9a>
 800e09c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e09e:	89a3      	ldrh	r3, [r4, #12]
 800e0a0:	075a      	lsls	r2, r3, #29
 800e0a2:	d505      	bpl.n	800e0b0 <__sflush_r+0x48>
 800e0a4:	6863      	ldr	r3, [r4, #4]
 800e0a6:	1ac0      	subs	r0, r0, r3
 800e0a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e0aa:	b10b      	cbz	r3, 800e0b0 <__sflush_r+0x48>
 800e0ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e0ae:	1ac0      	subs	r0, r0, r3
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	4602      	mov	r2, r0
 800e0b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e0b6:	6a21      	ldr	r1, [r4, #32]
 800e0b8:	4628      	mov	r0, r5
 800e0ba:	47b0      	blx	r6
 800e0bc:	1c43      	adds	r3, r0, #1
 800e0be:	89a3      	ldrh	r3, [r4, #12]
 800e0c0:	d106      	bne.n	800e0d0 <__sflush_r+0x68>
 800e0c2:	6829      	ldr	r1, [r5, #0]
 800e0c4:	291d      	cmp	r1, #29
 800e0c6:	d848      	bhi.n	800e15a <__sflush_r+0xf2>
 800e0c8:	4a29      	ldr	r2, [pc, #164]	; (800e170 <__sflush_r+0x108>)
 800e0ca:	40ca      	lsrs	r2, r1
 800e0cc:	07d6      	lsls	r6, r2, #31
 800e0ce:	d544      	bpl.n	800e15a <__sflush_r+0xf2>
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	6062      	str	r2, [r4, #4]
 800e0d4:	04d9      	lsls	r1, r3, #19
 800e0d6:	6922      	ldr	r2, [r4, #16]
 800e0d8:	6022      	str	r2, [r4, #0]
 800e0da:	d504      	bpl.n	800e0e6 <__sflush_r+0x7e>
 800e0dc:	1c42      	adds	r2, r0, #1
 800e0de:	d101      	bne.n	800e0e4 <__sflush_r+0x7c>
 800e0e0:	682b      	ldr	r3, [r5, #0]
 800e0e2:	b903      	cbnz	r3, 800e0e6 <__sflush_r+0x7e>
 800e0e4:	6560      	str	r0, [r4, #84]	; 0x54
 800e0e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e0e8:	602f      	str	r7, [r5, #0]
 800e0ea:	2900      	cmp	r1, #0
 800e0ec:	d0c9      	beq.n	800e082 <__sflush_r+0x1a>
 800e0ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e0f2:	4299      	cmp	r1, r3
 800e0f4:	d002      	beq.n	800e0fc <__sflush_r+0x94>
 800e0f6:	4628      	mov	r0, r5
 800e0f8:	f7ff fcc2 	bl	800da80 <_free_r>
 800e0fc:	2000      	movs	r0, #0
 800e0fe:	6360      	str	r0, [r4, #52]	; 0x34
 800e100:	e7c0      	b.n	800e084 <__sflush_r+0x1c>
 800e102:	2301      	movs	r3, #1
 800e104:	4628      	mov	r0, r5
 800e106:	47b0      	blx	r6
 800e108:	1c41      	adds	r1, r0, #1
 800e10a:	d1c8      	bne.n	800e09e <__sflush_r+0x36>
 800e10c:	682b      	ldr	r3, [r5, #0]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d0c5      	beq.n	800e09e <__sflush_r+0x36>
 800e112:	2b1d      	cmp	r3, #29
 800e114:	d001      	beq.n	800e11a <__sflush_r+0xb2>
 800e116:	2b16      	cmp	r3, #22
 800e118:	d101      	bne.n	800e11e <__sflush_r+0xb6>
 800e11a:	602f      	str	r7, [r5, #0]
 800e11c:	e7b1      	b.n	800e082 <__sflush_r+0x1a>
 800e11e:	89a3      	ldrh	r3, [r4, #12]
 800e120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e124:	81a3      	strh	r3, [r4, #12]
 800e126:	e7ad      	b.n	800e084 <__sflush_r+0x1c>
 800e128:	690f      	ldr	r7, [r1, #16]
 800e12a:	2f00      	cmp	r7, #0
 800e12c:	d0a9      	beq.n	800e082 <__sflush_r+0x1a>
 800e12e:	0793      	lsls	r3, r2, #30
 800e130:	680e      	ldr	r6, [r1, #0]
 800e132:	bf08      	it	eq
 800e134:	694b      	ldreq	r3, [r1, #20]
 800e136:	600f      	str	r7, [r1, #0]
 800e138:	bf18      	it	ne
 800e13a:	2300      	movne	r3, #0
 800e13c:	eba6 0807 	sub.w	r8, r6, r7
 800e140:	608b      	str	r3, [r1, #8]
 800e142:	f1b8 0f00 	cmp.w	r8, #0
 800e146:	dd9c      	ble.n	800e082 <__sflush_r+0x1a>
 800e148:	4643      	mov	r3, r8
 800e14a:	463a      	mov	r2, r7
 800e14c:	6a21      	ldr	r1, [r4, #32]
 800e14e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e150:	4628      	mov	r0, r5
 800e152:	47b0      	blx	r6
 800e154:	2800      	cmp	r0, #0
 800e156:	dc06      	bgt.n	800e166 <__sflush_r+0xfe>
 800e158:	89a3      	ldrh	r3, [r4, #12]
 800e15a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e15e:	81a3      	strh	r3, [r4, #12]
 800e160:	f04f 30ff 	mov.w	r0, #4294967295
 800e164:	e78e      	b.n	800e084 <__sflush_r+0x1c>
 800e166:	4407      	add	r7, r0
 800e168:	eba8 0800 	sub.w	r8, r8, r0
 800e16c:	e7e9      	b.n	800e142 <__sflush_r+0xda>
 800e16e:	bf00      	nop
 800e170:	20400001 	.word	0x20400001

0800e174 <_fflush_r>:
 800e174:	b538      	push	{r3, r4, r5, lr}
 800e176:	690b      	ldr	r3, [r1, #16]
 800e178:	4605      	mov	r5, r0
 800e17a:	460c      	mov	r4, r1
 800e17c:	b1db      	cbz	r3, 800e1b6 <_fflush_r+0x42>
 800e17e:	b118      	cbz	r0, 800e188 <_fflush_r+0x14>
 800e180:	6983      	ldr	r3, [r0, #24]
 800e182:	b90b      	cbnz	r3, 800e188 <_fflush_r+0x14>
 800e184:	f000 f860 	bl	800e248 <__sinit>
 800e188:	4b0c      	ldr	r3, [pc, #48]	; (800e1bc <_fflush_r+0x48>)
 800e18a:	429c      	cmp	r4, r3
 800e18c:	d109      	bne.n	800e1a2 <_fflush_r+0x2e>
 800e18e:	686c      	ldr	r4, [r5, #4]
 800e190:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e194:	b17b      	cbz	r3, 800e1b6 <_fflush_r+0x42>
 800e196:	4621      	mov	r1, r4
 800e198:	4628      	mov	r0, r5
 800e19a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e19e:	f7ff bf63 	b.w	800e068 <__sflush_r>
 800e1a2:	4b07      	ldr	r3, [pc, #28]	; (800e1c0 <_fflush_r+0x4c>)
 800e1a4:	429c      	cmp	r4, r3
 800e1a6:	d101      	bne.n	800e1ac <_fflush_r+0x38>
 800e1a8:	68ac      	ldr	r4, [r5, #8]
 800e1aa:	e7f1      	b.n	800e190 <_fflush_r+0x1c>
 800e1ac:	4b05      	ldr	r3, [pc, #20]	; (800e1c4 <_fflush_r+0x50>)
 800e1ae:	429c      	cmp	r4, r3
 800e1b0:	bf08      	it	eq
 800e1b2:	68ec      	ldreq	r4, [r5, #12]
 800e1b4:	e7ec      	b.n	800e190 <_fflush_r+0x1c>
 800e1b6:	2000      	movs	r0, #0
 800e1b8:	bd38      	pop	{r3, r4, r5, pc}
 800e1ba:	bf00      	nop
 800e1bc:	080110a0 	.word	0x080110a0
 800e1c0:	080110c0 	.word	0x080110c0
 800e1c4:	08011080 	.word	0x08011080

0800e1c8 <std>:
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	b510      	push	{r4, lr}
 800e1cc:	4604      	mov	r4, r0
 800e1ce:	e9c0 3300 	strd	r3, r3, [r0]
 800e1d2:	6083      	str	r3, [r0, #8]
 800e1d4:	8181      	strh	r1, [r0, #12]
 800e1d6:	6643      	str	r3, [r0, #100]	; 0x64
 800e1d8:	81c2      	strh	r2, [r0, #14]
 800e1da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e1de:	6183      	str	r3, [r0, #24]
 800e1e0:	4619      	mov	r1, r3
 800e1e2:	2208      	movs	r2, #8
 800e1e4:	305c      	adds	r0, #92	; 0x5c
 800e1e6:	f7ff fc42 	bl	800da6e <memset>
 800e1ea:	4b05      	ldr	r3, [pc, #20]	; (800e200 <std+0x38>)
 800e1ec:	6263      	str	r3, [r4, #36]	; 0x24
 800e1ee:	4b05      	ldr	r3, [pc, #20]	; (800e204 <std+0x3c>)
 800e1f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800e1f2:	4b05      	ldr	r3, [pc, #20]	; (800e208 <std+0x40>)
 800e1f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e1f6:	4b05      	ldr	r3, [pc, #20]	; (800e20c <std+0x44>)
 800e1f8:	6224      	str	r4, [r4, #32]
 800e1fa:	6323      	str	r3, [r4, #48]	; 0x30
 800e1fc:	bd10      	pop	{r4, pc}
 800e1fe:	bf00      	nop
 800e200:	0800ec89 	.word	0x0800ec89
 800e204:	0800ecab 	.word	0x0800ecab
 800e208:	0800ece3 	.word	0x0800ece3
 800e20c:	0800ed07 	.word	0x0800ed07

0800e210 <_cleanup_r>:
 800e210:	4901      	ldr	r1, [pc, #4]	; (800e218 <_cleanup_r+0x8>)
 800e212:	f000 b885 	b.w	800e320 <_fwalk_reent>
 800e216:	bf00      	nop
 800e218:	0800e175 	.word	0x0800e175

0800e21c <__sfmoreglue>:
 800e21c:	b570      	push	{r4, r5, r6, lr}
 800e21e:	1e4a      	subs	r2, r1, #1
 800e220:	2568      	movs	r5, #104	; 0x68
 800e222:	4355      	muls	r5, r2
 800e224:	460e      	mov	r6, r1
 800e226:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e22a:	f7ff fc77 	bl	800db1c <_malloc_r>
 800e22e:	4604      	mov	r4, r0
 800e230:	b140      	cbz	r0, 800e244 <__sfmoreglue+0x28>
 800e232:	2100      	movs	r1, #0
 800e234:	e9c0 1600 	strd	r1, r6, [r0]
 800e238:	300c      	adds	r0, #12
 800e23a:	60a0      	str	r0, [r4, #8]
 800e23c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e240:	f7ff fc15 	bl	800da6e <memset>
 800e244:	4620      	mov	r0, r4
 800e246:	bd70      	pop	{r4, r5, r6, pc}

0800e248 <__sinit>:
 800e248:	6983      	ldr	r3, [r0, #24]
 800e24a:	b510      	push	{r4, lr}
 800e24c:	4604      	mov	r4, r0
 800e24e:	bb33      	cbnz	r3, 800e29e <__sinit+0x56>
 800e250:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800e254:	6503      	str	r3, [r0, #80]	; 0x50
 800e256:	4b12      	ldr	r3, [pc, #72]	; (800e2a0 <__sinit+0x58>)
 800e258:	4a12      	ldr	r2, [pc, #72]	; (800e2a4 <__sinit+0x5c>)
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	6282      	str	r2, [r0, #40]	; 0x28
 800e25e:	4298      	cmp	r0, r3
 800e260:	bf04      	itt	eq
 800e262:	2301      	moveq	r3, #1
 800e264:	6183      	streq	r3, [r0, #24]
 800e266:	f000 f81f 	bl	800e2a8 <__sfp>
 800e26a:	6060      	str	r0, [r4, #4]
 800e26c:	4620      	mov	r0, r4
 800e26e:	f000 f81b 	bl	800e2a8 <__sfp>
 800e272:	60a0      	str	r0, [r4, #8]
 800e274:	4620      	mov	r0, r4
 800e276:	f000 f817 	bl	800e2a8 <__sfp>
 800e27a:	2200      	movs	r2, #0
 800e27c:	60e0      	str	r0, [r4, #12]
 800e27e:	2104      	movs	r1, #4
 800e280:	6860      	ldr	r0, [r4, #4]
 800e282:	f7ff ffa1 	bl	800e1c8 <std>
 800e286:	2201      	movs	r2, #1
 800e288:	2109      	movs	r1, #9
 800e28a:	68a0      	ldr	r0, [r4, #8]
 800e28c:	f7ff ff9c 	bl	800e1c8 <std>
 800e290:	2202      	movs	r2, #2
 800e292:	2112      	movs	r1, #18
 800e294:	68e0      	ldr	r0, [r4, #12]
 800e296:	f7ff ff97 	bl	800e1c8 <std>
 800e29a:	2301      	movs	r3, #1
 800e29c:	61a3      	str	r3, [r4, #24]
 800e29e:	bd10      	pop	{r4, pc}
 800e2a0:	0801107c 	.word	0x0801107c
 800e2a4:	0800e211 	.word	0x0800e211

0800e2a8 <__sfp>:
 800e2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2aa:	4b1b      	ldr	r3, [pc, #108]	; (800e318 <__sfp+0x70>)
 800e2ac:	681e      	ldr	r6, [r3, #0]
 800e2ae:	69b3      	ldr	r3, [r6, #24]
 800e2b0:	4607      	mov	r7, r0
 800e2b2:	b913      	cbnz	r3, 800e2ba <__sfp+0x12>
 800e2b4:	4630      	mov	r0, r6
 800e2b6:	f7ff ffc7 	bl	800e248 <__sinit>
 800e2ba:	3648      	adds	r6, #72	; 0x48
 800e2bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e2c0:	3b01      	subs	r3, #1
 800e2c2:	d503      	bpl.n	800e2cc <__sfp+0x24>
 800e2c4:	6833      	ldr	r3, [r6, #0]
 800e2c6:	b133      	cbz	r3, 800e2d6 <__sfp+0x2e>
 800e2c8:	6836      	ldr	r6, [r6, #0]
 800e2ca:	e7f7      	b.n	800e2bc <__sfp+0x14>
 800e2cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e2d0:	b16d      	cbz	r5, 800e2ee <__sfp+0x46>
 800e2d2:	3468      	adds	r4, #104	; 0x68
 800e2d4:	e7f4      	b.n	800e2c0 <__sfp+0x18>
 800e2d6:	2104      	movs	r1, #4
 800e2d8:	4638      	mov	r0, r7
 800e2da:	f7ff ff9f 	bl	800e21c <__sfmoreglue>
 800e2de:	6030      	str	r0, [r6, #0]
 800e2e0:	2800      	cmp	r0, #0
 800e2e2:	d1f1      	bne.n	800e2c8 <__sfp+0x20>
 800e2e4:	230c      	movs	r3, #12
 800e2e6:	603b      	str	r3, [r7, #0]
 800e2e8:	4604      	mov	r4, r0
 800e2ea:	4620      	mov	r0, r4
 800e2ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e2ee:	4b0b      	ldr	r3, [pc, #44]	; (800e31c <__sfp+0x74>)
 800e2f0:	6665      	str	r5, [r4, #100]	; 0x64
 800e2f2:	e9c4 5500 	strd	r5, r5, [r4]
 800e2f6:	60a5      	str	r5, [r4, #8]
 800e2f8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800e2fc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800e300:	2208      	movs	r2, #8
 800e302:	4629      	mov	r1, r5
 800e304:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e308:	f7ff fbb1 	bl	800da6e <memset>
 800e30c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e310:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e314:	e7e9      	b.n	800e2ea <__sfp+0x42>
 800e316:	bf00      	nop
 800e318:	0801107c 	.word	0x0801107c
 800e31c:	ffff0001 	.word	0xffff0001

0800e320 <_fwalk_reent>:
 800e320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e324:	4680      	mov	r8, r0
 800e326:	4689      	mov	r9, r1
 800e328:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e32c:	2600      	movs	r6, #0
 800e32e:	b914      	cbnz	r4, 800e336 <_fwalk_reent+0x16>
 800e330:	4630      	mov	r0, r6
 800e332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e336:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800e33a:	3f01      	subs	r7, #1
 800e33c:	d501      	bpl.n	800e342 <_fwalk_reent+0x22>
 800e33e:	6824      	ldr	r4, [r4, #0]
 800e340:	e7f5      	b.n	800e32e <_fwalk_reent+0xe>
 800e342:	89ab      	ldrh	r3, [r5, #12]
 800e344:	2b01      	cmp	r3, #1
 800e346:	d907      	bls.n	800e358 <_fwalk_reent+0x38>
 800e348:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e34c:	3301      	adds	r3, #1
 800e34e:	d003      	beq.n	800e358 <_fwalk_reent+0x38>
 800e350:	4629      	mov	r1, r5
 800e352:	4640      	mov	r0, r8
 800e354:	47c8      	blx	r9
 800e356:	4306      	orrs	r6, r0
 800e358:	3568      	adds	r5, #104	; 0x68
 800e35a:	e7ee      	b.n	800e33a <_fwalk_reent+0x1a>

0800e35c <__locale_ctype_ptr_l>:
 800e35c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800e360:	4770      	bx	lr

0800e362 <__swhatbuf_r>:
 800e362:	b570      	push	{r4, r5, r6, lr}
 800e364:	460e      	mov	r6, r1
 800e366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e36a:	2900      	cmp	r1, #0
 800e36c:	b096      	sub	sp, #88	; 0x58
 800e36e:	4614      	mov	r4, r2
 800e370:	461d      	mov	r5, r3
 800e372:	da07      	bge.n	800e384 <__swhatbuf_r+0x22>
 800e374:	2300      	movs	r3, #0
 800e376:	602b      	str	r3, [r5, #0]
 800e378:	89b3      	ldrh	r3, [r6, #12]
 800e37a:	061a      	lsls	r2, r3, #24
 800e37c:	d410      	bmi.n	800e3a0 <__swhatbuf_r+0x3e>
 800e37e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e382:	e00e      	b.n	800e3a2 <__swhatbuf_r+0x40>
 800e384:	466a      	mov	r2, sp
 800e386:	f000 fcf1 	bl	800ed6c <_fstat_r>
 800e38a:	2800      	cmp	r0, #0
 800e38c:	dbf2      	blt.n	800e374 <__swhatbuf_r+0x12>
 800e38e:	9a01      	ldr	r2, [sp, #4]
 800e390:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e394:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e398:	425a      	negs	r2, r3
 800e39a:	415a      	adcs	r2, r3
 800e39c:	602a      	str	r2, [r5, #0]
 800e39e:	e7ee      	b.n	800e37e <__swhatbuf_r+0x1c>
 800e3a0:	2340      	movs	r3, #64	; 0x40
 800e3a2:	2000      	movs	r0, #0
 800e3a4:	6023      	str	r3, [r4, #0]
 800e3a6:	b016      	add	sp, #88	; 0x58
 800e3a8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e3ac <__smakebuf_r>:
 800e3ac:	898b      	ldrh	r3, [r1, #12]
 800e3ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e3b0:	079d      	lsls	r5, r3, #30
 800e3b2:	4606      	mov	r6, r0
 800e3b4:	460c      	mov	r4, r1
 800e3b6:	d507      	bpl.n	800e3c8 <__smakebuf_r+0x1c>
 800e3b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e3bc:	6023      	str	r3, [r4, #0]
 800e3be:	6123      	str	r3, [r4, #16]
 800e3c0:	2301      	movs	r3, #1
 800e3c2:	6163      	str	r3, [r4, #20]
 800e3c4:	b002      	add	sp, #8
 800e3c6:	bd70      	pop	{r4, r5, r6, pc}
 800e3c8:	ab01      	add	r3, sp, #4
 800e3ca:	466a      	mov	r2, sp
 800e3cc:	f7ff ffc9 	bl	800e362 <__swhatbuf_r>
 800e3d0:	9900      	ldr	r1, [sp, #0]
 800e3d2:	4605      	mov	r5, r0
 800e3d4:	4630      	mov	r0, r6
 800e3d6:	f7ff fba1 	bl	800db1c <_malloc_r>
 800e3da:	b948      	cbnz	r0, 800e3f0 <__smakebuf_r+0x44>
 800e3dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3e0:	059a      	lsls	r2, r3, #22
 800e3e2:	d4ef      	bmi.n	800e3c4 <__smakebuf_r+0x18>
 800e3e4:	f023 0303 	bic.w	r3, r3, #3
 800e3e8:	f043 0302 	orr.w	r3, r3, #2
 800e3ec:	81a3      	strh	r3, [r4, #12]
 800e3ee:	e7e3      	b.n	800e3b8 <__smakebuf_r+0xc>
 800e3f0:	4b0d      	ldr	r3, [pc, #52]	; (800e428 <__smakebuf_r+0x7c>)
 800e3f2:	62b3      	str	r3, [r6, #40]	; 0x28
 800e3f4:	89a3      	ldrh	r3, [r4, #12]
 800e3f6:	6020      	str	r0, [r4, #0]
 800e3f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e3fc:	81a3      	strh	r3, [r4, #12]
 800e3fe:	9b00      	ldr	r3, [sp, #0]
 800e400:	6163      	str	r3, [r4, #20]
 800e402:	9b01      	ldr	r3, [sp, #4]
 800e404:	6120      	str	r0, [r4, #16]
 800e406:	b15b      	cbz	r3, 800e420 <__smakebuf_r+0x74>
 800e408:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e40c:	4630      	mov	r0, r6
 800e40e:	f000 fcbf 	bl	800ed90 <_isatty_r>
 800e412:	b128      	cbz	r0, 800e420 <__smakebuf_r+0x74>
 800e414:	89a3      	ldrh	r3, [r4, #12]
 800e416:	f023 0303 	bic.w	r3, r3, #3
 800e41a:	f043 0301 	orr.w	r3, r3, #1
 800e41e:	81a3      	strh	r3, [r4, #12]
 800e420:	89a3      	ldrh	r3, [r4, #12]
 800e422:	431d      	orrs	r5, r3
 800e424:	81a5      	strh	r5, [r4, #12]
 800e426:	e7cd      	b.n	800e3c4 <__smakebuf_r+0x18>
 800e428:	0800e211 	.word	0x0800e211

0800e42c <__ascii_mbtowc>:
 800e42c:	b082      	sub	sp, #8
 800e42e:	b901      	cbnz	r1, 800e432 <__ascii_mbtowc+0x6>
 800e430:	a901      	add	r1, sp, #4
 800e432:	b142      	cbz	r2, 800e446 <__ascii_mbtowc+0x1a>
 800e434:	b14b      	cbz	r3, 800e44a <__ascii_mbtowc+0x1e>
 800e436:	7813      	ldrb	r3, [r2, #0]
 800e438:	600b      	str	r3, [r1, #0]
 800e43a:	7812      	ldrb	r2, [r2, #0]
 800e43c:	1c10      	adds	r0, r2, #0
 800e43e:	bf18      	it	ne
 800e440:	2001      	movne	r0, #1
 800e442:	b002      	add	sp, #8
 800e444:	4770      	bx	lr
 800e446:	4610      	mov	r0, r2
 800e448:	e7fb      	b.n	800e442 <__ascii_mbtowc+0x16>
 800e44a:	f06f 0001 	mvn.w	r0, #1
 800e44e:	e7f8      	b.n	800e442 <__ascii_mbtowc+0x16>

0800e450 <__malloc_lock>:
 800e450:	4770      	bx	lr

0800e452 <__malloc_unlock>:
 800e452:	4770      	bx	lr

0800e454 <__ssputs_r>:
 800e454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e458:	688e      	ldr	r6, [r1, #8]
 800e45a:	429e      	cmp	r6, r3
 800e45c:	4682      	mov	sl, r0
 800e45e:	460c      	mov	r4, r1
 800e460:	4690      	mov	r8, r2
 800e462:	4699      	mov	r9, r3
 800e464:	d837      	bhi.n	800e4d6 <__ssputs_r+0x82>
 800e466:	898a      	ldrh	r2, [r1, #12]
 800e468:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e46c:	d031      	beq.n	800e4d2 <__ssputs_r+0x7e>
 800e46e:	6825      	ldr	r5, [r4, #0]
 800e470:	6909      	ldr	r1, [r1, #16]
 800e472:	1a6f      	subs	r7, r5, r1
 800e474:	6965      	ldr	r5, [r4, #20]
 800e476:	2302      	movs	r3, #2
 800e478:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e47c:	fb95 f5f3 	sdiv	r5, r5, r3
 800e480:	f109 0301 	add.w	r3, r9, #1
 800e484:	443b      	add	r3, r7
 800e486:	429d      	cmp	r5, r3
 800e488:	bf38      	it	cc
 800e48a:	461d      	movcc	r5, r3
 800e48c:	0553      	lsls	r3, r2, #21
 800e48e:	d530      	bpl.n	800e4f2 <__ssputs_r+0x9e>
 800e490:	4629      	mov	r1, r5
 800e492:	f7ff fb43 	bl	800db1c <_malloc_r>
 800e496:	4606      	mov	r6, r0
 800e498:	b950      	cbnz	r0, 800e4b0 <__ssputs_r+0x5c>
 800e49a:	230c      	movs	r3, #12
 800e49c:	f8ca 3000 	str.w	r3, [sl]
 800e4a0:	89a3      	ldrh	r3, [r4, #12]
 800e4a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e4a6:	81a3      	strh	r3, [r4, #12]
 800e4a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e4ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4b0:	463a      	mov	r2, r7
 800e4b2:	6921      	ldr	r1, [r4, #16]
 800e4b4:	f7ff fad0 	bl	800da58 <memcpy>
 800e4b8:	89a3      	ldrh	r3, [r4, #12]
 800e4ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e4be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e4c2:	81a3      	strh	r3, [r4, #12]
 800e4c4:	6126      	str	r6, [r4, #16]
 800e4c6:	6165      	str	r5, [r4, #20]
 800e4c8:	443e      	add	r6, r7
 800e4ca:	1bed      	subs	r5, r5, r7
 800e4cc:	6026      	str	r6, [r4, #0]
 800e4ce:	60a5      	str	r5, [r4, #8]
 800e4d0:	464e      	mov	r6, r9
 800e4d2:	454e      	cmp	r6, r9
 800e4d4:	d900      	bls.n	800e4d8 <__ssputs_r+0x84>
 800e4d6:	464e      	mov	r6, r9
 800e4d8:	4632      	mov	r2, r6
 800e4da:	4641      	mov	r1, r8
 800e4dc:	6820      	ldr	r0, [r4, #0]
 800e4de:	f000 fc79 	bl	800edd4 <memmove>
 800e4e2:	68a3      	ldr	r3, [r4, #8]
 800e4e4:	1b9b      	subs	r3, r3, r6
 800e4e6:	60a3      	str	r3, [r4, #8]
 800e4e8:	6823      	ldr	r3, [r4, #0]
 800e4ea:	441e      	add	r6, r3
 800e4ec:	6026      	str	r6, [r4, #0]
 800e4ee:	2000      	movs	r0, #0
 800e4f0:	e7dc      	b.n	800e4ac <__ssputs_r+0x58>
 800e4f2:	462a      	mov	r2, r5
 800e4f4:	f000 fc87 	bl	800ee06 <_realloc_r>
 800e4f8:	4606      	mov	r6, r0
 800e4fa:	2800      	cmp	r0, #0
 800e4fc:	d1e2      	bne.n	800e4c4 <__ssputs_r+0x70>
 800e4fe:	6921      	ldr	r1, [r4, #16]
 800e500:	4650      	mov	r0, sl
 800e502:	f7ff fabd 	bl	800da80 <_free_r>
 800e506:	e7c8      	b.n	800e49a <__ssputs_r+0x46>

0800e508 <_svfiprintf_r>:
 800e508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e50c:	461d      	mov	r5, r3
 800e50e:	898b      	ldrh	r3, [r1, #12]
 800e510:	061f      	lsls	r7, r3, #24
 800e512:	b09d      	sub	sp, #116	; 0x74
 800e514:	4680      	mov	r8, r0
 800e516:	460c      	mov	r4, r1
 800e518:	4616      	mov	r6, r2
 800e51a:	d50f      	bpl.n	800e53c <_svfiprintf_r+0x34>
 800e51c:	690b      	ldr	r3, [r1, #16]
 800e51e:	b96b      	cbnz	r3, 800e53c <_svfiprintf_r+0x34>
 800e520:	2140      	movs	r1, #64	; 0x40
 800e522:	f7ff fafb 	bl	800db1c <_malloc_r>
 800e526:	6020      	str	r0, [r4, #0]
 800e528:	6120      	str	r0, [r4, #16]
 800e52a:	b928      	cbnz	r0, 800e538 <_svfiprintf_r+0x30>
 800e52c:	230c      	movs	r3, #12
 800e52e:	f8c8 3000 	str.w	r3, [r8]
 800e532:	f04f 30ff 	mov.w	r0, #4294967295
 800e536:	e0c8      	b.n	800e6ca <_svfiprintf_r+0x1c2>
 800e538:	2340      	movs	r3, #64	; 0x40
 800e53a:	6163      	str	r3, [r4, #20]
 800e53c:	2300      	movs	r3, #0
 800e53e:	9309      	str	r3, [sp, #36]	; 0x24
 800e540:	2320      	movs	r3, #32
 800e542:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e546:	2330      	movs	r3, #48	; 0x30
 800e548:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e54c:	9503      	str	r5, [sp, #12]
 800e54e:	f04f 0b01 	mov.w	fp, #1
 800e552:	4637      	mov	r7, r6
 800e554:	463d      	mov	r5, r7
 800e556:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e55a:	b10b      	cbz	r3, 800e560 <_svfiprintf_r+0x58>
 800e55c:	2b25      	cmp	r3, #37	; 0x25
 800e55e:	d13e      	bne.n	800e5de <_svfiprintf_r+0xd6>
 800e560:	ebb7 0a06 	subs.w	sl, r7, r6
 800e564:	d00b      	beq.n	800e57e <_svfiprintf_r+0x76>
 800e566:	4653      	mov	r3, sl
 800e568:	4632      	mov	r2, r6
 800e56a:	4621      	mov	r1, r4
 800e56c:	4640      	mov	r0, r8
 800e56e:	f7ff ff71 	bl	800e454 <__ssputs_r>
 800e572:	3001      	adds	r0, #1
 800e574:	f000 80a4 	beq.w	800e6c0 <_svfiprintf_r+0x1b8>
 800e578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e57a:	4453      	add	r3, sl
 800e57c:	9309      	str	r3, [sp, #36]	; 0x24
 800e57e:	783b      	ldrb	r3, [r7, #0]
 800e580:	2b00      	cmp	r3, #0
 800e582:	f000 809d 	beq.w	800e6c0 <_svfiprintf_r+0x1b8>
 800e586:	2300      	movs	r3, #0
 800e588:	f04f 32ff 	mov.w	r2, #4294967295
 800e58c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e590:	9304      	str	r3, [sp, #16]
 800e592:	9307      	str	r3, [sp, #28]
 800e594:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e598:	931a      	str	r3, [sp, #104]	; 0x68
 800e59a:	462f      	mov	r7, r5
 800e59c:	2205      	movs	r2, #5
 800e59e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e5a2:	4850      	ldr	r0, [pc, #320]	; (800e6e4 <_svfiprintf_r+0x1dc>)
 800e5a4:	f7f1 fe1c 	bl	80001e0 <memchr>
 800e5a8:	9b04      	ldr	r3, [sp, #16]
 800e5aa:	b9d0      	cbnz	r0, 800e5e2 <_svfiprintf_r+0xda>
 800e5ac:	06d9      	lsls	r1, r3, #27
 800e5ae:	bf44      	itt	mi
 800e5b0:	2220      	movmi	r2, #32
 800e5b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e5b6:	071a      	lsls	r2, r3, #28
 800e5b8:	bf44      	itt	mi
 800e5ba:	222b      	movmi	r2, #43	; 0x2b
 800e5bc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e5c0:	782a      	ldrb	r2, [r5, #0]
 800e5c2:	2a2a      	cmp	r2, #42	; 0x2a
 800e5c4:	d015      	beq.n	800e5f2 <_svfiprintf_r+0xea>
 800e5c6:	9a07      	ldr	r2, [sp, #28]
 800e5c8:	462f      	mov	r7, r5
 800e5ca:	2000      	movs	r0, #0
 800e5cc:	250a      	movs	r5, #10
 800e5ce:	4639      	mov	r1, r7
 800e5d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e5d4:	3b30      	subs	r3, #48	; 0x30
 800e5d6:	2b09      	cmp	r3, #9
 800e5d8:	d94d      	bls.n	800e676 <_svfiprintf_r+0x16e>
 800e5da:	b1b8      	cbz	r0, 800e60c <_svfiprintf_r+0x104>
 800e5dc:	e00f      	b.n	800e5fe <_svfiprintf_r+0xf6>
 800e5de:	462f      	mov	r7, r5
 800e5e0:	e7b8      	b.n	800e554 <_svfiprintf_r+0x4c>
 800e5e2:	4a40      	ldr	r2, [pc, #256]	; (800e6e4 <_svfiprintf_r+0x1dc>)
 800e5e4:	1a80      	subs	r0, r0, r2
 800e5e6:	fa0b f000 	lsl.w	r0, fp, r0
 800e5ea:	4318      	orrs	r0, r3
 800e5ec:	9004      	str	r0, [sp, #16]
 800e5ee:	463d      	mov	r5, r7
 800e5f0:	e7d3      	b.n	800e59a <_svfiprintf_r+0x92>
 800e5f2:	9a03      	ldr	r2, [sp, #12]
 800e5f4:	1d11      	adds	r1, r2, #4
 800e5f6:	6812      	ldr	r2, [r2, #0]
 800e5f8:	9103      	str	r1, [sp, #12]
 800e5fa:	2a00      	cmp	r2, #0
 800e5fc:	db01      	blt.n	800e602 <_svfiprintf_r+0xfa>
 800e5fe:	9207      	str	r2, [sp, #28]
 800e600:	e004      	b.n	800e60c <_svfiprintf_r+0x104>
 800e602:	4252      	negs	r2, r2
 800e604:	f043 0302 	orr.w	r3, r3, #2
 800e608:	9207      	str	r2, [sp, #28]
 800e60a:	9304      	str	r3, [sp, #16]
 800e60c:	783b      	ldrb	r3, [r7, #0]
 800e60e:	2b2e      	cmp	r3, #46	; 0x2e
 800e610:	d10c      	bne.n	800e62c <_svfiprintf_r+0x124>
 800e612:	787b      	ldrb	r3, [r7, #1]
 800e614:	2b2a      	cmp	r3, #42	; 0x2a
 800e616:	d133      	bne.n	800e680 <_svfiprintf_r+0x178>
 800e618:	9b03      	ldr	r3, [sp, #12]
 800e61a:	1d1a      	adds	r2, r3, #4
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	9203      	str	r2, [sp, #12]
 800e620:	2b00      	cmp	r3, #0
 800e622:	bfb8      	it	lt
 800e624:	f04f 33ff 	movlt.w	r3, #4294967295
 800e628:	3702      	adds	r7, #2
 800e62a:	9305      	str	r3, [sp, #20]
 800e62c:	4d2e      	ldr	r5, [pc, #184]	; (800e6e8 <_svfiprintf_r+0x1e0>)
 800e62e:	7839      	ldrb	r1, [r7, #0]
 800e630:	2203      	movs	r2, #3
 800e632:	4628      	mov	r0, r5
 800e634:	f7f1 fdd4 	bl	80001e0 <memchr>
 800e638:	b138      	cbz	r0, 800e64a <_svfiprintf_r+0x142>
 800e63a:	2340      	movs	r3, #64	; 0x40
 800e63c:	1b40      	subs	r0, r0, r5
 800e63e:	fa03 f000 	lsl.w	r0, r3, r0
 800e642:	9b04      	ldr	r3, [sp, #16]
 800e644:	4303      	orrs	r3, r0
 800e646:	3701      	adds	r7, #1
 800e648:	9304      	str	r3, [sp, #16]
 800e64a:	7839      	ldrb	r1, [r7, #0]
 800e64c:	4827      	ldr	r0, [pc, #156]	; (800e6ec <_svfiprintf_r+0x1e4>)
 800e64e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e652:	2206      	movs	r2, #6
 800e654:	1c7e      	adds	r6, r7, #1
 800e656:	f7f1 fdc3 	bl	80001e0 <memchr>
 800e65a:	2800      	cmp	r0, #0
 800e65c:	d038      	beq.n	800e6d0 <_svfiprintf_r+0x1c8>
 800e65e:	4b24      	ldr	r3, [pc, #144]	; (800e6f0 <_svfiprintf_r+0x1e8>)
 800e660:	bb13      	cbnz	r3, 800e6a8 <_svfiprintf_r+0x1a0>
 800e662:	9b03      	ldr	r3, [sp, #12]
 800e664:	3307      	adds	r3, #7
 800e666:	f023 0307 	bic.w	r3, r3, #7
 800e66a:	3308      	adds	r3, #8
 800e66c:	9303      	str	r3, [sp, #12]
 800e66e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e670:	444b      	add	r3, r9
 800e672:	9309      	str	r3, [sp, #36]	; 0x24
 800e674:	e76d      	b.n	800e552 <_svfiprintf_r+0x4a>
 800e676:	fb05 3202 	mla	r2, r5, r2, r3
 800e67a:	2001      	movs	r0, #1
 800e67c:	460f      	mov	r7, r1
 800e67e:	e7a6      	b.n	800e5ce <_svfiprintf_r+0xc6>
 800e680:	2300      	movs	r3, #0
 800e682:	3701      	adds	r7, #1
 800e684:	9305      	str	r3, [sp, #20]
 800e686:	4619      	mov	r1, r3
 800e688:	250a      	movs	r5, #10
 800e68a:	4638      	mov	r0, r7
 800e68c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e690:	3a30      	subs	r2, #48	; 0x30
 800e692:	2a09      	cmp	r2, #9
 800e694:	d903      	bls.n	800e69e <_svfiprintf_r+0x196>
 800e696:	2b00      	cmp	r3, #0
 800e698:	d0c8      	beq.n	800e62c <_svfiprintf_r+0x124>
 800e69a:	9105      	str	r1, [sp, #20]
 800e69c:	e7c6      	b.n	800e62c <_svfiprintf_r+0x124>
 800e69e:	fb05 2101 	mla	r1, r5, r1, r2
 800e6a2:	2301      	movs	r3, #1
 800e6a4:	4607      	mov	r7, r0
 800e6a6:	e7f0      	b.n	800e68a <_svfiprintf_r+0x182>
 800e6a8:	ab03      	add	r3, sp, #12
 800e6aa:	9300      	str	r3, [sp, #0]
 800e6ac:	4622      	mov	r2, r4
 800e6ae:	4b11      	ldr	r3, [pc, #68]	; (800e6f4 <_svfiprintf_r+0x1ec>)
 800e6b0:	a904      	add	r1, sp, #16
 800e6b2:	4640      	mov	r0, r8
 800e6b4:	f3af 8000 	nop.w
 800e6b8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e6bc:	4681      	mov	r9, r0
 800e6be:	d1d6      	bne.n	800e66e <_svfiprintf_r+0x166>
 800e6c0:	89a3      	ldrh	r3, [r4, #12]
 800e6c2:	065b      	lsls	r3, r3, #25
 800e6c4:	f53f af35 	bmi.w	800e532 <_svfiprintf_r+0x2a>
 800e6c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e6ca:	b01d      	add	sp, #116	; 0x74
 800e6cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6d0:	ab03      	add	r3, sp, #12
 800e6d2:	9300      	str	r3, [sp, #0]
 800e6d4:	4622      	mov	r2, r4
 800e6d6:	4b07      	ldr	r3, [pc, #28]	; (800e6f4 <_svfiprintf_r+0x1ec>)
 800e6d8:	a904      	add	r1, sp, #16
 800e6da:	4640      	mov	r0, r8
 800e6dc:	f000 f9c2 	bl	800ea64 <_printf_i>
 800e6e0:	e7ea      	b.n	800e6b8 <_svfiprintf_r+0x1b0>
 800e6e2:	bf00      	nop
 800e6e4:	080110ea 	.word	0x080110ea
 800e6e8:	080110f0 	.word	0x080110f0
 800e6ec:	080110f4 	.word	0x080110f4
 800e6f0:	00000000 	.word	0x00000000
 800e6f4:	0800e455 	.word	0x0800e455

0800e6f8 <__sfputc_r>:
 800e6f8:	6893      	ldr	r3, [r2, #8]
 800e6fa:	3b01      	subs	r3, #1
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	b410      	push	{r4}
 800e700:	6093      	str	r3, [r2, #8]
 800e702:	da08      	bge.n	800e716 <__sfputc_r+0x1e>
 800e704:	6994      	ldr	r4, [r2, #24]
 800e706:	42a3      	cmp	r3, r4
 800e708:	db01      	blt.n	800e70e <__sfputc_r+0x16>
 800e70a:	290a      	cmp	r1, #10
 800e70c:	d103      	bne.n	800e716 <__sfputc_r+0x1e>
 800e70e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e712:	f7ff bbe9 	b.w	800dee8 <__swbuf_r>
 800e716:	6813      	ldr	r3, [r2, #0]
 800e718:	1c58      	adds	r0, r3, #1
 800e71a:	6010      	str	r0, [r2, #0]
 800e71c:	7019      	strb	r1, [r3, #0]
 800e71e:	4608      	mov	r0, r1
 800e720:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e724:	4770      	bx	lr

0800e726 <__sfputs_r>:
 800e726:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e728:	4606      	mov	r6, r0
 800e72a:	460f      	mov	r7, r1
 800e72c:	4614      	mov	r4, r2
 800e72e:	18d5      	adds	r5, r2, r3
 800e730:	42ac      	cmp	r4, r5
 800e732:	d101      	bne.n	800e738 <__sfputs_r+0x12>
 800e734:	2000      	movs	r0, #0
 800e736:	e007      	b.n	800e748 <__sfputs_r+0x22>
 800e738:	463a      	mov	r2, r7
 800e73a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e73e:	4630      	mov	r0, r6
 800e740:	f7ff ffda 	bl	800e6f8 <__sfputc_r>
 800e744:	1c43      	adds	r3, r0, #1
 800e746:	d1f3      	bne.n	800e730 <__sfputs_r+0xa>
 800e748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e74c <_vfiprintf_r>:
 800e74c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e750:	460c      	mov	r4, r1
 800e752:	b09d      	sub	sp, #116	; 0x74
 800e754:	4617      	mov	r7, r2
 800e756:	461d      	mov	r5, r3
 800e758:	4606      	mov	r6, r0
 800e75a:	b118      	cbz	r0, 800e764 <_vfiprintf_r+0x18>
 800e75c:	6983      	ldr	r3, [r0, #24]
 800e75e:	b90b      	cbnz	r3, 800e764 <_vfiprintf_r+0x18>
 800e760:	f7ff fd72 	bl	800e248 <__sinit>
 800e764:	4b7c      	ldr	r3, [pc, #496]	; (800e958 <_vfiprintf_r+0x20c>)
 800e766:	429c      	cmp	r4, r3
 800e768:	d158      	bne.n	800e81c <_vfiprintf_r+0xd0>
 800e76a:	6874      	ldr	r4, [r6, #4]
 800e76c:	89a3      	ldrh	r3, [r4, #12]
 800e76e:	0718      	lsls	r0, r3, #28
 800e770:	d55e      	bpl.n	800e830 <_vfiprintf_r+0xe4>
 800e772:	6923      	ldr	r3, [r4, #16]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d05b      	beq.n	800e830 <_vfiprintf_r+0xe4>
 800e778:	2300      	movs	r3, #0
 800e77a:	9309      	str	r3, [sp, #36]	; 0x24
 800e77c:	2320      	movs	r3, #32
 800e77e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e782:	2330      	movs	r3, #48	; 0x30
 800e784:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e788:	9503      	str	r5, [sp, #12]
 800e78a:	f04f 0b01 	mov.w	fp, #1
 800e78e:	46b8      	mov	r8, r7
 800e790:	4645      	mov	r5, r8
 800e792:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e796:	b10b      	cbz	r3, 800e79c <_vfiprintf_r+0x50>
 800e798:	2b25      	cmp	r3, #37	; 0x25
 800e79a:	d154      	bne.n	800e846 <_vfiprintf_r+0xfa>
 800e79c:	ebb8 0a07 	subs.w	sl, r8, r7
 800e7a0:	d00b      	beq.n	800e7ba <_vfiprintf_r+0x6e>
 800e7a2:	4653      	mov	r3, sl
 800e7a4:	463a      	mov	r2, r7
 800e7a6:	4621      	mov	r1, r4
 800e7a8:	4630      	mov	r0, r6
 800e7aa:	f7ff ffbc 	bl	800e726 <__sfputs_r>
 800e7ae:	3001      	adds	r0, #1
 800e7b0:	f000 80c2 	beq.w	800e938 <_vfiprintf_r+0x1ec>
 800e7b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e7b6:	4453      	add	r3, sl
 800e7b8:	9309      	str	r3, [sp, #36]	; 0x24
 800e7ba:	f898 3000 	ldrb.w	r3, [r8]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	f000 80ba 	beq.w	800e938 <_vfiprintf_r+0x1ec>
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	f04f 32ff 	mov.w	r2, #4294967295
 800e7ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e7ce:	9304      	str	r3, [sp, #16]
 800e7d0:	9307      	str	r3, [sp, #28]
 800e7d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e7d6:	931a      	str	r3, [sp, #104]	; 0x68
 800e7d8:	46a8      	mov	r8, r5
 800e7da:	2205      	movs	r2, #5
 800e7dc:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e7e0:	485e      	ldr	r0, [pc, #376]	; (800e95c <_vfiprintf_r+0x210>)
 800e7e2:	f7f1 fcfd 	bl	80001e0 <memchr>
 800e7e6:	9b04      	ldr	r3, [sp, #16]
 800e7e8:	bb78      	cbnz	r0, 800e84a <_vfiprintf_r+0xfe>
 800e7ea:	06d9      	lsls	r1, r3, #27
 800e7ec:	bf44      	itt	mi
 800e7ee:	2220      	movmi	r2, #32
 800e7f0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e7f4:	071a      	lsls	r2, r3, #28
 800e7f6:	bf44      	itt	mi
 800e7f8:	222b      	movmi	r2, #43	; 0x2b
 800e7fa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e7fe:	782a      	ldrb	r2, [r5, #0]
 800e800:	2a2a      	cmp	r2, #42	; 0x2a
 800e802:	d02a      	beq.n	800e85a <_vfiprintf_r+0x10e>
 800e804:	9a07      	ldr	r2, [sp, #28]
 800e806:	46a8      	mov	r8, r5
 800e808:	2000      	movs	r0, #0
 800e80a:	250a      	movs	r5, #10
 800e80c:	4641      	mov	r1, r8
 800e80e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e812:	3b30      	subs	r3, #48	; 0x30
 800e814:	2b09      	cmp	r3, #9
 800e816:	d969      	bls.n	800e8ec <_vfiprintf_r+0x1a0>
 800e818:	b360      	cbz	r0, 800e874 <_vfiprintf_r+0x128>
 800e81a:	e024      	b.n	800e866 <_vfiprintf_r+0x11a>
 800e81c:	4b50      	ldr	r3, [pc, #320]	; (800e960 <_vfiprintf_r+0x214>)
 800e81e:	429c      	cmp	r4, r3
 800e820:	d101      	bne.n	800e826 <_vfiprintf_r+0xda>
 800e822:	68b4      	ldr	r4, [r6, #8]
 800e824:	e7a2      	b.n	800e76c <_vfiprintf_r+0x20>
 800e826:	4b4f      	ldr	r3, [pc, #316]	; (800e964 <_vfiprintf_r+0x218>)
 800e828:	429c      	cmp	r4, r3
 800e82a:	bf08      	it	eq
 800e82c:	68f4      	ldreq	r4, [r6, #12]
 800e82e:	e79d      	b.n	800e76c <_vfiprintf_r+0x20>
 800e830:	4621      	mov	r1, r4
 800e832:	4630      	mov	r0, r6
 800e834:	f7ff fbaa 	bl	800df8c <__swsetup_r>
 800e838:	2800      	cmp	r0, #0
 800e83a:	d09d      	beq.n	800e778 <_vfiprintf_r+0x2c>
 800e83c:	f04f 30ff 	mov.w	r0, #4294967295
 800e840:	b01d      	add	sp, #116	; 0x74
 800e842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e846:	46a8      	mov	r8, r5
 800e848:	e7a2      	b.n	800e790 <_vfiprintf_r+0x44>
 800e84a:	4a44      	ldr	r2, [pc, #272]	; (800e95c <_vfiprintf_r+0x210>)
 800e84c:	1a80      	subs	r0, r0, r2
 800e84e:	fa0b f000 	lsl.w	r0, fp, r0
 800e852:	4318      	orrs	r0, r3
 800e854:	9004      	str	r0, [sp, #16]
 800e856:	4645      	mov	r5, r8
 800e858:	e7be      	b.n	800e7d8 <_vfiprintf_r+0x8c>
 800e85a:	9a03      	ldr	r2, [sp, #12]
 800e85c:	1d11      	adds	r1, r2, #4
 800e85e:	6812      	ldr	r2, [r2, #0]
 800e860:	9103      	str	r1, [sp, #12]
 800e862:	2a00      	cmp	r2, #0
 800e864:	db01      	blt.n	800e86a <_vfiprintf_r+0x11e>
 800e866:	9207      	str	r2, [sp, #28]
 800e868:	e004      	b.n	800e874 <_vfiprintf_r+0x128>
 800e86a:	4252      	negs	r2, r2
 800e86c:	f043 0302 	orr.w	r3, r3, #2
 800e870:	9207      	str	r2, [sp, #28]
 800e872:	9304      	str	r3, [sp, #16]
 800e874:	f898 3000 	ldrb.w	r3, [r8]
 800e878:	2b2e      	cmp	r3, #46	; 0x2e
 800e87a:	d10e      	bne.n	800e89a <_vfiprintf_r+0x14e>
 800e87c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e880:	2b2a      	cmp	r3, #42	; 0x2a
 800e882:	d138      	bne.n	800e8f6 <_vfiprintf_r+0x1aa>
 800e884:	9b03      	ldr	r3, [sp, #12]
 800e886:	1d1a      	adds	r2, r3, #4
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	9203      	str	r2, [sp, #12]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	bfb8      	it	lt
 800e890:	f04f 33ff 	movlt.w	r3, #4294967295
 800e894:	f108 0802 	add.w	r8, r8, #2
 800e898:	9305      	str	r3, [sp, #20]
 800e89a:	4d33      	ldr	r5, [pc, #204]	; (800e968 <_vfiprintf_r+0x21c>)
 800e89c:	f898 1000 	ldrb.w	r1, [r8]
 800e8a0:	2203      	movs	r2, #3
 800e8a2:	4628      	mov	r0, r5
 800e8a4:	f7f1 fc9c 	bl	80001e0 <memchr>
 800e8a8:	b140      	cbz	r0, 800e8bc <_vfiprintf_r+0x170>
 800e8aa:	2340      	movs	r3, #64	; 0x40
 800e8ac:	1b40      	subs	r0, r0, r5
 800e8ae:	fa03 f000 	lsl.w	r0, r3, r0
 800e8b2:	9b04      	ldr	r3, [sp, #16]
 800e8b4:	4303      	orrs	r3, r0
 800e8b6:	f108 0801 	add.w	r8, r8, #1
 800e8ba:	9304      	str	r3, [sp, #16]
 800e8bc:	f898 1000 	ldrb.w	r1, [r8]
 800e8c0:	482a      	ldr	r0, [pc, #168]	; (800e96c <_vfiprintf_r+0x220>)
 800e8c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e8c6:	2206      	movs	r2, #6
 800e8c8:	f108 0701 	add.w	r7, r8, #1
 800e8cc:	f7f1 fc88 	bl	80001e0 <memchr>
 800e8d0:	2800      	cmp	r0, #0
 800e8d2:	d037      	beq.n	800e944 <_vfiprintf_r+0x1f8>
 800e8d4:	4b26      	ldr	r3, [pc, #152]	; (800e970 <_vfiprintf_r+0x224>)
 800e8d6:	bb1b      	cbnz	r3, 800e920 <_vfiprintf_r+0x1d4>
 800e8d8:	9b03      	ldr	r3, [sp, #12]
 800e8da:	3307      	adds	r3, #7
 800e8dc:	f023 0307 	bic.w	r3, r3, #7
 800e8e0:	3308      	adds	r3, #8
 800e8e2:	9303      	str	r3, [sp, #12]
 800e8e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8e6:	444b      	add	r3, r9
 800e8e8:	9309      	str	r3, [sp, #36]	; 0x24
 800e8ea:	e750      	b.n	800e78e <_vfiprintf_r+0x42>
 800e8ec:	fb05 3202 	mla	r2, r5, r2, r3
 800e8f0:	2001      	movs	r0, #1
 800e8f2:	4688      	mov	r8, r1
 800e8f4:	e78a      	b.n	800e80c <_vfiprintf_r+0xc0>
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	f108 0801 	add.w	r8, r8, #1
 800e8fc:	9305      	str	r3, [sp, #20]
 800e8fe:	4619      	mov	r1, r3
 800e900:	250a      	movs	r5, #10
 800e902:	4640      	mov	r0, r8
 800e904:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e908:	3a30      	subs	r2, #48	; 0x30
 800e90a:	2a09      	cmp	r2, #9
 800e90c:	d903      	bls.n	800e916 <_vfiprintf_r+0x1ca>
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d0c3      	beq.n	800e89a <_vfiprintf_r+0x14e>
 800e912:	9105      	str	r1, [sp, #20]
 800e914:	e7c1      	b.n	800e89a <_vfiprintf_r+0x14e>
 800e916:	fb05 2101 	mla	r1, r5, r1, r2
 800e91a:	2301      	movs	r3, #1
 800e91c:	4680      	mov	r8, r0
 800e91e:	e7f0      	b.n	800e902 <_vfiprintf_r+0x1b6>
 800e920:	ab03      	add	r3, sp, #12
 800e922:	9300      	str	r3, [sp, #0]
 800e924:	4622      	mov	r2, r4
 800e926:	4b13      	ldr	r3, [pc, #76]	; (800e974 <_vfiprintf_r+0x228>)
 800e928:	a904      	add	r1, sp, #16
 800e92a:	4630      	mov	r0, r6
 800e92c:	f3af 8000 	nop.w
 800e930:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e934:	4681      	mov	r9, r0
 800e936:	d1d5      	bne.n	800e8e4 <_vfiprintf_r+0x198>
 800e938:	89a3      	ldrh	r3, [r4, #12]
 800e93a:	065b      	lsls	r3, r3, #25
 800e93c:	f53f af7e 	bmi.w	800e83c <_vfiprintf_r+0xf0>
 800e940:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e942:	e77d      	b.n	800e840 <_vfiprintf_r+0xf4>
 800e944:	ab03      	add	r3, sp, #12
 800e946:	9300      	str	r3, [sp, #0]
 800e948:	4622      	mov	r2, r4
 800e94a:	4b0a      	ldr	r3, [pc, #40]	; (800e974 <_vfiprintf_r+0x228>)
 800e94c:	a904      	add	r1, sp, #16
 800e94e:	4630      	mov	r0, r6
 800e950:	f000 f888 	bl	800ea64 <_printf_i>
 800e954:	e7ec      	b.n	800e930 <_vfiprintf_r+0x1e4>
 800e956:	bf00      	nop
 800e958:	080110a0 	.word	0x080110a0
 800e95c:	080110ea 	.word	0x080110ea
 800e960:	080110c0 	.word	0x080110c0
 800e964:	08011080 	.word	0x08011080
 800e968:	080110f0 	.word	0x080110f0
 800e96c:	080110f4 	.word	0x080110f4
 800e970:	00000000 	.word	0x00000000
 800e974:	0800e727 	.word	0x0800e727

0800e978 <_printf_common>:
 800e978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e97c:	4691      	mov	r9, r2
 800e97e:	461f      	mov	r7, r3
 800e980:	688a      	ldr	r2, [r1, #8]
 800e982:	690b      	ldr	r3, [r1, #16]
 800e984:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e988:	4293      	cmp	r3, r2
 800e98a:	bfb8      	it	lt
 800e98c:	4613      	movlt	r3, r2
 800e98e:	f8c9 3000 	str.w	r3, [r9]
 800e992:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e996:	4606      	mov	r6, r0
 800e998:	460c      	mov	r4, r1
 800e99a:	b112      	cbz	r2, 800e9a2 <_printf_common+0x2a>
 800e99c:	3301      	adds	r3, #1
 800e99e:	f8c9 3000 	str.w	r3, [r9]
 800e9a2:	6823      	ldr	r3, [r4, #0]
 800e9a4:	0699      	lsls	r1, r3, #26
 800e9a6:	bf42      	ittt	mi
 800e9a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e9ac:	3302      	addmi	r3, #2
 800e9ae:	f8c9 3000 	strmi.w	r3, [r9]
 800e9b2:	6825      	ldr	r5, [r4, #0]
 800e9b4:	f015 0506 	ands.w	r5, r5, #6
 800e9b8:	d107      	bne.n	800e9ca <_printf_common+0x52>
 800e9ba:	f104 0a19 	add.w	sl, r4, #25
 800e9be:	68e3      	ldr	r3, [r4, #12]
 800e9c0:	f8d9 2000 	ldr.w	r2, [r9]
 800e9c4:	1a9b      	subs	r3, r3, r2
 800e9c6:	42ab      	cmp	r3, r5
 800e9c8:	dc28      	bgt.n	800ea1c <_printf_common+0xa4>
 800e9ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e9ce:	6822      	ldr	r2, [r4, #0]
 800e9d0:	3300      	adds	r3, #0
 800e9d2:	bf18      	it	ne
 800e9d4:	2301      	movne	r3, #1
 800e9d6:	0692      	lsls	r2, r2, #26
 800e9d8:	d42d      	bmi.n	800ea36 <_printf_common+0xbe>
 800e9da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e9de:	4639      	mov	r1, r7
 800e9e0:	4630      	mov	r0, r6
 800e9e2:	47c0      	blx	r8
 800e9e4:	3001      	adds	r0, #1
 800e9e6:	d020      	beq.n	800ea2a <_printf_common+0xb2>
 800e9e8:	6823      	ldr	r3, [r4, #0]
 800e9ea:	68e5      	ldr	r5, [r4, #12]
 800e9ec:	f8d9 2000 	ldr.w	r2, [r9]
 800e9f0:	f003 0306 	and.w	r3, r3, #6
 800e9f4:	2b04      	cmp	r3, #4
 800e9f6:	bf08      	it	eq
 800e9f8:	1aad      	subeq	r5, r5, r2
 800e9fa:	68a3      	ldr	r3, [r4, #8]
 800e9fc:	6922      	ldr	r2, [r4, #16]
 800e9fe:	bf0c      	ite	eq
 800ea00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ea04:	2500      	movne	r5, #0
 800ea06:	4293      	cmp	r3, r2
 800ea08:	bfc4      	itt	gt
 800ea0a:	1a9b      	subgt	r3, r3, r2
 800ea0c:	18ed      	addgt	r5, r5, r3
 800ea0e:	f04f 0900 	mov.w	r9, #0
 800ea12:	341a      	adds	r4, #26
 800ea14:	454d      	cmp	r5, r9
 800ea16:	d11a      	bne.n	800ea4e <_printf_common+0xd6>
 800ea18:	2000      	movs	r0, #0
 800ea1a:	e008      	b.n	800ea2e <_printf_common+0xb6>
 800ea1c:	2301      	movs	r3, #1
 800ea1e:	4652      	mov	r2, sl
 800ea20:	4639      	mov	r1, r7
 800ea22:	4630      	mov	r0, r6
 800ea24:	47c0      	blx	r8
 800ea26:	3001      	adds	r0, #1
 800ea28:	d103      	bne.n	800ea32 <_printf_common+0xba>
 800ea2a:	f04f 30ff 	mov.w	r0, #4294967295
 800ea2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea32:	3501      	adds	r5, #1
 800ea34:	e7c3      	b.n	800e9be <_printf_common+0x46>
 800ea36:	18e1      	adds	r1, r4, r3
 800ea38:	1c5a      	adds	r2, r3, #1
 800ea3a:	2030      	movs	r0, #48	; 0x30
 800ea3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ea40:	4422      	add	r2, r4
 800ea42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ea46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ea4a:	3302      	adds	r3, #2
 800ea4c:	e7c5      	b.n	800e9da <_printf_common+0x62>
 800ea4e:	2301      	movs	r3, #1
 800ea50:	4622      	mov	r2, r4
 800ea52:	4639      	mov	r1, r7
 800ea54:	4630      	mov	r0, r6
 800ea56:	47c0      	blx	r8
 800ea58:	3001      	adds	r0, #1
 800ea5a:	d0e6      	beq.n	800ea2a <_printf_common+0xb2>
 800ea5c:	f109 0901 	add.w	r9, r9, #1
 800ea60:	e7d8      	b.n	800ea14 <_printf_common+0x9c>
	...

0800ea64 <_printf_i>:
 800ea64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ea68:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800ea6c:	460c      	mov	r4, r1
 800ea6e:	7e09      	ldrb	r1, [r1, #24]
 800ea70:	b085      	sub	sp, #20
 800ea72:	296e      	cmp	r1, #110	; 0x6e
 800ea74:	4617      	mov	r7, r2
 800ea76:	4606      	mov	r6, r0
 800ea78:	4698      	mov	r8, r3
 800ea7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ea7c:	f000 80b3 	beq.w	800ebe6 <_printf_i+0x182>
 800ea80:	d822      	bhi.n	800eac8 <_printf_i+0x64>
 800ea82:	2963      	cmp	r1, #99	; 0x63
 800ea84:	d036      	beq.n	800eaf4 <_printf_i+0x90>
 800ea86:	d80a      	bhi.n	800ea9e <_printf_i+0x3a>
 800ea88:	2900      	cmp	r1, #0
 800ea8a:	f000 80b9 	beq.w	800ec00 <_printf_i+0x19c>
 800ea8e:	2958      	cmp	r1, #88	; 0x58
 800ea90:	f000 8083 	beq.w	800eb9a <_printf_i+0x136>
 800ea94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ea98:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ea9c:	e032      	b.n	800eb04 <_printf_i+0xa0>
 800ea9e:	2964      	cmp	r1, #100	; 0x64
 800eaa0:	d001      	beq.n	800eaa6 <_printf_i+0x42>
 800eaa2:	2969      	cmp	r1, #105	; 0x69
 800eaa4:	d1f6      	bne.n	800ea94 <_printf_i+0x30>
 800eaa6:	6820      	ldr	r0, [r4, #0]
 800eaa8:	6813      	ldr	r3, [r2, #0]
 800eaaa:	0605      	lsls	r5, r0, #24
 800eaac:	f103 0104 	add.w	r1, r3, #4
 800eab0:	d52a      	bpl.n	800eb08 <_printf_i+0xa4>
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	6011      	str	r1, [r2, #0]
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	da03      	bge.n	800eac2 <_printf_i+0x5e>
 800eaba:	222d      	movs	r2, #45	; 0x2d
 800eabc:	425b      	negs	r3, r3
 800eabe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800eac2:	486f      	ldr	r0, [pc, #444]	; (800ec80 <_printf_i+0x21c>)
 800eac4:	220a      	movs	r2, #10
 800eac6:	e039      	b.n	800eb3c <_printf_i+0xd8>
 800eac8:	2973      	cmp	r1, #115	; 0x73
 800eaca:	f000 809d 	beq.w	800ec08 <_printf_i+0x1a4>
 800eace:	d808      	bhi.n	800eae2 <_printf_i+0x7e>
 800ead0:	296f      	cmp	r1, #111	; 0x6f
 800ead2:	d020      	beq.n	800eb16 <_printf_i+0xb2>
 800ead4:	2970      	cmp	r1, #112	; 0x70
 800ead6:	d1dd      	bne.n	800ea94 <_printf_i+0x30>
 800ead8:	6823      	ldr	r3, [r4, #0]
 800eada:	f043 0320 	orr.w	r3, r3, #32
 800eade:	6023      	str	r3, [r4, #0]
 800eae0:	e003      	b.n	800eaea <_printf_i+0x86>
 800eae2:	2975      	cmp	r1, #117	; 0x75
 800eae4:	d017      	beq.n	800eb16 <_printf_i+0xb2>
 800eae6:	2978      	cmp	r1, #120	; 0x78
 800eae8:	d1d4      	bne.n	800ea94 <_printf_i+0x30>
 800eaea:	2378      	movs	r3, #120	; 0x78
 800eaec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800eaf0:	4864      	ldr	r0, [pc, #400]	; (800ec84 <_printf_i+0x220>)
 800eaf2:	e055      	b.n	800eba0 <_printf_i+0x13c>
 800eaf4:	6813      	ldr	r3, [r2, #0]
 800eaf6:	1d19      	adds	r1, r3, #4
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	6011      	str	r1, [r2, #0]
 800eafc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eb00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800eb04:	2301      	movs	r3, #1
 800eb06:	e08c      	b.n	800ec22 <_printf_i+0x1be>
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	6011      	str	r1, [r2, #0]
 800eb0c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800eb10:	bf18      	it	ne
 800eb12:	b21b      	sxthne	r3, r3
 800eb14:	e7cf      	b.n	800eab6 <_printf_i+0x52>
 800eb16:	6813      	ldr	r3, [r2, #0]
 800eb18:	6825      	ldr	r5, [r4, #0]
 800eb1a:	1d18      	adds	r0, r3, #4
 800eb1c:	6010      	str	r0, [r2, #0]
 800eb1e:	0628      	lsls	r0, r5, #24
 800eb20:	d501      	bpl.n	800eb26 <_printf_i+0xc2>
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	e002      	b.n	800eb2c <_printf_i+0xc8>
 800eb26:	0668      	lsls	r0, r5, #25
 800eb28:	d5fb      	bpl.n	800eb22 <_printf_i+0xbe>
 800eb2a:	881b      	ldrh	r3, [r3, #0]
 800eb2c:	4854      	ldr	r0, [pc, #336]	; (800ec80 <_printf_i+0x21c>)
 800eb2e:	296f      	cmp	r1, #111	; 0x6f
 800eb30:	bf14      	ite	ne
 800eb32:	220a      	movne	r2, #10
 800eb34:	2208      	moveq	r2, #8
 800eb36:	2100      	movs	r1, #0
 800eb38:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800eb3c:	6865      	ldr	r5, [r4, #4]
 800eb3e:	60a5      	str	r5, [r4, #8]
 800eb40:	2d00      	cmp	r5, #0
 800eb42:	f2c0 8095 	blt.w	800ec70 <_printf_i+0x20c>
 800eb46:	6821      	ldr	r1, [r4, #0]
 800eb48:	f021 0104 	bic.w	r1, r1, #4
 800eb4c:	6021      	str	r1, [r4, #0]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d13d      	bne.n	800ebce <_printf_i+0x16a>
 800eb52:	2d00      	cmp	r5, #0
 800eb54:	f040 808e 	bne.w	800ec74 <_printf_i+0x210>
 800eb58:	4665      	mov	r5, ip
 800eb5a:	2a08      	cmp	r2, #8
 800eb5c:	d10b      	bne.n	800eb76 <_printf_i+0x112>
 800eb5e:	6823      	ldr	r3, [r4, #0]
 800eb60:	07db      	lsls	r3, r3, #31
 800eb62:	d508      	bpl.n	800eb76 <_printf_i+0x112>
 800eb64:	6923      	ldr	r3, [r4, #16]
 800eb66:	6862      	ldr	r2, [r4, #4]
 800eb68:	429a      	cmp	r2, r3
 800eb6a:	bfde      	ittt	le
 800eb6c:	2330      	movle	r3, #48	; 0x30
 800eb6e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800eb72:	f105 35ff 	addle.w	r5, r5, #4294967295
 800eb76:	ebac 0305 	sub.w	r3, ip, r5
 800eb7a:	6123      	str	r3, [r4, #16]
 800eb7c:	f8cd 8000 	str.w	r8, [sp]
 800eb80:	463b      	mov	r3, r7
 800eb82:	aa03      	add	r2, sp, #12
 800eb84:	4621      	mov	r1, r4
 800eb86:	4630      	mov	r0, r6
 800eb88:	f7ff fef6 	bl	800e978 <_printf_common>
 800eb8c:	3001      	adds	r0, #1
 800eb8e:	d14d      	bne.n	800ec2c <_printf_i+0x1c8>
 800eb90:	f04f 30ff 	mov.w	r0, #4294967295
 800eb94:	b005      	add	sp, #20
 800eb96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb9a:	4839      	ldr	r0, [pc, #228]	; (800ec80 <_printf_i+0x21c>)
 800eb9c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800eba0:	6813      	ldr	r3, [r2, #0]
 800eba2:	6821      	ldr	r1, [r4, #0]
 800eba4:	1d1d      	adds	r5, r3, #4
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	6015      	str	r5, [r2, #0]
 800ebaa:	060a      	lsls	r2, r1, #24
 800ebac:	d50b      	bpl.n	800ebc6 <_printf_i+0x162>
 800ebae:	07ca      	lsls	r2, r1, #31
 800ebb0:	bf44      	itt	mi
 800ebb2:	f041 0120 	orrmi.w	r1, r1, #32
 800ebb6:	6021      	strmi	r1, [r4, #0]
 800ebb8:	b91b      	cbnz	r3, 800ebc2 <_printf_i+0x15e>
 800ebba:	6822      	ldr	r2, [r4, #0]
 800ebbc:	f022 0220 	bic.w	r2, r2, #32
 800ebc0:	6022      	str	r2, [r4, #0]
 800ebc2:	2210      	movs	r2, #16
 800ebc4:	e7b7      	b.n	800eb36 <_printf_i+0xd2>
 800ebc6:	064d      	lsls	r5, r1, #25
 800ebc8:	bf48      	it	mi
 800ebca:	b29b      	uxthmi	r3, r3
 800ebcc:	e7ef      	b.n	800ebae <_printf_i+0x14a>
 800ebce:	4665      	mov	r5, ip
 800ebd0:	fbb3 f1f2 	udiv	r1, r3, r2
 800ebd4:	fb02 3311 	mls	r3, r2, r1, r3
 800ebd8:	5cc3      	ldrb	r3, [r0, r3]
 800ebda:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ebde:	460b      	mov	r3, r1
 800ebe0:	2900      	cmp	r1, #0
 800ebe2:	d1f5      	bne.n	800ebd0 <_printf_i+0x16c>
 800ebe4:	e7b9      	b.n	800eb5a <_printf_i+0xf6>
 800ebe6:	6813      	ldr	r3, [r2, #0]
 800ebe8:	6825      	ldr	r5, [r4, #0]
 800ebea:	6961      	ldr	r1, [r4, #20]
 800ebec:	1d18      	adds	r0, r3, #4
 800ebee:	6010      	str	r0, [r2, #0]
 800ebf0:	0628      	lsls	r0, r5, #24
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	d501      	bpl.n	800ebfa <_printf_i+0x196>
 800ebf6:	6019      	str	r1, [r3, #0]
 800ebf8:	e002      	b.n	800ec00 <_printf_i+0x19c>
 800ebfa:	066a      	lsls	r2, r5, #25
 800ebfc:	d5fb      	bpl.n	800ebf6 <_printf_i+0x192>
 800ebfe:	8019      	strh	r1, [r3, #0]
 800ec00:	2300      	movs	r3, #0
 800ec02:	6123      	str	r3, [r4, #16]
 800ec04:	4665      	mov	r5, ip
 800ec06:	e7b9      	b.n	800eb7c <_printf_i+0x118>
 800ec08:	6813      	ldr	r3, [r2, #0]
 800ec0a:	1d19      	adds	r1, r3, #4
 800ec0c:	6011      	str	r1, [r2, #0]
 800ec0e:	681d      	ldr	r5, [r3, #0]
 800ec10:	6862      	ldr	r2, [r4, #4]
 800ec12:	2100      	movs	r1, #0
 800ec14:	4628      	mov	r0, r5
 800ec16:	f7f1 fae3 	bl	80001e0 <memchr>
 800ec1a:	b108      	cbz	r0, 800ec20 <_printf_i+0x1bc>
 800ec1c:	1b40      	subs	r0, r0, r5
 800ec1e:	6060      	str	r0, [r4, #4]
 800ec20:	6863      	ldr	r3, [r4, #4]
 800ec22:	6123      	str	r3, [r4, #16]
 800ec24:	2300      	movs	r3, #0
 800ec26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec2a:	e7a7      	b.n	800eb7c <_printf_i+0x118>
 800ec2c:	6923      	ldr	r3, [r4, #16]
 800ec2e:	462a      	mov	r2, r5
 800ec30:	4639      	mov	r1, r7
 800ec32:	4630      	mov	r0, r6
 800ec34:	47c0      	blx	r8
 800ec36:	3001      	adds	r0, #1
 800ec38:	d0aa      	beq.n	800eb90 <_printf_i+0x12c>
 800ec3a:	6823      	ldr	r3, [r4, #0]
 800ec3c:	079b      	lsls	r3, r3, #30
 800ec3e:	d413      	bmi.n	800ec68 <_printf_i+0x204>
 800ec40:	68e0      	ldr	r0, [r4, #12]
 800ec42:	9b03      	ldr	r3, [sp, #12]
 800ec44:	4298      	cmp	r0, r3
 800ec46:	bfb8      	it	lt
 800ec48:	4618      	movlt	r0, r3
 800ec4a:	e7a3      	b.n	800eb94 <_printf_i+0x130>
 800ec4c:	2301      	movs	r3, #1
 800ec4e:	464a      	mov	r2, r9
 800ec50:	4639      	mov	r1, r7
 800ec52:	4630      	mov	r0, r6
 800ec54:	47c0      	blx	r8
 800ec56:	3001      	adds	r0, #1
 800ec58:	d09a      	beq.n	800eb90 <_printf_i+0x12c>
 800ec5a:	3501      	adds	r5, #1
 800ec5c:	68e3      	ldr	r3, [r4, #12]
 800ec5e:	9a03      	ldr	r2, [sp, #12]
 800ec60:	1a9b      	subs	r3, r3, r2
 800ec62:	42ab      	cmp	r3, r5
 800ec64:	dcf2      	bgt.n	800ec4c <_printf_i+0x1e8>
 800ec66:	e7eb      	b.n	800ec40 <_printf_i+0x1dc>
 800ec68:	2500      	movs	r5, #0
 800ec6a:	f104 0919 	add.w	r9, r4, #25
 800ec6e:	e7f5      	b.n	800ec5c <_printf_i+0x1f8>
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d1ac      	bne.n	800ebce <_printf_i+0x16a>
 800ec74:	7803      	ldrb	r3, [r0, #0]
 800ec76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ec7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec7e:	e76c      	b.n	800eb5a <_printf_i+0xf6>
 800ec80:	080110fb 	.word	0x080110fb
 800ec84:	0801110c 	.word	0x0801110c

0800ec88 <__sread>:
 800ec88:	b510      	push	{r4, lr}
 800ec8a:	460c      	mov	r4, r1
 800ec8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec90:	f000 f8e0 	bl	800ee54 <_read_r>
 800ec94:	2800      	cmp	r0, #0
 800ec96:	bfab      	itete	ge
 800ec98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ec9a:	89a3      	ldrhlt	r3, [r4, #12]
 800ec9c:	181b      	addge	r3, r3, r0
 800ec9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eca2:	bfac      	ite	ge
 800eca4:	6563      	strge	r3, [r4, #84]	; 0x54
 800eca6:	81a3      	strhlt	r3, [r4, #12]
 800eca8:	bd10      	pop	{r4, pc}

0800ecaa <__swrite>:
 800ecaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecae:	461f      	mov	r7, r3
 800ecb0:	898b      	ldrh	r3, [r1, #12]
 800ecb2:	05db      	lsls	r3, r3, #23
 800ecb4:	4605      	mov	r5, r0
 800ecb6:	460c      	mov	r4, r1
 800ecb8:	4616      	mov	r6, r2
 800ecba:	d505      	bpl.n	800ecc8 <__swrite+0x1e>
 800ecbc:	2302      	movs	r3, #2
 800ecbe:	2200      	movs	r2, #0
 800ecc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecc4:	f000 f874 	bl	800edb0 <_lseek_r>
 800ecc8:	89a3      	ldrh	r3, [r4, #12]
 800ecca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ecce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ecd2:	81a3      	strh	r3, [r4, #12]
 800ecd4:	4632      	mov	r2, r6
 800ecd6:	463b      	mov	r3, r7
 800ecd8:	4628      	mov	r0, r5
 800ecda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ecde:	f000 b823 	b.w	800ed28 <_write_r>

0800ece2 <__sseek>:
 800ece2:	b510      	push	{r4, lr}
 800ece4:	460c      	mov	r4, r1
 800ece6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecea:	f000 f861 	bl	800edb0 <_lseek_r>
 800ecee:	1c43      	adds	r3, r0, #1
 800ecf0:	89a3      	ldrh	r3, [r4, #12]
 800ecf2:	bf15      	itete	ne
 800ecf4:	6560      	strne	r0, [r4, #84]	; 0x54
 800ecf6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ecfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ecfe:	81a3      	strheq	r3, [r4, #12]
 800ed00:	bf18      	it	ne
 800ed02:	81a3      	strhne	r3, [r4, #12]
 800ed04:	bd10      	pop	{r4, pc}

0800ed06 <__sclose>:
 800ed06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed0a:	f000 b81f 	b.w	800ed4c <_close_r>

0800ed0e <__ascii_wctomb>:
 800ed0e:	b149      	cbz	r1, 800ed24 <__ascii_wctomb+0x16>
 800ed10:	2aff      	cmp	r2, #255	; 0xff
 800ed12:	bf85      	ittet	hi
 800ed14:	238a      	movhi	r3, #138	; 0x8a
 800ed16:	6003      	strhi	r3, [r0, #0]
 800ed18:	700a      	strbls	r2, [r1, #0]
 800ed1a:	f04f 30ff 	movhi.w	r0, #4294967295
 800ed1e:	bf98      	it	ls
 800ed20:	2001      	movls	r0, #1
 800ed22:	4770      	bx	lr
 800ed24:	4608      	mov	r0, r1
 800ed26:	4770      	bx	lr

0800ed28 <_write_r>:
 800ed28:	b538      	push	{r3, r4, r5, lr}
 800ed2a:	4c07      	ldr	r4, [pc, #28]	; (800ed48 <_write_r+0x20>)
 800ed2c:	4605      	mov	r5, r0
 800ed2e:	4608      	mov	r0, r1
 800ed30:	4611      	mov	r1, r2
 800ed32:	2200      	movs	r2, #0
 800ed34:	6022      	str	r2, [r4, #0]
 800ed36:	461a      	mov	r2, r3
 800ed38:	f7f5 fc4a 	bl	80045d0 <_write>
 800ed3c:	1c43      	adds	r3, r0, #1
 800ed3e:	d102      	bne.n	800ed46 <_write_r+0x1e>
 800ed40:	6823      	ldr	r3, [r4, #0]
 800ed42:	b103      	cbz	r3, 800ed46 <_write_r+0x1e>
 800ed44:	602b      	str	r3, [r5, #0]
 800ed46:	bd38      	pop	{r3, r4, r5, pc}
 800ed48:	2000105c 	.word	0x2000105c

0800ed4c <_close_r>:
 800ed4c:	b538      	push	{r3, r4, r5, lr}
 800ed4e:	4c06      	ldr	r4, [pc, #24]	; (800ed68 <_close_r+0x1c>)
 800ed50:	2300      	movs	r3, #0
 800ed52:	4605      	mov	r5, r0
 800ed54:	4608      	mov	r0, r1
 800ed56:	6023      	str	r3, [r4, #0]
 800ed58:	f7f5 fc66 	bl	8004628 <_close>
 800ed5c:	1c43      	adds	r3, r0, #1
 800ed5e:	d102      	bne.n	800ed66 <_close_r+0x1a>
 800ed60:	6823      	ldr	r3, [r4, #0]
 800ed62:	b103      	cbz	r3, 800ed66 <_close_r+0x1a>
 800ed64:	602b      	str	r3, [r5, #0]
 800ed66:	bd38      	pop	{r3, r4, r5, pc}
 800ed68:	2000105c 	.word	0x2000105c

0800ed6c <_fstat_r>:
 800ed6c:	b538      	push	{r3, r4, r5, lr}
 800ed6e:	4c07      	ldr	r4, [pc, #28]	; (800ed8c <_fstat_r+0x20>)
 800ed70:	2300      	movs	r3, #0
 800ed72:	4605      	mov	r5, r0
 800ed74:	4608      	mov	r0, r1
 800ed76:	4611      	mov	r1, r2
 800ed78:	6023      	str	r3, [r4, #0]
 800ed7a:	f7f5 fca5 	bl	80046c8 <_fstat>
 800ed7e:	1c43      	adds	r3, r0, #1
 800ed80:	d102      	bne.n	800ed88 <_fstat_r+0x1c>
 800ed82:	6823      	ldr	r3, [r4, #0]
 800ed84:	b103      	cbz	r3, 800ed88 <_fstat_r+0x1c>
 800ed86:	602b      	str	r3, [r5, #0]
 800ed88:	bd38      	pop	{r3, r4, r5, pc}
 800ed8a:	bf00      	nop
 800ed8c:	2000105c 	.word	0x2000105c

0800ed90 <_isatty_r>:
 800ed90:	b538      	push	{r3, r4, r5, lr}
 800ed92:	4c06      	ldr	r4, [pc, #24]	; (800edac <_isatty_r+0x1c>)
 800ed94:	2300      	movs	r3, #0
 800ed96:	4605      	mov	r5, r0
 800ed98:	4608      	mov	r0, r1
 800ed9a:	6023      	str	r3, [r4, #0]
 800ed9c:	f7f5 fc02 	bl	80045a4 <_isatty>
 800eda0:	1c43      	adds	r3, r0, #1
 800eda2:	d102      	bne.n	800edaa <_isatty_r+0x1a>
 800eda4:	6823      	ldr	r3, [r4, #0]
 800eda6:	b103      	cbz	r3, 800edaa <_isatty_r+0x1a>
 800eda8:	602b      	str	r3, [r5, #0]
 800edaa:	bd38      	pop	{r3, r4, r5, pc}
 800edac:	2000105c 	.word	0x2000105c

0800edb0 <_lseek_r>:
 800edb0:	b538      	push	{r3, r4, r5, lr}
 800edb2:	4c07      	ldr	r4, [pc, #28]	; (800edd0 <_lseek_r+0x20>)
 800edb4:	4605      	mov	r5, r0
 800edb6:	4608      	mov	r0, r1
 800edb8:	4611      	mov	r1, r2
 800edba:	2200      	movs	r2, #0
 800edbc:	6022      	str	r2, [r4, #0]
 800edbe:	461a      	mov	r2, r3
 800edc0:	f7f5 fc49 	bl	8004656 <_lseek>
 800edc4:	1c43      	adds	r3, r0, #1
 800edc6:	d102      	bne.n	800edce <_lseek_r+0x1e>
 800edc8:	6823      	ldr	r3, [r4, #0]
 800edca:	b103      	cbz	r3, 800edce <_lseek_r+0x1e>
 800edcc:	602b      	str	r3, [r5, #0]
 800edce:	bd38      	pop	{r3, r4, r5, pc}
 800edd0:	2000105c 	.word	0x2000105c

0800edd4 <memmove>:
 800edd4:	4288      	cmp	r0, r1
 800edd6:	b510      	push	{r4, lr}
 800edd8:	eb01 0302 	add.w	r3, r1, r2
 800eddc:	d807      	bhi.n	800edee <memmove+0x1a>
 800edde:	1e42      	subs	r2, r0, #1
 800ede0:	4299      	cmp	r1, r3
 800ede2:	d00a      	beq.n	800edfa <memmove+0x26>
 800ede4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ede8:	f802 4f01 	strb.w	r4, [r2, #1]!
 800edec:	e7f8      	b.n	800ede0 <memmove+0xc>
 800edee:	4283      	cmp	r3, r0
 800edf0:	d9f5      	bls.n	800edde <memmove+0xa>
 800edf2:	1881      	adds	r1, r0, r2
 800edf4:	1ad2      	subs	r2, r2, r3
 800edf6:	42d3      	cmn	r3, r2
 800edf8:	d100      	bne.n	800edfc <memmove+0x28>
 800edfa:	bd10      	pop	{r4, pc}
 800edfc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ee00:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ee04:	e7f7      	b.n	800edf6 <memmove+0x22>

0800ee06 <_realloc_r>:
 800ee06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee08:	4607      	mov	r7, r0
 800ee0a:	4614      	mov	r4, r2
 800ee0c:	460e      	mov	r6, r1
 800ee0e:	b921      	cbnz	r1, 800ee1a <_realloc_r+0x14>
 800ee10:	4611      	mov	r1, r2
 800ee12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ee16:	f7fe be81 	b.w	800db1c <_malloc_r>
 800ee1a:	b922      	cbnz	r2, 800ee26 <_realloc_r+0x20>
 800ee1c:	f7fe fe30 	bl	800da80 <_free_r>
 800ee20:	4625      	mov	r5, r4
 800ee22:	4628      	mov	r0, r5
 800ee24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee26:	f000 f827 	bl	800ee78 <_malloc_usable_size_r>
 800ee2a:	42a0      	cmp	r0, r4
 800ee2c:	d20f      	bcs.n	800ee4e <_realloc_r+0x48>
 800ee2e:	4621      	mov	r1, r4
 800ee30:	4638      	mov	r0, r7
 800ee32:	f7fe fe73 	bl	800db1c <_malloc_r>
 800ee36:	4605      	mov	r5, r0
 800ee38:	2800      	cmp	r0, #0
 800ee3a:	d0f2      	beq.n	800ee22 <_realloc_r+0x1c>
 800ee3c:	4631      	mov	r1, r6
 800ee3e:	4622      	mov	r2, r4
 800ee40:	f7fe fe0a 	bl	800da58 <memcpy>
 800ee44:	4631      	mov	r1, r6
 800ee46:	4638      	mov	r0, r7
 800ee48:	f7fe fe1a 	bl	800da80 <_free_r>
 800ee4c:	e7e9      	b.n	800ee22 <_realloc_r+0x1c>
 800ee4e:	4635      	mov	r5, r6
 800ee50:	e7e7      	b.n	800ee22 <_realloc_r+0x1c>
	...

0800ee54 <_read_r>:
 800ee54:	b538      	push	{r3, r4, r5, lr}
 800ee56:	4c07      	ldr	r4, [pc, #28]	; (800ee74 <_read_r+0x20>)
 800ee58:	4605      	mov	r5, r0
 800ee5a:	4608      	mov	r0, r1
 800ee5c:	4611      	mov	r1, r2
 800ee5e:	2200      	movs	r2, #0
 800ee60:	6022      	str	r2, [r4, #0]
 800ee62:	461a      	mov	r2, r3
 800ee64:	f7f5 fc08 	bl	8004678 <_read>
 800ee68:	1c43      	adds	r3, r0, #1
 800ee6a:	d102      	bne.n	800ee72 <_read_r+0x1e>
 800ee6c:	6823      	ldr	r3, [r4, #0]
 800ee6e:	b103      	cbz	r3, 800ee72 <_read_r+0x1e>
 800ee70:	602b      	str	r3, [r5, #0]
 800ee72:	bd38      	pop	{r3, r4, r5, pc}
 800ee74:	2000105c 	.word	0x2000105c

0800ee78 <_malloc_usable_size_r>:
 800ee78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee7c:	1f18      	subs	r0, r3, #4
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	bfbc      	itt	lt
 800ee82:	580b      	ldrlt	r3, [r1, r0]
 800ee84:	18c0      	addlt	r0, r0, r3
 800ee86:	4770      	bx	lr

0800ee88 <log>:
 800ee88:	b570      	push	{r4, r5, r6, lr}
 800ee8a:	ed2d 8b02 	vpush	{d8}
 800ee8e:	b08a      	sub	sp, #40	; 0x28
 800ee90:	ec55 4b10 	vmov	r4, r5, d0
 800ee94:	f000 f9e8 	bl	800f268 <__ieee754_log>
 800ee98:	4b36      	ldr	r3, [pc, #216]	; (800ef74 <log+0xec>)
 800ee9a:	eeb0 8a40 	vmov.f32	s16, s0
 800ee9e:	eef0 8a60 	vmov.f32	s17, s1
 800eea2:	f993 6000 	ldrsb.w	r6, [r3]
 800eea6:	1c73      	adds	r3, r6, #1
 800eea8:	d05b      	beq.n	800ef62 <log+0xda>
 800eeaa:	4622      	mov	r2, r4
 800eeac:	462b      	mov	r3, r5
 800eeae:	4620      	mov	r0, r4
 800eeb0:	4629      	mov	r1, r5
 800eeb2:	f7f1 fe3b 	bl	8000b2c <__aeabi_dcmpun>
 800eeb6:	2800      	cmp	r0, #0
 800eeb8:	d153      	bne.n	800ef62 <log+0xda>
 800eeba:	2200      	movs	r2, #0
 800eebc:	2300      	movs	r3, #0
 800eebe:	4620      	mov	r0, r4
 800eec0:	4629      	mov	r1, r5
 800eec2:	f7f1 fe29 	bl	8000b18 <__aeabi_dcmpgt>
 800eec6:	2800      	cmp	r0, #0
 800eec8:	d14b      	bne.n	800ef62 <log+0xda>
 800eeca:	4b2b      	ldr	r3, [pc, #172]	; (800ef78 <log+0xf0>)
 800eecc:	9301      	str	r3, [sp, #4]
 800eece:	9008      	str	r0, [sp, #32]
 800eed0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800eed4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800eed8:	b9a6      	cbnz	r6, 800ef04 <log+0x7c>
 800eeda:	4b28      	ldr	r3, [pc, #160]	; (800ef7c <log+0xf4>)
 800eedc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800eee0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800eee4:	4620      	mov	r0, r4
 800eee6:	2200      	movs	r2, #0
 800eee8:	2300      	movs	r3, #0
 800eeea:	4629      	mov	r1, r5
 800eeec:	f7f1 fdec 	bl	8000ac8 <__aeabi_dcmpeq>
 800eef0:	bb40      	cbnz	r0, 800ef44 <log+0xbc>
 800eef2:	2301      	movs	r3, #1
 800eef4:	2e02      	cmp	r6, #2
 800eef6:	9300      	str	r3, [sp, #0]
 800eef8:	d119      	bne.n	800ef2e <log+0xa6>
 800eefa:	f7fe fd71 	bl	800d9e0 <__errno>
 800eefe:	2321      	movs	r3, #33	; 0x21
 800ef00:	6003      	str	r3, [r0, #0]
 800ef02:	e019      	b.n	800ef38 <log+0xb0>
 800ef04:	4b1e      	ldr	r3, [pc, #120]	; (800ef80 <log+0xf8>)
 800ef06:	2200      	movs	r2, #0
 800ef08:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ef0c:	4620      	mov	r0, r4
 800ef0e:	2200      	movs	r2, #0
 800ef10:	2300      	movs	r3, #0
 800ef12:	4629      	mov	r1, r5
 800ef14:	f7f1 fdd8 	bl	8000ac8 <__aeabi_dcmpeq>
 800ef18:	2800      	cmp	r0, #0
 800ef1a:	d0ea      	beq.n	800eef2 <log+0x6a>
 800ef1c:	2302      	movs	r3, #2
 800ef1e:	429e      	cmp	r6, r3
 800ef20:	9300      	str	r3, [sp, #0]
 800ef22:	d111      	bne.n	800ef48 <log+0xc0>
 800ef24:	f7fe fd5c 	bl	800d9e0 <__errno>
 800ef28:	2322      	movs	r3, #34	; 0x22
 800ef2a:	6003      	str	r3, [r0, #0]
 800ef2c:	e011      	b.n	800ef52 <log+0xca>
 800ef2e:	4668      	mov	r0, sp
 800ef30:	f001 f91d 	bl	801016e <matherr>
 800ef34:	2800      	cmp	r0, #0
 800ef36:	d0e0      	beq.n	800eefa <log+0x72>
 800ef38:	4812      	ldr	r0, [pc, #72]	; (800ef84 <log+0xfc>)
 800ef3a:	f001 f91d 	bl	8010178 <nan>
 800ef3e:	ed8d 0b06 	vstr	d0, [sp, #24]
 800ef42:	e006      	b.n	800ef52 <log+0xca>
 800ef44:	2302      	movs	r3, #2
 800ef46:	9300      	str	r3, [sp, #0]
 800ef48:	4668      	mov	r0, sp
 800ef4a:	f001 f910 	bl	801016e <matherr>
 800ef4e:	2800      	cmp	r0, #0
 800ef50:	d0e8      	beq.n	800ef24 <log+0x9c>
 800ef52:	9b08      	ldr	r3, [sp, #32]
 800ef54:	b11b      	cbz	r3, 800ef5e <log+0xd6>
 800ef56:	f7fe fd43 	bl	800d9e0 <__errno>
 800ef5a:	9b08      	ldr	r3, [sp, #32]
 800ef5c:	6003      	str	r3, [r0, #0]
 800ef5e:	ed9d 8b06 	vldr	d8, [sp, #24]
 800ef62:	eeb0 0a48 	vmov.f32	s0, s16
 800ef66:	eef0 0a68 	vmov.f32	s1, s17
 800ef6a:	b00a      	add	sp, #40	; 0x28
 800ef6c:	ecbd 8b02 	vpop	{d8}
 800ef70:	bd70      	pop	{r4, r5, r6, pc}
 800ef72:	bf00      	nop
 800ef74:	200001fc 	.word	0x200001fc
 800ef78:	0801121e 	.word	0x0801121e
 800ef7c:	c7efffff 	.word	0xc7efffff
 800ef80:	fff00000 	.word	0xfff00000
 800ef84:	080110ef 	.word	0x080110ef

0800ef88 <pow>:
 800ef88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef8c:	ed2d 8b04 	vpush	{d8-d9}
 800ef90:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800f264 <pow+0x2dc>
 800ef94:	b08d      	sub	sp, #52	; 0x34
 800ef96:	ec57 6b10 	vmov	r6, r7, d0
 800ef9a:	ec55 4b11 	vmov	r4, r5, d1
 800ef9e:	f000 fb17 	bl	800f5d0 <__ieee754_pow>
 800efa2:	f999 3000 	ldrsb.w	r3, [r9]
 800efa6:	9300      	str	r3, [sp, #0]
 800efa8:	3301      	adds	r3, #1
 800efaa:	eeb0 8a40 	vmov.f32	s16, s0
 800efae:	eef0 8a60 	vmov.f32	s17, s1
 800efb2:	46c8      	mov	r8, r9
 800efb4:	d05f      	beq.n	800f076 <pow+0xee>
 800efb6:	4622      	mov	r2, r4
 800efb8:	462b      	mov	r3, r5
 800efba:	4620      	mov	r0, r4
 800efbc:	4629      	mov	r1, r5
 800efbe:	f7f1 fdb5 	bl	8000b2c <__aeabi_dcmpun>
 800efc2:	4683      	mov	fp, r0
 800efc4:	2800      	cmp	r0, #0
 800efc6:	d156      	bne.n	800f076 <pow+0xee>
 800efc8:	4632      	mov	r2, r6
 800efca:	463b      	mov	r3, r7
 800efcc:	4630      	mov	r0, r6
 800efce:	4639      	mov	r1, r7
 800efd0:	f7f1 fdac 	bl	8000b2c <__aeabi_dcmpun>
 800efd4:	9001      	str	r0, [sp, #4]
 800efd6:	b1e8      	cbz	r0, 800f014 <pow+0x8c>
 800efd8:	2200      	movs	r2, #0
 800efda:	2300      	movs	r3, #0
 800efdc:	4620      	mov	r0, r4
 800efde:	4629      	mov	r1, r5
 800efe0:	f7f1 fd72 	bl	8000ac8 <__aeabi_dcmpeq>
 800efe4:	2800      	cmp	r0, #0
 800efe6:	d046      	beq.n	800f076 <pow+0xee>
 800efe8:	2301      	movs	r3, #1
 800efea:	9302      	str	r3, [sp, #8]
 800efec:	4b96      	ldr	r3, [pc, #600]	; (800f248 <pow+0x2c0>)
 800efee:	9303      	str	r3, [sp, #12]
 800eff0:	4b96      	ldr	r3, [pc, #600]	; (800f24c <pow+0x2c4>)
 800eff2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800eff6:	2200      	movs	r2, #0
 800eff8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800effc:	9b00      	ldr	r3, [sp, #0]
 800effe:	2b02      	cmp	r3, #2
 800f000:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f004:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f008:	d033      	beq.n	800f072 <pow+0xea>
 800f00a:	a802      	add	r0, sp, #8
 800f00c:	f001 f8af 	bl	801016e <matherr>
 800f010:	bb48      	cbnz	r0, 800f066 <pow+0xde>
 800f012:	e05d      	b.n	800f0d0 <pow+0x148>
 800f014:	f04f 0a00 	mov.w	sl, #0
 800f018:	f04f 0b00 	mov.w	fp, #0
 800f01c:	4652      	mov	r2, sl
 800f01e:	465b      	mov	r3, fp
 800f020:	4630      	mov	r0, r6
 800f022:	4639      	mov	r1, r7
 800f024:	f7f1 fd50 	bl	8000ac8 <__aeabi_dcmpeq>
 800f028:	ec4b ab19 	vmov	d9, sl, fp
 800f02c:	2800      	cmp	r0, #0
 800f02e:	d054      	beq.n	800f0da <pow+0x152>
 800f030:	4652      	mov	r2, sl
 800f032:	465b      	mov	r3, fp
 800f034:	4620      	mov	r0, r4
 800f036:	4629      	mov	r1, r5
 800f038:	f7f1 fd46 	bl	8000ac8 <__aeabi_dcmpeq>
 800f03c:	4680      	mov	r8, r0
 800f03e:	b318      	cbz	r0, 800f088 <pow+0x100>
 800f040:	2301      	movs	r3, #1
 800f042:	9302      	str	r3, [sp, #8]
 800f044:	4b80      	ldr	r3, [pc, #512]	; (800f248 <pow+0x2c0>)
 800f046:	9303      	str	r3, [sp, #12]
 800f048:	9b01      	ldr	r3, [sp, #4]
 800f04a:	930a      	str	r3, [sp, #40]	; 0x28
 800f04c:	9b00      	ldr	r3, [sp, #0]
 800f04e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f052:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f056:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d0d5      	beq.n	800f00a <pow+0x82>
 800f05e:	4b7b      	ldr	r3, [pc, #492]	; (800f24c <pow+0x2c4>)
 800f060:	2200      	movs	r2, #0
 800f062:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f068:	b11b      	cbz	r3, 800f072 <pow+0xea>
 800f06a:	f7fe fcb9 	bl	800d9e0 <__errno>
 800f06e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f070:	6003      	str	r3, [r0, #0]
 800f072:	ed9d 8b08 	vldr	d8, [sp, #32]
 800f076:	eeb0 0a48 	vmov.f32	s0, s16
 800f07a:	eef0 0a68 	vmov.f32	s1, s17
 800f07e:	b00d      	add	sp, #52	; 0x34
 800f080:	ecbd 8b04 	vpop	{d8-d9}
 800f084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f088:	ec45 4b10 	vmov	d0, r4, r5
 800f08c:	f001 f867 	bl	801015e <finite>
 800f090:	2800      	cmp	r0, #0
 800f092:	d0f0      	beq.n	800f076 <pow+0xee>
 800f094:	4652      	mov	r2, sl
 800f096:	465b      	mov	r3, fp
 800f098:	4620      	mov	r0, r4
 800f09a:	4629      	mov	r1, r5
 800f09c:	f7f1 fd1e 	bl	8000adc <__aeabi_dcmplt>
 800f0a0:	2800      	cmp	r0, #0
 800f0a2:	d0e8      	beq.n	800f076 <pow+0xee>
 800f0a4:	2301      	movs	r3, #1
 800f0a6:	9302      	str	r3, [sp, #8]
 800f0a8:	4b67      	ldr	r3, [pc, #412]	; (800f248 <pow+0x2c0>)
 800f0aa:	9303      	str	r3, [sp, #12]
 800f0ac:	f999 3000 	ldrsb.w	r3, [r9]
 800f0b0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800f0b4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f0b8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f0bc:	b913      	cbnz	r3, 800f0c4 <pow+0x13c>
 800f0be:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f0c2:	e7a2      	b.n	800f00a <pow+0x82>
 800f0c4:	4962      	ldr	r1, [pc, #392]	; (800f250 <pow+0x2c8>)
 800f0c6:	2000      	movs	r0, #0
 800f0c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f0cc:	2b02      	cmp	r3, #2
 800f0ce:	d19c      	bne.n	800f00a <pow+0x82>
 800f0d0:	f7fe fc86 	bl	800d9e0 <__errno>
 800f0d4:	2321      	movs	r3, #33	; 0x21
 800f0d6:	6003      	str	r3, [r0, #0]
 800f0d8:	e7c5      	b.n	800f066 <pow+0xde>
 800f0da:	eeb0 0a48 	vmov.f32	s0, s16
 800f0de:	eef0 0a68 	vmov.f32	s1, s17
 800f0e2:	f001 f83c 	bl	801015e <finite>
 800f0e6:	9000      	str	r0, [sp, #0]
 800f0e8:	2800      	cmp	r0, #0
 800f0ea:	f040 8081 	bne.w	800f1f0 <pow+0x268>
 800f0ee:	ec47 6b10 	vmov	d0, r6, r7
 800f0f2:	f001 f834 	bl	801015e <finite>
 800f0f6:	2800      	cmp	r0, #0
 800f0f8:	d07a      	beq.n	800f1f0 <pow+0x268>
 800f0fa:	ec45 4b10 	vmov	d0, r4, r5
 800f0fe:	f001 f82e 	bl	801015e <finite>
 800f102:	2800      	cmp	r0, #0
 800f104:	d074      	beq.n	800f1f0 <pow+0x268>
 800f106:	ec53 2b18 	vmov	r2, r3, d8
 800f10a:	ee18 0a10 	vmov	r0, s16
 800f10e:	4619      	mov	r1, r3
 800f110:	f7f1 fd0c 	bl	8000b2c <__aeabi_dcmpun>
 800f114:	f999 9000 	ldrsb.w	r9, [r9]
 800f118:	4b4b      	ldr	r3, [pc, #300]	; (800f248 <pow+0x2c0>)
 800f11a:	b1b0      	cbz	r0, 800f14a <pow+0x1c2>
 800f11c:	2201      	movs	r2, #1
 800f11e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f122:	9b00      	ldr	r3, [sp, #0]
 800f124:	930a      	str	r3, [sp, #40]	; 0x28
 800f126:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f12a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f12e:	f1b9 0f00 	cmp.w	r9, #0
 800f132:	d0c4      	beq.n	800f0be <pow+0x136>
 800f134:	4652      	mov	r2, sl
 800f136:	465b      	mov	r3, fp
 800f138:	4650      	mov	r0, sl
 800f13a:	4659      	mov	r1, fp
 800f13c:	f7f1 fb86 	bl	800084c <__aeabi_ddiv>
 800f140:	f1b9 0f02 	cmp.w	r9, #2
 800f144:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f148:	e7c1      	b.n	800f0ce <pow+0x146>
 800f14a:	2203      	movs	r2, #3
 800f14c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f150:	900a      	str	r0, [sp, #40]	; 0x28
 800f152:	4629      	mov	r1, r5
 800f154:	4620      	mov	r0, r4
 800f156:	2200      	movs	r2, #0
 800f158:	4b3e      	ldr	r3, [pc, #248]	; (800f254 <pow+0x2cc>)
 800f15a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f15e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f162:	f7f1 fa49 	bl	80005f8 <__aeabi_dmul>
 800f166:	4604      	mov	r4, r0
 800f168:	460d      	mov	r5, r1
 800f16a:	f1b9 0f00 	cmp.w	r9, #0
 800f16e:	d124      	bne.n	800f1ba <pow+0x232>
 800f170:	4b39      	ldr	r3, [pc, #228]	; (800f258 <pow+0x2d0>)
 800f172:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f176:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f17a:	4630      	mov	r0, r6
 800f17c:	4652      	mov	r2, sl
 800f17e:	465b      	mov	r3, fp
 800f180:	4639      	mov	r1, r7
 800f182:	f7f1 fcab 	bl	8000adc <__aeabi_dcmplt>
 800f186:	2800      	cmp	r0, #0
 800f188:	d056      	beq.n	800f238 <pow+0x2b0>
 800f18a:	ec45 4b10 	vmov	d0, r4, r5
 800f18e:	f000 fffb 	bl	8010188 <rint>
 800f192:	4622      	mov	r2, r4
 800f194:	462b      	mov	r3, r5
 800f196:	ec51 0b10 	vmov	r0, r1, d0
 800f19a:	f7f1 fc95 	bl	8000ac8 <__aeabi_dcmpeq>
 800f19e:	b920      	cbnz	r0, 800f1aa <pow+0x222>
 800f1a0:	4b2e      	ldr	r3, [pc, #184]	; (800f25c <pow+0x2d4>)
 800f1a2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f1a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f1aa:	f998 3000 	ldrsb.w	r3, [r8]
 800f1ae:	2b02      	cmp	r3, #2
 800f1b0:	d142      	bne.n	800f238 <pow+0x2b0>
 800f1b2:	f7fe fc15 	bl	800d9e0 <__errno>
 800f1b6:	2322      	movs	r3, #34	; 0x22
 800f1b8:	e78d      	b.n	800f0d6 <pow+0x14e>
 800f1ba:	4b29      	ldr	r3, [pc, #164]	; (800f260 <pow+0x2d8>)
 800f1bc:	2200      	movs	r2, #0
 800f1be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f1c2:	4630      	mov	r0, r6
 800f1c4:	4652      	mov	r2, sl
 800f1c6:	465b      	mov	r3, fp
 800f1c8:	4639      	mov	r1, r7
 800f1ca:	f7f1 fc87 	bl	8000adc <__aeabi_dcmplt>
 800f1ce:	2800      	cmp	r0, #0
 800f1d0:	d0eb      	beq.n	800f1aa <pow+0x222>
 800f1d2:	ec45 4b10 	vmov	d0, r4, r5
 800f1d6:	f000 ffd7 	bl	8010188 <rint>
 800f1da:	4622      	mov	r2, r4
 800f1dc:	462b      	mov	r3, r5
 800f1de:	ec51 0b10 	vmov	r0, r1, d0
 800f1e2:	f7f1 fc71 	bl	8000ac8 <__aeabi_dcmpeq>
 800f1e6:	2800      	cmp	r0, #0
 800f1e8:	d1df      	bne.n	800f1aa <pow+0x222>
 800f1ea:	2200      	movs	r2, #0
 800f1ec:	4b18      	ldr	r3, [pc, #96]	; (800f250 <pow+0x2c8>)
 800f1ee:	e7da      	b.n	800f1a6 <pow+0x21e>
 800f1f0:	2200      	movs	r2, #0
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	ec51 0b18 	vmov	r0, r1, d8
 800f1f8:	f7f1 fc66 	bl	8000ac8 <__aeabi_dcmpeq>
 800f1fc:	2800      	cmp	r0, #0
 800f1fe:	f43f af3a 	beq.w	800f076 <pow+0xee>
 800f202:	ec47 6b10 	vmov	d0, r6, r7
 800f206:	f000 ffaa 	bl	801015e <finite>
 800f20a:	2800      	cmp	r0, #0
 800f20c:	f43f af33 	beq.w	800f076 <pow+0xee>
 800f210:	ec45 4b10 	vmov	d0, r4, r5
 800f214:	f000 ffa3 	bl	801015e <finite>
 800f218:	2800      	cmp	r0, #0
 800f21a:	f43f af2c 	beq.w	800f076 <pow+0xee>
 800f21e:	2304      	movs	r3, #4
 800f220:	9302      	str	r3, [sp, #8]
 800f222:	4b09      	ldr	r3, [pc, #36]	; (800f248 <pow+0x2c0>)
 800f224:	9303      	str	r3, [sp, #12]
 800f226:	2300      	movs	r3, #0
 800f228:	930a      	str	r3, [sp, #40]	; 0x28
 800f22a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f22e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f232:	ed8d 9b08 	vstr	d9, [sp, #32]
 800f236:	e7b8      	b.n	800f1aa <pow+0x222>
 800f238:	a802      	add	r0, sp, #8
 800f23a:	f000 ff98 	bl	801016e <matherr>
 800f23e:	2800      	cmp	r0, #0
 800f240:	f47f af11 	bne.w	800f066 <pow+0xde>
 800f244:	e7b5      	b.n	800f1b2 <pow+0x22a>
 800f246:	bf00      	nop
 800f248:	08011222 	.word	0x08011222
 800f24c:	3ff00000 	.word	0x3ff00000
 800f250:	fff00000 	.word	0xfff00000
 800f254:	3fe00000 	.word	0x3fe00000
 800f258:	47efffff 	.word	0x47efffff
 800f25c:	c7efffff 	.word	0xc7efffff
 800f260:	7ff00000 	.word	0x7ff00000
 800f264:	200001fc 	.word	0x200001fc

0800f268 <__ieee754_log>:
 800f268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f26c:	ec51 0b10 	vmov	r0, r1, d0
 800f270:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800f274:	b087      	sub	sp, #28
 800f276:	460d      	mov	r5, r1
 800f278:	da27      	bge.n	800f2ca <__ieee754_log+0x62>
 800f27a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f27e:	4303      	orrs	r3, r0
 800f280:	ee10 2a10 	vmov	r2, s0
 800f284:	d10a      	bne.n	800f29c <__ieee754_log+0x34>
 800f286:	49cc      	ldr	r1, [pc, #816]	; (800f5b8 <__ieee754_log+0x350>)
 800f288:	2200      	movs	r2, #0
 800f28a:	2300      	movs	r3, #0
 800f28c:	2000      	movs	r0, #0
 800f28e:	f7f1 fadd 	bl	800084c <__aeabi_ddiv>
 800f292:	ec41 0b10 	vmov	d0, r0, r1
 800f296:	b007      	add	sp, #28
 800f298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f29c:	2900      	cmp	r1, #0
 800f29e:	da05      	bge.n	800f2ac <__ieee754_log+0x44>
 800f2a0:	460b      	mov	r3, r1
 800f2a2:	f7f0 fff1 	bl	8000288 <__aeabi_dsub>
 800f2a6:	2200      	movs	r2, #0
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	e7f0      	b.n	800f28e <__ieee754_log+0x26>
 800f2ac:	4bc3      	ldr	r3, [pc, #780]	; (800f5bc <__ieee754_log+0x354>)
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	f7f1 f9a2 	bl	80005f8 <__aeabi_dmul>
 800f2b4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800f2b8:	460d      	mov	r5, r1
 800f2ba:	4ac1      	ldr	r2, [pc, #772]	; (800f5c0 <__ieee754_log+0x358>)
 800f2bc:	4295      	cmp	r5, r2
 800f2be:	dd06      	ble.n	800f2ce <__ieee754_log+0x66>
 800f2c0:	4602      	mov	r2, r0
 800f2c2:	460b      	mov	r3, r1
 800f2c4:	f7f0 ffe2 	bl	800028c <__adddf3>
 800f2c8:	e7e3      	b.n	800f292 <__ieee754_log+0x2a>
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	e7f5      	b.n	800f2ba <__ieee754_log+0x52>
 800f2ce:	152c      	asrs	r4, r5, #20
 800f2d0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800f2d4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800f2d8:	441c      	add	r4, r3
 800f2da:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800f2de:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800f2e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f2e6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800f2ea:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800f2ee:	ea42 0105 	orr.w	r1, r2, r5
 800f2f2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800f2f6:	2200      	movs	r2, #0
 800f2f8:	4bb2      	ldr	r3, [pc, #712]	; (800f5c4 <__ieee754_log+0x35c>)
 800f2fa:	f7f0 ffc5 	bl	8000288 <__aeabi_dsub>
 800f2fe:	1cab      	adds	r3, r5, #2
 800f300:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f304:	2b02      	cmp	r3, #2
 800f306:	4682      	mov	sl, r0
 800f308:	468b      	mov	fp, r1
 800f30a:	f04f 0200 	mov.w	r2, #0
 800f30e:	dc53      	bgt.n	800f3b8 <__ieee754_log+0x150>
 800f310:	2300      	movs	r3, #0
 800f312:	f7f1 fbd9 	bl	8000ac8 <__aeabi_dcmpeq>
 800f316:	b1d0      	cbz	r0, 800f34e <__ieee754_log+0xe6>
 800f318:	2c00      	cmp	r4, #0
 800f31a:	f000 8120 	beq.w	800f55e <__ieee754_log+0x2f6>
 800f31e:	4620      	mov	r0, r4
 800f320:	f7f1 f900 	bl	8000524 <__aeabi_i2d>
 800f324:	a390      	add	r3, pc, #576	; (adr r3, 800f568 <__ieee754_log+0x300>)
 800f326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f32a:	4606      	mov	r6, r0
 800f32c:	460f      	mov	r7, r1
 800f32e:	f7f1 f963 	bl	80005f8 <__aeabi_dmul>
 800f332:	a38f      	add	r3, pc, #572	; (adr r3, 800f570 <__ieee754_log+0x308>)
 800f334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f338:	4604      	mov	r4, r0
 800f33a:	460d      	mov	r5, r1
 800f33c:	4630      	mov	r0, r6
 800f33e:	4639      	mov	r1, r7
 800f340:	f7f1 f95a 	bl	80005f8 <__aeabi_dmul>
 800f344:	4602      	mov	r2, r0
 800f346:	460b      	mov	r3, r1
 800f348:	4620      	mov	r0, r4
 800f34a:	4629      	mov	r1, r5
 800f34c:	e7ba      	b.n	800f2c4 <__ieee754_log+0x5c>
 800f34e:	a38a      	add	r3, pc, #552	; (adr r3, 800f578 <__ieee754_log+0x310>)
 800f350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f354:	4650      	mov	r0, sl
 800f356:	4659      	mov	r1, fp
 800f358:	f7f1 f94e 	bl	80005f8 <__aeabi_dmul>
 800f35c:	4602      	mov	r2, r0
 800f35e:	460b      	mov	r3, r1
 800f360:	2000      	movs	r0, #0
 800f362:	4999      	ldr	r1, [pc, #612]	; (800f5c8 <__ieee754_log+0x360>)
 800f364:	f7f0 ff90 	bl	8000288 <__aeabi_dsub>
 800f368:	4652      	mov	r2, sl
 800f36a:	4606      	mov	r6, r0
 800f36c:	460f      	mov	r7, r1
 800f36e:	465b      	mov	r3, fp
 800f370:	4650      	mov	r0, sl
 800f372:	4659      	mov	r1, fp
 800f374:	f7f1 f940 	bl	80005f8 <__aeabi_dmul>
 800f378:	4602      	mov	r2, r0
 800f37a:	460b      	mov	r3, r1
 800f37c:	4630      	mov	r0, r6
 800f37e:	4639      	mov	r1, r7
 800f380:	f7f1 f93a 	bl	80005f8 <__aeabi_dmul>
 800f384:	4606      	mov	r6, r0
 800f386:	460f      	mov	r7, r1
 800f388:	b914      	cbnz	r4, 800f390 <__ieee754_log+0x128>
 800f38a:	4632      	mov	r2, r6
 800f38c:	463b      	mov	r3, r7
 800f38e:	e0a0      	b.n	800f4d2 <__ieee754_log+0x26a>
 800f390:	4620      	mov	r0, r4
 800f392:	f7f1 f8c7 	bl	8000524 <__aeabi_i2d>
 800f396:	a374      	add	r3, pc, #464	; (adr r3, 800f568 <__ieee754_log+0x300>)
 800f398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f39c:	4680      	mov	r8, r0
 800f39e:	4689      	mov	r9, r1
 800f3a0:	f7f1 f92a 	bl	80005f8 <__aeabi_dmul>
 800f3a4:	a372      	add	r3, pc, #456	; (adr r3, 800f570 <__ieee754_log+0x308>)
 800f3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3aa:	4604      	mov	r4, r0
 800f3ac:	460d      	mov	r5, r1
 800f3ae:	4640      	mov	r0, r8
 800f3b0:	4649      	mov	r1, r9
 800f3b2:	f7f1 f921 	bl	80005f8 <__aeabi_dmul>
 800f3b6:	e0a5      	b.n	800f504 <__ieee754_log+0x29c>
 800f3b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f3bc:	f7f0 ff66 	bl	800028c <__adddf3>
 800f3c0:	4602      	mov	r2, r0
 800f3c2:	460b      	mov	r3, r1
 800f3c4:	4650      	mov	r0, sl
 800f3c6:	4659      	mov	r1, fp
 800f3c8:	f7f1 fa40 	bl	800084c <__aeabi_ddiv>
 800f3cc:	e9cd 0100 	strd	r0, r1, [sp]
 800f3d0:	4620      	mov	r0, r4
 800f3d2:	f7f1 f8a7 	bl	8000524 <__aeabi_i2d>
 800f3d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f3de:	4610      	mov	r0, r2
 800f3e0:	4619      	mov	r1, r3
 800f3e2:	f7f1 f909 	bl	80005f8 <__aeabi_dmul>
 800f3e6:	4602      	mov	r2, r0
 800f3e8:	460b      	mov	r3, r1
 800f3ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f3ee:	f7f1 f903 	bl	80005f8 <__aeabi_dmul>
 800f3f2:	a363      	add	r3, pc, #396	; (adr r3, 800f580 <__ieee754_log+0x318>)
 800f3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3f8:	4680      	mov	r8, r0
 800f3fa:	4689      	mov	r9, r1
 800f3fc:	f7f1 f8fc 	bl	80005f8 <__aeabi_dmul>
 800f400:	a361      	add	r3, pc, #388	; (adr r3, 800f588 <__ieee754_log+0x320>)
 800f402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f406:	f7f0 ff41 	bl	800028c <__adddf3>
 800f40a:	4642      	mov	r2, r8
 800f40c:	464b      	mov	r3, r9
 800f40e:	f7f1 f8f3 	bl	80005f8 <__aeabi_dmul>
 800f412:	a35f      	add	r3, pc, #380	; (adr r3, 800f590 <__ieee754_log+0x328>)
 800f414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f418:	f7f0 ff38 	bl	800028c <__adddf3>
 800f41c:	4642      	mov	r2, r8
 800f41e:	464b      	mov	r3, r9
 800f420:	f7f1 f8ea 	bl	80005f8 <__aeabi_dmul>
 800f424:	a35c      	add	r3, pc, #368	; (adr r3, 800f598 <__ieee754_log+0x330>)
 800f426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f42a:	f7f0 ff2f 	bl	800028c <__adddf3>
 800f42e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f432:	f7f1 f8e1 	bl	80005f8 <__aeabi_dmul>
 800f436:	a35a      	add	r3, pc, #360	; (adr r3, 800f5a0 <__ieee754_log+0x338>)
 800f438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f43c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f440:	4640      	mov	r0, r8
 800f442:	4649      	mov	r1, r9
 800f444:	f7f1 f8d8 	bl	80005f8 <__aeabi_dmul>
 800f448:	a357      	add	r3, pc, #348	; (adr r3, 800f5a8 <__ieee754_log+0x340>)
 800f44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f44e:	f7f0 ff1d 	bl	800028c <__adddf3>
 800f452:	4642      	mov	r2, r8
 800f454:	464b      	mov	r3, r9
 800f456:	f7f1 f8cf 	bl	80005f8 <__aeabi_dmul>
 800f45a:	a355      	add	r3, pc, #340	; (adr r3, 800f5b0 <__ieee754_log+0x348>)
 800f45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f460:	f7f0 ff14 	bl	800028c <__adddf3>
 800f464:	4642      	mov	r2, r8
 800f466:	464b      	mov	r3, r9
 800f468:	f7f1 f8c6 	bl	80005f8 <__aeabi_dmul>
 800f46c:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800f470:	4602      	mov	r2, r0
 800f472:	460b      	mov	r3, r1
 800f474:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800f478:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f47c:	f7f0 ff06 	bl	800028c <__adddf3>
 800f480:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800f484:	3551      	adds	r5, #81	; 0x51
 800f486:	4335      	orrs	r5, r6
 800f488:	2d00      	cmp	r5, #0
 800f48a:	4680      	mov	r8, r0
 800f48c:	4689      	mov	r9, r1
 800f48e:	dd48      	ble.n	800f522 <__ieee754_log+0x2ba>
 800f490:	2200      	movs	r2, #0
 800f492:	4b4d      	ldr	r3, [pc, #308]	; (800f5c8 <__ieee754_log+0x360>)
 800f494:	4650      	mov	r0, sl
 800f496:	4659      	mov	r1, fp
 800f498:	f7f1 f8ae 	bl	80005f8 <__aeabi_dmul>
 800f49c:	4652      	mov	r2, sl
 800f49e:	465b      	mov	r3, fp
 800f4a0:	f7f1 f8aa 	bl	80005f8 <__aeabi_dmul>
 800f4a4:	4602      	mov	r2, r0
 800f4a6:	460b      	mov	r3, r1
 800f4a8:	4606      	mov	r6, r0
 800f4aa:	460f      	mov	r7, r1
 800f4ac:	4640      	mov	r0, r8
 800f4ae:	4649      	mov	r1, r9
 800f4b0:	f7f0 feec 	bl	800028c <__adddf3>
 800f4b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f4b8:	f7f1 f89e 	bl	80005f8 <__aeabi_dmul>
 800f4bc:	4680      	mov	r8, r0
 800f4be:	4689      	mov	r9, r1
 800f4c0:	b964      	cbnz	r4, 800f4dc <__ieee754_log+0x274>
 800f4c2:	4602      	mov	r2, r0
 800f4c4:	460b      	mov	r3, r1
 800f4c6:	4630      	mov	r0, r6
 800f4c8:	4639      	mov	r1, r7
 800f4ca:	f7f0 fedd 	bl	8000288 <__aeabi_dsub>
 800f4ce:	4602      	mov	r2, r0
 800f4d0:	460b      	mov	r3, r1
 800f4d2:	4650      	mov	r0, sl
 800f4d4:	4659      	mov	r1, fp
 800f4d6:	f7f0 fed7 	bl	8000288 <__aeabi_dsub>
 800f4da:	e6da      	b.n	800f292 <__ieee754_log+0x2a>
 800f4dc:	a322      	add	r3, pc, #136	; (adr r3, 800f568 <__ieee754_log+0x300>)
 800f4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4e6:	f7f1 f887 	bl	80005f8 <__aeabi_dmul>
 800f4ea:	a321      	add	r3, pc, #132	; (adr r3, 800f570 <__ieee754_log+0x308>)
 800f4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f0:	4604      	mov	r4, r0
 800f4f2:	460d      	mov	r5, r1
 800f4f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4f8:	f7f1 f87e 	bl	80005f8 <__aeabi_dmul>
 800f4fc:	4642      	mov	r2, r8
 800f4fe:	464b      	mov	r3, r9
 800f500:	f7f0 fec4 	bl	800028c <__adddf3>
 800f504:	4602      	mov	r2, r0
 800f506:	460b      	mov	r3, r1
 800f508:	4630      	mov	r0, r6
 800f50a:	4639      	mov	r1, r7
 800f50c:	f7f0 febc 	bl	8000288 <__aeabi_dsub>
 800f510:	4652      	mov	r2, sl
 800f512:	465b      	mov	r3, fp
 800f514:	f7f0 feb8 	bl	8000288 <__aeabi_dsub>
 800f518:	4602      	mov	r2, r0
 800f51a:	460b      	mov	r3, r1
 800f51c:	4620      	mov	r0, r4
 800f51e:	4629      	mov	r1, r5
 800f520:	e7d9      	b.n	800f4d6 <__ieee754_log+0x26e>
 800f522:	4602      	mov	r2, r0
 800f524:	460b      	mov	r3, r1
 800f526:	4650      	mov	r0, sl
 800f528:	4659      	mov	r1, fp
 800f52a:	f7f0 fead 	bl	8000288 <__aeabi_dsub>
 800f52e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f532:	f7f1 f861 	bl	80005f8 <__aeabi_dmul>
 800f536:	4606      	mov	r6, r0
 800f538:	460f      	mov	r7, r1
 800f53a:	2c00      	cmp	r4, #0
 800f53c:	f43f af25 	beq.w	800f38a <__ieee754_log+0x122>
 800f540:	a309      	add	r3, pc, #36	; (adr r3, 800f568 <__ieee754_log+0x300>)
 800f542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f546:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f54a:	f7f1 f855 	bl	80005f8 <__aeabi_dmul>
 800f54e:	a308      	add	r3, pc, #32	; (adr r3, 800f570 <__ieee754_log+0x308>)
 800f550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f554:	4604      	mov	r4, r0
 800f556:	460d      	mov	r5, r1
 800f558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f55c:	e729      	b.n	800f3b2 <__ieee754_log+0x14a>
 800f55e:	2000      	movs	r0, #0
 800f560:	2100      	movs	r1, #0
 800f562:	e696      	b.n	800f292 <__ieee754_log+0x2a>
 800f564:	f3af 8000 	nop.w
 800f568:	fee00000 	.word	0xfee00000
 800f56c:	3fe62e42 	.word	0x3fe62e42
 800f570:	35793c76 	.word	0x35793c76
 800f574:	3dea39ef 	.word	0x3dea39ef
 800f578:	55555555 	.word	0x55555555
 800f57c:	3fd55555 	.word	0x3fd55555
 800f580:	df3e5244 	.word	0xdf3e5244
 800f584:	3fc2f112 	.word	0x3fc2f112
 800f588:	96cb03de 	.word	0x96cb03de
 800f58c:	3fc74664 	.word	0x3fc74664
 800f590:	94229359 	.word	0x94229359
 800f594:	3fd24924 	.word	0x3fd24924
 800f598:	55555593 	.word	0x55555593
 800f59c:	3fe55555 	.word	0x3fe55555
 800f5a0:	d078c69f 	.word	0xd078c69f
 800f5a4:	3fc39a09 	.word	0x3fc39a09
 800f5a8:	1d8e78af 	.word	0x1d8e78af
 800f5ac:	3fcc71c5 	.word	0x3fcc71c5
 800f5b0:	9997fa04 	.word	0x9997fa04
 800f5b4:	3fd99999 	.word	0x3fd99999
 800f5b8:	c3500000 	.word	0xc3500000
 800f5bc:	43500000 	.word	0x43500000
 800f5c0:	7fefffff 	.word	0x7fefffff
 800f5c4:	3ff00000 	.word	0x3ff00000
 800f5c8:	3fe00000 	.word	0x3fe00000
 800f5cc:	00000000 	.word	0x00000000

0800f5d0 <__ieee754_pow>:
 800f5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5d4:	b091      	sub	sp, #68	; 0x44
 800f5d6:	ed8d 1b00 	vstr	d1, [sp]
 800f5da:	e9dd 2900 	ldrd	r2, r9, [sp]
 800f5de:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800f5e2:	ea58 0302 	orrs.w	r3, r8, r2
 800f5e6:	ec57 6b10 	vmov	r6, r7, d0
 800f5ea:	f000 84be 	beq.w	800ff6a <__ieee754_pow+0x99a>
 800f5ee:	4b7a      	ldr	r3, [pc, #488]	; (800f7d8 <__ieee754_pow+0x208>)
 800f5f0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800f5f4:	429c      	cmp	r4, r3
 800f5f6:	463d      	mov	r5, r7
 800f5f8:	ee10 aa10 	vmov	sl, s0
 800f5fc:	dc09      	bgt.n	800f612 <__ieee754_pow+0x42>
 800f5fe:	d103      	bne.n	800f608 <__ieee754_pow+0x38>
 800f600:	b93e      	cbnz	r6, 800f612 <__ieee754_pow+0x42>
 800f602:	45a0      	cmp	r8, r4
 800f604:	dc0d      	bgt.n	800f622 <__ieee754_pow+0x52>
 800f606:	e001      	b.n	800f60c <__ieee754_pow+0x3c>
 800f608:	4598      	cmp	r8, r3
 800f60a:	dc02      	bgt.n	800f612 <__ieee754_pow+0x42>
 800f60c:	4598      	cmp	r8, r3
 800f60e:	d10e      	bne.n	800f62e <__ieee754_pow+0x5e>
 800f610:	b16a      	cbz	r2, 800f62e <__ieee754_pow+0x5e>
 800f612:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f616:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f61a:	ea54 030a 	orrs.w	r3, r4, sl
 800f61e:	f000 84a4 	beq.w	800ff6a <__ieee754_pow+0x99a>
 800f622:	486e      	ldr	r0, [pc, #440]	; (800f7dc <__ieee754_pow+0x20c>)
 800f624:	b011      	add	sp, #68	; 0x44
 800f626:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f62a:	f000 bda5 	b.w	8010178 <nan>
 800f62e:	2d00      	cmp	r5, #0
 800f630:	da53      	bge.n	800f6da <__ieee754_pow+0x10a>
 800f632:	4b6b      	ldr	r3, [pc, #428]	; (800f7e0 <__ieee754_pow+0x210>)
 800f634:	4598      	cmp	r8, r3
 800f636:	dc4d      	bgt.n	800f6d4 <__ieee754_pow+0x104>
 800f638:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800f63c:	4598      	cmp	r8, r3
 800f63e:	dd4c      	ble.n	800f6da <__ieee754_pow+0x10a>
 800f640:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f644:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f648:	2b14      	cmp	r3, #20
 800f64a:	dd26      	ble.n	800f69a <__ieee754_pow+0xca>
 800f64c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800f650:	fa22 f103 	lsr.w	r1, r2, r3
 800f654:	fa01 f303 	lsl.w	r3, r1, r3
 800f658:	4293      	cmp	r3, r2
 800f65a:	d13e      	bne.n	800f6da <__ieee754_pow+0x10a>
 800f65c:	f001 0101 	and.w	r1, r1, #1
 800f660:	f1c1 0b02 	rsb	fp, r1, #2
 800f664:	2a00      	cmp	r2, #0
 800f666:	d15b      	bne.n	800f720 <__ieee754_pow+0x150>
 800f668:	4b5b      	ldr	r3, [pc, #364]	; (800f7d8 <__ieee754_pow+0x208>)
 800f66a:	4598      	cmp	r8, r3
 800f66c:	d124      	bne.n	800f6b8 <__ieee754_pow+0xe8>
 800f66e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f672:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f676:	ea53 030a 	orrs.w	r3, r3, sl
 800f67a:	f000 8476 	beq.w	800ff6a <__ieee754_pow+0x99a>
 800f67e:	4b59      	ldr	r3, [pc, #356]	; (800f7e4 <__ieee754_pow+0x214>)
 800f680:	429c      	cmp	r4, r3
 800f682:	dd2d      	ble.n	800f6e0 <__ieee754_pow+0x110>
 800f684:	f1b9 0f00 	cmp.w	r9, #0
 800f688:	f280 8473 	bge.w	800ff72 <__ieee754_pow+0x9a2>
 800f68c:	2000      	movs	r0, #0
 800f68e:	2100      	movs	r1, #0
 800f690:	ec41 0b10 	vmov	d0, r0, r1
 800f694:	b011      	add	sp, #68	; 0x44
 800f696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f69a:	2a00      	cmp	r2, #0
 800f69c:	d13e      	bne.n	800f71c <__ieee754_pow+0x14c>
 800f69e:	f1c3 0314 	rsb	r3, r3, #20
 800f6a2:	fa48 f103 	asr.w	r1, r8, r3
 800f6a6:	fa01 f303 	lsl.w	r3, r1, r3
 800f6aa:	4543      	cmp	r3, r8
 800f6ac:	f040 8469 	bne.w	800ff82 <__ieee754_pow+0x9b2>
 800f6b0:	f001 0101 	and.w	r1, r1, #1
 800f6b4:	f1c1 0b02 	rsb	fp, r1, #2
 800f6b8:	4b4b      	ldr	r3, [pc, #300]	; (800f7e8 <__ieee754_pow+0x218>)
 800f6ba:	4598      	cmp	r8, r3
 800f6bc:	d118      	bne.n	800f6f0 <__ieee754_pow+0x120>
 800f6be:	f1b9 0f00 	cmp.w	r9, #0
 800f6c2:	f280 845a 	bge.w	800ff7a <__ieee754_pow+0x9aa>
 800f6c6:	4948      	ldr	r1, [pc, #288]	; (800f7e8 <__ieee754_pow+0x218>)
 800f6c8:	4632      	mov	r2, r6
 800f6ca:	463b      	mov	r3, r7
 800f6cc:	2000      	movs	r0, #0
 800f6ce:	f7f1 f8bd 	bl	800084c <__aeabi_ddiv>
 800f6d2:	e7dd      	b.n	800f690 <__ieee754_pow+0xc0>
 800f6d4:	f04f 0b02 	mov.w	fp, #2
 800f6d8:	e7c4      	b.n	800f664 <__ieee754_pow+0x94>
 800f6da:	f04f 0b00 	mov.w	fp, #0
 800f6de:	e7c1      	b.n	800f664 <__ieee754_pow+0x94>
 800f6e0:	f1b9 0f00 	cmp.w	r9, #0
 800f6e4:	dad2      	bge.n	800f68c <__ieee754_pow+0xbc>
 800f6e6:	e9dd 0300 	ldrd	r0, r3, [sp]
 800f6ea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f6ee:	e7cf      	b.n	800f690 <__ieee754_pow+0xc0>
 800f6f0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800f6f4:	d106      	bne.n	800f704 <__ieee754_pow+0x134>
 800f6f6:	4632      	mov	r2, r6
 800f6f8:	463b      	mov	r3, r7
 800f6fa:	4610      	mov	r0, r2
 800f6fc:	4619      	mov	r1, r3
 800f6fe:	f7f0 ff7b 	bl	80005f8 <__aeabi_dmul>
 800f702:	e7c5      	b.n	800f690 <__ieee754_pow+0xc0>
 800f704:	4b39      	ldr	r3, [pc, #228]	; (800f7ec <__ieee754_pow+0x21c>)
 800f706:	4599      	cmp	r9, r3
 800f708:	d10a      	bne.n	800f720 <__ieee754_pow+0x150>
 800f70a:	2d00      	cmp	r5, #0
 800f70c:	db08      	blt.n	800f720 <__ieee754_pow+0x150>
 800f70e:	ec47 6b10 	vmov	d0, r6, r7
 800f712:	b011      	add	sp, #68	; 0x44
 800f714:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f718:	f000 bc68 	b.w	800ffec <__ieee754_sqrt>
 800f71c:	f04f 0b00 	mov.w	fp, #0
 800f720:	ec47 6b10 	vmov	d0, r6, r7
 800f724:	f000 fd12 	bl	801014c <fabs>
 800f728:	ec51 0b10 	vmov	r0, r1, d0
 800f72c:	f1ba 0f00 	cmp.w	sl, #0
 800f730:	d127      	bne.n	800f782 <__ieee754_pow+0x1b2>
 800f732:	b124      	cbz	r4, 800f73e <__ieee754_pow+0x16e>
 800f734:	4b2c      	ldr	r3, [pc, #176]	; (800f7e8 <__ieee754_pow+0x218>)
 800f736:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800f73a:	429a      	cmp	r2, r3
 800f73c:	d121      	bne.n	800f782 <__ieee754_pow+0x1b2>
 800f73e:	f1b9 0f00 	cmp.w	r9, #0
 800f742:	da05      	bge.n	800f750 <__ieee754_pow+0x180>
 800f744:	4602      	mov	r2, r0
 800f746:	460b      	mov	r3, r1
 800f748:	2000      	movs	r0, #0
 800f74a:	4927      	ldr	r1, [pc, #156]	; (800f7e8 <__ieee754_pow+0x218>)
 800f74c:	f7f1 f87e 	bl	800084c <__aeabi_ddiv>
 800f750:	2d00      	cmp	r5, #0
 800f752:	da9d      	bge.n	800f690 <__ieee754_pow+0xc0>
 800f754:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f758:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f75c:	ea54 030b 	orrs.w	r3, r4, fp
 800f760:	d108      	bne.n	800f774 <__ieee754_pow+0x1a4>
 800f762:	4602      	mov	r2, r0
 800f764:	460b      	mov	r3, r1
 800f766:	4610      	mov	r0, r2
 800f768:	4619      	mov	r1, r3
 800f76a:	f7f0 fd8d 	bl	8000288 <__aeabi_dsub>
 800f76e:	4602      	mov	r2, r0
 800f770:	460b      	mov	r3, r1
 800f772:	e7ac      	b.n	800f6ce <__ieee754_pow+0xfe>
 800f774:	f1bb 0f01 	cmp.w	fp, #1
 800f778:	d18a      	bne.n	800f690 <__ieee754_pow+0xc0>
 800f77a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f77e:	4619      	mov	r1, r3
 800f780:	e786      	b.n	800f690 <__ieee754_pow+0xc0>
 800f782:	0fed      	lsrs	r5, r5, #31
 800f784:	1e6b      	subs	r3, r5, #1
 800f786:	930d      	str	r3, [sp, #52]	; 0x34
 800f788:	ea5b 0303 	orrs.w	r3, fp, r3
 800f78c:	d102      	bne.n	800f794 <__ieee754_pow+0x1c4>
 800f78e:	4632      	mov	r2, r6
 800f790:	463b      	mov	r3, r7
 800f792:	e7e8      	b.n	800f766 <__ieee754_pow+0x196>
 800f794:	4b16      	ldr	r3, [pc, #88]	; (800f7f0 <__ieee754_pow+0x220>)
 800f796:	4598      	cmp	r8, r3
 800f798:	f340 80fe 	ble.w	800f998 <__ieee754_pow+0x3c8>
 800f79c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f7a0:	4598      	cmp	r8, r3
 800f7a2:	dd0a      	ble.n	800f7ba <__ieee754_pow+0x1ea>
 800f7a4:	4b0f      	ldr	r3, [pc, #60]	; (800f7e4 <__ieee754_pow+0x214>)
 800f7a6:	429c      	cmp	r4, r3
 800f7a8:	dc0d      	bgt.n	800f7c6 <__ieee754_pow+0x1f6>
 800f7aa:	f1b9 0f00 	cmp.w	r9, #0
 800f7ae:	f6bf af6d 	bge.w	800f68c <__ieee754_pow+0xbc>
 800f7b2:	a307      	add	r3, pc, #28	; (adr r3, 800f7d0 <__ieee754_pow+0x200>)
 800f7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7b8:	e79f      	b.n	800f6fa <__ieee754_pow+0x12a>
 800f7ba:	4b0e      	ldr	r3, [pc, #56]	; (800f7f4 <__ieee754_pow+0x224>)
 800f7bc:	429c      	cmp	r4, r3
 800f7be:	ddf4      	ble.n	800f7aa <__ieee754_pow+0x1da>
 800f7c0:	4b09      	ldr	r3, [pc, #36]	; (800f7e8 <__ieee754_pow+0x218>)
 800f7c2:	429c      	cmp	r4, r3
 800f7c4:	dd18      	ble.n	800f7f8 <__ieee754_pow+0x228>
 800f7c6:	f1b9 0f00 	cmp.w	r9, #0
 800f7ca:	dcf2      	bgt.n	800f7b2 <__ieee754_pow+0x1e2>
 800f7cc:	e75e      	b.n	800f68c <__ieee754_pow+0xbc>
 800f7ce:	bf00      	nop
 800f7d0:	8800759c 	.word	0x8800759c
 800f7d4:	7e37e43c 	.word	0x7e37e43c
 800f7d8:	7ff00000 	.word	0x7ff00000
 800f7dc:	080110ef 	.word	0x080110ef
 800f7e0:	433fffff 	.word	0x433fffff
 800f7e4:	3fefffff 	.word	0x3fefffff
 800f7e8:	3ff00000 	.word	0x3ff00000
 800f7ec:	3fe00000 	.word	0x3fe00000
 800f7f0:	41e00000 	.word	0x41e00000
 800f7f4:	3feffffe 	.word	0x3feffffe
 800f7f8:	2200      	movs	r2, #0
 800f7fa:	4b63      	ldr	r3, [pc, #396]	; (800f988 <__ieee754_pow+0x3b8>)
 800f7fc:	f7f0 fd44 	bl	8000288 <__aeabi_dsub>
 800f800:	a355      	add	r3, pc, #340	; (adr r3, 800f958 <__ieee754_pow+0x388>)
 800f802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f806:	4604      	mov	r4, r0
 800f808:	460d      	mov	r5, r1
 800f80a:	f7f0 fef5 	bl	80005f8 <__aeabi_dmul>
 800f80e:	a354      	add	r3, pc, #336	; (adr r3, 800f960 <__ieee754_pow+0x390>)
 800f810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f814:	4606      	mov	r6, r0
 800f816:	460f      	mov	r7, r1
 800f818:	4620      	mov	r0, r4
 800f81a:	4629      	mov	r1, r5
 800f81c:	f7f0 feec 	bl	80005f8 <__aeabi_dmul>
 800f820:	2200      	movs	r2, #0
 800f822:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f826:	4b59      	ldr	r3, [pc, #356]	; (800f98c <__ieee754_pow+0x3bc>)
 800f828:	4620      	mov	r0, r4
 800f82a:	4629      	mov	r1, r5
 800f82c:	f7f0 fee4 	bl	80005f8 <__aeabi_dmul>
 800f830:	4602      	mov	r2, r0
 800f832:	460b      	mov	r3, r1
 800f834:	a14c      	add	r1, pc, #304	; (adr r1, 800f968 <__ieee754_pow+0x398>)
 800f836:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f83a:	f7f0 fd25 	bl	8000288 <__aeabi_dsub>
 800f83e:	4622      	mov	r2, r4
 800f840:	462b      	mov	r3, r5
 800f842:	f7f0 fed9 	bl	80005f8 <__aeabi_dmul>
 800f846:	4602      	mov	r2, r0
 800f848:	460b      	mov	r3, r1
 800f84a:	2000      	movs	r0, #0
 800f84c:	4950      	ldr	r1, [pc, #320]	; (800f990 <__ieee754_pow+0x3c0>)
 800f84e:	f7f0 fd1b 	bl	8000288 <__aeabi_dsub>
 800f852:	4622      	mov	r2, r4
 800f854:	462b      	mov	r3, r5
 800f856:	4680      	mov	r8, r0
 800f858:	4689      	mov	r9, r1
 800f85a:	4620      	mov	r0, r4
 800f85c:	4629      	mov	r1, r5
 800f85e:	f7f0 fecb 	bl	80005f8 <__aeabi_dmul>
 800f862:	4602      	mov	r2, r0
 800f864:	460b      	mov	r3, r1
 800f866:	4640      	mov	r0, r8
 800f868:	4649      	mov	r1, r9
 800f86a:	f7f0 fec5 	bl	80005f8 <__aeabi_dmul>
 800f86e:	a340      	add	r3, pc, #256	; (adr r3, 800f970 <__ieee754_pow+0x3a0>)
 800f870:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f874:	f7f0 fec0 	bl	80005f8 <__aeabi_dmul>
 800f878:	4602      	mov	r2, r0
 800f87a:	460b      	mov	r3, r1
 800f87c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f880:	f7f0 fd02 	bl	8000288 <__aeabi_dsub>
 800f884:	4602      	mov	r2, r0
 800f886:	460b      	mov	r3, r1
 800f888:	4604      	mov	r4, r0
 800f88a:	460d      	mov	r5, r1
 800f88c:	4630      	mov	r0, r6
 800f88e:	4639      	mov	r1, r7
 800f890:	f7f0 fcfc 	bl	800028c <__adddf3>
 800f894:	2000      	movs	r0, #0
 800f896:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f89a:	4632      	mov	r2, r6
 800f89c:	463b      	mov	r3, r7
 800f89e:	f7f0 fcf3 	bl	8000288 <__aeabi_dsub>
 800f8a2:	4602      	mov	r2, r0
 800f8a4:	460b      	mov	r3, r1
 800f8a6:	4620      	mov	r0, r4
 800f8a8:	4629      	mov	r1, r5
 800f8aa:	f7f0 fced 	bl	8000288 <__aeabi_dsub>
 800f8ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f8b0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800f8b4:	4313      	orrs	r3, r2
 800f8b6:	4606      	mov	r6, r0
 800f8b8:	460f      	mov	r7, r1
 800f8ba:	f040 81eb 	bne.w	800fc94 <__ieee754_pow+0x6c4>
 800f8be:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800f978 <__ieee754_pow+0x3a8>
 800f8c2:	e9dd 4500 	ldrd	r4, r5, [sp]
 800f8c6:	2400      	movs	r4, #0
 800f8c8:	4622      	mov	r2, r4
 800f8ca:	462b      	mov	r3, r5
 800f8cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f8d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f8d4:	f7f0 fcd8 	bl	8000288 <__aeabi_dsub>
 800f8d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f8dc:	f7f0 fe8c 	bl	80005f8 <__aeabi_dmul>
 800f8e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f8e4:	4680      	mov	r8, r0
 800f8e6:	4689      	mov	r9, r1
 800f8e8:	4630      	mov	r0, r6
 800f8ea:	4639      	mov	r1, r7
 800f8ec:	f7f0 fe84 	bl	80005f8 <__aeabi_dmul>
 800f8f0:	4602      	mov	r2, r0
 800f8f2:	460b      	mov	r3, r1
 800f8f4:	4640      	mov	r0, r8
 800f8f6:	4649      	mov	r1, r9
 800f8f8:	f7f0 fcc8 	bl	800028c <__adddf3>
 800f8fc:	4622      	mov	r2, r4
 800f8fe:	462b      	mov	r3, r5
 800f900:	4680      	mov	r8, r0
 800f902:	4689      	mov	r9, r1
 800f904:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f908:	f7f0 fe76 	bl	80005f8 <__aeabi_dmul>
 800f90c:	460b      	mov	r3, r1
 800f90e:	4604      	mov	r4, r0
 800f910:	460d      	mov	r5, r1
 800f912:	4602      	mov	r2, r0
 800f914:	4649      	mov	r1, r9
 800f916:	4640      	mov	r0, r8
 800f918:	e9cd 4500 	strd	r4, r5, [sp]
 800f91c:	f7f0 fcb6 	bl	800028c <__adddf3>
 800f920:	4b1c      	ldr	r3, [pc, #112]	; (800f994 <__ieee754_pow+0x3c4>)
 800f922:	4299      	cmp	r1, r3
 800f924:	4606      	mov	r6, r0
 800f926:	460f      	mov	r7, r1
 800f928:	468b      	mov	fp, r1
 800f92a:	f340 82f7 	ble.w	800ff1c <__ieee754_pow+0x94c>
 800f92e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f932:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f936:	4303      	orrs	r3, r0
 800f938:	f000 81ea 	beq.w	800fd10 <__ieee754_pow+0x740>
 800f93c:	a310      	add	r3, pc, #64	; (adr r3, 800f980 <__ieee754_pow+0x3b0>)
 800f93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f942:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f946:	f7f0 fe57 	bl	80005f8 <__aeabi_dmul>
 800f94a:	a30d      	add	r3, pc, #52	; (adr r3, 800f980 <__ieee754_pow+0x3b0>)
 800f94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f950:	e6d5      	b.n	800f6fe <__ieee754_pow+0x12e>
 800f952:	bf00      	nop
 800f954:	f3af 8000 	nop.w
 800f958:	60000000 	.word	0x60000000
 800f95c:	3ff71547 	.word	0x3ff71547
 800f960:	f85ddf44 	.word	0xf85ddf44
 800f964:	3e54ae0b 	.word	0x3e54ae0b
 800f968:	55555555 	.word	0x55555555
 800f96c:	3fd55555 	.word	0x3fd55555
 800f970:	652b82fe 	.word	0x652b82fe
 800f974:	3ff71547 	.word	0x3ff71547
 800f978:	00000000 	.word	0x00000000
 800f97c:	bff00000 	.word	0xbff00000
 800f980:	8800759c 	.word	0x8800759c
 800f984:	7e37e43c 	.word	0x7e37e43c
 800f988:	3ff00000 	.word	0x3ff00000
 800f98c:	3fd00000 	.word	0x3fd00000
 800f990:	3fe00000 	.word	0x3fe00000
 800f994:	408fffff 	.word	0x408fffff
 800f998:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800f99c:	f04f 0200 	mov.w	r2, #0
 800f9a0:	da05      	bge.n	800f9ae <__ieee754_pow+0x3de>
 800f9a2:	4bd3      	ldr	r3, [pc, #844]	; (800fcf0 <__ieee754_pow+0x720>)
 800f9a4:	f7f0 fe28 	bl	80005f8 <__aeabi_dmul>
 800f9a8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f9ac:	460c      	mov	r4, r1
 800f9ae:	1523      	asrs	r3, r4, #20
 800f9b0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f9b4:	4413      	add	r3, r2
 800f9b6:	9309      	str	r3, [sp, #36]	; 0x24
 800f9b8:	4bce      	ldr	r3, [pc, #824]	; (800fcf4 <__ieee754_pow+0x724>)
 800f9ba:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f9be:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f9c2:	429c      	cmp	r4, r3
 800f9c4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f9c8:	dd08      	ble.n	800f9dc <__ieee754_pow+0x40c>
 800f9ca:	4bcb      	ldr	r3, [pc, #812]	; (800fcf8 <__ieee754_pow+0x728>)
 800f9cc:	429c      	cmp	r4, r3
 800f9ce:	f340 815e 	ble.w	800fc8e <__ieee754_pow+0x6be>
 800f9d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9d4:	3301      	adds	r3, #1
 800f9d6:	9309      	str	r3, [sp, #36]	; 0x24
 800f9d8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f9dc:	f04f 0a00 	mov.w	sl, #0
 800f9e0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800f9e4:	930c      	str	r3, [sp, #48]	; 0x30
 800f9e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f9e8:	4bc4      	ldr	r3, [pc, #784]	; (800fcfc <__ieee754_pow+0x72c>)
 800f9ea:	4413      	add	r3, r2
 800f9ec:	ed93 7b00 	vldr	d7, [r3]
 800f9f0:	4629      	mov	r1, r5
 800f9f2:	ec53 2b17 	vmov	r2, r3, d7
 800f9f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f9fa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f9fe:	f7f0 fc43 	bl	8000288 <__aeabi_dsub>
 800fa02:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800fa06:	4606      	mov	r6, r0
 800fa08:	460f      	mov	r7, r1
 800fa0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fa0e:	f7f0 fc3d 	bl	800028c <__adddf3>
 800fa12:	4602      	mov	r2, r0
 800fa14:	460b      	mov	r3, r1
 800fa16:	2000      	movs	r0, #0
 800fa18:	49b9      	ldr	r1, [pc, #740]	; (800fd00 <__ieee754_pow+0x730>)
 800fa1a:	f7f0 ff17 	bl	800084c <__aeabi_ddiv>
 800fa1e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800fa22:	4602      	mov	r2, r0
 800fa24:	460b      	mov	r3, r1
 800fa26:	4630      	mov	r0, r6
 800fa28:	4639      	mov	r1, r7
 800fa2a:	f7f0 fde5 	bl	80005f8 <__aeabi_dmul>
 800fa2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa32:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800fa36:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	9302      	str	r3, [sp, #8]
 800fa3e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800fa42:	106d      	asrs	r5, r5, #1
 800fa44:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800fa48:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800fa4c:	2200      	movs	r2, #0
 800fa4e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800fa52:	4640      	mov	r0, r8
 800fa54:	4649      	mov	r1, r9
 800fa56:	4614      	mov	r4, r2
 800fa58:	461d      	mov	r5, r3
 800fa5a:	f7f0 fdcd 	bl	80005f8 <__aeabi_dmul>
 800fa5e:	4602      	mov	r2, r0
 800fa60:	460b      	mov	r3, r1
 800fa62:	4630      	mov	r0, r6
 800fa64:	4639      	mov	r1, r7
 800fa66:	f7f0 fc0f 	bl	8000288 <__aeabi_dsub>
 800fa6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fa6e:	4606      	mov	r6, r0
 800fa70:	460f      	mov	r7, r1
 800fa72:	4620      	mov	r0, r4
 800fa74:	4629      	mov	r1, r5
 800fa76:	f7f0 fc07 	bl	8000288 <__aeabi_dsub>
 800fa7a:	4602      	mov	r2, r0
 800fa7c:	460b      	mov	r3, r1
 800fa7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fa82:	f7f0 fc01 	bl	8000288 <__aeabi_dsub>
 800fa86:	4642      	mov	r2, r8
 800fa88:	464b      	mov	r3, r9
 800fa8a:	f7f0 fdb5 	bl	80005f8 <__aeabi_dmul>
 800fa8e:	4602      	mov	r2, r0
 800fa90:	460b      	mov	r3, r1
 800fa92:	4630      	mov	r0, r6
 800fa94:	4639      	mov	r1, r7
 800fa96:	f7f0 fbf7 	bl	8000288 <__aeabi_dsub>
 800fa9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800fa9e:	f7f0 fdab 	bl	80005f8 <__aeabi_dmul>
 800faa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800faa6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800faaa:	4610      	mov	r0, r2
 800faac:	4619      	mov	r1, r3
 800faae:	f7f0 fda3 	bl	80005f8 <__aeabi_dmul>
 800fab2:	a37b      	add	r3, pc, #492	; (adr r3, 800fca0 <__ieee754_pow+0x6d0>)
 800fab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fab8:	4604      	mov	r4, r0
 800faba:	460d      	mov	r5, r1
 800fabc:	f7f0 fd9c 	bl	80005f8 <__aeabi_dmul>
 800fac0:	a379      	add	r3, pc, #484	; (adr r3, 800fca8 <__ieee754_pow+0x6d8>)
 800fac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fac6:	f7f0 fbe1 	bl	800028c <__adddf3>
 800faca:	4622      	mov	r2, r4
 800facc:	462b      	mov	r3, r5
 800face:	f7f0 fd93 	bl	80005f8 <__aeabi_dmul>
 800fad2:	a377      	add	r3, pc, #476	; (adr r3, 800fcb0 <__ieee754_pow+0x6e0>)
 800fad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fad8:	f7f0 fbd8 	bl	800028c <__adddf3>
 800fadc:	4622      	mov	r2, r4
 800fade:	462b      	mov	r3, r5
 800fae0:	f7f0 fd8a 	bl	80005f8 <__aeabi_dmul>
 800fae4:	a374      	add	r3, pc, #464	; (adr r3, 800fcb8 <__ieee754_pow+0x6e8>)
 800fae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faea:	f7f0 fbcf 	bl	800028c <__adddf3>
 800faee:	4622      	mov	r2, r4
 800faf0:	462b      	mov	r3, r5
 800faf2:	f7f0 fd81 	bl	80005f8 <__aeabi_dmul>
 800faf6:	a372      	add	r3, pc, #456	; (adr r3, 800fcc0 <__ieee754_pow+0x6f0>)
 800faf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fafc:	f7f0 fbc6 	bl	800028c <__adddf3>
 800fb00:	4622      	mov	r2, r4
 800fb02:	462b      	mov	r3, r5
 800fb04:	f7f0 fd78 	bl	80005f8 <__aeabi_dmul>
 800fb08:	a36f      	add	r3, pc, #444	; (adr r3, 800fcc8 <__ieee754_pow+0x6f8>)
 800fb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb0e:	f7f0 fbbd 	bl	800028c <__adddf3>
 800fb12:	4622      	mov	r2, r4
 800fb14:	4606      	mov	r6, r0
 800fb16:	460f      	mov	r7, r1
 800fb18:	462b      	mov	r3, r5
 800fb1a:	4620      	mov	r0, r4
 800fb1c:	4629      	mov	r1, r5
 800fb1e:	f7f0 fd6b 	bl	80005f8 <__aeabi_dmul>
 800fb22:	4602      	mov	r2, r0
 800fb24:	460b      	mov	r3, r1
 800fb26:	4630      	mov	r0, r6
 800fb28:	4639      	mov	r1, r7
 800fb2a:	f7f0 fd65 	bl	80005f8 <__aeabi_dmul>
 800fb2e:	4642      	mov	r2, r8
 800fb30:	4604      	mov	r4, r0
 800fb32:	460d      	mov	r5, r1
 800fb34:	464b      	mov	r3, r9
 800fb36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fb3a:	f7f0 fba7 	bl	800028c <__adddf3>
 800fb3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fb42:	f7f0 fd59 	bl	80005f8 <__aeabi_dmul>
 800fb46:	4622      	mov	r2, r4
 800fb48:	462b      	mov	r3, r5
 800fb4a:	f7f0 fb9f 	bl	800028c <__adddf3>
 800fb4e:	4642      	mov	r2, r8
 800fb50:	4606      	mov	r6, r0
 800fb52:	460f      	mov	r7, r1
 800fb54:	464b      	mov	r3, r9
 800fb56:	4640      	mov	r0, r8
 800fb58:	4649      	mov	r1, r9
 800fb5a:	f7f0 fd4d 	bl	80005f8 <__aeabi_dmul>
 800fb5e:	2200      	movs	r2, #0
 800fb60:	4b68      	ldr	r3, [pc, #416]	; (800fd04 <__ieee754_pow+0x734>)
 800fb62:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800fb66:	f7f0 fb91 	bl	800028c <__adddf3>
 800fb6a:	4632      	mov	r2, r6
 800fb6c:	463b      	mov	r3, r7
 800fb6e:	f7f0 fb8d 	bl	800028c <__adddf3>
 800fb72:	9802      	ldr	r0, [sp, #8]
 800fb74:	460d      	mov	r5, r1
 800fb76:	4604      	mov	r4, r0
 800fb78:	4602      	mov	r2, r0
 800fb7a:	460b      	mov	r3, r1
 800fb7c:	4640      	mov	r0, r8
 800fb7e:	4649      	mov	r1, r9
 800fb80:	f7f0 fd3a 	bl	80005f8 <__aeabi_dmul>
 800fb84:	2200      	movs	r2, #0
 800fb86:	4680      	mov	r8, r0
 800fb88:	4689      	mov	r9, r1
 800fb8a:	4b5e      	ldr	r3, [pc, #376]	; (800fd04 <__ieee754_pow+0x734>)
 800fb8c:	4620      	mov	r0, r4
 800fb8e:	4629      	mov	r1, r5
 800fb90:	f7f0 fb7a 	bl	8000288 <__aeabi_dsub>
 800fb94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800fb98:	f7f0 fb76 	bl	8000288 <__aeabi_dsub>
 800fb9c:	4602      	mov	r2, r0
 800fb9e:	460b      	mov	r3, r1
 800fba0:	4630      	mov	r0, r6
 800fba2:	4639      	mov	r1, r7
 800fba4:	f7f0 fb70 	bl	8000288 <__aeabi_dsub>
 800fba8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fbac:	f7f0 fd24 	bl	80005f8 <__aeabi_dmul>
 800fbb0:	4622      	mov	r2, r4
 800fbb2:	4606      	mov	r6, r0
 800fbb4:	460f      	mov	r7, r1
 800fbb6:	462b      	mov	r3, r5
 800fbb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fbbc:	f7f0 fd1c 	bl	80005f8 <__aeabi_dmul>
 800fbc0:	4602      	mov	r2, r0
 800fbc2:	460b      	mov	r3, r1
 800fbc4:	4630      	mov	r0, r6
 800fbc6:	4639      	mov	r1, r7
 800fbc8:	f7f0 fb60 	bl	800028c <__adddf3>
 800fbcc:	4606      	mov	r6, r0
 800fbce:	460f      	mov	r7, r1
 800fbd0:	4602      	mov	r2, r0
 800fbd2:	460b      	mov	r3, r1
 800fbd4:	4640      	mov	r0, r8
 800fbd6:	4649      	mov	r1, r9
 800fbd8:	f7f0 fb58 	bl	800028c <__adddf3>
 800fbdc:	9802      	ldr	r0, [sp, #8]
 800fbde:	a33c      	add	r3, pc, #240	; (adr r3, 800fcd0 <__ieee754_pow+0x700>)
 800fbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe4:	4604      	mov	r4, r0
 800fbe6:	460d      	mov	r5, r1
 800fbe8:	f7f0 fd06 	bl	80005f8 <__aeabi_dmul>
 800fbec:	4642      	mov	r2, r8
 800fbee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fbf2:	464b      	mov	r3, r9
 800fbf4:	4620      	mov	r0, r4
 800fbf6:	4629      	mov	r1, r5
 800fbf8:	f7f0 fb46 	bl	8000288 <__aeabi_dsub>
 800fbfc:	4602      	mov	r2, r0
 800fbfe:	460b      	mov	r3, r1
 800fc00:	4630      	mov	r0, r6
 800fc02:	4639      	mov	r1, r7
 800fc04:	f7f0 fb40 	bl	8000288 <__aeabi_dsub>
 800fc08:	a333      	add	r3, pc, #204	; (adr r3, 800fcd8 <__ieee754_pow+0x708>)
 800fc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0e:	f7f0 fcf3 	bl	80005f8 <__aeabi_dmul>
 800fc12:	a333      	add	r3, pc, #204	; (adr r3, 800fce0 <__ieee754_pow+0x710>)
 800fc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc18:	4606      	mov	r6, r0
 800fc1a:	460f      	mov	r7, r1
 800fc1c:	4620      	mov	r0, r4
 800fc1e:	4629      	mov	r1, r5
 800fc20:	f7f0 fcea 	bl	80005f8 <__aeabi_dmul>
 800fc24:	4602      	mov	r2, r0
 800fc26:	460b      	mov	r3, r1
 800fc28:	4630      	mov	r0, r6
 800fc2a:	4639      	mov	r1, r7
 800fc2c:	f7f0 fb2e 	bl	800028c <__adddf3>
 800fc30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fc32:	4b35      	ldr	r3, [pc, #212]	; (800fd08 <__ieee754_pow+0x738>)
 800fc34:	4413      	add	r3, r2
 800fc36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc3a:	f7f0 fb27 	bl	800028c <__adddf3>
 800fc3e:	4604      	mov	r4, r0
 800fc40:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fc42:	460d      	mov	r5, r1
 800fc44:	f7f0 fc6e 	bl	8000524 <__aeabi_i2d>
 800fc48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fc4a:	4b30      	ldr	r3, [pc, #192]	; (800fd0c <__ieee754_pow+0x73c>)
 800fc4c:	4413      	add	r3, r2
 800fc4e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fc52:	4606      	mov	r6, r0
 800fc54:	460f      	mov	r7, r1
 800fc56:	4622      	mov	r2, r4
 800fc58:	462b      	mov	r3, r5
 800fc5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc5e:	f7f0 fb15 	bl	800028c <__adddf3>
 800fc62:	4642      	mov	r2, r8
 800fc64:	464b      	mov	r3, r9
 800fc66:	f7f0 fb11 	bl	800028c <__adddf3>
 800fc6a:	4632      	mov	r2, r6
 800fc6c:	463b      	mov	r3, r7
 800fc6e:	f7f0 fb0d 	bl	800028c <__adddf3>
 800fc72:	9802      	ldr	r0, [sp, #8]
 800fc74:	4632      	mov	r2, r6
 800fc76:	463b      	mov	r3, r7
 800fc78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fc7c:	f7f0 fb04 	bl	8000288 <__aeabi_dsub>
 800fc80:	4642      	mov	r2, r8
 800fc82:	464b      	mov	r3, r9
 800fc84:	f7f0 fb00 	bl	8000288 <__aeabi_dsub>
 800fc88:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fc8c:	e607      	b.n	800f89e <__ieee754_pow+0x2ce>
 800fc8e:	f04f 0a01 	mov.w	sl, #1
 800fc92:	e6a5      	b.n	800f9e0 <__ieee754_pow+0x410>
 800fc94:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800fce8 <__ieee754_pow+0x718>
 800fc98:	e613      	b.n	800f8c2 <__ieee754_pow+0x2f2>
 800fc9a:	bf00      	nop
 800fc9c:	f3af 8000 	nop.w
 800fca0:	4a454eef 	.word	0x4a454eef
 800fca4:	3fca7e28 	.word	0x3fca7e28
 800fca8:	93c9db65 	.word	0x93c9db65
 800fcac:	3fcd864a 	.word	0x3fcd864a
 800fcb0:	a91d4101 	.word	0xa91d4101
 800fcb4:	3fd17460 	.word	0x3fd17460
 800fcb8:	518f264d 	.word	0x518f264d
 800fcbc:	3fd55555 	.word	0x3fd55555
 800fcc0:	db6fabff 	.word	0xdb6fabff
 800fcc4:	3fdb6db6 	.word	0x3fdb6db6
 800fcc8:	33333303 	.word	0x33333303
 800fccc:	3fe33333 	.word	0x3fe33333
 800fcd0:	e0000000 	.word	0xe0000000
 800fcd4:	3feec709 	.word	0x3feec709
 800fcd8:	dc3a03fd 	.word	0xdc3a03fd
 800fcdc:	3feec709 	.word	0x3feec709
 800fce0:	145b01f5 	.word	0x145b01f5
 800fce4:	be3e2fe0 	.word	0xbe3e2fe0
 800fce8:	00000000 	.word	0x00000000
 800fcec:	3ff00000 	.word	0x3ff00000
 800fcf0:	43400000 	.word	0x43400000
 800fcf4:	0003988e 	.word	0x0003988e
 800fcf8:	000bb679 	.word	0x000bb679
 800fcfc:	08011228 	.word	0x08011228
 800fd00:	3ff00000 	.word	0x3ff00000
 800fd04:	40080000 	.word	0x40080000
 800fd08:	08011248 	.word	0x08011248
 800fd0c:	08011238 	.word	0x08011238
 800fd10:	a3b4      	add	r3, pc, #720	; (adr r3, 800ffe4 <__ieee754_pow+0xa14>)
 800fd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd16:	4640      	mov	r0, r8
 800fd18:	4649      	mov	r1, r9
 800fd1a:	f7f0 fab7 	bl	800028c <__adddf3>
 800fd1e:	4622      	mov	r2, r4
 800fd20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fd24:	462b      	mov	r3, r5
 800fd26:	4630      	mov	r0, r6
 800fd28:	4639      	mov	r1, r7
 800fd2a:	f7f0 faad 	bl	8000288 <__aeabi_dsub>
 800fd2e:	4602      	mov	r2, r0
 800fd30:	460b      	mov	r3, r1
 800fd32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fd36:	f7f0 feef 	bl	8000b18 <__aeabi_dcmpgt>
 800fd3a:	2800      	cmp	r0, #0
 800fd3c:	f47f adfe 	bne.w	800f93c <__ieee754_pow+0x36c>
 800fd40:	4aa3      	ldr	r2, [pc, #652]	; (800ffd0 <__ieee754_pow+0xa00>)
 800fd42:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fd46:	4293      	cmp	r3, r2
 800fd48:	f340 810a 	ble.w	800ff60 <__ieee754_pow+0x990>
 800fd4c:	151b      	asrs	r3, r3, #20
 800fd4e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800fd52:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800fd56:	fa4a f303 	asr.w	r3, sl, r3
 800fd5a:	445b      	add	r3, fp
 800fd5c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800fd60:	4e9c      	ldr	r6, [pc, #624]	; (800ffd4 <__ieee754_pow+0xa04>)
 800fd62:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800fd66:	4116      	asrs	r6, r2
 800fd68:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800fd6c:	2000      	movs	r0, #0
 800fd6e:	ea23 0106 	bic.w	r1, r3, r6
 800fd72:	f1c2 0214 	rsb	r2, r2, #20
 800fd76:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800fd7a:	fa4a fa02 	asr.w	sl, sl, r2
 800fd7e:	f1bb 0f00 	cmp.w	fp, #0
 800fd82:	4602      	mov	r2, r0
 800fd84:	460b      	mov	r3, r1
 800fd86:	4620      	mov	r0, r4
 800fd88:	4629      	mov	r1, r5
 800fd8a:	bfb8      	it	lt
 800fd8c:	f1ca 0a00 	rsblt	sl, sl, #0
 800fd90:	f7f0 fa7a 	bl	8000288 <__aeabi_dsub>
 800fd94:	e9cd 0100 	strd	r0, r1, [sp]
 800fd98:	4642      	mov	r2, r8
 800fd9a:	464b      	mov	r3, r9
 800fd9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fda0:	f7f0 fa74 	bl	800028c <__adddf3>
 800fda4:	2000      	movs	r0, #0
 800fda6:	a378      	add	r3, pc, #480	; (adr r3, 800ff88 <__ieee754_pow+0x9b8>)
 800fda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdac:	4604      	mov	r4, r0
 800fdae:	460d      	mov	r5, r1
 800fdb0:	f7f0 fc22 	bl	80005f8 <__aeabi_dmul>
 800fdb4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fdb8:	4606      	mov	r6, r0
 800fdba:	460f      	mov	r7, r1
 800fdbc:	4620      	mov	r0, r4
 800fdbe:	4629      	mov	r1, r5
 800fdc0:	f7f0 fa62 	bl	8000288 <__aeabi_dsub>
 800fdc4:	4602      	mov	r2, r0
 800fdc6:	460b      	mov	r3, r1
 800fdc8:	4640      	mov	r0, r8
 800fdca:	4649      	mov	r1, r9
 800fdcc:	f7f0 fa5c 	bl	8000288 <__aeabi_dsub>
 800fdd0:	a36f      	add	r3, pc, #444	; (adr r3, 800ff90 <__ieee754_pow+0x9c0>)
 800fdd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdd6:	f7f0 fc0f 	bl	80005f8 <__aeabi_dmul>
 800fdda:	a36f      	add	r3, pc, #444	; (adr r3, 800ff98 <__ieee754_pow+0x9c8>)
 800fddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde0:	4680      	mov	r8, r0
 800fde2:	4689      	mov	r9, r1
 800fde4:	4620      	mov	r0, r4
 800fde6:	4629      	mov	r1, r5
 800fde8:	f7f0 fc06 	bl	80005f8 <__aeabi_dmul>
 800fdec:	4602      	mov	r2, r0
 800fdee:	460b      	mov	r3, r1
 800fdf0:	4640      	mov	r0, r8
 800fdf2:	4649      	mov	r1, r9
 800fdf4:	f7f0 fa4a 	bl	800028c <__adddf3>
 800fdf8:	4604      	mov	r4, r0
 800fdfa:	460d      	mov	r5, r1
 800fdfc:	4602      	mov	r2, r0
 800fdfe:	460b      	mov	r3, r1
 800fe00:	4630      	mov	r0, r6
 800fe02:	4639      	mov	r1, r7
 800fe04:	f7f0 fa42 	bl	800028c <__adddf3>
 800fe08:	4632      	mov	r2, r6
 800fe0a:	463b      	mov	r3, r7
 800fe0c:	4680      	mov	r8, r0
 800fe0e:	4689      	mov	r9, r1
 800fe10:	f7f0 fa3a 	bl	8000288 <__aeabi_dsub>
 800fe14:	4602      	mov	r2, r0
 800fe16:	460b      	mov	r3, r1
 800fe18:	4620      	mov	r0, r4
 800fe1a:	4629      	mov	r1, r5
 800fe1c:	f7f0 fa34 	bl	8000288 <__aeabi_dsub>
 800fe20:	4642      	mov	r2, r8
 800fe22:	4606      	mov	r6, r0
 800fe24:	460f      	mov	r7, r1
 800fe26:	464b      	mov	r3, r9
 800fe28:	4640      	mov	r0, r8
 800fe2a:	4649      	mov	r1, r9
 800fe2c:	f7f0 fbe4 	bl	80005f8 <__aeabi_dmul>
 800fe30:	a35b      	add	r3, pc, #364	; (adr r3, 800ffa0 <__ieee754_pow+0x9d0>)
 800fe32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe36:	4604      	mov	r4, r0
 800fe38:	460d      	mov	r5, r1
 800fe3a:	f7f0 fbdd 	bl	80005f8 <__aeabi_dmul>
 800fe3e:	a35a      	add	r3, pc, #360	; (adr r3, 800ffa8 <__ieee754_pow+0x9d8>)
 800fe40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe44:	f7f0 fa20 	bl	8000288 <__aeabi_dsub>
 800fe48:	4622      	mov	r2, r4
 800fe4a:	462b      	mov	r3, r5
 800fe4c:	f7f0 fbd4 	bl	80005f8 <__aeabi_dmul>
 800fe50:	a357      	add	r3, pc, #348	; (adr r3, 800ffb0 <__ieee754_pow+0x9e0>)
 800fe52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe56:	f7f0 fa19 	bl	800028c <__adddf3>
 800fe5a:	4622      	mov	r2, r4
 800fe5c:	462b      	mov	r3, r5
 800fe5e:	f7f0 fbcb 	bl	80005f8 <__aeabi_dmul>
 800fe62:	a355      	add	r3, pc, #340	; (adr r3, 800ffb8 <__ieee754_pow+0x9e8>)
 800fe64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe68:	f7f0 fa0e 	bl	8000288 <__aeabi_dsub>
 800fe6c:	4622      	mov	r2, r4
 800fe6e:	462b      	mov	r3, r5
 800fe70:	f7f0 fbc2 	bl	80005f8 <__aeabi_dmul>
 800fe74:	a352      	add	r3, pc, #328	; (adr r3, 800ffc0 <__ieee754_pow+0x9f0>)
 800fe76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe7a:	f7f0 fa07 	bl	800028c <__adddf3>
 800fe7e:	4622      	mov	r2, r4
 800fe80:	462b      	mov	r3, r5
 800fe82:	f7f0 fbb9 	bl	80005f8 <__aeabi_dmul>
 800fe86:	4602      	mov	r2, r0
 800fe88:	460b      	mov	r3, r1
 800fe8a:	4640      	mov	r0, r8
 800fe8c:	4649      	mov	r1, r9
 800fe8e:	f7f0 f9fb 	bl	8000288 <__aeabi_dsub>
 800fe92:	4604      	mov	r4, r0
 800fe94:	460d      	mov	r5, r1
 800fe96:	4602      	mov	r2, r0
 800fe98:	460b      	mov	r3, r1
 800fe9a:	4640      	mov	r0, r8
 800fe9c:	4649      	mov	r1, r9
 800fe9e:	f7f0 fbab 	bl	80005f8 <__aeabi_dmul>
 800fea2:	2200      	movs	r2, #0
 800fea4:	e9cd 0100 	strd	r0, r1, [sp]
 800fea8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800feac:	4620      	mov	r0, r4
 800feae:	4629      	mov	r1, r5
 800feb0:	f7f0 f9ea 	bl	8000288 <__aeabi_dsub>
 800feb4:	4602      	mov	r2, r0
 800feb6:	460b      	mov	r3, r1
 800feb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800febc:	f7f0 fcc6 	bl	800084c <__aeabi_ddiv>
 800fec0:	4632      	mov	r2, r6
 800fec2:	4604      	mov	r4, r0
 800fec4:	460d      	mov	r5, r1
 800fec6:	463b      	mov	r3, r7
 800fec8:	4640      	mov	r0, r8
 800feca:	4649      	mov	r1, r9
 800fecc:	f7f0 fb94 	bl	80005f8 <__aeabi_dmul>
 800fed0:	4632      	mov	r2, r6
 800fed2:	463b      	mov	r3, r7
 800fed4:	f7f0 f9da 	bl	800028c <__adddf3>
 800fed8:	4602      	mov	r2, r0
 800feda:	460b      	mov	r3, r1
 800fedc:	4620      	mov	r0, r4
 800fede:	4629      	mov	r1, r5
 800fee0:	f7f0 f9d2 	bl	8000288 <__aeabi_dsub>
 800fee4:	4642      	mov	r2, r8
 800fee6:	464b      	mov	r3, r9
 800fee8:	f7f0 f9ce 	bl	8000288 <__aeabi_dsub>
 800feec:	4602      	mov	r2, r0
 800feee:	460b      	mov	r3, r1
 800fef0:	2000      	movs	r0, #0
 800fef2:	4939      	ldr	r1, [pc, #228]	; (800ffd8 <__ieee754_pow+0xa08>)
 800fef4:	f7f0 f9c8 	bl	8000288 <__aeabi_dsub>
 800fef8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800fefc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800ff00:	4602      	mov	r2, r0
 800ff02:	460b      	mov	r3, r1
 800ff04:	da2f      	bge.n	800ff66 <__ieee754_pow+0x996>
 800ff06:	4650      	mov	r0, sl
 800ff08:	ec43 2b10 	vmov	d0, r2, r3
 800ff0c:	f000 f9c0 	bl	8010290 <scalbn>
 800ff10:	ec51 0b10 	vmov	r0, r1, d0
 800ff14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ff18:	f7ff bbf1 	b.w	800f6fe <__ieee754_pow+0x12e>
 800ff1c:	4b2f      	ldr	r3, [pc, #188]	; (800ffdc <__ieee754_pow+0xa0c>)
 800ff1e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ff22:	429e      	cmp	r6, r3
 800ff24:	f77f af0c 	ble.w	800fd40 <__ieee754_pow+0x770>
 800ff28:	4b2d      	ldr	r3, [pc, #180]	; (800ffe0 <__ieee754_pow+0xa10>)
 800ff2a:	440b      	add	r3, r1
 800ff2c:	4303      	orrs	r3, r0
 800ff2e:	d00b      	beq.n	800ff48 <__ieee754_pow+0x978>
 800ff30:	a325      	add	r3, pc, #148	; (adr r3, 800ffc8 <__ieee754_pow+0x9f8>)
 800ff32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff3a:	f7f0 fb5d 	bl	80005f8 <__aeabi_dmul>
 800ff3e:	a322      	add	r3, pc, #136	; (adr r3, 800ffc8 <__ieee754_pow+0x9f8>)
 800ff40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff44:	f7ff bbdb 	b.w	800f6fe <__ieee754_pow+0x12e>
 800ff48:	4622      	mov	r2, r4
 800ff4a:	462b      	mov	r3, r5
 800ff4c:	f7f0 f99c 	bl	8000288 <__aeabi_dsub>
 800ff50:	4642      	mov	r2, r8
 800ff52:	464b      	mov	r3, r9
 800ff54:	f7f0 fdd6 	bl	8000b04 <__aeabi_dcmpge>
 800ff58:	2800      	cmp	r0, #0
 800ff5a:	f43f aef1 	beq.w	800fd40 <__ieee754_pow+0x770>
 800ff5e:	e7e7      	b.n	800ff30 <__ieee754_pow+0x960>
 800ff60:	f04f 0a00 	mov.w	sl, #0
 800ff64:	e718      	b.n	800fd98 <__ieee754_pow+0x7c8>
 800ff66:	4621      	mov	r1, r4
 800ff68:	e7d4      	b.n	800ff14 <__ieee754_pow+0x944>
 800ff6a:	2000      	movs	r0, #0
 800ff6c:	491a      	ldr	r1, [pc, #104]	; (800ffd8 <__ieee754_pow+0xa08>)
 800ff6e:	f7ff bb8f 	b.w	800f690 <__ieee754_pow+0xc0>
 800ff72:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff76:	f7ff bb8b 	b.w	800f690 <__ieee754_pow+0xc0>
 800ff7a:	4630      	mov	r0, r6
 800ff7c:	4639      	mov	r1, r7
 800ff7e:	f7ff bb87 	b.w	800f690 <__ieee754_pow+0xc0>
 800ff82:	4693      	mov	fp, r2
 800ff84:	f7ff bb98 	b.w	800f6b8 <__ieee754_pow+0xe8>
 800ff88:	00000000 	.word	0x00000000
 800ff8c:	3fe62e43 	.word	0x3fe62e43
 800ff90:	fefa39ef 	.word	0xfefa39ef
 800ff94:	3fe62e42 	.word	0x3fe62e42
 800ff98:	0ca86c39 	.word	0x0ca86c39
 800ff9c:	be205c61 	.word	0xbe205c61
 800ffa0:	72bea4d0 	.word	0x72bea4d0
 800ffa4:	3e663769 	.word	0x3e663769
 800ffa8:	c5d26bf1 	.word	0xc5d26bf1
 800ffac:	3ebbbd41 	.word	0x3ebbbd41
 800ffb0:	af25de2c 	.word	0xaf25de2c
 800ffb4:	3f11566a 	.word	0x3f11566a
 800ffb8:	16bebd93 	.word	0x16bebd93
 800ffbc:	3f66c16c 	.word	0x3f66c16c
 800ffc0:	5555553e 	.word	0x5555553e
 800ffc4:	3fc55555 	.word	0x3fc55555
 800ffc8:	c2f8f359 	.word	0xc2f8f359
 800ffcc:	01a56e1f 	.word	0x01a56e1f
 800ffd0:	3fe00000 	.word	0x3fe00000
 800ffd4:	000fffff 	.word	0x000fffff
 800ffd8:	3ff00000 	.word	0x3ff00000
 800ffdc:	4090cbff 	.word	0x4090cbff
 800ffe0:	3f6f3400 	.word	0x3f6f3400
 800ffe4:	652b82fe 	.word	0x652b82fe
 800ffe8:	3c971547 	.word	0x3c971547

0800ffec <__ieee754_sqrt>:
 800ffec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fff0:	4955      	ldr	r1, [pc, #340]	; (8010148 <__ieee754_sqrt+0x15c>)
 800fff2:	ec55 4b10 	vmov	r4, r5, d0
 800fff6:	43a9      	bics	r1, r5
 800fff8:	462b      	mov	r3, r5
 800fffa:	462a      	mov	r2, r5
 800fffc:	d112      	bne.n	8010024 <__ieee754_sqrt+0x38>
 800fffe:	ee10 2a10 	vmov	r2, s0
 8010002:	ee10 0a10 	vmov	r0, s0
 8010006:	4629      	mov	r1, r5
 8010008:	f7f0 faf6 	bl	80005f8 <__aeabi_dmul>
 801000c:	4602      	mov	r2, r0
 801000e:	460b      	mov	r3, r1
 8010010:	4620      	mov	r0, r4
 8010012:	4629      	mov	r1, r5
 8010014:	f7f0 f93a 	bl	800028c <__adddf3>
 8010018:	4604      	mov	r4, r0
 801001a:	460d      	mov	r5, r1
 801001c:	ec45 4b10 	vmov	d0, r4, r5
 8010020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010024:	2d00      	cmp	r5, #0
 8010026:	ee10 0a10 	vmov	r0, s0
 801002a:	4621      	mov	r1, r4
 801002c:	dc0f      	bgt.n	801004e <__ieee754_sqrt+0x62>
 801002e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010032:	4330      	orrs	r0, r6
 8010034:	d0f2      	beq.n	801001c <__ieee754_sqrt+0x30>
 8010036:	b155      	cbz	r5, 801004e <__ieee754_sqrt+0x62>
 8010038:	ee10 2a10 	vmov	r2, s0
 801003c:	4620      	mov	r0, r4
 801003e:	4629      	mov	r1, r5
 8010040:	f7f0 f922 	bl	8000288 <__aeabi_dsub>
 8010044:	4602      	mov	r2, r0
 8010046:	460b      	mov	r3, r1
 8010048:	f7f0 fc00 	bl	800084c <__aeabi_ddiv>
 801004c:	e7e4      	b.n	8010018 <__ieee754_sqrt+0x2c>
 801004e:	151b      	asrs	r3, r3, #20
 8010050:	d073      	beq.n	801013a <__ieee754_sqrt+0x14e>
 8010052:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010056:	07dd      	lsls	r5, r3, #31
 8010058:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801005c:	bf48      	it	mi
 801005e:	0fc8      	lsrmi	r0, r1, #31
 8010060:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8010064:	bf44      	itt	mi
 8010066:	0049      	lslmi	r1, r1, #1
 8010068:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801006c:	2500      	movs	r5, #0
 801006e:	1058      	asrs	r0, r3, #1
 8010070:	0fcb      	lsrs	r3, r1, #31
 8010072:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8010076:	0049      	lsls	r1, r1, #1
 8010078:	2316      	movs	r3, #22
 801007a:	462c      	mov	r4, r5
 801007c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8010080:	19a7      	adds	r7, r4, r6
 8010082:	4297      	cmp	r7, r2
 8010084:	bfde      	ittt	le
 8010086:	19bc      	addle	r4, r7, r6
 8010088:	1bd2      	suble	r2, r2, r7
 801008a:	19ad      	addle	r5, r5, r6
 801008c:	0fcf      	lsrs	r7, r1, #31
 801008e:	3b01      	subs	r3, #1
 8010090:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8010094:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010098:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801009c:	d1f0      	bne.n	8010080 <__ieee754_sqrt+0x94>
 801009e:	f04f 0c20 	mov.w	ip, #32
 80100a2:	469e      	mov	lr, r3
 80100a4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80100a8:	42a2      	cmp	r2, r4
 80100aa:	eb06 070e 	add.w	r7, r6, lr
 80100ae:	dc02      	bgt.n	80100b6 <__ieee754_sqrt+0xca>
 80100b0:	d112      	bne.n	80100d8 <__ieee754_sqrt+0xec>
 80100b2:	428f      	cmp	r7, r1
 80100b4:	d810      	bhi.n	80100d8 <__ieee754_sqrt+0xec>
 80100b6:	2f00      	cmp	r7, #0
 80100b8:	eb07 0e06 	add.w	lr, r7, r6
 80100bc:	da42      	bge.n	8010144 <__ieee754_sqrt+0x158>
 80100be:	f1be 0f00 	cmp.w	lr, #0
 80100c2:	db3f      	blt.n	8010144 <__ieee754_sqrt+0x158>
 80100c4:	f104 0801 	add.w	r8, r4, #1
 80100c8:	1b12      	subs	r2, r2, r4
 80100ca:	428f      	cmp	r7, r1
 80100cc:	bf88      	it	hi
 80100ce:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80100d2:	1bc9      	subs	r1, r1, r7
 80100d4:	4433      	add	r3, r6
 80100d6:	4644      	mov	r4, r8
 80100d8:	0052      	lsls	r2, r2, #1
 80100da:	f1bc 0c01 	subs.w	ip, ip, #1
 80100de:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80100e2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80100e6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80100ea:	d1dd      	bne.n	80100a8 <__ieee754_sqrt+0xbc>
 80100ec:	430a      	orrs	r2, r1
 80100ee:	d006      	beq.n	80100fe <__ieee754_sqrt+0x112>
 80100f0:	1c5c      	adds	r4, r3, #1
 80100f2:	bf13      	iteet	ne
 80100f4:	3301      	addne	r3, #1
 80100f6:	3501      	addeq	r5, #1
 80100f8:	4663      	moveq	r3, ip
 80100fa:	f023 0301 	bicne.w	r3, r3, #1
 80100fe:	106a      	asrs	r2, r5, #1
 8010100:	085b      	lsrs	r3, r3, #1
 8010102:	07e9      	lsls	r1, r5, #31
 8010104:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8010108:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801010c:	bf48      	it	mi
 801010e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8010112:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8010116:	461c      	mov	r4, r3
 8010118:	e780      	b.n	801001c <__ieee754_sqrt+0x30>
 801011a:	0aca      	lsrs	r2, r1, #11
 801011c:	3815      	subs	r0, #21
 801011e:	0549      	lsls	r1, r1, #21
 8010120:	2a00      	cmp	r2, #0
 8010122:	d0fa      	beq.n	801011a <__ieee754_sqrt+0x12e>
 8010124:	02d6      	lsls	r6, r2, #11
 8010126:	d50a      	bpl.n	801013e <__ieee754_sqrt+0x152>
 8010128:	f1c3 0420 	rsb	r4, r3, #32
 801012c:	fa21 f404 	lsr.w	r4, r1, r4
 8010130:	1e5d      	subs	r5, r3, #1
 8010132:	4099      	lsls	r1, r3
 8010134:	4322      	orrs	r2, r4
 8010136:	1b43      	subs	r3, r0, r5
 8010138:	e78b      	b.n	8010052 <__ieee754_sqrt+0x66>
 801013a:	4618      	mov	r0, r3
 801013c:	e7f0      	b.n	8010120 <__ieee754_sqrt+0x134>
 801013e:	0052      	lsls	r2, r2, #1
 8010140:	3301      	adds	r3, #1
 8010142:	e7ef      	b.n	8010124 <__ieee754_sqrt+0x138>
 8010144:	46a0      	mov	r8, r4
 8010146:	e7bf      	b.n	80100c8 <__ieee754_sqrt+0xdc>
 8010148:	7ff00000 	.word	0x7ff00000

0801014c <fabs>:
 801014c:	ec51 0b10 	vmov	r0, r1, d0
 8010150:	ee10 2a10 	vmov	r2, s0
 8010154:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010158:	ec43 2b10 	vmov	d0, r2, r3
 801015c:	4770      	bx	lr

0801015e <finite>:
 801015e:	ee10 3a90 	vmov	r3, s1
 8010162:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8010166:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801016a:	0fc0      	lsrs	r0, r0, #31
 801016c:	4770      	bx	lr

0801016e <matherr>:
 801016e:	2000      	movs	r0, #0
 8010170:	4770      	bx	lr
 8010172:	0000      	movs	r0, r0
 8010174:	0000      	movs	r0, r0
	...

08010178 <nan>:
 8010178:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010180 <nan+0x8>
 801017c:	4770      	bx	lr
 801017e:	bf00      	nop
 8010180:	00000000 	.word	0x00000000
 8010184:	7ff80000 	.word	0x7ff80000

08010188 <rint>:
 8010188:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801018a:	ec51 0b10 	vmov	r0, r1, d0
 801018e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010192:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8010196:	2e13      	cmp	r6, #19
 8010198:	460b      	mov	r3, r1
 801019a:	ee10 4a10 	vmov	r4, s0
 801019e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80101a2:	dc56      	bgt.n	8010252 <rint+0xca>
 80101a4:	2e00      	cmp	r6, #0
 80101a6:	da2b      	bge.n	8010200 <rint+0x78>
 80101a8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80101ac:	4302      	orrs	r2, r0
 80101ae:	d023      	beq.n	80101f8 <rint+0x70>
 80101b0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80101b4:	4302      	orrs	r2, r0
 80101b6:	4254      	negs	r4, r2
 80101b8:	4314      	orrs	r4, r2
 80101ba:	0c4b      	lsrs	r3, r1, #17
 80101bc:	0b24      	lsrs	r4, r4, #12
 80101be:	045b      	lsls	r3, r3, #17
 80101c0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80101c4:	ea44 0103 	orr.w	r1, r4, r3
 80101c8:	460b      	mov	r3, r1
 80101ca:	492f      	ldr	r1, [pc, #188]	; (8010288 <rint+0x100>)
 80101cc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80101d0:	e9d1 6700 	ldrd	r6, r7, [r1]
 80101d4:	4602      	mov	r2, r0
 80101d6:	4639      	mov	r1, r7
 80101d8:	4630      	mov	r0, r6
 80101da:	f7f0 f857 	bl	800028c <__adddf3>
 80101de:	e9cd 0100 	strd	r0, r1, [sp]
 80101e2:	463b      	mov	r3, r7
 80101e4:	4632      	mov	r2, r6
 80101e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80101ea:	f7f0 f84d 	bl	8000288 <__aeabi_dsub>
 80101ee:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80101f2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80101f6:	4639      	mov	r1, r7
 80101f8:	ec41 0b10 	vmov	d0, r0, r1
 80101fc:	b003      	add	sp, #12
 80101fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010200:	4a22      	ldr	r2, [pc, #136]	; (801028c <rint+0x104>)
 8010202:	4132      	asrs	r2, r6
 8010204:	ea01 0702 	and.w	r7, r1, r2
 8010208:	4307      	orrs	r7, r0
 801020a:	d0f5      	beq.n	80101f8 <rint+0x70>
 801020c:	0852      	lsrs	r2, r2, #1
 801020e:	4011      	ands	r1, r2
 8010210:	430c      	orrs	r4, r1
 8010212:	d00b      	beq.n	801022c <rint+0xa4>
 8010214:	ea23 0202 	bic.w	r2, r3, r2
 8010218:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801021c:	2e13      	cmp	r6, #19
 801021e:	fa43 f306 	asr.w	r3, r3, r6
 8010222:	bf0c      	ite	eq
 8010224:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8010228:	2400      	movne	r4, #0
 801022a:	4313      	orrs	r3, r2
 801022c:	4916      	ldr	r1, [pc, #88]	; (8010288 <rint+0x100>)
 801022e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8010232:	4622      	mov	r2, r4
 8010234:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010238:	4620      	mov	r0, r4
 801023a:	4629      	mov	r1, r5
 801023c:	f7f0 f826 	bl	800028c <__adddf3>
 8010240:	e9cd 0100 	strd	r0, r1, [sp]
 8010244:	4622      	mov	r2, r4
 8010246:	462b      	mov	r3, r5
 8010248:	e9dd 0100 	ldrd	r0, r1, [sp]
 801024c:	f7f0 f81c 	bl	8000288 <__aeabi_dsub>
 8010250:	e7d2      	b.n	80101f8 <rint+0x70>
 8010252:	2e33      	cmp	r6, #51	; 0x33
 8010254:	dd07      	ble.n	8010266 <rint+0xde>
 8010256:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801025a:	d1cd      	bne.n	80101f8 <rint+0x70>
 801025c:	ee10 2a10 	vmov	r2, s0
 8010260:	f7f0 f814 	bl	800028c <__adddf3>
 8010264:	e7c8      	b.n	80101f8 <rint+0x70>
 8010266:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 801026a:	f04f 32ff 	mov.w	r2, #4294967295
 801026e:	40f2      	lsrs	r2, r6
 8010270:	4210      	tst	r0, r2
 8010272:	d0c1      	beq.n	80101f8 <rint+0x70>
 8010274:	0852      	lsrs	r2, r2, #1
 8010276:	4210      	tst	r0, r2
 8010278:	bf1f      	itttt	ne
 801027a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801027e:	ea20 0202 	bicne.w	r2, r0, r2
 8010282:	4134      	asrne	r4, r6
 8010284:	4314      	orrne	r4, r2
 8010286:	e7d1      	b.n	801022c <rint+0xa4>
 8010288:	08011258 	.word	0x08011258
 801028c:	000fffff 	.word	0x000fffff

08010290 <scalbn>:
 8010290:	b570      	push	{r4, r5, r6, lr}
 8010292:	ec55 4b10 	vmov	r4, r5, d0
 8010296:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801029a:	4606      	mov	r6, r0
 801029c:	462b      	mov	r3, r5
 801029e:	b9aa      	cbnz	r2, 80102cc <scalbn+0x3c>
 80102a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80102a4:	4323      	orrs	r3, r4
 80102a6:	d03b      	beq.n	8010320 <scalbn+0x90>
 80102a8:	4b31      	ldr	r3, [pc, #196]	; (8010370 <scalbn+0xe0>)
 80102aa:	4629      	mov	r1, r5
 80102ac:	2200      	movs	r2, #0
 80102ae:	ee10 0a10 	vmov	r0, s0
 80102b2:	f7f0 f9a1 	bl	80005f8 <__aeabi_dmul>
 80102b6:	4b2f      	ldr	r3, [pc, #188]	; (8010374 <scalbn+0xe4>)
 80102b8:	429e      	cmp	r6, r3
 80102ba:	4604      	mov	r4, r0
 80102bc:	460d      	mov	r5, r1
 80102be:	da12      	bge.n	80102e6 <scalbn+0x56>
 80102c0:	a327      	add	r3, pc, #156	; (adr r3, 8010360 <scalbn+0xd0>)
 80102c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102c6:	f7f0 f997 	bl	80005f8 <__aeabi_dmul>
 80102ca:	e009      	b.n	80102e0 <scalbn+0x50>
 80102cc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80102d0:	428a      	cmp	r2, r1
 80102d2:	d10c      	bne.n	80102ee <scalbn+0x5e>
 80102d4:	ee10 2a10 	vmov	r2, s0
 80102d8:	4620      	mov	r0, r4
 80102da:	4629      	mov	r1, r5
 80102dc:	f7ef ffd6 	bl	800028c <__adddf3>
 80102e0:	4604      	mov	r4, r0
 80102e2:	460d      	mov	r5, r1
 80102e4:	e01c      	b.n	8010320 <scalbn+0x90>
 80102e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80102ea:	460b      	mov	r3, r1
 80102ec:	3a36      	subs	r2, #54	; 0x36
 80102ee:	4432      	add	r2, r6
 80102f0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80102f4:	428a      	cmp	r2, r1
 80102f6:	dd0b      	ble.n	8010310 <scalbn+0x80>
 80102f8:	ec45 4b11 	vmov	d1, r4, r5
 80102fc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8010368 <scalbn+0xd8>
 8010300:	f000 f83c 	bl	801037c <copysign>
 8010304:	a318      	add	r3, pc, #96	; (adr r3, 8010368 <scalbn+0xd8>)
 8010306:	e9d3 2300 	ldrd	r2, r3, [r3]
 801030a:	ec51 0b10 	vmov	r0, r1, d0
 801030e:	e7da      	b.n	80102c6 <scalbn+0x36>
 8010310:	2a00      	cmp	r2, #0
 8010312:	dd08      	ble.n	8010326 <scalbn+0x96>
 8010314:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010318:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801031c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010320:	ec45 4b10 	vmov	d0, r4, r5
 8010324:	bd70      	pop	{r4, r5, r6, pc}
 8010326:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801032a:	da0d      	bge.n	8010348 <scalbn+0xb8>
 801032c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010330:	429e      	cmp	r6, r3
 8010332:	ec45 4b11 	vmov	d1, r4, r5
 8010336:	dce1      	bgt.n	80102fc <scalbn+0x6c>
 8010338:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8010360 <scalbn+0xd0>
 801033c:	f000 f81e 	bl	801037c <copysign>
 8010340:	a307      	add	r3, pc, #28	; (adr r3, 8010360 <scalbn+0xd0>)
 8010342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010346:	e7e0      	b.n	801030a <scalbn+0x7a>
 8010348:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801034c:	3236      	adds	r2, #54	; 0x36
 801034e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010352:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010356:	4620      	mov	r0, r4
 8010358:	4629      	mov	r1, r5
 801035a:	2200      	movs	r2, #0
 801035c:	4b06      	ldr	r3, [pc, #24]	; (8010378 <scalbn+0xe8>)
 801035e:	e7b2      	b.n	80102c6 <scalbn+0x36>
 8010360:	c2f8f359 	.word	0xc2f8f359
 8010364:	01a56e1f 	.word	0x01a56e1f
 8010368:	8800759c 	.word	0x8800759c
 801036c:	7e37e43c 	.word	0x7e37e43c
 8010370:	43500000 	.word	0x43500000
 8010374:	ffff3cb0 	.word	0xffff3cb0
 8010378:	3c900000 	.word	0x3c900000

0801037c <copysign>:
 801037c:	ec51 0b10 	vmov	r0, r1, d0
 8010380:	ee11 0a90 	vmov	r0, s3
 8010384:	ee10 2a10 	vmov	r2, s0
 8010388:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801038c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8010390:	ea41 0300 	orr.w	r3, r1, r0
 8010394:	ec43 2b10 	vmov	d0, r2, r3
 8010398:	4770      	bx	lr
	...

0801039c <_init>:
 801039c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801039e:	bf00      	nop
 80103a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103a2:	bc08      	pop	{r3}
 80103a4:	469e      	mov	lr, r3
 80103a6:	4770      	bx	lr

080103a8 <_fini>:
 80103a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103aa:	bf00      	nop
 80103ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103ae:	bc08      	pop	{r3}
 80103b0:	469e      	mov	lr, r3
 80103b2:	4770      	bx	lr
