

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Wed Aug  7 16:04:47 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp2_ap_d2_r13_ap_d2_r7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  492009|  495881|  492009|  495881|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                         |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop               |  492008|  495880| 44728 ~ 45080 |          -|          -|    11|    no    |
        | + Col_Loop              |   44726|   45078|  4066 ~ 4098  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    4064|    4096|   254 ~ 256   |          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     249|     249|             83|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      81|      81|             27|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      18|      18|              3|          -|          -|     6|    no    |
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|      40|   1279|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     188|    492|    -|
|Memory           |        1|      -|       8|      2|    -|
|Multiplexer      |        -|      -|       -|    245|    -|
|Register         |        -|      -|     318|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|     554|   2018|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U41  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    |cnn_urem_4ns_4ns_hbi_U42  |cnn_urem_4ns_4ns_hbi  |        0|      0|   58|   23|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  188|  492|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_10s_1ibs_U43  |cnn_mul_mul_10s_1ibs  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_2_bias_V_U     |conv_2_conv_2_biag8j  |        0|  8|   2|    0|    16|    8|     1|          128|
    |conv_2_weights_V_U  |conv_2_conv_2_weifYi  |        1|  0|   0|    0|   864|   10|     1|         8640|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        1|  8|   2|    0|   880|   18|     2|         8768|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |mul_ln1117_fu_712_p2     |     *    |      0|   0|   17|           4|           5|
    |add_ln1116_1_fu_789_p2   |     +    |      0|   0|   15|           7|           7|
    |add_ln1116_2_fu_802_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1116_fu_665_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_1_fu_812_p2   |     +    |      0|   0|   15|           9|           9|
    |add_ln1117_2_fu_817_p2   |     +    |      0|   0|   15|           8|           8|
    |add_ln1117_fu_736_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln203_7_fu_553_p2    |     +    |      0|   0|   12|          12|          12|
    |add_ln203_fu_511_p2      |     +    |      0|   0|   15|           7|           7|
    |add_ln26_1_fu_696_p2     |     +    |      0|   0|   13|           4|           4|
    |add_ln26_fu_605_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln899_fu_1024_p2     |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_477_p2        |     +    |      0|   0|   15|           7|           4|
    |add_ln908_fu_1074_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_1155_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_501_p2              |     +    |      0|   0|   13|           4|           1|
    |ch_fu_771_p2             |     +    |      0|   0|   12|           3|           1|
    |f_fu_535_p2              |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_950_p2      |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_1114_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_489_p2              |     +    |      0|   0|   13|           4|           1|
    |ret_V_fu_863_p2          |     +    |      0|   0|   36|          29|          29|
    |tmp_V_4_fu_883_p2        |     +    |      0|   0|   19|          14|          14|
    |wc_fu_655_p2             |     +    |      0|   0|   10|           2|           1|
    |wr_fu_573_p2             |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_1_fu_690_p2   |     -    |      0|   0|   15|           7|           7|
    |sub_ln1116_fu_595_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_1_fu_759_p2   |     -    |      0|   0|   15|           9|           9|
    |sub_ln1117_fu_639_p2     |     -    |      0|   0|   15|           8|           8|
    |sub_ln894_fu_940_p2      |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_976_p2      |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_1089_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_1150_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_902_p2          |     -    |      0|   0|   19|           1|          14|
    |a_fu_1004_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_1038_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1211_p2     |    and   |      0|   0|    2|           1|           1|
    |ap_condition_340         |    and   |      0|   0|    2|           1|           1|
    |p_Result_21_fu_992_p2    |    and   |      0|   0|   14|          14|          14|
    |l_fu_932_p3              |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_495_p2      |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln14_fu_529_p2      |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln18_fu_567_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln21_fu_649_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln24_fu_765_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln885_fu_889_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_998_p2   |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_966_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_483_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln908_fu_1058_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_1_fu_1201_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1195_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_986_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_1079_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln899_fu_1044_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1207_p2      |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_1104_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_1142_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_5_fu_907_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_1098_p2     |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_1018_p2     |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1279|         618|         655|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  105|         22|    1|         22|
    |ap_phi_mux_phi_ln1117_phi_fu_437_p14  |   41|          8|   14|        112|
    |c_0_reg_342                           |    9|          2|    4|          8|
    |ch_0_reg_423                          |    9|          2|    3|          6|
    |f_0_reg_354                           |    9|          2|    5|         10|
    |p_Val2_19_reg_411                     |    9|          2|   14|         28|
    |p_Val2_s_reg_365                      |    9|          2|   14|         28|
    |phi_mul_reg_330                       |    9|          2|    7|         14|
    |r_0_reg_318                           |    9|          2|    4|          8|
    |storemerge_reg_460                    |    9|          2|   14|         28|
    |w_sum_1_reg_388                       |    9|          2|   14|         28|
    |wc_0_reg_400                          |    9|          2|    2|          4|
    |wr_0_reg_377                          |    9|          2|    2|          4|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  245|         52|   98|        300|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln1117_1_reg_1346      |   9|   0|    9|          0|
    |add_ln1117_reg_1318        |   6|   0|    6|          0|
    |add_ln8_reg_1223           |   7|   0|    7|          0|
    |ap_CS_fsm                  |  21|   0|   21|          0|
    |c_0_reg_342                |   4|   0|    4|          0|
    |c_reg_1239                 |   4|   0|    4|          0|
    |ch_0_reg_423               |   3|   0|    3|          0|
    |ch_reg_1336                |   3|   0|    3|          0|
    |conv_out_V_addr_reg_1267   |  11|   0|   11|          0|
    |f_0_reg_354                |   5|   0|    5|          0|
    |f_reg_1252                 |   5|   0|    5|          0|
    |icmp_ln885_reg_1404        |   1|   0|    1|          0|
    |icmp_ln908_reg_1430        |   1|   0|    1|          0|
    |icmp_ln924_1_reg_1450      |   1|   0|    1|          0|
    |icmp_ln924_reg_1445        |   1|   0|    1|          0|
    |input_6_0_V_addr_reg_1351  |   7|   0|    7|          0|
    |or_ln_reg_1425             |   1|   0|   32|         31|
    |p_Result_24_reg_1408       |   1|   0|    1|          0|
    |p_Val2_19_reg_411          |  14|   0|   14|          0|
    |p_Val2_s_reg_365           |  14|   0|   14|          0|
    |phi_mul_reg_330            |   7|   0|    7|          0|
    |r_0_reg_318                |   4|   0|    4|          0|
    |r_reg_1231                 |   4|   0|    4|          0|
    |sext_ln1116_1_reg_1386     |  25|   0|   25|          0|
    |sext_ln1116_reg_1280       |   6|   0|    6|          0|
    |storemerge_reg_460         |  14|   0|   14|          0|
    |sub_ln1116_1_reg_1308      |   6|   0|    7|          1|
    |sub_ln1117_1_reg_1328      |   8|   0|    9|          1|
    |sub_ln1117_reg_1290        |   7|   0|    8|          1|
    |sub_ln894_reg_1419         |  32|   0|   32|          0|
    |tmp_V_4_reg_1396           |  14|   0|   14|          0|
    |tmp_V_5_reg_1413           |  14|   0|   14|          0|
    |trunc_ln893_reg_1435       |  11|   0|   11|          0|
    |urem_ln1117_reg_1324       |   4|   0|    4|          0|
    |w_sum_1_reg_388            |  14|   0|   14|          0|
    |wc_0_reg_400               |   2|   0|    2|          0|
    |wc_reg_1303                |   2|   0|    2|          0|
    |wr_0_reg_377               |   2|   0|    2|          0|
    |wr_reg_1275                |   2|   0|    2|          0|
    |zext_ln1117_reg_1285       |   4|   0|    6|          2|
    |zext_ln14_reg_1244         |   7|   0|   12|          5|
    |zext_ln203_13_reg_1262     |   5|   0|   11|          6|
    |zext_ln26_reg_1257         |   5|   0|   64|         59|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 318|   0|  424|        106|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done               | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_0_V_address0    | out |    8|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce0         | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_q0          |  in |   14|  ap_memory |   input_0_V  |     array    |
|input_1_V_address0    | out |    8|  ap_memory |   input_1_V  |     array    |
|input_1_V_ce0         | out |    1|  ap_memory |   input_1_V  |     array    |
|input_1_V_q0          |  in |   14|  ap_memory |   input_1_V  |     array    |
|input_2_V_address0    | out |    8|  ap_memory |   input_2_V  |     array    |
|input_2_V_ce0         | out |    1|  ap_memory |   input_2_V  |     array    |
|input_2_V_q0          |  in |   14|  ap_memory |   input_2_V  |     array    |
|input_3_V_address0    | out |    8|  ap_memory |   input_3_V  |     array    |
|input_3_V_ce0         | out |    1|  ap_memory |   input_3_V  |     array    |
|input_3_V_q0          |  in |   14|  ap_memory |   input_3_V  |     array    |
|input_4_V_address0    | out |    8|  ap_memory |   input_4_V  |     array    |
|input_4_V_ce0         | out |    1|  ap_memory |   input_4_V  |     array    |
|input_4_V_q0          |  in |   14|  ap_memory |   input_4_V  |     array    |
|input_5_V_address0    | out |    8|  ap_memory |   input_5_V  |     array    |
|input_5_V_ce0         | out |    1|  ap_memory |   input_5_V  |     array    |
|input_5_V_q0          |  in |   14|  ap_memory |   input_5_V  |     array    |
|input_6_0_V_address0  | out |    7|  ap_memory |  input_6_0_V |     array    |
|input_6_0_V_ce0       | out |    1|  ap_memory |  input_6_0_V |     array    |
|input_6_0_V_q0        |  in |   14|  ap_memory |  input_6_0_V |     array    |
|conv_out_V_address0   | out |   11|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0        | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0        | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0         | out |   14|  ap_memory |  conv_out_V  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

