/* bench 12327.5.0 9f915cbc6572 */
/* bench 12327.5.1 3ce6d2170539 */
/* bench 12327.5.2 a5b4a70baada */
/* bench 27356.3.0 e49388e80ed7 */
/* bench 27356.3.1 9dab07b96273 */
/* bench 27356.3.2 8c8e7f43ca3f */
/* bench 27356.3.3 9f5e3ecc5cf9 */
/* bench 27356.3.4 630b77b116dd */
/* bench 27356.3.5 2e150c9c7445 */
/* bench 27356.3.6 5128de95aa9d */
/* bench 27356.3.7 5624595d8993 */
/* bench 27356.3.8 c8aabe8ec68c */
/* bench 27356.3.9 871c33153ec0 */
/* bench 27356.3.10 959783f9c8b9 */
/* bench 27356.3.11 f60bfb318b9a */
/* bench 27356.3.12 22434500d0db */
/* bench 12327.5.4 78eea8a00261 */
/*
 * Driver for CPM (SCC/SMC) serial ports
 *
 * definitions for cpm2
 *
 */

#ifndef CPM_UART_CPM2_H
#define CPM_UART_CPM2_H

#include <asm/cpm2.h>

static inline void cpm_set_brg(int brg, int baud)
{
	cpm_setbrg(brg, baud);
}

static inline void cpm_set_scc_fcr(scc_uart_t __iomem *sup)
{
	out_8(&sup->scc_genscc.scc_rfcr, CPMFCR_GBL | CPMFCR_EB);
	out_8(&sup->scc_genscc.scc_tfcr, CPMFCR_GBL | CPMFCR_EB);
}

static inline void cpm_set_smc_fcr(smc_uart_t __iomem *up)
{
	out_8(&up->smc_rfcr, CPMFCR_GBL | CPMFCR_EB);
	out_8(&up->smc_tfcr, CPMFCR_GBL | CPMFCR_EB);
}

#define DPRAM_BASE	((u8 __iomem __force *)cpm_dpram_addr(0))

#endif
