# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../RTL/VHDL/dual_port_ram.vhd" \
"../../../../../RTL/VHDL/incremental_data_checker.vhd" \
"../../../../../sim/VHDL_tb/dual_port_ram_tb.vhd" \

# Do not sort compile order
nosort
