-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgBayer_dout : IN STD_LOGIC_VECTOR (39 downto 0);
    imgBayer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_empty_n : IN STD_LOGIC;
    imgBayer_read : OUT STD_LOGIC;
    imgG_din : OUT STD_LOGIC_VECTOR (119 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_full_n : IN STD_LOGIC;
    imgG_write : OUT STD_LOGIC;
    bayerWindow_80 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_81 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_82 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_83 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_84 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_18 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_17 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_16 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_14 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_13 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_12 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_10 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_9 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_8 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_6 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_5 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_4 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_2 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_1 : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa54775508 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa54755506 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa54715504 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa54695502 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa54655500 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa54635498 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa54595496 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa54575494 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa54535492 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa5490 : IN STD_LOGIC_VECTOR (9 downto 0);
    add_ln315_1 : IN STD_LOGIC_VECTOR (14 downto 0);
    out_y : IN STD_LOGIC_VECTOR (16 downto 0);
    cmp689 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp230_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp230 : IN STD_LOGIC_VECTOR (0 downto 0);
    linebuf_yuv_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    linebuf_yuv_3_ce0 : OUT STD_LOGIC;
    linebuf_yuv_3_we0 : OUT STD_LOGIC;
    linebuf_yuv_3_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    linebuf_yuv_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    linebuf_yuv_3_ce1 : OUT STD_LOGIC;
    linebuf_yuv_3_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
    linebuf_yuv_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    linebuf_yuv_2_ce0 : OUT STD_LOGIC;
    linebuf_yuv_2_we0 : OUT STD_LOGIC;
    linebuf_yuv_2_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    linebuf_yuv_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    linebuf_yuv_2_ce1 : OUT STD_LOGIC;
    linebuf_yuv_2_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
    linebuf_yuv_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    linebuf_yuv_1_ce0 : OUT STD_LOGIC;
    linebuf_yuv_1_we0 : OUT STD_LOGIC;
    linebuf_yuv_1_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    linebuf_yuv_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    linebuf_yuv_1_ce1 : OUT STD_LOGIC;
    linebuf_yuv_1_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
    linebuf_yuv_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    linebuf_yuv_ce0 : OUT STD_LOGIC;
    linebuf_yuv_we0 : OUT STD_LOGIC;
    linebuf_yuv_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    linebuf_yuv_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    linebuf_yuv_ce1 : OUT STD_LOGIC;
    linebuf_yuv_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
    zext_ln283 : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp170 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp84 : IN STD_LOGIC_VECTOR (0 downto 0);
    bayerWindow_85_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_85_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_86_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_86_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_87_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_87_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_88_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_88_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_89_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_89_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_38_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_38_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_37_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_37_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_36_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_36_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_34_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_34_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_33_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_33_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_32_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_32_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_30_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_30_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_29_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_29_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_28_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_28_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_26_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_26_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_25_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_25_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_24_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_24_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_22_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_22_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_21_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_21_out_ap_vld : OUT STD_LOGIC;
    bayerWindow_20_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    bayerWindow_20_out_ap_vld : OUT STD_LOGIC;
    p_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_out3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out3_ap_vld : OUT STD_LOGIC;
    p_out4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out4_ap_vld : OUT STD_LOGIC;
    p_out5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out5_ap_vld : OUT STD_LOGIC;
    p_out6 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out6_ap_vld : OUT STD_LOGIC;
    p_out7 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out7_ap_vld : OUT STD_LOGIC;
    p_out8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out8_ap_vld : OUT STD_LOGIC;
    p_out9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out9_ap_vld : OUT STD_LOGIC );
end;


architecture behav of system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv17_1FFFC : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv17_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln318_reg_9409 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_reg_9418 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp84_read_reg_9369 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op163_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_123_reg_9456 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln318_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal DIV1_TABLE_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce0 : STD_LOGIC;
    signal DIV1_TABLE_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce1 : STD_LOGIC;
    signal DIV1_TABLE_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce2 : STD_LOGIC;
    signal DIV1_TABLE_q2 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce3 : STD_LOGIC;
    signal DIV1_TABLE_q3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce4 : STD_LOGIC;
    signal DIV1_TABLE_q4 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce5 : STD_LOGIC;
    signal DIV1_TABLE_q5 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce6 : STD_LOGIC;
    signal DIV1_TABLE_q6 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce7 : STD_LOGIC;
    signal DIV1_TABLE_q7 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce8 : STD_LOGIC;
    signal DIV1_TABLE_q8 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce9 : STD_LOGIC;
    signal DIV1_TABLE_q9 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce10 : STD_LOGIC;
    signal DIV1_TABLE_q10 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce11 : STD_LOGIC;
    signal DIV1_TABLE_q11 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce12 : STD_LOGIC;
    signal DIV1_TABLE_q12 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce13 : STD_LOGIC;
    signal DIV1_TABLE_q13 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce14 : STD_LOGIC;
    signal DIV1_TABLE_q14 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV1_TABLE_ce15 : STD_LOGIC;
    signal DIV1_TABLE_q15 : STD_LOGIC_VECTOR (9 downto 0);
    signal DIV2_TABLE_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DIV2_TABLE_ce0 : STD_LOGIC;
    signal DIV2_TABLE_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal DIV2_TABLE_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DIV2_TABLE_ce1 : STD_LOGIC;
    signal DIV2_TABLE_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal DIV2_TABLE_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal DIV2_TABLE_ce2 : STD_LOGIC;
    signal DIV2_TABLE_q2 : STD_LOGIC_VECTOR (17 downto 0);
    signal DIV2_TABLE_address3 : STD_LOGIC_VECTOR (11 downto 0);
    signal DIV2_TABLE_ce3 : STD_LOGIC;
    signal DIV2_TABLE_q3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imgG_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgBayer_blk_n : STD_LOGIC;
    signal bayerWindow_77_reg_1015 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_76_reg_1026 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_73_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_72_reg_1056 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_69_reg_1075 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_68_reg_1085 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_65_reg_1104 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_64_reg_1114 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_61_reg_1133 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_60_reg_1143 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_185_reg_1153 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_187_reg_1163 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_191_reg_1173 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_193_reg_1183 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal g_9_reg_1193_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_9_reg_1193_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_6_reg_1203_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_199_reg_1213 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_201_reg_1223 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_205_reg_1233 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_207_reg_1243 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_3_reg_1325_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335 : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal g_reg_1335_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp230_read_reg_9389 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp230_1_read_reg_9393 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln318_reg_9409_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln323_fu_2143_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln323_reg_9413 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln328_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_reg_9418_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln328_reg_9418_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_9422 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_9422_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp147_reg_9422_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_9456_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuf_yuv_addr_reg_9460 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_1_addr_reg_9466 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_1_addr_reg_9466_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_2_addr_reg_9472 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_2_addr_reg_9472_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_3_addr_reg_9478 : STD_LOGIC_VECTOR (7 downto 0);
    signal linebuf_yuv_3_addr_reg_9478_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal imgBayer_read_reg_9484 : STD_LOGIC_VECTOR (39 downto 0);
    signal pixBuf_185_fu_2204_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_90_reg_9509_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_71_fu_2241_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_71_reg_9519 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_75_reg_9532 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_79_reg_9539 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_85_reg_9546 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_58_fu_2275_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_58_reg_9553 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_59_reg_9565 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_63_reg_9571 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_67_reg_9577 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_54_fu_2309_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_54_reg_9583 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_55_reg_9595 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_56_reg_9601 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_57_reg_9607 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_50_fu_2343_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_50_reg_9613 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_51_reg_9624 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_52_reg_9629 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_94_reg_9634_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_93_reg_9639_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_92_reg_9644_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_91_reg_9649_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load134_reg_9654_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load133_reg_9660_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load132_reg_9666_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load131_reg_9672_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load130_reg_9678_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load129_reg_9684_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load128_reg_9690_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load127_reg_9696_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load126_reg_9702_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_load_reg_9708_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_30_reg_9714_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_31_reg_9720_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_32_reg_9726_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_34_reg_9731_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_35_reg_9737_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_36_reg_9743_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_38_reg_9748_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_39_reg_9754_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_40_reg_9760_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_42_reg_9765_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_43_reg_9771_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_44_reg_9777_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_46_reg_9782_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_47_reg_9788_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794 : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal bayerWindow_48_reg_9794_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_fu_2490_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_1_fu_2496_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_2_fu_2502_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_4_fu_2514_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_6_fu_2527_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_7_fu_2533_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_8_fu_2539_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_10_fu_2552_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_12_fu_2565_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_13_fu_2571_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_14_fu_2577_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_16_fu_2590_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_18_fu_2603_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_19_fu_2609_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_20_fu_2615_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_22_fu_2628_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_24_fu_2641_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_25_fu_2648_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_26_fu_2655_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_28_fu_2670_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_fu_2972_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_reg_9899 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_1_fu_3000_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_1_reg_9904 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_2_fu_3032_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_2_reg_9909 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_3_fu_3056_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_3_reg_9914 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_4_fu_3084_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_4_reg_9919 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_5_fu_3116_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_5_reg_9924 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_6_fu_3140_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_6_reg_9929 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_7_fu_3168_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_7_reg_9934 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_8_fu_3200_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_8_reg_9939 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_9_fu_3224_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_9_reg_9944 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_10_fu_3252_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_10_reg_9949 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_11_fu_3276_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_11_reg_9954 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln483_fu_3282_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_reg_9959 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_1_fu_3288_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_1_reg_9964 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_fu_3294_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_reg_9969 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_1_fu_3300_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_1_reg_9974 : STD_LOGIC_VECTOR (10 downto 0);
    signal K_12_fu_3340_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_12_reg_9979 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_13_fu_3376_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_13_reg_9984 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_14_fu_3408_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_14_reg_9989 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln453_fu_3414_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln453_reg_9994 : STD_LOGIC_VECTOR (10 downto 0);
    signal K_16_fu_3446_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_16_reg_9999 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_17_fu_3482_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_17_reg_10004 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_18_fu_3506_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_18_reg_10009 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_19_fu_3542_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_19_reg_10014 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_20_fu_3574_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_20_reg_10019 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln459_fu_3580_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln459_reg_10024 : STD_LOGIC_VECTOR (10 downto 0);
    signal K_22_fu_3612_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_22_reg_10029 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_23_fu_3640_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_23_reg_10034 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln483_2_fu_3646_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_2_reg_10039 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_3_fu_3652_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_3_reg_10044 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_2_fu_3658_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_2_reg_10049 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_3_fu_3664_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_3_reg_10054 : STD_LOGIC_VECTOR (10 downto 0);
    signal K_24_fu_3704_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_24_reg_10059 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_25_fu_3732_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_25_reg_10064 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_26_fu_3764_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_26_reg_10069 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_27_fu_3788_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_27_reg_10074 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_28_fu_3816_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_28_reg_10079 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_29_fu_3848_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_29_reg_10084 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_30_fu_3872_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_30_reg_10089 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_31_fu_3900_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_31_reg_10094 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_32_fu_3932_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_32_reg_10099 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_33_fu_3956_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_33_reg_10104 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_34_fu_3984_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_34_reg_10109 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_35_fu_4008_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_35_reg_10114 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln483_4_fu_4014_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_4_reg_10119 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_5_fu_4020_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_5_reg_10124 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_4_fu_4026_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_4_reg_10129 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_5_fu_4032_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_5_reg_10134 : STD_LOGIC_VECTOR (10 downto 0);
    signal K_36_fu_4072_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_36_reg_10139 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_37_fu_4108_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_37_reg_10144 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_38_fu_4140_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_38_reg_10149 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln453_1_fu_4146_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln453_1_reg_10154 : STD_LOGIC_VECTOR (10 downto 0);
    signal K_40_fu_4178_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_40_reg_10159 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_41_fu_4214_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_41_reg_10164 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_42_fu_4238_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_42_reg_10169 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_43_fu_4266_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_43_reg_10174 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_44_fu_4298_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_44_reg_10179 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_45_fu_4322_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_45_reg_10184 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_46_fu_4350_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_46_reg_10189 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_47_fu_4374_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_47_reg_10194 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln483_6_fu_4380_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_6_reg_10199 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_7_fu_4386_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln483_7_reg_10204 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_6_fu_4392_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_6_reg_10209 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_7_fu_4398_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln484_7_reg_10214 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln465_fu_4404_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_reg_10219 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_reg_10219_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_1_fu_4407_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_1_reg_10225 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_1_reg_10225_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_2_fu_4410_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_2_reg_10230 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_2_reg_10230_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_3_fu_4413_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_3_reg_10235 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_3_reg_10235_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_fu_4436_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_reg_10241_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_fu_4442_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_reg_10247 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_reg_10247_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_1_fu_4445_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_1_reg_10252 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_1_reg_10252_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_2_fu_4448_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_2_reg_10258 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_2_reg_10258_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_4_fu_4461_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_4_reg_10264 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_4_reg_10264_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_1_fu_4474_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_1_reg_10269_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln467_fu_4480_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_reg_10275 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_reg_10275_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_1_fu_4483_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_1_reg_10280 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_1_reg_10280_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_2_fu_4496_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_2_reg_10285_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_fu_4502_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_reg_10291 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_reg_10291_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_2_fu_4515_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_2_reg_10296 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_2_reg_10296_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_3_fu_4528_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_3_reg_10301_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_95_reg_10307 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_2_reg_10312 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_96_reg_10317 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_5_reg_10322 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_97_reg_10327 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_8_reg_10332 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_98_reg_10337 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_3_reg_10342 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_reg_10347 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_reg_10347_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_reg_10347_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_reg_10347_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_reg_10347_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_1_reg_10352 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_1_reg_10352_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_1_reg_10352_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_1_reg_10352_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_1_reg_10352_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln465_6_fu_4712_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_6_reg_10357 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_6_reg_10357_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_10_fu_4715_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_10_reg_10363 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_10_reg_10363_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_7_fu_4718_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_7_reg_10368 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_7_reg_10368_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_8_fu_4721_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_8_reg_10373 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_8_reg_10373_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_4_fu_4744_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_4_reg_10379_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_6_fu_4750_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_6_reg_10385 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_6_reg_10385_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_7_fu_4753_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_7_reg_10390 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_7_reg_10390_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_8_fu_4757_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_8_reg_10396 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_8_reg_10396_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_10_fu_4771_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_10_reg_10402 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_10_reg_10402_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_5_fu_4784_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_5_reg_10407_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln467_3_fu_4790_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_3_reg_10413 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_3_reg_10413_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_4_fu_4793_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_4_reg_10418 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_4_reg_10418_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_6_fu_4806_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_6_reg_10423_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_3_fu_4812_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_3_reg_10429 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_3_reg_10429_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_12_fu_4825_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_12_reg_10434 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_12_reg_10434_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_7_fu_4838_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_7_reg_10439_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_102_reg_10445 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_9_reg_10450 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_103_reg_10455 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_11_reg_10460 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_104_reg_10465 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_13_reg_10470 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_105_reg_10475 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_15_reg_10480 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_2_reg_10485 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_2_reg_10485_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_2_reg_10485_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_2_reg_10485_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_2_reg_10485_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_3_reg_10490 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_3_reg_10490_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_3_reg_10490_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_3_reg_10490_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_3_reg_10490_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln465_13_fu_4980_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_13_reg_10495 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_13_reg_10495_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_14_fu_4983_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_14_reg_10501 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_14_reg_10501_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_12_fu_4986_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_12_reg_10506 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_12_reg_10506_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_16_fu_4989_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_16_reg_10511 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_16_reg_10511_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_8_fu_5012_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_8_reg_10517_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_12_fu_5018_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_12_reg_10523 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_12_reg_10523_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_13_fu_5021_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_13_reg_10528 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_13_reg_10528_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_14_fu_5024_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_14_reg_10534 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_14_reg_10534_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_16_fu_5037_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_16_reg_10540 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_16_reg_10540_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_9_fu_5050_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_9_reg_10545_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln467_6_fu_5056_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_6_reg_10551 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_6_reg_10551_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_7_fu_5059_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_7_reg_10556 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_7_reg_10556_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_10_fu_5072_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_10_reg_10561_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_6_fu_5078_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_6_reg_10567 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_6_reg_10567_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_7_fu_5081_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_7_reg_10572 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_7_reg_10572_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_11_fu_5104_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_11_reg_10577_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_109_reg_10583 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_17_reg_10588 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_reg_10593 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_19_reg_10598 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_111_reg_10603 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_21_reg_10608 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_112_reg_10613 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_23_reg_10618 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_4_reg_10623 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_4_reg_10623_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_4_reg_10623_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_4_reg_10623_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_4_reg_10623_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_5_reg_10628 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_5_reg_10628_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_5_reg_10628_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_5_reg_10628_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_5_reg_10628_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln465_19_fu_5267_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_19_reg_10633 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_19_reg_10633_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_20_fu_5270_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_20_reg_10639 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_20_reg_10639_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_18_fu_5273_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_18_reg_10644 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_18_reg_10644_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_22_fu_5276_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_22_reg_10649 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_22_reg_10649_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_12_fu_5299_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_12_reg_10655_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_18_fu_5305_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_18_reg_10661 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_18_reg_10661_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_19_fu_5308_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_19_reg_10666 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_19_reg_10666_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_20_fu_5312_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_20_reg_10672 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_20_reg_10672_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_22_fu_5325_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_22_reg_10678 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_22_reg_10678_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_13_fu_5338_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_13_reg_10683_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln467_9_fu_5344_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_9_reg_10689 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_9_reg_10689_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_10_fu_5347_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_10_reg_10694 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_10_reg_10694_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_14_fu_5360_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_14_reg_10699_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_9_fu_5366_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_9_reg_10705 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_9_reg_10705_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_10_fu_5369_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_10_reg_10710 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_10_reg_10710_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ave_15_fu_5392_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715 : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ave_15_reg_10715_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_116_reg_10721 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_25_reg_10726 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_117_reg_10731 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_27_reg_10736 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_118_reg_10741 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_29_reg_10746 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_119_reg_10751 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln472_31_reg_10756 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_6_reg_10761 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_6_reg_10761_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_6_reg_10761_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_6_reg_10761_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_6_reg_10761_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_7_reg_10766 : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_7_reg_10766_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_7_reg_10766_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_7_reg_10766_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal SD_7_reg_10766_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal mean_fu_5562_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_reg_10771 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_1_fu_5597_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_1_reg_10779 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_2_fu_5632_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_2_reg_10787 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_3_fu_5667_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_3_reg_10795 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_4_fu_5702_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_4_reg_10803 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_5_fu_5737_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_5_reg_10811 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_6_fu_5772_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_6_reg_10819 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_7_fu_5807_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_7_reg_10827 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_8_fu_5842_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_8_reg_10835 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_9_fu_5877_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_9_reg_10843 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_10_fu_5912_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_10_reg_10851 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_11_fu_5947_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_11_reg_10859 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_12_fu_5982_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_12_reg_10867 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_13_fu_6017_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_13_reg_10875 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_14_fu_6052_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_14_reg_10883 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_15_fu_6087_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mean_15_reg_10891 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_cast_abs_r_fu_1647_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_cast_reg_10899 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_cast_abs_r_fu_1652_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_cast_reg_10904 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_cast_abs_r_fu_1657_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_cast_reg_10909 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_cast_reg_10909_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_cast_abs_r_fu_1662_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_cast_reg_10914 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_cast_reg_10914_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_cast_abs_r_fu_1667_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_cast_reg_10919 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_cast_abs_r_fu_1672_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_cast_reg_10924 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_cast_abs_r_fu_1677_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_cast_reg_10929 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_cast_reg_10929_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_cast_abs_r_fu_1682_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_cast_reg_10934 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_cast_reg_10934_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_cast_abs_r_fu_1687_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_cast_reg_10939 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_cast_abs_r_fu_1692_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_cast_reg_10944 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_cast_abs_r_fu_1697_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_cast_reg_10949 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_cast_reg_10949_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_cast_abs_r_fu_1702_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_cast_reg_10954 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_cast_reg_10954_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_cast_abs_r_fu_1707_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_cast_reg_10959 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_cast_abs_r_fu_1712_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_cast_reg_10964 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_15_cast_abs_r_fu_1717_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_15_cast_reg_10969 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_15_cast_reg_10969_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_16_cast_abs_r_fu_1722_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_16_cast_reg_10974 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_16_cast_reg_10974_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_21_cast_abs_r_fu_1727_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_21_cast_reg_10979 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_cast_abs_r_fu_1732_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_cast_reg_10984 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_cast_abs_r_fu_1737_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_cast_reg_10989 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_cast_reg_10989_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_24_cast_abs_r_fu_1742_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_24_cast_reg_10994 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_24_cast_reg_10994_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_25_cast_abs_r_fu_1747_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_25_cast_reg_10999 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_26_cast_abs_r_fu_1752_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_26_cast_reg_11004 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_27_cast_abs_r_fu_1757_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_27_cast_reg_11009 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_27_cast_reg_11009_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_28_cast_abs_r_fu_1762_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_28_cast_reg_11014 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_28_cast_reg_11014_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_cast_abs_r_fu_1767_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_cast_reg_11019 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_cast_abs_r_fu_1772_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_cast_reg_11024 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_31_cast_abs_r_fu_1777_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_31_cast_reg_11029 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_31_cast_reg_11029_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_cast_abs_r_fu_1782_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_cast_reg_11034 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_cast_reg_11034_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_33_cast_abs_r_fu_1787_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_33_cast_reg_11039 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_35_cast_abs_r_fu_1792_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_35_cast_reg_11044 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_cast_abs_r_fu_1797_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_cast_reg_11049 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_cast_reg_11049_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_cast_abs_r_fu_1802_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_cast_reg_11054 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_cast_reg_11054_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_42_cast_abs_r_fu_1807_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_42_cast_reg_11059 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_43_cast_abs_r_fu_1812_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_43_cast_reg_11064 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_cast_abs_r_fu_1817_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_cast_reg_11069 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_cast_reg_11069_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_45_cast_abs_r_fu_1822_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_45_cast_reg_11074 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_45_cast_reg_11074_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_46_cast_abs_r_fu_1827_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_46_cast_reg_11079 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_47_cast_abs_r_fu_1832_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_47_cast_reg_11084 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_48_cast_abs_r_fu_1837_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_48_cast_reg_11089 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_48_cast_reg_11089_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_49_cast_abs_r_fu_1842_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_49_cast_reg_11094 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_49_cast_reg_11094_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_50_cast_abs_r_fu_1847_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_50_cast_reg_11099 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_51_cast_abs_r_fu_1852_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_51_cast_reg_11104 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_cast_abs_r_fu_1857_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_cast_reg_11109 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_cast_reg_11109_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_cast_abs_r_fu_1862_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_cast_reg_11114 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_cast_reg_11114_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_54_cast_abs_r_fu_1867_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_54_cast_reg_11119 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_55_cast_abs_r_fu_1872_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_55_cast_reg_11124 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_56_cast_abs_r_fu_1877_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_56_cast_reg_11129 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_56_cast_reg_11129_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_57_cast_abs_r_fu_1882_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_57_cast_reg_11134 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_57_cast_reg_11134_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_62_cast_abs_r_fu_1887_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_62_cast_reg_11139 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_63_cast_abs_r_fu_1892_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_63_cast_reg_11144 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_64_cast_abs_r_fu_1897_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_64_cast_reg_11149 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_64_cast_reg_11149_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_65_cast_abs_r_fu_1902_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_65_cast_reg_11154 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_65_cast_reg_11154_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_66_cast_abs_r_fu_1907_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_66_cast_reg_11159 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_67_cast_abs_r_fu_1912_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_67_cast_reg_11164 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_68_cast_abs_r_fu_1917_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_68_cast_reg_11169 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_68_cast_reg_11169_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_69_cast_abs_r_fu_1922_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_69_cast_reg_11174 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_69_cast_reg_11174_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_cast_abs_r_fu_1927_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_cast_reg_11179 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_71_cast_abs_r_fu_1932_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_71_cast_reg_11184 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_72_cast_abs_r_fu_1937_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_72_cast_reg_11189 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_72_cast_reg_11189_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_73_cast_abs_r_fu_1942_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_73_cast_reg_11194 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_73_cast_reg_11194_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_74_cast_abs_r_fu_1947_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_74_cast_reg_11199 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_75_cast_abs_r_fu_1952_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_75_cast_reg_11204 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_76_cast_abs_r_fu_1957_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_76_cast_reg_11209 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_76_cast_reg_11209_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_77_cast_abs_r_fu_1962_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_77_cast_reg_11214 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_77_cast_reg_11214_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln476_fu_6420_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_reg_11219 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_fu_6432_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_reg_11224 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_fu_6444_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_reg_11229 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_fu_6456_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_reg_11234 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_3_fu_6468_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_3_reg_11239 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_3_fu_6480_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_3_reg_11244 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_3_fu_6492_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_3_reg_11249 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_3_fu_6504_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_3_reg_11254 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_6_fu_6516_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_6_reg_11259 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_6_fu_6528_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_6_reg_11264 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_6_fu_6540_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_6_reg_11269 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_6_fu_6552_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_6_reg_11274 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_9_fu_6564_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln476_9_reg_11279 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_9_fu_6576_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln477_9_reg_11284 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_9_fu_6588_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln478_9_reg_11289 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_9_fu_6600_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln479_9_reg_11294 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_reg_11299 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_1_reg_11304 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_2_reg_11309 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_3_reg_11314 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_4_reg_11319 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_5_reg_11324 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_6_reg_11329 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_7_reg_11334 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_8_reg_11339 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_9_reg_11344 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_10_reg_11349 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_11_reg_11354 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_12_reg_11359 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_13_reg_11364 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_14_reg_11369 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_15_reg_11374 : STD_LOGIC_VECTOR (12 downto 0);
    signal var_quant_reg_11379 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_1_reg_11384 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_2_reg_11389 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_3_reg_11394 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_4_reg_11399 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_5_reg_11404 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_6_reg_11409 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_7_reg_11414 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_8_reg_11419 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_9_reg_11424 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_s_reg_11429 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_10_reg_11434 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_11_reg_11439 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_12_reg_11444 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_13_reg_11449 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_quant_14_reg_11454 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_53_reg_11539 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_53_reg_11539_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_53_reg_11539_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_53_reg_11539_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_53_reg_11539_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_3_reg_11545 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_11545_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_11545_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_11545_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_reg_11545_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_11551 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_11551_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_11551_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_11551_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_5_reg_11551_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_7_reg_11557 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_11557_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_11557_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_11557_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_7_reg_11557_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_52_reg_11563 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_52_reg_11563_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_52_reg_11563_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_52_reg_11563_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_52_reg_11563_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_9_reg_11569 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_9_reg_11569_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_9_reg_11569_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_9_reg_11569_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_9_reg_11569_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_s_reg_11575 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_s_reg_11575_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_s_reg_11575_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_s_reg_11575_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_s_reg_11575_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_1_reg_11581 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_1_reg_11581_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_1_reg_11581_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_1_reg_11581_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_1_reg_11581_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_51_reg_11587 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_51_reg_11587_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_51_reg_11587_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_51_reg_11587_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_51_reg_11587_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_4_reg_11593 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_4_reg_11593_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_4_reg_11593_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_4_reg_11593_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_4_reg_11593_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_6_reg_11599 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_6_reg_11599_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_6_reg_11599_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_6_reg_11599_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_6_reg_11599_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_8_reg_11605 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_11605_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_11605_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_11605_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_8_reg_11605_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_50_reg_11611 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_50_reg_11611_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_50_reg_11611_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_50_reg_11611_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_50_reg_11611_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_11_reg_11617 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_11_reg_11617_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_11_reg_11617_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_11_reg_11617_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_11_reg_11617_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_12_reg_11623 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_12_reg_11623_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_12_reg_11623_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_12_reg_11623_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_12_reg_11623_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w_13_reg_11629 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_13_reg_11629_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_13_reg_11629_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_13_reg_11629_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal w_13_reg_11629_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_fu_7644_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_reg_11635 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_3_fu_7656_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_3_reg_11640 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_6_fu_7668_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_6_reg_11645 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_9_fu_7680_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln495_9_reg_11650 : STD_LOGIC_VECTOR (8 downto 0);
    signal sw_1_fu_7705_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_1_reg_11655 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_3_fu_7730_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_3_reg_11660 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_5_fu_7755_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_5_reg_11665 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_7_fu_7780_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sw_7_reg_11670 : STD_LOGIC_VECTOR (10 downto 0);
    signal norm_reg_11695 : STD_LOGIC_VECTOR (17 downto 0);
    signal norm_1_reg_11703 : STD_LOGIC_VECTOR (17 downto 0);
    signal norm_2_reg_11711 : STD_LOGIC_VECTOR (17 downto 0);
    signal norm_3_reg_11719 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln_reg_11807 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_1_reg_11812 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_2_reg_11817 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_3_reg_11822 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_4_reg_11827 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_5_reg_11832 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_6_reg_11837 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_7_reg_11842 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_8_reg_11847 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_9_reg_11852 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_s_reg_11857 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_10_reg_11862 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_11_reg_11867 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_12_reg_11872 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_13_reg_11877 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln501_14_reg_11882 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_8108_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_1_reg_12047 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8117_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_2_reg_12052 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8144_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_5_reg_12057 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8153_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_6_reg_12062 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8180_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_9_reg_12067 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8189_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_10_reg_12072 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8216_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_13_reg_12077 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8225_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln504_14_reg_12082 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln504_2_fu_8264_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_2_reg_12127 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_2_reg_12127_pp0_iter23_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_6_fu_8276_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_6_reg_12134 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_6_reg_12134_pp0_iter23_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_10_fu_8288_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_10_reg_12141 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_10_reg_12141_pp0_iter23_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_14_fu_8300_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_14_reg_12148 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln504_14_reg_12148_pp0_iter23_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln504_1_fu_8329_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln504_1_reg_12155 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln504_3_fu_8358_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln504_3_reg_12160 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln504_5_fu_8387_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln504_5_reg_12165 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln504_7_fu_8416_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln504_7_reg_12170 : STD_LOGIC_VECTOR (14 downto 0);
    signal g_2_fu_8461_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_fu_8467_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_1_fu_8474_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln437_fu_8481_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_4_fu_8524_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_2_fu_8530_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_3_fu_8537_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln437_1_fu_8544_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_7_fu_8587_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_4_fu_8593_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_5_fu_8600_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln437_2_fu_8607_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_10_fu_8650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_6_fu_8656_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln507_7_fu_8663_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln437_3_fu_8670_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln510_fu_8722_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln510_reg_12255 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln510_1_fu_8778_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln510_1_reg_12260 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln510_2_fu_8834_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln510_2_reg_12265 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln510_3_fu_8890_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln510_3_reg_12270 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_condition_exit_pp0_iter3_stage0 : STD_LOGIC;
    signal tmp_17_cast_abs_r_fu_1567_ap_ready : STD_LOGIC;
    signal tmp_17_cast_abs_r_fu_1567_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_cast_abs_r_fu_1567_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_18_cast_abs_r_fu_1572_ap_ready : STD_LOGIC;
    signal tmp_18_cast_abs_r_fu_1572_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_cast_abs_r_fu_1572_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_19_cast_abs_r_fu_1577_ap_ready : STD_LOGIC;
    signal tmp_19_cast_abs_r_fu_1577_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_19_cast_abs_r_fu_1577_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_20_cast_abs_r_fu_1582_ap_ready : STD_LOGIC;
    signal tmp_20_cast_abs_r_fu_1582_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_20_cast_abs_r_fu_1582_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_cast_abs_r_fu_1587_ap_ready : STD_LOGIC;
    signal tmp_38_cast_abs_r_fu_1587_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_38_cast_abs_r_fu_1587_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_39_cast_abs_r_fu_1592_ap_ready : STD_LOGIC;
    signal tmp_39_cast_abs_r_fu_1592_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_39_cast_abs_r_fu_1592_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_40_cast_abs_r_fu_1597_ap_ready : STD_LOGIC;
    signal tmp_40_cast_abs_r_fu_1597_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_40_cast_abs_r_fu_1597_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_41_cast_abs_r_fu_1602_ap_ready : STD_LOGIC;
    signal tmp_41_cast_abs_r_fu_1602_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_41_cast_abs_r_fu_1602_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_58_cast_abs_r_fu_1607_ap_ready : STD_LOGIC;
    signal tmp_58_cast_abs_r_fu_1607_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_58_cast_abs_r_fu_1607_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_59_cast_abs_r_fu_1612_ap_ready : STD_LOGIC;
    signal tmp_59_cast_abs_r_fu_1612_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_59_cast_abs_r_fu_1612_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_60_cast_abs_r_fu_1617_ap_ready : STD_LOGIC;
    signal tmp_60_cast_abs_r_fu_1617_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_60_cast_abs_r_fu_1617_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_61_cast_abs_r_fu_1622_ap_ready : STD_LOGIC;
    signal tmp_61_cast_abs_r_fu_1622_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_61_cast_abs_r_fu_1622_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_78_cast_abs_r_fu_1627_ap_ready : STD_LOGIC;
    signal tmp_78_cast_abs_r_fu_1627_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_78_cast_abs_r_fu_1627_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_79_cast_abs_r_fu_1632_ap_ready : STD_LOGIC;
    signal tmp_79_cast_abs_r_fu_1632_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_79_cast_abs_r_fu_1632_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_80_cast_abs_r_fu_1637_ap_ready : STD_LOGIC;
    signal tmp_80_cast_abs_r_fu_1637_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_80_cast_abs_r_fu_1637_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_81_cast_abs_r_fu_1642_ap_ready : STD_LOGIC;
    signal tmp_81_cast_abs_r_fu_1642_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_81_cast_abs_r_fu_1642_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_cast_abs_r_fu_1647_ap_ready : STD_LOGIC;
    signal tmp_1_cast_abs_r_fu_1647_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_cast_abs_r_fu_1652_ap_ready : STD_LOGIC;
    signal tmp_2_cast_abs_r_fu_1652_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_cast_abs_r_fu_1657_ap_ready : STD_LOGIC;
    signal tmp_3_cast_abs_r_fu_1657_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_cast_abs_r_fu_1662_ap_ready : STD_LOGIC;
    signal tmp_4_cast_abs_r_fu_1662_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_cast_abs_r_fu_1667_ap_ready : STD_LOGIC;
    signal tmp_5_cast_abs_r_fu_1667_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_cast_abs_r_fu_1672_ap_ready : STD_LOGIC;
    signal tmp_6_cast_abs_r_fu_1672_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_cast_abs_r_fu_1677_ap_ready : STD_LOGIC;
    signal tmp_7_cast_abs_r_fu_1677_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_cast_abs_r_fu_1682_ap_ready : STD_LOGIC;
    signal tmp_8_cast_abs_r_fu_1682_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_cast_abs_r_fu_1687_ap_ready : STD_LOGIC;
    signal tmp_9_cast_abs_r_fu_1687_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_cast_abs_r_fu_1692_ap_ready : STD_LOGIC;
    signal tmp_10_cast_abs_r_fu_1692_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_cast_abs_r_fu_1697_ap_ready : STD_LOGIC;
    signal tmp_11_cast_abs_r_fu_1697_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_cast_abs_r_fu_1702_ap_ready : STD_LOGIC;
    signal tmp_12_cast_abs_r_fu_1702_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_cast_abs_r_fu_1707_ap_ready : STD_LOGIC;
    signal tmp_13_cast_abs_r_fu_1707_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_cast_abs_r_fu_1712_ap_ready : STD_LOGIC;
    signal tmp_14_cast_abs_r_fu_1712_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_cast_abs_r_fu_1717_ap_ready : STD_LOGIC;
    signal tmp_15_cast_abs_r_fu_1717_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_cast_abs_r_fu_1722_ap_ready : STD_LOGIC;
    signal tmp_16_cast_abs_r_fu_1722_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_21_cast_abs_r_fu_1727_ap_ready : STD_LOGIC;
    signal tmp_21_cast_abs_r_fu_1727_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_22_cast_abs_r_fu_1732_ap_ready : STD_LOGIC;
    signal tmp_22_cast_abs_r_fu_1732_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_cast_abs_r_fu_1737_ap_ready : STD_LOGIC;
    signal tmp_23_cast_abs_r_fu_1737_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_24_cast_abs_r_fu_1742_ap_ready : STD_LOGIC;
    signal tmp_24_cast_abs_r_fu_1742_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_25_cast_abs_r_fu_1747_ap_ready : STD_LOGIC;
    signal tmp_25_cast_abs_r_fu_1747_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_26_cast_abs_r_fu_1752_ap_ready : STD_LOGIC;
    signal tmp_26_cast_abs_r_fu_1752_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_27_cast_abs_r_fu_1757_ap_ready : STD_LOGIC;
    signal tmp_27_cast_abs_r_fu_1757_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_28_cast_abs_r_fu_1762_ap_ready : STD_LOGIC;
    signal tmp_28_cast_abs_r_fu_1762_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_cast_abs_r_fu_1767_ap_ready : STD_LOGIC;
    signal tmp_29_cast_abs_r_fu_1767_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_30_cast_abs_r_fu_1772_ap_ready : STD_LOGIC;
    signal tmp_30_cast_abs_r_fu_1772_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_31_cast_abs_r_fu_1777_ap_ready : STD_LOGIC;
    signal tmp_31_cast_abs_r_fu_1777_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_32_cast_abs_r_fu_1782_ap_ready : STD_LOGIC;
    signal tmp_32_cast_abs_r_fu_1782_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_33_cast_abs_r_fu_1787_ap_ready : STD_LOGIC;
    signal tmp_33_cast_abs_r_fu_1787_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_35_cast_abs_r_fu_1792_ap_ready : STD_LOGIC;
    signal tmp_35_cast_abs_r_fu_1792_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_cast_abs_r_fu_1797_ap_ready : STD_LOGIC;
    signal tmp_36_cast_abs_r_fu_1797_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_37_cast_abs_r_fu_1802_ap_ready : STD_LOGIC;
    signal tmp_37_cast_abs_r_fu_1802_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_42_cast_abs_r_fu_1807_ap_ready : STD_LOGIC;
    signal tmp_42_cast_abs_r_fu_1807_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_43_cast_abs_r_fu_1812_ap_ready : STD_LOGIC;
    signal tmp_43_cast_abs_r_fu_1812_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_44_cast_abs_r_fu_1817_ap_ready : STD_LOGIC;
    signal tmp_44_cast_abs_r_fu_1817_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_45_cast_abs_r_fu_1822_ap_ready : STD_LOGIC;
    signal tmp_45_cast_abs_r_fu_1822_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_46_cast_abs_r_fu_1827_ap_ready : STD_LOGIC;
    signal tmp_46_cast_abs_r_fu_1827_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_47_cast_abs_r_fu_1832_ap_ready : STD_LOGIC;
    signal tmp_47_cast_abs_r_fu_1832_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_48_cast_abs_r_fu_1837_ap_ready : STD_LOGIC;
    signal tmp_48_cast_abs_r_fu_1837_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_49_cast_abs_r_fu_1842_ap_ready : STD_LOGIC;
    signal tmp_49_cast_abs_r_fu_1842_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_50_cast_abs_r_fu_1847_ap_ready : STD_LOGIC;
    signal tmp_50_cast_abs_r_fu_1847_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_51_cast_abs_r_fu_1852_ap_ready : STD_LOGIC;
    signal tmp_51_cast_abs_r_fu_1852_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_52_cast_abs_r_fu_1857_ap_ready : STD_LOGIC;
    signal tmp_52_cast_abs_r_fu_1857_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_53_cast_abs_r_fu_1862_ap_ready : STD_LOGIC;
    signal tmp_53_cast_abs_r_fu_1862_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_54_cast_abs_r_fu_1867_ap_ready : STD_LOGIC;
    signal tmp_54_cast_abs_r_fu_1867_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_55_cast_abs_r_fu_1872_ap_ready : STD_LOGIC;
    signal tmp_55_cast_abs_r_fu_1872_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_56_cast_abs_r_fu_1877_ap_ready : STD_LOGIC;
    signal tmp_56_cast_abs_r_fu_1877_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_57_cast_abs_r_fu_1882_ap_ready : STD_LOGIC;
    signal tmp_57_cast_abs_r_fu_1882_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_62_cast_abs_r_fu_1887_ap_ready : STD_LOGIC;
    signal tmp_62_cast_abs_r_fu_1887_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_63_cast_abs_r_fu_1892_ap_ready : STD_LOGIC;
    signal tmp_63_cast_abs_r_fu_1892_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_64_cast_abs_r_fu_1897_ap_ready : STD_LOGIC;
    signal tmp_64_cast_abs_r_fu_1897_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_65_cast_abs_r_fu_1902_ap_ready : STD_LOGIC;
    signal tmp_65_cast_abs_r_fu_1902_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_66_cast_abs_r_fu_1907_ap_ready : STD_LOGIC;
    signal tmp_66_cast_abs_r_fu_1907_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_67_cast_abs_r_fu_1912_ap_ready : STD_LOGIC;
    signal tmp_67_cast_abs_r_fu_1912_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_68_cast_abs_r_fu_1917_ap_ready : STD_LOGIC;
    signal tmp_68_cast_abs_r_fu_1917_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_69_cast_abs_r_fu_1922_ap_ready : STD_LOGIC;
    signal tmp_69_cast_abs_r_fu_1922_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_70_cast_abs_r_fu_1927_ap_ready : STD_LOGIC;
    signal tmp_70_cast_abs_r_fu_1927_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_71_cast_abs_r_fu_1932_ap_ready : STD_LOGIC;
    signal tmp_71_cast_abs_r_fu_1932_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_72_cast_abs_r_fu_1937_ap_ready : STD_LOGIC;
    signal tmp_72_cast_abs_r_fu_1937_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_73_cast_abs_r_fu_1942_ap_ready : STD_LOGIC;
    signal tmp_73_cast_abs_r_fu_1942_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_74_cast_abs_r_fu_1947_ap_ready : STD_LOGIC;
    signal tmp_74_cast_abs_r_fu_1947_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_75_cast_abs_r_fu_1952_ap_ready : STD_LOGIC;
    signal tmp_75_cast_abs_r_fu_1952_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_76_cast_abs_r_fu_1957_ap_ready : STD_LOGIC;
    signal tmp_76_cast_abs_r_fu_1957_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_77_cast_abs_r_fu_1962_ap_ready : STD_LOGIC;
    signal tmp_77_cast_abs_r_fu_1962_p_x : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_194_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_194_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_194_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_194_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_193_reg_978 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_193_reg_978 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_193_reg_978 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_193_reg_978 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_192_reg_987 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_192_reg_987 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_192_reg_987 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_192_reg_987 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_191_reg_996 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_191_reg_996 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_191_reg_996 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_78_phi_fu_1008_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_78_reg_1005 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_77_phi_fu_1018_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_76_phi_fu_1029_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_74_phi_fu_1040_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_74_reg_1037 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_73_phi_fu_1049_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_72_phi_fu_1059_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_70_phi_fu_1069_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_70_reg_1066 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_69_phi_fu_1078_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_68_phi_fu_1088_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_66_phi_fu_1098_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_66_reg_1095 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_65_phi_fu_1107_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_64_phi_fu_1117_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_62_phi_fu_1127_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_62_reg_1124 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_61_phi_fu_1136_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_bayerWindow_60_phi_fu_1146_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_185_phi_fu_1156_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_27_fu_2662_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_185_reg_1153 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_187_phi_fu_1166_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_29_fu_2677_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_187_reg_1163 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_191_phi_fu_1176_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_21_fu_2621_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_191_reg_1173 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_193_phi_fu_1186_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_23_fu_2634_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_193_reg_1183 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_g_9_phi_fu_1196_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_15_fu_2583_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_g_9_reg_1193 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_g_6_phi_fu_1206_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_17_fu_2596_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_g_6_reg_1203 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_199_phi_fu_1216_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_9_fu_2545_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_199_reg_1213 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_201_phi_fu_1226_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_11_fu_2558_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_201_reg_1223 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_205_phi_fu_1236_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_3_fu_2508_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_205_reg_1233 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_empty_207_phi_fu_1246_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln387_5_fu_2520_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_207_reg_1243 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_182_reg_1253 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_182_reg_1253 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_182_reg_1253 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_182_reg_1253 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_182_reg_1253 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_183_reg_1262 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_183_reg_1262 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_183_reg_1262 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_183_reg_1262 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_183_reg_1262 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_184_reg_1271 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_184_reg_1271 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_184_reg_1271 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_184_reg_1271 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_184_reg_1271 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_186_reg_1280 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_186_reg_1280 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_186_reg_1280 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_186_reg_1280 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_186_reg_1280 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_188_reg_1289 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_188_reg_1289 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_188_reg_1289 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_188_reg_1289 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_188_reg_1289 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_189_reg_1298 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_189_reg_1298 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_189_reg_1298 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_189_reg_1298 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_189_reg_1298 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_190_reg_1307 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_190_reg_1307 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_190_reg_1307 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_190_reg_1307 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_190_reg_1307 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_192_reg_1316 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_192_reg_1316 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_192_reg_1316 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_192_reg_1316 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_192_reg_1316 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_g_3_reg_1325 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_g_3_reg_1325 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_g_3_reg_1325 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_g_3_reg_1325 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_g_3_reg_1325 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_g_reg_1335 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_g_reg_1335 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_g_reg_1335 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_g_reg_1335 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_g_reg_1335 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_194_reg_1345 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_194_reg_1345 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_194_reg_1345 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_194_reg_1345 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_194_reg_1345 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_195_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_195_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_195_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_195_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_195_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_196_reg_1363 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_196_reg_1363 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_196_reg_1363 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_196_reg_1363 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_196_reg_1363 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_197_reg_1372 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_197_reg_1372 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_197_reg_1372 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_197_reg_1372 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_197_reg_1372 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_198_reg_1381 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_198_reg_1381 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_198_reg_1381 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_198_reg_1381 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_198_reg_1381 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_200_reg_1390 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_200_reg_1390 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_200_reg_1390 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_200_reg_1390 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_200_reg_1390 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_202_reg_1399 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_202_reg_1399 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_202_reg_1399 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_202_reg_1399 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_202_reg_1399 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_203_reg_1408 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_203_reg_1408 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_203_reg_1408 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_203_reg_1408 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_203_reg_1408 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_204_reg_1417 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_204_reg_1417 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_204_reg_1417 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_204_reg_1417 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_204_reg_1417 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_206_reg_1426 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_206_reg_1426 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_206_reg_1426 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_206_reg_1426 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_206_reg_1426 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter22_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter23_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter24_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter25_phi_ln509_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter9_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter10_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter11_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter12_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter13_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter14_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter15_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter16_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter17_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter18_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter19_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter20_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter21_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter22_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter23_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter24_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter25_g_1_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter22_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter23_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter24_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter25_phi_ln511_reg_1456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter22_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter23_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter24_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter9_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter10_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter11_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter12_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter13_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter14_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter15_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter16_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter17_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter18_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter19_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter20_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter21_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter22_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter23_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter24_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter25_g_5_reg_1480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter22_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter23_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter24_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter22_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter23_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter24_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter9_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter10_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter11_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter12_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter13_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter14_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter15_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter16_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter17_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter18_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter19_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter20_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter21_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter22_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter23_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter24_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter25_g_8_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter22_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter23_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter24_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter22_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter23_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter24_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter9_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter10_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter11_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter12_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter13_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter14_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter15_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter16_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter17_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter18_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter19_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter20_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter21_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter22_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter23_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter24_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter25_g_11_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter21_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter22_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter23_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter24_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln279_fu_2197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_fu_7414_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_1_fu_7418_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_2_fu_7422_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_3_fu_7426_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_4_fu_7430_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_5_fu_7434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_6_fu_7438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_7_fu_7442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_8_fu_7446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_9_fu_7450_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_10_fu_7454_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_11_fu_7458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_12_fu_7462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_13_fu_7466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_14_fu_7470_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln493_15_fu_7474_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln497_fu_7786_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln497_1_fu_7790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln497_2_fu_7794_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln497_3_fu_7798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_290 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal x_9_fu_2181_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_8 : STD_LOGIC_VECTOR (16 downto 0);
    signal z_fu_294 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal ap_sig_allocacmp_z_3 : STD_LOGIC_VECTOR (14 downto 0);
    signal pixBuf_fu_298 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_171_fu_302 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_172_fu_306 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_173_fu_310 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_174_fu_314 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_fu_318 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_173_fu_322 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_174_fu_326 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_175_fu_330 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_176_fu_334 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_177_fu_338 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_178_fu_342 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_179_fu_346 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_180_fu_350 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal empty_181_fu_354 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_3_fu_358 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_7_fu_362 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_11_fu_366 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_15_fu_370 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_19_fu_374 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_20_fu_378 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_21_fu_382 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_22_fu_386 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_23_fu_390 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_24_fu_394 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_25_fu_398 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_26_fu_402 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_27_fu_406 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_28_fu_410 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal bayerWindow_29_fu_414 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln283_cast_fu_1967_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal out_x_fu_2149_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln585_fu_2167_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln403_11_fu_2751_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln403_10_fu_2745_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln403_9_fu_2739_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln403_8_fu_2733_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln403_4_fu_2709_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln403_5_fu_2715_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln403_6_fu_2721_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln403_7_fu_2727_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_25_fu_2685_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_24_fu_2691_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_23_fu_2697_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_fu_2703_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_2938_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_fu_2946_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_4_fu_2962_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln450_fu_2966_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_2_fu_2954_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln3_fu_2978_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln451_fu_2986_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln451_fu_2994_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln451_1_fu_2990_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln4_fu_3006_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_fu_3014_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln452_2_fu_3022_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln452_fu_3026_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln5_fu_3038_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln453_fu_3046_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln453_fu_3050_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln6_fu_3062_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln454_fu_3070_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln454_1_fu_3074_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln454_fu_3078_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln7_fu_3090_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_fu_3098_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln455_2_fu_3106_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln455_fu_3110_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln8_fu_3122_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln456_fu_3130_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln456_fu_3134_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln9_fu_3146_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln457_fu_3154_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln457_fu_3162_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln457_1_fu_3158_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1_fu_3174_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln458_fu_3182_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln458_fu_3194_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln458_2_fu_3190_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln2_fu_3206_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln459_fu_3214_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln459_fu_3218_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln10_fu_3230_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln460_fu_3238_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln460_fu_3246_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln460_1_fu_3242_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln11_fu_3258_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln461_fu_3266_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln461_fu_3270_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_1_fu_2950_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_3_fu_2958_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_1_fu_3102_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_1_fu_3018_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln458_1_fu_3186_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln450_1_fu_3306_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_5_fu_3314_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_9_fu_3330_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln450_1_fu_3334_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_7_fu_3322_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln451_1_fu_3346_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln451_4_fu_3362_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_6_fu_3318_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln451_fu_3366_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln451_2_fu_3354_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln451_5_fu_3372_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln452_1_fu_3382_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_3_fu_3390_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln452_5_fu_3398_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln452_1_fu_3402_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln451_3_fu_3358_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln452_4_fu_3394_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_8_fu_3326_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln454_1_fu_3420_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln454_2_fu_3428_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln454_4_fu_3436_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln454_1_fu_3440_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln455_1_fu_3452_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln454_3_fu_3432_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_5_fu_3468_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln455_fu_3472_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_3_fu_3460_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln455_6_fu_3478_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln456_1_fu_3488_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln456_1_fu_3496_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln455_4_fu_3464_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln456_1_fu_3500_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln457_1_fu_3512_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln457_4_fu_3528_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln457_fu_3532_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln457_2_fu_3520_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln457_5_fu_3538_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln458_1_fu_3548_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln458_3_fu_3556_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln457_3_fu_3524_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln458_1_fu_3568_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln458_5_fu_3564_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln458_4_fu_3560_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln460_1_fu_3586_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln460_2_fu_3594_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln460_1_fu_3606_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln460_4_fu_3602_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln461_1_fu_3618_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln460_3_fu_3598_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln461_fu_3630_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln461_1_fu_3626_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln461_2_fu_3636_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln450_2_fu_3670_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_10_fu_3678_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_14_fu_3694_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln450_2_fu_3698_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_12_fu_3686_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln451_2_fu_3710_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln451_6_fu_3718_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln451_7_fu_3722_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln451_1_fu_3726_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln452_2_fu_3738_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_6_fu_3746_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln452_8_fu_3754_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln452_2_fu_3758_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln453_2_fu_3770_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln453_3_fu_3778_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln453_1_fu_3782_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln454_2_fu_3794_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln454_5_fu_3802_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln454_6_fu_3806_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln454_2_fu_3810_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln455_2_fu_3822_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_7_fu_3830_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln455_1_fu_3842_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln455_9_fu_3838_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln456_2_fu_3854_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln456_2_fu_3862_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln456_2_fu_3866_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln457_2_fu_3878_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln457_6_fu_3886_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln457_7_fu_3890_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln457_1_fu_3894_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln458_2_fu_3906_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln458_6_fu_3914_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln458_2_fu_3926_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln458_8_fu_3922_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln459_2_fu_3938_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln459_3_fu_3946_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln459_1_fu_3950_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln460_2_fu_3962_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln460_5_fu_3970_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln460_2_fu_3978_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln460_6_fu_3974_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln461_2_fu_3990_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln461_3_fu_3998_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln461_1_fu_4002_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_11_fu_3682_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_13_fu_3690_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_8_fu_3834_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_7_fu_3750_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln458_7_fu_3918_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln450_3_fu_4038_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_15_fu_4046_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_19_fu_4062_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln450_3_fu_4066_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_17_fu_4054_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln451_3_fu_4078_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln450_16_fu_4050_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln451_10_fu_4094_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln451_1_fu_4098_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln451_8_fu_4086_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln451_11_fu_4104_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln452_3_fu_4114_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_9_fu_4122_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln452_11_fu_4130_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln452_3_fu_4134_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln451_9_fu_4090_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln450_18_fu_4058_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln452_10_fu_4126_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln454_3_fu_4152_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln454_7_fu_4160_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln454_9_fu_4168_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln454_3_fu_4172_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln455_3_fu_4184_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_12_fu_4200_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln454_8_fu_4164_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln455_1_fu_4204_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln455_10_fu_4192_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln455_13_fu_4210_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln456_3_fu_4220_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln456_3_fu_4228_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln455_11_fu_4196_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln456_3_fu_4232_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln457_3_fu_4244_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln457_8_fu_4252_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln457_9_fu_4256_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln457_2_fu_4260_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln458_3_fu_4272_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln458_9_fu_4280_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln458_3_fu_4292_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln458_11_fu_4288_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln459_3_fu_4304_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln459_4_fu_4312_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln459_2_fu_4316_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln460_3_fu_4328_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln460_7_fu_4336_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln460_3_fu_4344_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln460_8_fu_4340_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln461_3_fu_4356_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln461_4_fu_4364_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln461_2_fu_4368_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln458_10_fu_4284_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln465_fu_4416_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln465_1_fu_4426_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_5_fu_4432_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln465_4_fu_4422_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln466_fu_4451_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln466_1_fu_4464_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_5_fu_4470_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_3_fu_4457_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln467_fu_4486_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_2_fu_4492_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln468_fu_4505_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln468_1_fu_4518_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_5_fu_4524_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_1_fu_4511_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln483_1_fu_4618_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln483_fu_4610_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln483_fu_4622_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln484_1_fu_4650_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln484_fu_4642_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln484_fu_4654_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln453_1_fu_4670_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln453_1_fu_4678_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln453_2_fu_4682_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln459_1_fu_4691_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln459_1_fu_4699_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln459_2_fu_4703_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln465_3_fu_4724_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln465_4_fu_4734_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_11_fu_4740_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln465_9_fu_4730_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal K_15_fu_4685_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal K_21_fu_4706_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln466_3_fu_4761_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln466_4_fu_4774_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_11_fu_4780_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_9_fu_4767_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln467_2_fu_4796_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_5_fu_4802_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln468_3_fu_4815_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln468_4_fu_4828_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_13_fu_4834_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_4_fu_4821_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln483_3_fu_4928_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln483_2_fu_4920_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln483_1_fu_4932_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln484_3_fu_4960_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln484_2_fu_4952_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln484_1_fu_4964_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln465_6_fu_4992_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln465_7_fu_5002_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_17_fu_5008_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln465_15_fu_4998_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln466_6_fu_5027_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln466_7_fu_5040_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_17_fu_5046_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_15_fu_5033_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln467_4_fu_5062_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_8_fu_5068_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln468_6_fu_5084_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln468_7_fu_5094_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_14_fu_5100_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_8_fu_5090_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln483_5_fu_5194_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln483_4_fu_5186_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln483_2_fu_5198_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln484_5_fu_5226_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln484_4_fu_5218_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln484_2_fu_5230_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln453_3_fu_5246_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln453_4_fu_5254_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln453_5_fu_5258_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln465_9_fu_5279_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln465_10_fu_5289_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln465_23_fu_5295_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln465_21_fu_5285_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal K_39_fu_5261_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln466_9_fu_5315_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln466_10_fu_5328_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln466_23_fu_5334_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln466_21_fu_5321_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln467_6_fu_5350_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln467_11_fu_5356_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln468_9_fu_5372_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln468_10_fu_5382_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln468_15_fu_5388_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_11_fu_5378_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln483_7_fu_5482_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln483_6_fu_5474_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln483_3_fu_5486_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln484_7_fu_5514_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln484_6_fu_5506_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln484_3_fu_5518_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_fu_5534_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_1_fu_5539_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_1_fu_5549_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_1_fu_5556_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_3_fu_5553_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_2_fu_5569_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_4_fu_5574_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_5_fu_5584_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_3_fu_5591_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_7_fu_5588_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_4_fu_5604_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_7_fu_5609_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_9_fu_5619_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_5_fu_5626_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_11_fu_5623_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_6_fu_5639_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_s_fu_5644_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_13_fu_5654_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_7_fu_5661_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_15_fu_5658_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_8_fu_5674_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_6_fu_5679_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_17_fu_5689_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_9_fu_5696_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_19_fu_5693_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_10_fu_5709_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_10_fu_5714_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_21_fu_5724_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_11_fu_5731_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_23_fu_5728_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_12_fu_5744_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_12_fu_5749_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_25_fu_5759_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_13_fu_5766_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_27_fu_5763_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_14_fu_5779_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_14_fu_5784_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_29_fu_5794_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_15_fu_5801_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_31_fu_5798_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_16_fu_5814_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_16_fu_5819_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_32_fu_5829_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_17_fu_5836_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_33_fu_5833_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_18_fu_5849_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_18_fu_5854_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_34_fu_5864_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_19_fu_5871_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_35_fu_5868_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_20_fu_5884_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_20_fu_5889_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_36_fu_5899_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_21_fu_5906_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_37_fu_5903_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_22_fu_5919_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_22_fu_5924_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_38_fu_5934_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_23_fu_5941_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_39_fu_5938_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_24_fu_5954_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_24_fu_5959_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_40_fu_5969_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_25_fu_5976_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_41_fu_5973_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_26_fu_5989_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_26_fu_5994_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_42_fu_6004_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_27_fu_6011_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_43_fu_6008_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_28_fu_6024_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_28_fu_6029_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_44_fu_6039_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_29_fu_6046_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_45_fu_6043_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_30_fu_6059_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln472_30_fu_6064_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln472_46_fu_6074_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln472_31_fu_6081_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln472_47_fu_6078_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_1_fu_6417_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_fu_6414_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_1_fu_6429_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_fu_6426_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_1_fu_6441_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_fu_6438_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_1_fu_6453_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_fu_6450_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_6_fu_6465_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_5_fu_6462_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_6_fu_6477_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_5_fu_6474_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_6_fu_6489_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_5_fu_6486_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_6_fu_6501_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_5_fu_6498_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_11_fu_6513_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_10_fu_6510_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_11_fu_6525_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_10_fu_6522_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_11_fu_6537_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_10_fu_6534_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_11_fu_6549_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_10_fu_6546_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_16_fu_6561_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_15_fu_6558_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_16_fu_6573_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln477_15_fu_6570_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_16_fu_6585_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln478_15_fu_6582_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_16_fu_6597_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln479_15_fu_6594_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln476_4_fu_6612_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_2_fu_6606_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln476_1_fu_6615_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_3_fu_6609_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln476_2_fu_6621_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_4_fu_6643_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_2_fu_6637_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln477_1_fu_6646_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_3_fu_6640_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln477_2_fu_6652_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_4_fu_6674_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_2_fu_6668_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln478_1_fu_6677_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_3_fu_6671_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln478_2_fu_6683_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_4_fu_6705_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_2_fu_6699_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln479_1_fu_6708_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_3_fu_6702_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln479_2_fu_6714_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_9_fu_6736_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_7_fu_6730_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln476_4_fu_6739_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_8_fu_6733_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln476_5_fu_6745_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_9_fu_6767_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_7_fu_6761_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln477_4_fu_6770_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_8_fu_6764_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln477_5_fu_6776_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_9_fu_6798_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_7_fu_6792_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln478_4_fu_6801_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_8_fu_6795_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln478_5_fu_6807_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_9_fu_6829_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_7_fu_6823_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln479_4_fu_6832_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_8_fu_6826_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln479_5_fu_6838_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_14_fu_6860_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_12_fu_6854_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln476_7_fu_6863_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_13_fu_6857_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln476_8_fu_6869_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_14_fu_6891_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_12_fu_6885_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln477_7_fu_6894_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_13_fu_6888_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln477_8_fu_6900_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_14_fu_6922_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_12_fu_6916_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln478_7_fu_6925_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_13_fu_6919_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln478_8_fu_6931_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_14_fu_6953_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_12_fu_6947_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln479_7_fu_6956_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_13_fu_6950_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln479_8_fu_6962_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_19_fu_6984_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_17_fu_6978_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln476_10_fu_6987_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln476_18_fu_6981_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln476_11_fu_6993_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_19_fu_7015_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_17_fu_7009_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln477_10_fu_7018_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln477_18_fu_7012_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln477_11_fu_7024_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_19_fu_7046_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_17_fu_7040_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln478_10_fu_7049_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln478_18_fu_7043_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln478_11_fu_7055_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_19_fu_7077_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_17_fu_7071_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln479_10_fu_7080_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln479_18_fu_7074_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln479_11_fu_7086_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln492_fu_7102_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_fu_7105_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_1_fu_7111_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln492_1_fu_7126_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_2_fu_7129_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_3_fu_7135_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_4_fu_7150_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_5_fu_7165_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln492_2_fu_7180_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_6_fu_7183_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_7_fu_7189_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln492_3_fu_7204_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_8_fu_7207_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_9_fu_7213_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_10_fu_7228_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_11_fu_7243_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln492_4_fu_7258_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_12_fu_7261_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_13_fu_7267_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln492_5_fu_7282_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_14_fu_7285_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_15_fu_7291_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_16_fu_7306_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_17_fu_7321_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln492_6_fu_7336_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_18_fu_7339_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_19_fu_7345_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln492_7_fu_7360_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_20_fu_7363_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_21_fu_7369_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_22_fu_7384_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln492_23_fu_7399_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln488_4_fu_7638_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln488_5_fu_7641_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln488_6_fu_7650_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln488_7_fu_7653_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln488_8_fu_7662_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln488_9_fu_7665_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln488_10_fu_7674_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln488_11_fu_7677_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln495_4_fu_7692_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln494_fu_7686_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln495_1_fu_7695_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln495_fu_7701_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln488_fu_7689_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln495_5_fu_7717_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln494_1_fu_7711_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln495_4_fu_7720_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln495_1_fu_7726_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln488_1_fu_7714_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln495_6_fu_7742_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln494_2_fu_7736_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln495_7_fu_7745_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln495_2_fu_7751_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln488_2_fu_7739_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln495_7_fu_7767_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln494_3_fu_7761_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln495_10_fu_7770_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln495_3_fu_7776_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln488_3_fu_7764_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_7805_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_7813_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7821_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7829_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_7837_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_7845_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7853_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7861_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_7869_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_7877_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7885_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7893_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_7901_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_7909_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7917_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7925_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_7805_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7813_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7821_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7829_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7837_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7845_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7853_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7861_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7869_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7877_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7885_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7893_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7901_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7909_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7917_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7925_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8108_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_8117_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_8144_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_8153_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_8180_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_8189_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_8216_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_8225_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_9073_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_9082_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln504_2_fu_8261_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln504_1_fu_8258_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_9091_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_9100_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln504_8_fu_8273_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln504_6_fu_8270_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_9109_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_9118_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln504_15_fu_8285_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln504_11_fu_8282_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_9127_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_9136_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln504_21_fu_8297_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln504_16_fu_8294_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln504_fu_8306_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln504_1_fu_8311_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_3_fu_8321_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln504_20_fu_8325_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln504_2_fu_8335_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln504_4_fu_8340_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_10_fu_8350_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln504_22_fu_8354_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln504_4_fu_8364_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln504_7_fu_8369_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_17_fu_8379_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln504_24_fu_8383_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln504_6_fu_8393_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln504_s_fu_8398_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_22_fu_8408_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln504_26_fu_8412_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln504_2_fu_8433_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_5_fu_8442_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_99_fu_8426_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln504_21_fu_8446_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln504_fu_8450_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln504_4_fu_8457_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln504_4_fu_8422_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln504_5_fu_8496_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_12_fu_8505_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_106_fu_8489_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln504_23_fu_8509_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln504_1_fu_8513_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln504_9_fu_8520_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln504_9_fu_8485_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln504_8_fu_8559_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_18_fu_8568_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_113_fu_8552_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln504_25_fu_8572_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln504_2_fu_8576_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln504_14_fu_8583_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln504_14_fu_8548_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln504_3_fu_8622_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln504_23_fu_8631_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_120_fu_8615_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln504_27_fu_8635_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln504_3_fu_8639_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln504_19_fu_8646_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln504_19_fu_8611_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_101_fu_8682_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_100_fu_8674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln510_fu_8702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln510_fu_8692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln510_fu_8716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln510_4_fu_8708_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln510_fu_8698_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_108_fu_8738_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_107_fu_8730_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln510_1_fu_8758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln510_1_fu_8748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln510_1_fu_8772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln510_5_fu_8764_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln510_1_fu_8754_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_115_fu_8794_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_114_fu_8786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln510_2_fu_8814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln510_2_fu_8804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln510_2_fu_8828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln510_6_fu_8820_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln510_2_fu_8810_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_122_fu_8850_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_121_fu_8842_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln510_3_fu_8870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln510_3_fu_8860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln510_3_fu_8884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln510_7_fu_8876_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln510_3_fu_8866_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_9073_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_9082_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_9091_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_9100_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_9109_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_9118_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_9127_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_9136_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_7805_ce : STD_LOGIC;
    signal grp_fu_7813_ce : STD_LOGIC;
    signal grp_fu_7821_ce : STD_LOGIC;
    signal grp_fu_7829_ce : STD_LOGIC;
    signal grp_fu_7837_ce : STD_LOGIC;
    signal grp_fu_7845_ce : STD_LOGIC;
    signal grp_fu_7853_ce : STD_LOGIC;
    signal grp_fu_7861_ce : STD_LOGIC;
    signal grp_fu_7869_ce : STD_LOGIC;
    signal grp_fu_7877_ce : STD_LOGIC;
    signal grp_fu_7885_ce : STD_LOGIC;
    signal grp_fu_7893_ce : STD_LOGIC;
    signal grp_fu_7901_ce : STD_LOGIC;
    signal grp_fu_7909_ce : STD_LOGIC;
    signal grp_fu_7917_ce : STD_LOGIC;
    signal grp_fu_7925_ce : STD_LOGIC;
    signal grp_fu_8108_ce : STD_LOGIC;
    signal grp_fu_8117_ce : STD_LOGIC;
    signal grp_fu_8144_ce : STD_LOGIC;
    signal grp_fu_8153_ce : STD_LOGIC;
    signal grp_fu_8180_ce : STD_LOGIC;
    signal grp_fu_8189_ce : STD_LOGIC;
    signal grp_fu_8216_ce : STD_LOGIC;
    signal grp_fu_8225_ce : STD_LOGIC;
    signal grp_fu_9073_ce : STD_LOGIC;
    signal grp_fu_9082_ce : STD_LOGIC;
    signal grp_fu_9091_ce : STD_LOGIC;
    signal grp_fu_9100_ce : STD_LOGIC;
    signal grp_fu_9109_ce : STD_LOGIC;
    signal grp_fu_9118_ce : STD_LOGIC;
    signal grp_fu_9127_ce : STD_LOGIC;
    signal grp_fu_9136_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op159_load_state2 : BOOLEAN;
    signal ap_enable_operation_159 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op170_load_state3 : BOOLEAN;
    signal ap_enable_operation_170 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op191_store_state3 : BOOLEAN;
    signal ap_enable_operation_191 : BOOLEAN;
    signal ap_predicate_op160_load_state2 : BOOLEAN;
    signal ap_enable_operation_160 : BOOLEAN;
    signal ap_predicate_op175_load_state3 : BOOLEAN;
    signal ap_enable_operation_175 : BOOLEAN;
    signal ap_predicate_op277_store_state4 : BOOLEAN;
    signal ap_enable_operation_277 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_predicate_op161_load_state2 : BOOLEAN;
    signal ap_enable_operation_161 : BOOLEAN;
    signal ap_predicate_op180_load_state3 : BOOLEAN;
    signal ap_enable_operation_180 : BOOLEAN;
    signal ap_predicate_op276_store_state4 : BOOLEAN;
    signal ap_enable_operation_276 : BOOLEAN;
    signal ap_predicate_op162_load_state2 : BOOLEAN;
    signal ap_enable_operation_162 : BOOLEAN;
    signal ap_predicate_op185_load_state3 : BOOLEAN;
    signal ap_enable_operation_185 : BOOLEAN;
    signal ap_predicate_op275_store_state4 : BOOLEAN;
    signal ap_enable_operation_275 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_7805_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7813_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7821_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7829_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7837_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7845_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7853_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7861_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7869_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7877_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7885_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7893_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7901_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7909_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7917_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_7925_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8108_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8117_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8144_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8153_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8180_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8189_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8216_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8225_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_9073_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_9082_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_9091_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_9100_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_9109_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_9118_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_9127_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_9136_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_condition_120 : BOOLEAN;
    signal ap_condition_3427 : BOOLEAN;
    signal ap_condition_3434 : BOOLEAN;
    signal ap_condition_8856 : BOOLEAN;
    signal ap_condition_8859 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component system_v_demosaic_0_0_abs_r IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_x : IN STD_LOGIC_VECTOR (12 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component system_v_demosaic_0_0_mul_18s_9ns_18_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component system_v_demosaic_0_0_mul_18s_8ns_18_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component system_v_demosaic_0_0_mul_14s_10ns_24_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address10 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address11 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address12 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address13 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address14 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address15 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address2 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address3 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    DIV1_TABLE_U : component system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DIV1_TABLE_address0,
        ce0 => DIV1_TABLE_ce0,
        q0 => DIV1_TABLE_q0,
        address1 => DIV1_TABLE_address1,
        ce1 => DIV1_TABLE_ce1,
        q1 => DIV1_TABLE_q1,
        address2 => DIV1_TABLE_address2,
        ce2 => DIV1_TABLE_ce2,
        q2 => DIV1_TABLE_q2,
        address3 => DIV1_TABLE_address3,
        ce3 => DIV1_TABLE_ce3,
        q3 => DIV1_TABLE_q3,
        address4 => DIV1_TABLE_address4,
        ce4 => DIV1_TABLE_ce4,
        q4 => DIV1_TABLE_q4,
        address5 => DIV1_TABLE_address5,
        ce5 => DIV1_TABLE_ce5,
        q5 => DIV1_TABLE_q5,
        address6 => DIV1_TABLE_address6,
        ce6 => DIV1_TABLE_ce6,
        q6 => DIV1_TABLE_q6,
        address7 => DIV1_TABLE_address7,
        ce7 => DIV1_TABLE_ce7,
        q7 => DIV1_TABLE_q7,
        address8 => DIV1_TABLE_address8,
        ce8 => DIV1_TABLE_ce8,
        q8 => DIV1_TABLE_q8,
        address9 => DIV1_TABLE_address9,
        ce9 => DIV1_TABLE_ce9,
        q9 => DIV1_TABLE_q9,
        address10 => DIV1_TABLE_address10,
        ce10 => DIV1_TABLE_ce10,
        q10 => DIV1_TABLE_q10,
        address11 => DIV1_TABLE_address11,
        ce11 => DIV1_TABLE_ce11,
        q11 => DIV1_TABLE_q11,
        address12 => DIV1_TABLE_address12,
        ce12 => DIV1_TABLE_ce12,
        q12 => DIV1_TABLE_q12,
        address13 => DIV1_TABLE_address13,
        ce13 => DIV1_TABLE_ce13,
        q13 => DIV1_TABLE_q13,
        address14 => DIV1_TABLE_address14,
        ce14 => DIV1_TABLE_ce14,
        q14 => DIV1_TABLE_q14,
        address15 => DIV1_TABLE_address15,
        ce15 => DIV1_TABLE_ce15,
        q15 => DIV1_TABLE_q15);

    DIV2_TABLE_U : component system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DIV2_TABLE_address0,
        ce0 => DIV2_TABLE_ce0,
        q0 => DIV2_TABLE_q0,
        address1 => DIV2_TABLE_address1,
        ce1 => DIV2_TABLE_ce1,
        q1 => DIV2_TABLE_q1,
        address2 => DIV2_TABLE_address2,
        ce2 => DIV2_TABLE_ce2,
        q2 => DIV2_TABLE_q2,
        address3 => DIV2_TABLE_address3,
        ce3 => DIV2_TABLE_ce3,
        q3 => DIV2_TABLE_q3);

    tmp_17_cast_abs_r_fu_1567 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_17_cast_abs_r_fu_1567_ap_ready,
        p_x => tmp_17_cast_abs_r_fu_1567_p_x,
        ap_return => tmp_17_cast_abs_r_fu_1567_ap_return);

    tmp_18_cast_abs_r_fu_1572 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_18_cast_abs_r_fu_1572_ap_ready,
        p_x => tmp_18_cast_abs_r_fu_1572_p_x,
        ap_return => tmp_18_cast_abs_r_fu_1572_ap_return);

    tmp_19_cast_abs_r_fu_1577 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_19_cast_abs_r_fu_1577_ap_ready,
        p_x => tmp_19_cast_abs_r_fu_1577_p_x,
        ap_return => tmp_19_cast_abs_r_fu_1577_ap_return);

    tmp_20_cast_abs_r_fu_1582 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_20_cast_abs_r_fu_1582_ap_ready,
        p_x => tmp_20_cast_abs_r_fu_1582_p_x,
        ap_return => tmp_20_cast_abs_r_fu_1582_ap_return);

    tmp_38_cast_abs_r_fu_1587 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_38_cast_abs_r_fu_1587_ap_ready,
        p_x => tmp_38_cast_abs_r_fu_1587_p_x,
        ap_return => tmp_38_cast_abs_r_fu_1587_ap_return);

    tmp_39_cast_abs_r_fu_1592 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_39_cast_abs_r_fu_1592_ap_ready,
        p_x => tmp_39_cast_abs_r_fu_1592_p_x,
        ap_return => tmp_39_cast_abs_r_fu_1592_ap_return);

    tmp_40_cast_abs_r_fu_1597 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_40_cast_abs_r_fu_1597_ap_ready,
        p_x => tmp_40_cast_abs_r_fu_1597_p_x,
        ap_return => tmp_40_cast_abs_r_fu_1597_ap_return);

    tmp_41_cast_abs_r_fu_1602 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_41_cast_abs_r_fu_1602_ap_ready,
        p_x => tmp_41_cast_abs_r_fu_1602_p_x,
        ap_return => tmp_41_cast_abs_r_fu_1602_ap_return);

    tmp_58_cast_abs_r_fu_1607 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_58_cast_abs_r_fu_1607_ap_ready,
        p_x => tmp_58_cast_abs_r_fu_1607_p_x,
        ap_return => tmp_58_cast_abs_r_fu_1607_ap_return);

    tmp_59_cast_abs_r_fu_1612 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_59_cast_abs_r_fu_1612_ap_ready,
        p_x => tmp_59_cast_abs_r_fu_1612_p_x,
        ap_return => tmp_59_cast_abs_r_fu_1612_ap_return);

    tmp_60_cast_abs_r_fu_1617 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_60_cast_abs_r_fu_1617_ap_ready,
        p_x => tmp_60_cast_abs_r_fu_1617_p_x,
        ap_return => tmp_60_cast_abs_r_fu_1617_ap_return);

    tmp_61_cast_abs_r_fu_1622 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_61_cast_abs_r_fu_1622_ap_ready,
        p_x => tmp_61_cast_abs_r_fu_1622_p_x,
        ap_return => tmp_61_cast_abs_r_fu_1622_ap_return);

    tmp_78_cast_abs_r_fu_1627 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_78_cast_abs_r_fu_1627_ap_ready,
        p_x => tmp_78_cast_abs_r_fu_1627_p_x,
        ap_return => tmp_78_cast_abs_r_fu_1627_ap_return);

    tmp_79_cast_abs_r_fu_1632 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_79_cast_abs_r_fu_1632_ap_ready,
        p_x => tmp_79_cast_abs_r_fu_1632_p_x,
        ap_return => tmp_79_cast_abs_r_fu_1632_ap_return);

    tmp_80_cast_abs_r_fu_1637 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_80_cast_abs_r_fu_1637_ap_ready,
        p_x => tmp_80_cast_abs_r_fu_1637_p_x,
        ap_return => tmp_80_cast_abs_r_fu_1637_ap_return);

    tmp_81_cast_abs_r_fu_1642 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_81_cast_abs_r_fu_1642_ap_ready,
        p_x => tmp_81_cast_abs_r_fu_1642_p_x,
        ap_return => tmp_81_cast_abs_r_fu_1642_ap_return);

    tmp_1_cast_abs_r_fu_1647 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_1_cast_abs_r_fu_1647_ap_ready,
        p_x => tmp_1_cast_abs_r_fu_1647_p_x,
        ap_return => tmp_1_cast_abs_r_fu_1647_ap_return);

    tmp_2_cast_abs_r_fu_1652 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_2_cast_abs_r_fu_1652_ap_ready,
        p_x => tmp_2_cast_abs_r_fu_1652_p_x,
        ap_return => tmp_2_cast_abs_r_fu_1652_ap_return);

    tmp_3_cast_abs_r_fu_1657 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_3_cast_abs_r_fu_1657_ap_ready,
        p_x => tmp_3_cast_abs_r_fu_1657_p_x,
        ap_return => tmp_3_cast_abs_r_fu_1657_ap_return);

    tmp_4_cast_abs_r_fu_1662 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_4_cast_abs_r_fu_1662_ap_ready,
        p_x => tmp_4_cast_abs_r_fu_1662_p_x,
        ap_return => tmp_4_cast_abs_r_fu_1662_ap_return);

    tmp_5_cast_abs_r_fu_1667 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_5_cast_abs_r_fu_1667_ap_ready,
        p_x => tmp_5_cast_abs_r_fu_1667_p_x,
        ap_return => tmp_5_cast_abs_r_fu_1667_ap_return);

    tmp_6_cast_abs_r_fu_1672 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_6_cast_abs_r_fu_1672_ap_ready,
        p_x => tmp_6_cast_abs_r_fu_1672_p_x,
        ap_return => tmp_6_cast_abs_r_fu_1672_ap_return);

    tmp_7_cast_abs_r_fu_1677 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_7_cast_abs_r_fu_1677_ap_ready,
        p_x => tmp_7_cast_abs_r_fu_1677_p_x,
        ap_return => tmp_7_cast_abs_r_fu_1677_ap_return);

    tmp_8_cast_abs_r_fu_1682 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_8_cast_abs_r_fu_1682_ap_ready,
        p_x => tmp_8_cast_abs_r_fu_1682_p_x,
        ap_return => tmp_8_cast_abs_r_fu_1682_ap_return);

    tmp_9_cast_abs_r_fu_1687 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_9_cast_abs_r_fu_1687_ap_ready,
        p_x => tmp_9_cast_abs_r_fu_1687_p_x,
        ap_return => tmp_9_cast_abs_r_fu_1687_ap_return);

    tmp_10_cast_abs_r_fu_1692 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_10_cast_abs_r_fu_1692_ap_ready,
        p_x => tmp_10_cast_abs_r_fu_1692_p_x,
        ap_return => tmp_10_cast_abs_r_fu_1692_ap_return);

    tmp_11_cast_abs_r_fu_1697 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_11_cast_abs_r_fu_1697_ap_ready,
        p_x => tmp_11_cast_abs_r_fu_1697_p_x,
        ap_return => tmp_11_cast_abs_r_fu_1697_ap_return);

    tmp_12_cast_abs_r_fu_1702 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_12_cast_abs_r_fu_1702_ap_ready,
        p_x => tmp_12_cast_abs_r_fu_1702_p_x,
        ap_return => tmp_12_cast_abs_r_fu_1702_ap_return);

    tmp_13_cast_abs_r_fu_1707 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_13_cast_abs_r_fu_1707_ap_ready,
        p_x => tmp_13_cast_abs_r_fu_1707_p_x,
        ap_return => tmp_13_cast_abs_r_fu_1707_ap_return);

    tmp_14_cast_abs_r_fu_1712 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_14_cast_abs_r_fu_1712_ap_ready,
        p_x => tmp_14_cast_abs_r_fu_1712_p_x,
        ap_return => tmp_14_cast_abs_r_fu_1712_ap_return);

    tmp_15_cast_abs_r_fu_1717 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_15_cast_abs_r_fu_1717_ap_ready,
        p_x => tmp_15_cast_abs_r_fu_1717_p_x,
        ap_return => tmp_15_cast_abs_r_fu_1717_ap_return);

    tmp_16_cast_abs_r_fu_1722 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_16_cast_abs_r_fu_1722_ap_ready,
        p_x => tmp_16_cast_abs_r_fu_1722_p_x,
        ap_return => tmp_16_cast_abs_r_fu_1722_ap_return);

    tmp_21_cast_abs_r_fu_1727 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_21_cast_abs_r_fu_1727_ap_ready,
        p_x => tmp_21_cast_abs_r_fu_1727_p_x,
        ap_return => tmp_21_cast_abs_r_fu_1727_ap_return);

    tmp_22_cast_abs_r_fu_1732 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_22_cast_abs_r_fu_1732_ap_ready,
        p_x => tmp_22_cast_abs_r_fu_1732_p_x,
        ap_return => tmp_22_cast_abs_r_fu_1732_ap_return);

    tmp_23_cast_abs_r_fu_1737 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_23_cast_abs_r_fu_1737_ap_ready,
        p_x => tmp_23_cast_abs_r_fu_1737_p_x,
        ap_return => tmp_23_cast_abs_r_fu_1737_ap_return);

    tmp_24_cast_abs_r_fu_1742 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_24_cast_abs_r_fu_1742_ap_ready,
        p_x => tmp_24_cast_abs_r_fu_1742_p_x,
        ap_return => tmp_24_cast_abs_r_fu_1742_ap_return);

    tmp_25_cast_abs_r_fu_1747 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_25_cast_abs_r_fu_1747_ap_ready,
        p_x => tmp_25_cast_abs_r_fu_1747_p_x,
        ap_return => tmp_25_cast_abs_r_fu_1747_ap_return);

    tmp_26_cast_abs_r_fu_1752 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_26_cast_abs_r_fu_1752_ap_ready,
        p_x => tmp_26_cast_abs_r_fu_1752_p_x,
        ap_return => tmp_26_cast_abs_r_fu_1752_ap_return);

    tmp_27_cast_abs_r_fu_1757 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_27_cast_abs_r_fu_1757_ap_ready,
        p_x => tmp_27_cast_abs_r_fu_1757_p_x,
        ap_return => tmp_27_cast_abs_r_fu_1757_ap_return);

    tmp_28_cast_abs_r_fu_1762 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_28_cast_abs_r_fu_1762_ap_ready,
        p_x => tmp_28_cast_abs_r_fu_1762_p_x,
        ap_return => tmp_28_cast_abs_r_fu_1762_ap_return);

    tmp_29_cast_abs_r_fu_1767 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_29_cast_abs_r_fu_1767_ap_ready,
        p_x => tmp_29_cast_abs_r_fu_1767_p_x,
        ap_return => tmp_29_cast_abs_r_fu_1767_ap_return);

    tmp_30_cast_abs_r_fu_1772 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_30_cast_abs_r_fu_1772_ap_ready,
        p_x => tmp_30_cast_abs_r_fu_1772_p_x,
        ap_return => tmp_30_cast_abs_r_fu_1772_ap_return);

    tmp_31_cast_abs_r_fu_1777 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_31_cast_abs_r_fu_1777_ap_ready,
        p_x => tmp_31_cast_abs_r_fu_1777_p_x,
        ap_return => tmp_31_cast_abs_r_fu_1777_ap_return);

    tmp_32_cast_abs_r_fu_1782 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_32_cast_abs_r_fu_1782_ap_ready,
        p_x => tmp_32_cast_abs_r_fu_1782_p_x,
        ap_return => tmp_32_cast_abs_r_fu_1782_ap_return);

    tmp_33_cast_abs_r_fu_1787 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_33_cast_abs_r_fu_1787_ap_ready,
        p_x => tmp_33_cast_abs_r_fu_1787_p_x,
        ap_return => tmp_33_cast_abs_r_fu_1787_ap_return);

    tmp_35_cast_abs_r_fu_1792 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_35_cast_abs_r_fu_1792_ap_ready,
        p_x => tmp_35_cast_abs_r_fu_1792_p_x,
        ap_return => tmp_35_cast_abs_r_fu_1792_ap_return);

    tmp_36_cast_abs_r_fu_1797 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_36_cast_abs_r_fu_1797_ap_ready,
        p_x => tmp_36_cast_abs_r_fu_1797_p_x,
        ap_return => tmp_36_cast_abs_r_fu_1797_ap_return);

    tmp_37_cast_abs_r_fu_1802 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_37_cast_abs_r_fu_1802_ap_ready,
        p_x => tmp_37_cast_abs_r_fu_1802_p_x,
        ap_return => tmp_37_cast_abs_r_fu_1802_ap_return);

    tmp_42_cast_abs_r_fu_1807 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_42_cast_abs_r_fu_1807_ap_ready,
        p_x => tmp_42_cast_abs_r_fu_1807_p_x,
        ap_return => tmp_42_cast_abs_r_fu_1807_ap_return);

    tmp_43_cast_abs_r_fu_1812 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_43_cast_abs_r_fu_1812_ap_ready,
        p_x => tmp_43_cast_abs_r_fu_1812_p_x,
        ap_return => tmp_43_cast_abs_r_fu_1812_ap_return);

    tmp_44_cast_abs_r_fu_1817 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_44_cast_abs_r_fu_1817_ap_ready,
        p_x => tmp_44_cast_abs_r_fu_1817_p_x,
        ap_return => tmp_44_cast_abs_r_fu_1817_ap_return);

    tmp_45_cast_abs_r_fu_1822 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_45_cast_abs_r_fu_1822_ap_ready,
        p_x => tmp_45_cast_abs_r_fu_1822_p_x,
        ap_return => tmp_45_cast_abs_r_fu_1822_ap_return);

    tmp_46_cast_abs_r_fu_1827 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_46_cast_abs_r_fu_1827_ap_ready,
        p_x => tmp_46_cast_abs_r_fu_1827_p_x,
        ap_return => tmp_46_cast_abs_r_fu_1827_ap_return);

    tmp_47_cast_abs_r_fu_1832 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_47_cast_abs_r_fu_1832_ap_ready,
        p_x => tmp_47_cast_abs_r_fu_1832_p_x,
        ap_return => tmp_47_cast_abs_r_fu_1832_ap_return);

    tmp_48_cast_abs_r_fu_1837 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_48_cast_abs_r_fu_1837_ap_ready,
        p_x => tmp_48_cast_abs_r_fu_1837_p_x,
        ap_return => tmp_48_cast_abs_r_fu_1837_ap_return);

    tmp_49_cast_abs_r_fu_1842 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_49_cast_abs_r_fu_1842_ap_ready,
        p_x => tmp_49_cast_abs_r_fu_1842_p_x,
        ap_return => tmp_49_cast_abs_r_fu_1842_ap_return);

    tmp_50_cast_abs_r_fu_1847 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_50_cast_abs_r_fu_1847_ap_ready,
        p_x => tmp_50_cast_abs_r_fu_1847_p_x,
        ap_return => tmp_50_cast_abs_r_fu_1847_ap_return);

    tmp_51_cast_abs_r_fu_1852 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_51_cast_abs_r_fu_1852_ap_ready,
        p_x => tmp_51_cast_abs_r_fu_1852_p_x,
        ap_return => tmp_51_cast_abs_r_fu_1852_ap_return);

    tmp_52_cast_abs_r_fu_1857 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_52_cast_abs_r_fu_1857_ap_ready,
        p_x => tmp_52_cast_abs_r_fu_1857_p_x,
        ap_return => tmp_52_cast_abs_r_fu_1857_ap_return);

    tmp_53_cast_abs_r_fu_1862 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_53_cast_abs_r_fu_1862_ap_ready,
        p_x => tmp_53_cast_abs_r_fu_1862_p_x,
        ap_return => tmp_53_cast_abs_r_fu_1862_ap_return);

    tmp_54_cast_abs_r_fu_1867 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_54_cast_abs_r_fu_1867_ap_ready,
        p_x => tmp_54_cast_abs_r_fu_1867_p_x,
        ap_return => tmp_54_cast_abs_r_fu_1867_ap_return);

    tmp_55_cast_abs_r_fu_1872 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_55_cast_abs_r_fu_1872_ap_ready,
        p_x => tmp_55_cast_abs_r_fu_1872_p_x,
        ap_return => tmp_55_cast_abs_r_fu_1872_ap_return);

    tmp_56_cast_abs_r_fu_1877 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_56_cast_abs_r_fu_1877_ap_ready,
        p_x => tmp_56_cast_abs_r_fu_1877_p_x,
        ap_return => tmp_56_cast_abs_r_fu_1877_ap_return);

    tmp_57_cast_abs_r_fu_1882 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_57_cast_abs_r_fu_1882_ap_ready,
        p_x => tmp_57_cast_abs_r_fu_1882_p_x,
        ap_return => tmp_57_cast_abs_r_fu_1882_ap_return);

    tmp_62_cast_abs_r_fu_1887 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_62_cast_abs_r_fu_1887_ap_ready,
        p_x => tmp_62_cast_abs_r_fu_1887_p_x,
        ap_return => tmp_62_cast_abs_r_fu_1887_ap_return);

    tmp_63_cast_abs_r_fu_1892 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_63_cast_abs_r_fu_1892_ap_ready,
        p_x => tmp_63_cast_abs_r_fu_1892_p_x,
        ap_return => tmp_63_cast_abs_r_fu_1892_ap_return);

    tmp_64_cast_abs_r_fu_1897 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_64_cast_abs_r_fu_1897_ap_ready,
        p_x => tmp_64_cast_abs_r_fu_1897_p_x,
        ap_return => tmp_64_cast_abs_r_fu_1897_ap_return);

    tmp_65_cast_abs_r_fu_1902 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_65_cast_abs_r_fu_1902_ap_ready,
        p_x => tmp_65_cast_abs_r_fu_1902_p_x,
        ap_return => tmp_65_cast_abs_r_fu_1902_ap_return);

    tmp_66_cast_abs_r_fu_1907 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_66_cast_abs_r_fu_1907_ap_ready,
        p_x => tmp_66_cast_abs_r_fu_1907_p_x,
        ap_return => tmp_66_cast_abs_r_fu_1907_ap_return);

    tmp_67_cast_abs_r_fu_1912 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_67_cast_abs_r_fu_1912_ap_ready,
        p_x => tmp_67_cast_abs_r_fu_1912_p_x,
        ap_return => tmp_67_cast_abs_r_fu_1912_ap_return);

    tmp_68_cast_abs_r_fu_1917 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_68_cast_abs_r_fu_1917_ap_ready,
        p_x => tmp_68_cast_abs_r_fu_1917_p_x,
        ap_return => tmp_68_cast_abs_r_fu_1917_ap_return);

    tmp_69_cast_abs_r_fu_1922 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_69_cast_abs_r_fu_1922_ap_ready,
        p_x => tmp_69_cast_abs_r_fu_1922_p_x,
        ap_return => tmp_69_cast_abs_r_fu_1922_ap_return);

    tmp_70_cast_abs_r_fu_1927 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_70_cast_abs_r_fu_1927_ap_ready,
        p_x => tmp_70_cast_abs_r_fu_1927_p_x,
        ap_return => tmp_70_cast_abs_r_fu_1927_ap_return);

    tmp_71_cast_abs_r_fu_1932 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_71_cast_abs_r_fu_1932_ap_ready,
        p_x => tmp_71_cast_abs_r_fu_1932_p_x,
        ap_return => tmp_71_cast_abs_r_fu_1932_ap_return);

    tmp_72_cast_abs_r_fu_1937 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_72_cast_abs_r_fu_1937_ap_ready,
        p_x => tmp_72_cast_abs_r_fu_1937_p_x,
        ap_return => tmp_72_cast_abs_r_fu_1937_ap_return);

    tmp_73_cast_abs_r_fu_1942 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_73_cast_abs_r_fu_1942_ap_ready,
        p_x => tmp_73_cast_abs_r_fu_1942_p_x,
        ap_return => tmp_73_cast_abs_r_fu_1942_ap_return);

    tmp_74_cast_abs_r_fu_1947 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_74_cast_abs_r_fu_1947_ap_ready,
        p_x => tmp_74_cast_abs_r_fu_1947_p_x,
        ap_return => tmp_74_cast_abs_r_fu_1947_ap_return);

    tmp_75_cast_abs_r_fu_1952 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_75_cast_abs_r_fu_1952_ap_ready,
        p_x => tmp_75_cast_abs_r_fu_1952_p_x,
        ap_return => tmp_75_cast_abs_r_fu_1952_ap_return);

    tmp_76_cast_abs_r_fu_1957 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_76_cast_abs_r_fu_1957_ap_ready,
        p_x => tmp_76_cast_abs_r_fu_1957_p_x,
        ap_return => tmp_76_cast_abs_r_fu_1957_ap_return);

    tmp_77_cast_abs_r_fu_1962 : component system_v_demosaic_0_0_abs_r
    port map (
        ap_ready => tmp_77_cast_abs_r_fu_1962_ap_ready,
        p_x => tmp_77_cast_abs_r_fu_1962_p_x,
        ap_return => tmp_77_cast_abs_r_fu_1962_ap_return);

    mul_18s_9ns_18_2_1_U56 : component system_v_demosaic_0_0_mul_18s_9ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_reg_11695,
        din1 => grp_fu_7805_p1,
        ce => grp_fu_7805_ce,
        dout => grp_fu_7805_p2);

    mul_18s_8ns_18_2_1_U57 : component system_v_demosaic_0_0_mul_18s_8ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_reg_11695,
        din1 => grp_fu_7813_p1,
        ce => grp_fu_7813_ce,
        dout => grp_fu_7813_p2);

    mul_18s_8ns_18_2_1_U58 : component system_v_demosaic_0_0_mul_18s_8ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_reg_11695,
        din1 => grp_fu_7821_p1,
        ce => grp_fu_7821_ce,
        dout => grp_fu_7821_p2);

    mul_18s_9ns_18_2_1_U59 : component system_v_demosaic_0_0_mul_18s_9ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_reg_11695,
        din1 => grp_fu_7829_p1,
        ce => grp_fu_7829_ce,
        dout => grp_fu_7829_p2);

    mul_18s_9ns_18_2_1_U60 : component system_v_demosaic_0_0_mul_18s_9ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_1_reg_11703,
        din1 => grp_fu_7837_p1,
        ce => grp_fu_7837_ce,
        dout => grp_fu_7837_p2);

    mul_18s_8ns_18_2_1_U61 : component system_v_demosaic_0_0_mul_18s_8ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_1_reg_11703,
        din1 => grp_fu_7845_p1,
        ce => grp_fu_7845_ce,
        dout => grp_fu_7845_p2);

    mul_18s_8ns_18_2_1_U62 : component system_v_demosaic_0_0_mul_18s_8ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_1_reg_11703,
        din1 => grp_fu_7853_p1,
        ce => grp_fu_7853_ce,
        dout => grp_fu_7853_p2);

    mul_18s_9ns_18_2_1_U63 : component system_v_demosaic_0_0_mul_18s_9ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_1_reg_11703,
        din1 => grp_fu_7861_p1,
        ce => grp_fu_7861_ce,
        dout => grp_fu_7861_p2);

    mul_18s_9ns_18_2_1_U64 : component system_v_demosaic_0_0_mul_18s_9ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_2_reg_11711,
        din1 => grp_fu_7869_p1,
        ce => grp_fu_7869_ce,
        dout => grp_fu_7869_p2);

    mul_18s_8ns_18_2_1_U65 : component system_v_demosaic_0_0_mul_18s_8ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_2_reg_11711,
        din1 => grp_fu_7877_p1,
        ce => grp_fu_7877_ce,
        dout => grp_fu_7877_p2);

    mul_18s_8ns_18_2_1_U66 : component system_v_demosaic_0_0_mul_18s_8ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_2_reg_11711,
        din1 => grp_fu_7885_p1,
        ce => grp_fu_7885_ce,
        dout => grp_fu_7885_p2);

    mul_18s_9ns_18_2_1_U67 : component system_v_demosaic_0_0_mul_18s_9ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_2_reg_11711,
        din1 => grp_fu_7893_p1,
        ce => grp_fu_7893_ce,
        dout => grp_fu_7893_p2);

    mul_18s_9ns_18_2_1_U68 : component system_v_demosaic_0_0_mul_18s_9ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_3_reg_11719,
        din1 => grp_fu_7901_p1,
        ce => grp_fu_7901_ce,
        dout => grp_fu_7901_p2);

    mul_18s_8ns_18_2_1_U69 : component system_v_demosaic_0_0_mul_18s_8ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_3_reg_11719,
        din1 => grp_fu_7909_p1,
        ce => grp_fu_7909_ce,
        dout => grp_fu_7909_p2);

    mul_18s_8ns_18_2_1_U70 : component system_v_demosaic_0_0_mul_18s_8ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_3_reg_11719,
        din1 => grp_fu_7917_p1,
        ce => grp_fu_7917_ce,
        dout => grp_fu_7917_p2);

    mul_18s_9ns_18_2_1_U71 : component system_v_demosaic_0_0_mul_18s_9ns_18_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_3_reg_11719,
        din1 => grp_fu_7925_p1,
        ce => grp_fu_7925_ce,
        dout => grp_fu_7925_p2);

    mul_14s_10ns_24_2_1_U72 : component system_v_demosaic_0_0_mul_14s_10ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_1_reg_10269_pp0_iter18_reg,
        din1 => grp_fu_8108_p1,
        ce => grp_fu_8108_ce,
        dout => grp_fu_8108_p2);

    mul_14s_10ns_24_2_1_U73 : component system_v_demosaic_0_0_mul_14s_10ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_2_reg_10285_pp0_iter18_reg,
        din1 => grp_fu_8117_p1,
        ce => grp_fu_8117_ce,
        dout => grp_fu_8117_p2);

    mul_14s_10ns_24_2_1_U74 : component system_v_demosaic_0_0_mul_14s_10ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_5_reg_10407_pp0_iter18_reg,
        din1 => grp_fu_8144_p1,
        ce => grp_fu_8144_ce,
        dout => grp_fu_8144_p2);

    mul_14s_10ns_24_2_1_U75 : component system_v_demosaic_0_0_mul_14s_10ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_6_reg_10423_pp0_iter18_reg,
        din1 => grp_fu_8153_p1,
        ce => grp_fu_8153_ce,
        dout => grp_fu_8153_p2);

    mul_14s_10ns_24_2_1_U76 : component system_v_demosaic_0_0_mul_14s_10ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_9_reg_10545_pp0_iter18_reg,
        din1 => grp_fu_8180_p1,
        ce => grp_fu_8180_ce,
        dout => grp_fu_8180_p2);

    mul_14s_10ns_24_2_1_U77 : component system_v_demosaic_0_0_mul_14s_10ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_10_reg_10561_pp0_iter18_reg,
        din1 => grp_fu_8189_p1,
        ce => grp_fu_8189_ce,
        dout => grp_fu_8189_p2);

    mul_14s_10ns_24_2_1_U78 : component system_v_demosaic_0_0_mul_14s_10ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_13_reg_10683_pp0_iter18_reg,
        din1 => grp_fu_8216_p1,
        ce => grp_fu_8216_ce,
        dout => grp_fu_8216_p2);

    mul_14s_10ns_24_2_1_U79 : component system_v_demosaic_0_0_mul_14s_10ns_24_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_14_reg_10699_pp0_iter18_reg,
        din1 => grp_fu_8225_p1,
        ce => grp_fu_8225_ce,
        dout => grp_fu_8225_p2);

    mac_muladd_14s_10ns_24s_25_4_1_U80 : component system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_reg_10241_pp0_iter18_reg,
        din1 => grp_fu_9073_p1,
        din2 => mul_ln504_1_reg_12047,
        ce => grp_fu_9073_ce,
        dout => grp_fu_9073_p3);

    mac_muladd_14s_10ns_24s_25_4_1_U81 : component system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_3_reg_10301_pp0_iter18_reg,
        din1 => grp_fu_9082_p1,
        din2 => mul_ln504_2_reg_12052,
        ce => grp_fu_9082_ce,
        dout => grp_fu_9082_p3);

    mac_muladd_14s_10ns_24s_25_4_1_U82 : component system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_4_reg_10379_pp0_iter18_reg,
        din1 => grp_fu_9091_p1,
        din2 => mul_ln504_5_reg_12057,
        ce => grp_fu_9091_ce,
        dout => grp_fu_9091_p3);

    mac_muladd_14s_10ns_24s_25_4_1_U83 : component system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_7_reg_10439_pp0_iter18_reg,
        din1 => grp_fu_9100_p1,
        din2 => mul_ln504_6_reg_12062,
        ce => grp_fu_9100_ce,
        dout => grp_fu_9100_p3);

    mac_muladd_14s_10ns_24s_25_4_1_U84 : component system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_8_reg_10517_pp0_iter18_reg,
        din1 => grp_fu_9109_p1,
        din2 => mul_ln504_9_reg_12067,
        ce => grp_fu_9109_ce,
        dout => grp_fu_9109_p3);

    mac_muladd_14s_10ns_24s_25_4_1_U85 : component system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_11_reg_10577_pp0_iter18_reg,
        din1 => grp_fu_9118_p1,
        din2 => mul_ln504_10_reg_12072,
        ce => grp_fu_9118_ce,
        dout => grp_fu_9118_p3);

    mac_muladd_14s_10ns_24s_25_4_1_U86 : component system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_12_reg_10655_pp0_iter18_reg,
        din1 => grp_fu_9127_p1,
        din2 => mul_ln504_13_reg_12077,
        ce => grp_fu_9127_ce,
        dout => grp_fu_9127_p3);

    mac_muladd_14s_10ns_24s_25_4_1_U87 : component system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ave_15_reg_10715_pp0_iter18_reg,
        din1 => grp_fu_9136_p1,
        din2 => mul_ln504_14_reg_12082,
        ce => grp_fu_9136_ce,
        dout => grp_fu_9136_p3);

    flow_control_loop_pipe_sequential_init_U : component system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter25_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage0)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter25_g_11_reg_1546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_g_11_reg_1546 <= g_10_fu_8650_p2;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1_read_reg_9393 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_g_11_reg_1546 <= zext_ln437_3_fu_8670_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_g_11_reg_1546 <= ap_phi_reg_pp0_iter24_g_11_reg_1546;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_g_1_reg_1447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_g_1_reg_1447 <= g_2_fu_8461_p2;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_read_reg_9389 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_g_1_reg_1447 <= zext_ln437_fu_8481_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_g_1_reg_1447 <= ap_phi_reg_pp0_iter24_g_1_reg_1447;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_g_5_reg_1480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_g_5_reg_1480 <= g_4_fu_8524_p2;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1_read_reg_9393 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_g_5_reg_1480 <= zext_ln437_1_fu_8544_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_g_5_reg_1480 <= ap_phi_reg_pp0_iter24_g_5_reg_1480;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_g_8_reg_1513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_g_8_reg_1513 <= g_7_fu_8587_p2;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_read_reg_9389 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_g_8_reg_1513 <= zext_ln437_2_fu_8607_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_g_8_reg_1513 <= ap_phi_reg_pp0_iter24_g_8_reg_1513;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468 <= select_ln507_2_fu_8530_p3;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1_read_reg_9393 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter24_phi_ln509_1_reg_1468;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501 <= select_ln507_4_fu_8593_p3;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_read_reg_9389 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter24_phi_ln509_2_reg_1501;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534 <= select_ln507_6_fu_8656_p3;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1_read_reg_9393 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter24_phi_ln509_3_reg_1534;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_phi_ln509_reg_1435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_reg_1435 <= select_ln507_fu_8467_p3;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_read_reg_9389 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_reg_1435 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter24_phi_ln509_reg_1435;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489 <= select_ln507_3_fu_8537_p3;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1_read_reg_9393 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter24_phi_ln511_1_reg_1489;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522 <= select_ln507_5_fu_8600_p3;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_read_reg_9389 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter24_phi_ln511_2_reg_1522;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555 <= select_ln507_7_fu_8663_p3;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_1_read_reg_9393 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter24_phi_ln511_3_reg_1555;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_phi_ln511_reg_1456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_reg_1456 <= select_ln507_1_fu_8474_p3;
                elsif (((icmp_ln318_reg_9409_pp0_iter23_reg = ap_const_lv1_0) and (cmp230_read_reg_9389 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_reg_1456 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter24_phi_ln511_reg_1456;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_191_reg_996_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_3427)) then
                if ((ap_const_boolean_1 = ap_condition_120)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_191_reg_996 <= pixBuf_185_fu_2204_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_191_reg_996 <= ap_phi_reg_pp0_iter1_pixBuf_191_reg_996;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_192_reg_987_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_3427)) then
                if ((ap_const_boolean_1 = ap_condition_120)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_192_reg_987 <= imgBayer_dout(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_192_reg_987 <= ap_phi_reg_pp0_iter1_pixBuf_192_reg_987;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_193_reg_978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_3427)) then
                if ((ap_const_boolean_1 = ap_condition_120)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_193_reg_978 <= imgBayer_dout(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_193_reg_978 <= ap_phi_reg_pp0_iter1_pixBuf_193_reg_978;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_194_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_3427)) then
                if ((ap_const_boolean_1 = ap_condition_120)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_194_reg_969 <= imgBayer_dout(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_194_reg_969 <= ap_phi_reg_pp0_iter1_pixBuf_194_reg_969;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_191_reg_996_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3434)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 <= bayerWindow_71_fu_2241_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 <= ap_phi_reg_pp0_iter2_pixBuf_191_reg_996;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_192_reg_987_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3434)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_192_reg_987 <= linebuf_yuv_q1(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_192_reg_987 <= ap_phi_reg_pp0_iter2_pixBuf_192_reg_987;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_193_reg_978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3434)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_193_reg_978 <= linebuf_yuv_q1(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_193_reg_978 <= ap_phi_reg_pp0_iter2_pixBuf_193_reg_978;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_194_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3434)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_194_reg_969 <= linebuf_yuv_q1(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_194_reg_969 <= ap_phi_reg_pp0_iter2_pixBuf_194_reg_969;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_182_reg_1253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_182_reg_1253 <= bayerWindow_28_fu_410;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_182_reg_1253 <= select_ln387_24_fu_2641_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_182_reg_1253 <= ap_phi_reg_pp0_iter3_empty_182_reg_1253;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_183_reg_1262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_183_reg_1262 <= bayerWindow_27_fu_406;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_183_reg_1262 <= select_ln387_25_fu_2648_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_183_reg_1262 <= ap_phi_reg_pp0_iter3_empty_183_reg_1262;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_184_reg_1271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_184_reg_1271 <= empty_181_fu_354;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_184_reg_1271 <= select_ln387_26_fu_2655_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_184_reg_1271 <= ap_phi_reg_pp0_iter3_empty_184_reg_1271;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_186_reg_1280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_186_reg_1280 <= empty_180_fu_350;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_186_reg_1280 <= select_ln387_28_fu_2670_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_186_reg_1280 <= ap_phi_reg_pp0_iter3_empty_186_reg_1280;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_188_reg_1289_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_188_reg_1289 <= bayerWindow_25_fu_398;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_188_reg_1289 <= select_ln387_18_fu_2603_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_188_reg_1289 <= ap_phi_reg_pp0_iter3_empty_188_reg_1289;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_189_reg_1298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_189_reg_1298 <= bayerWindow_24_fu_394;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_189_reg_1298 <= select_ln387_19_fu_2609_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_189_reg_1298 <= ap_phi_reg_pp0_iter3_empty_189_reg_1298;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_190_reg_1307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_190_reg_1307 <= empty_179_fu_346;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_190_reg_1307 <= select_ln387_20_fu_2615_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_190_reg_1307 <= ap_phi_reg_pp0_iter3_empty_190_reg_1307;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_192_reg_1316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_192_reg_1316 <= empty_178_fu_342;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_192_reg_1316 <= select_ln387_22_fu_2628_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_192_reg_1316 <= ap_phi_reg_pp0_iter3_empty_192_reg_1316;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_194_reg_1345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_194_reg_1345 <= empty_177_fu_338;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_194_reg_1345 <= select_ln387_14_fu_2577_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_194_reg_1345 <= ap_phi_reg_pp0_iter3_empty_194_reg_1345;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_195_reg_1354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_195_reg_1354 <= empty_176_fu_334;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_195_reg_1354 <= select_ln387_16_fu_2590_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_195_reg_1354 <= ap_phi_reg_pp0_iter3_empty_195_reg_1354;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_196_reg_1363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_196_reg_1363 <= bayerWindow_19_fu_374;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_196_reg_1363 <= select_ln387_6_fu_2527_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_196_reg_1363 <= ap_phi_reg_pp0_iter3_empty_196_reg_1363;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_197_reg_1372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_197_reg_1372 <= bayerWindow_15_fu_370;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_197_reg_1372 <= select_ln387_7_fu_2533_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_197_reg_1372 <= ap_phi_reg_pp0_iter3_empty_197_reg_1372;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_198_reg_1381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_198_reg_1381 <= empty_175_fu_330;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_198_reg_1381 <= select_ln387_8_fu_2539_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_198_reg_1381 <= ap_phi_reg_pp0_iter3_empty_198_reg_1381;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_200_reg_1390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_200_reg_1390 <= empty_174_fu_326;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_200_reg_1390 <= select_ln387_10_fu_2552_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_200_reg_1390 <= ap_phi_reg_pp0_iter3_empty_200_reg_1390;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_202_reg_1399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_202_reg_1399 <= bayerWindow_7_fu_362;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_202_reg_1399 <= select_ln387_fu_2490_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_202_reg_1399 <= ap_phi_reg_pp0_iter3_empty_202_reg_1399;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_203_reg_1408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_203_reg_1408 <= bayerWindow_3_fu_358;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_203_reg_1408 <= select_ln387_1_fu_2496_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_203_reg_1408 <= ap_phi_reg_pp0_iter3_empty_203_reg_1408;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_204_reg_1417_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_204_reg_1417 <= empty_173_fu_322;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_204_reg_1417 <= select_ln387_2_fu_2502_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_204_reg_1417 <= ap_phi_reg_pp0_iter3_empty_204_reg_1417;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_206_reg_1426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_206_reg_1426 <= empty_fu_318;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_empty_206_reg_1426 <= select_ln387_4_fu_2514_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_206_reg_1426 <= ap_phi_reg_pp0_iter3_empty_206_reg_1426;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_g_3_reg_1325_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_g_3_reg_1325 <= bayerWindow_22_fu_386;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_g_3_reg_1325 <= select_ln387_12_fu_2565_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_g_3_reg_1325 <= ap_phi_reg_pp0_iter3_g_3_reg_1325;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_g_reg_1335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_g_reg_1335 <= bayerWindow_21_fu_382;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_g_reg_1335 <= select_ln387_13_fu_2571_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_g_reg_1335 <= ap_phi_reg_pp0_iter3_g_reg_1335;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_11_fu_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_11_fu_366 <= bayerWindow_2;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_11_fu_366 <= ap_phi_mux_bayerWindow_62_phi_fu_1127_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_15_fu_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_15_fu_370 <= bayerWindow_4;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_15_fu_370 <= ap_phi_mux_bayerWindow_64_phi_fu_1117_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_19_fu_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_19_fu_374 <= bayerWindow_5;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_19_fu_374 <= ap_phi_mux_bayerWindow_65_phi_fu_1107_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_20_fu_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_20_fu_378 <= bayerWindow_6;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_20_fu_378 <= ap_phi_mux_bayerWindow_66_phi_fu_1098_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_21_fu_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_21_fu_382 <= bayerWindow_8;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_21_fu_382 <= ap_phi_mux_bayerWindow_68_phi_fu_1088_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_22_fu_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_22_fu_386 <= bayerWindow_9;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_22_fu_386 <= ap_phi_mux_bayerWindow_69_phi_fu_1078_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_23_fu_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_23_fu_390 <= bayerWindow_10;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_23_fu_390 <= ap_phi_mux_bayerWindow_70_phi_fu_1069_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_24_fu_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_24_fu_394 <= bayerWindow_12;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_24_fu_394 <= ap_phi_mux_bayerWindow_72_phi_fu_1059_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_25_fu_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_25_fu_398 <= bayerWindow_13;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_25_fu_398 <= ap_phi_mux_bayerWindow_73_phi_fu_1049_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_26_fu_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_26_fu_402 <= bayerWindow_14;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_26_fu_402 <= ap_phi_mux_bayerWindow_74_phi_fu_1040_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_27_fu_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_27_fu_406 <= bayerWindow_16;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_27_fu_406 <= ap_phi_mux_bayerWindow_76_phi_fu_1029_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_28_fu_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_28_fu_410 <= bayerWindow_17;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_28_fu_410 <= ap_phi_mux_bayerWindow_77_phi_fu_1018_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_29_fu_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_29_fu_414 <= bayerWindow_18;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_29_fu_414 <= ap_phi_mux_bayerWindow_78_phi_fu_1008_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_3_fu_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_3_fu_358 <= bayerWindow;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_3_fu_358 <= ap_phi_mux_bayerWindow_60_phi_fu_1146_p4;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_60_reg_1143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_60_reg_1143 <= bayerWindow_90_reg_9509;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_60_reg_1143 <= bayerWindow_50_reg_9613;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    bayerWindow_60_reg_1143 <= ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_61_reg_1133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_61_reg_1133 <= bayerWindow_90_reg_9509;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_61_reg_1133 <= bayerWindow_51_reg_9624;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    bayerWindow_61_reg_1133 <= ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_64_reg_1114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_64_reg_1114 <= pixBuf_173_fu_310;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_64_reg_1114 <= bayerWindow_54_reg_9583;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    bayerWindow_64_reg_1114 <= ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_65_reg_1104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_65_reg_1104 <= pixBuf_173_fu_310;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_65_reg_1104 <= bayerWindow_55_reg_9595;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    bayerWindow_65_reg_1104 <= ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_68_reg_1085_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_68_reg_1085 <= pixBuf_172_fu_306;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_68_reg_1085 <= bayerWindow_58_reg_9553;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    bayerWindow_68_reg_1085 <= ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_69_reg_1075_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_69_reg_1075 <= pixBuf_172_fu_306;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_69_reg_1075 <= bayerWindow_59_reg_9565;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    bayerWindow_69_reg_1075 <= ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_72_reg_1056_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_72_reg_1056 <= pixBuf_171_fu_302;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_72_reg_1056 <= bayerWindow_71_reg_9519;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    bayerWindow_72_reg_1056 <= ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_73_reg_1046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_73_reg_1046 <= pixBuf_171_fu_302;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_73_reg_1046 <= bayerWindow_75_reg_9532;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    bayerWindow_73_reg_1046 <= ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_76_reg_1026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_76_reg_1026 <= pixBuf_fu_298;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_76_reg_1026 <= ap_phi_reg_pp0_iter3_pixBuf_191_reg_996;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    bayerWindow_76_reg_1026 <= ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_77_reg_1015_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_77_reg_1015 <= pixBuf_fu_298;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    bayerWindow_77_reg_1015 <= ap_phi_reg_pp0_iter3_pixBuf_192_reg_987;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    bayerWindow_77_reg_1015 <= ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015;
                end if;
            end if; 
        end if;
    end process;

    bayerWindow_7_fu_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    bayerWindow_7_fu_362 <= bayerWindow_1;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    bayerWindow_7_fu_362 <= ap_phi_mux_bayerWindow_61_phi_fu_1136_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_173_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_173_fu_322 <= p_lcssa54535492;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_173_fu_322 <= ap_phi_mux_empty_205_phi_fu_1236_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_174_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_174_fu_326 <= p_lcssa54575494;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_174_fu_326 <= ap_phi_mux_empty_201_phi_fu_1226_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_175_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_175_fu_330 <= p_lcssa54595496;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_175_fu_330 <= ap_phi_mux_empty_199_phi_fu_1216_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_176_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_176_fu_334 <= p_lcssa54635498;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_176_fu_334 <= ap_phi_mux_g_6_phi_fu_1206_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_177_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_177_fu_338 <= p_lcssa54655500;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_177_fu_338 <= ap_phi_mux_g_9_phi_fu_1196_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_178_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_178_fu_342 <= p_lcssa54695502;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_178_fu_342 <= ap_phi_mux_empty_193_phi_fu_1186_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_179_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_179_fu_346 <= p_lcssa54715504;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_179_fu_346 <= ap_phi_mux_empty_191_phi_fu_1176_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_180_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_180_fu_350 <= p_lcssa54755506;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_180_fu_350 <= ap_phi_mux_empty_187_phi_fu_1166_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_181_fu_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_181_fu_354 <= p_lcssa54775508;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_181_fu_354 <= ap_phi_mux_empty_185_phi_fu_1156_p4;
                end if;
            end if; 
        end if;
    end process;

    empty_185_reg_1153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_185_reg_1153 <= pixBuf_fu_298;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_185_reg_1153 <= select_ln387_27_fu_2662_p3;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    empty_185_reg_1153 <= ap_phi_reg_pp0_iter3_empty_185_reg_1153;
                end if;
            end if; 
        end if;
    end process;

    empty_187_reg_1163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_187_reg_1163 <= bayerWindow_29_fu_414;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_187_reg_1163 <= select_ln387_29_fu_2677_p3;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    empty_187_reg_1163 <= ap_phi_reg_pp0_iter3_empty_187_reg_1163;
                end if;
            end if; 
        end if;
    end process;

    empty_191_reg_1173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_191_reg_1173 <= pixBuf_171_fu_302;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_191_reg_1173 <= select_ln387_21_fu_2621_p3;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    empty_191_reg_1173 <= ap_phi_reg_pp0_iter3_empty_191_reg_1173;
                end if;
            end if; 
        end if;
    end process;

    empty_193_reg_1183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_193_reg_1183 <= bayerWindow_26_fu_402;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_193_reg_1183 <= select_ln387_23_fu_2634_p3;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    empty_193_reg_1183 <= ap_phi_reg_pp0_iter3_empty_193_reg_1183;
                end if;
            end if; 
        end if;
    end process;

    empty_199_reg_1213_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_199_reg_1213 <= pixBuf_173_fu_310;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_199_reg_1213 <= select_ln387_9_fu_2545_p3;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    empty_199_reg_1213 <= ap_phi_reg_pp0_iter3_empty_199_reg_1213;
                end if;
            end if; 
        end if;
    end process;

    empty_201_reg_1223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_201_reg_1223 <= bayerWindow_20_fu_378;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_201_reg_1223 <= select_ln387_11_fu_2558_p3;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    empty_201_reg_1223 <= ap_phi_reg_pp0_iter3_empty_201_reg_1223;
                end if;
            end if; 
        end if;
    end process;

    empty_205_reg_1233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_205_reg_1233 <= bayerWindow_90_reg_9509;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_205_reg_1233 <= select_ln387_3_fu_2508_p3;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    empty_205_reg_1233 <= ap_phi_reg_pp0_iter3_empty_205_reg_1233;
                end if;
            end if; 
        end if;
    end process;

    empty_207_reg_1243_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_207_reg_1243 <= bayerWindow_11_fu_366;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    empty_207_reg_1243 <= select_ln387_5_fu_2520_p3;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    empty_207_reg_1243 <= ap_phi_reg_pp0_iter3_empty_207_reg_1243;
                end if;
            end if; 
        end if;
    end process;

    empty_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_fu_318 <= p_lcssa5490;
                elsif (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    empty_fu_318 <= ap_phi_mux_empty_207_phi_fu_1246_p4;
                end if;
            end if; 
        end if;
    end process;

    g_6_reg_1203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    g_6_reg_1203 <= bayerWindow_23_fu_390;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    g_6_reg_1203 <= select_ln387_17_fu_2596_p3;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    g_6_reg_1203 <= ap_phi_reg_pp0_iter3_g_6_reg_1203;
                end if;
            end if; 
        end if;
    end process;

    g_9_reg_1193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    g_9_reg_1193 <= pixBuf_172_fu_306;
                elsif (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0))) then 
                    g_9_reg_1193 <= select_ln387_15_fu_2583_p3;
                elsif (not((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1))) then 
                    g_9_reg_1193 <= ap_phi_reg_pp0_iter3_g_9_reg_1193;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_171_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_171_fu_302 <= bayerWindow_83;
                elsif ((ap_const_boolean_1 = ap_condition_8856)) then 
                    pixBuf_171_fu_302 <= bayerWindow_85_reg_9546;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_172_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_172_fu_306 <= bayerWindow_82;
                elsif ((ap_const_boolean_1 = ap_condition_8856)) then 
                    pixBuf_172_fu_306 <= bayerWindow_67_reg_9577;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_173_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_173_fu_310 <= bayerWindow_81;
                elsif ((ap_const_boolean_1 = ap_condition_8856)) then 
                    pixBuf_173_fu_310 <= bayerWindow_57_reg_9607;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_174_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_174_fu_314 <= bayerWindow_80;
                elsif ((ap_const_boolean_1 = ap_condition_8859)) then 
                    pixBuf_174_fu_314 <= linebuf_yuv_3_q1(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    pixBuf_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pixBuf_fu_298 <= bayerWindow_84;
                elsif ((ap_const_boolean_1 = ap_condition_8856)) then 
                    pixBuf_fu_298 <= ap_phi_reg_pp0_iter3_pixBuf_194_reg_969;
                end if;
            end if; 
        end if;
    end process;

    x_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln318_fu_2137_p2 = ap_const_lv1_0))) then 
                    x_fu_290 <= x_9_fu_2181_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_290 <= ap_const_lv17_0;
                end if;
            end if; 
        end if;
    end process;

    z_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln318_fu_2137_p2 = ap_const_lv1_0))) then 
                    z_fu_294 <= add_ln323_fu_2143_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    z_fu_294 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                K_10_reg_9949 <= K_10_fu_3252_p2;
                K_11_reg_9954 <= K_11_fu_3276_p2;
                K_12_reg_9979 <= K_12_fu_3340_p2;
                K_13_reg_9984 <= K_13_fu_3376_p2;
                K_14_reg_9989 <= K_14_fu_3408_p2;
                K_16_reg_9999 <= K_16_fu_3446_p2;
                K_17_reg_10004 <= K_17_fu_3482_p2;
                K_18_reg_10009 <= K_18_fu_3506_p2;
                K_19_reg_10014 <= K_19_fu_3542_p2;
                K_1_reg_9904 <= K_1_fu_3000_p2;
                K_20_reg_10019 <= K_20_fu_3574_p2;
                K_22_reg_10029 <= K_22_fu_3612_p2;
                K_23_reg_10034 <= K_23_fu_3640_p2;
                K_24_reg_10059 <= K_24_fu_3704_p2;
                K_25_reg_10064 <= K_25_fu_3732_p2;
                K_26_reg_10069 <= K_26_fu_3764_p2;
                K_27_reg_10074 <= K_27_fu_3788_p2;
                K_28_reg_10079 <= K_28_fu_3816_p2;
                K_29_reg_10084 <= K_29_fu_3848_p2;
                K_2_reg_9909 <= K_2_fu_3032_p2;
                K_30_reg_10089 <= K_30_fu_3872_p2;
                K_31_reg_10094 <= K_31_fu_3900_p2;
                K_32_reg_10099 <= K_32_fu_3932_p2;
                K_33_reg_10104 <= K_33_fu_3956_p2;
                K_34_reg_10109 <= K_34_fu_3984_p2;
                K_35_reg_10114 <= K_35_fu_4008_p2;
                K_36_reg_10139 <= K_36_fu_4072_p2;
                K_37_reg_10144 <= K_37_fu_4108_p2;
                K_38_reg_10149 <= K_38_fu_4140_p2;
                K_3_reg_9914 <= K_3_fu_3056_p2;
                K_40_reg_10159 <= K_40_fu_4178_p2;
                K_41_reg_10164 <= K_41_fu_4214_p2;
                K_42_reg_10169 <= K_42_fu_4238_p2;
                K_43_reg_10174 <= K_43_fu_4266_p2;
                K_44_reg_10179 <= K_44_fu_4298_p2;
                K_45_reg_10184 <= K_45_fu_4322_p2;
                K_46_reg_10189 <= K_46_fu_4350_p2;
                K_47_reg_10194 <= K_47_fu_4374_p2;
                K_4_reg_9919 <= K_4_fu_3084_p2;
                K_5_reg_9924 <= K_5_fu_3116_p2;
                K_6_reg_9929 <= K_6_fu_3140_p2;
                K_7_reg_9934 <= K_7_fu_3168_p2;
                K_8_reg_9939 <= K_8_fu_3200_p2;
                K_9_reg_9944 <= K_9_fu_3224_p2;
                K_reg_9899 <= K_fu_2972_p2;
                SD_1_reg_10352 <= add_ln484_fu_4654_p2(12 downto 1);
                SD_1_reg_10352_pp0_iter6_reg <= SD_1_reg_10352;
                SD_1_reg_10352_pp0_iter7_reg <= SD_1_reg_10352_pp0_iter6_reg;
                SD_1_reg_10352_pp0_iter8_reg <= SD_1_reg_10352_pp0_iter7_reg;
                SD_1_reg_10352_pp0_iter9_reg <= SD_1_reg_10352_pp0_iter8_reg;
                SD_2_reg_10485 <= add_ln483_1_fu_4932_p2(12 downto 1);
                SD_2_reg_10485_pp0_iter6_reg <= SD_2_reg_10485;
                SD_2_reg_10485_pp0_iter7_reg <= SD_2_reg_10485_pp0_iter6_reg;
                SD_2_reg_10485_pp0_iter8_reg <= SD_2_reg_10485_pp0_iter7_reg;
                SD_2_reg_10485_pp0_iter9_reg <= SD_2_reg_10485_pp0_iter8_reg;
                SD_3_reg_10490 <= add_ln484_1_fu_4964_p2(12 downto 1);
                SD_3_reg_10490_pp0_iter6_reg <= SD_3_reg_10490;
                SD_3_reg_10490_pp0_iter7_reg <= SD_3_reg_10490_pp0_iter6_reg;
                SD_3_reg_10490_pp0_iter8_reg <= SD_3_reg_10490_pp0_iter7_reg;
                SD_3_reg_10490_pp0_iter9_reg <= SD_3_reg_10490_pp0_iter8_reg;
                SD_4_reg_10623 <= add_ln483_2_fu_5198_p2(12 downto 1);
                SD_4_reg_10623_pp0_iter6_reg <= SD_4_reg_10623;
                SD_4_reg_10623_pp0_iter7_reg <= SD_4_reg_10623_pp0_iter6_reg;
                SD_4_reg_10623_pp0_iter8_reg <= SD_4_reg_10623_pp0_iter7_reg;
                SD_4_reg_10623_pp0_iter9_reg <= SD_4_reg_10623_pp0_iter8_reg;
                SD_5_reg_10628 <= add_ln484_2_fu_5230_p2(12 downto 1);
                SD_5_reg_10628_pp0_iter6_reg <= SD_5_reg_10628;
                SD_5_reg_10628_pp0_iter7_reg <= SD_5_reg_10628_pp0_iter6_reg;
                SD_5_reg_10628_pp0_iter8_reg <= SD_5_reg_10628_pp0_iter7_reg;
                SD_5_reg_10628_pp0_iter9_reg <= SD_5_reg_10628_pp0_iter8_reg;
                SD_6_reg_10761 <= add_ln483_3_fu_5486_p2(12 downto 1);
                SD_6_reg_10761_pp0_iter6_reg <= SD_6_reg_10761;
                SD_6_reg_10761_pp0_iter7_reg <= SD_6_reg_10761_pp0_iter6_reg;
                SD_6_reg_10761_pp0_iter8_reg <= SD_6_reg_10761_pp0_iter7_reg;
                SD_6_reg_10761_pp0_iter9_reg <= SD_6_reg_10761_pp0_iter8_reg;
                SD_7_reg_10766 <= add_ln484_3_fu_5518_p2(12 downto 1);
                SD_7_reg_10766_pp0_iter6_reg <= SD_7_reg_10766;
                SD_7_reg_10766_pp0_iter7_reg <= SD_7_reg_10766_pp0_iter6_reg;
                SD_7_reg_10766_pp0_iter8_reg <= SD_7_reg_10766_pp0_iter7_reg;
                SD_7_reg_10766_pp0_iter9_reg <= SD_7_reg_10766_pp0_iter8_reg;
                SD_reg_10347 <= add_ln483_fu_4622_p2(12 downto 1);
                SD_reg_10347_pp0_iter6_reg <= SD_reg_10347;
                SD_reg_10347_pp0_iter7_reg <= SD_reg_10347_pp0_iter6_reg;
                SD_reg_10347_pp0_iter8_reg <= SD_reg_10347_pp0_iter7_reg;
                SD_reg_10347_pp0_iter9_reg <= SD_reg_10347_pp0_iter8_reg;
                add_ln453_1_reg_10154 <= add_ln453_1_fu_4146_p2;
                add_ln453_reg_9994 <= add_ln453_fu_3414_p2;
                add_ln459_reg_10024 <= add_ln459_fu_3580_p2;
                add_ln476_3_reg_11239 <= add_ln476_3_fu_6468_p2;
                add_ln476_6_reg_11259 <= add_ln476_6_fu_6516_p2;
                add_ln476_9_reg_11279 <= add_ln476_9_fu_6564_p2;
                add_ln476_reg_11219 <= add_ln476_fu_6420_p2;
                add_ln477_3_reg_11244 <= add_ln477_3_fu_6480_p2;
                add_ln477_6_reg_11264 <= add_ln477_6_fu_6528_p2;
                add_ln477_9_reg_11284 <= add_ln477_9_fu_6576_p2;
                add_ln477_reg_11224 <= add_ln477_fu_6432_p2;
                add_ln478_3_reg_11249 <= add_ln478_3_fu_6492_p2;
                add_ln478_6_reg_11269 <= add_ln478_6_fu_6540_p2;
                add_ln478_9_reg_11289 <= add_ln478_9_fu_6588_p2;
                add_ln478_reg_11229 <= add_ln478_fu_6444_p2;
                add_ln479_3_reg_11254 <= add_ln479_3_fu_6504_p2;
                add_ln479_6_reg_11274 <= add_ln479_6_fu_6552_p2;
                add_ln479_9_reg_11294 <= add_ln479_9_fu_6600_p2;
                add_ln479_reg_11234 <= add_ln479_fu_6456_p2;
                add_ln495_3_reg_11640 <= add_ln495_3_fu_7656_p2;
                add_ln495_6_reg_11645 <= add_ln495_6_fu_7668_p2;
                add_ln495_9_reg_11650 <= add_ln495_9_fu_7680_p2;
                add_ln495_reg_11635 <= add_ln495_fu_7644_p2;
                add_ln504_10_reg_12141 <= add_ln504_10_fu_8288_p2;
                add_ln504_10_reg_12141_pp0_iter23_reg <= add_ln504_10_reg_12141;
                add_ln504_14_reg_12148 <= add_ln504_14_fu_8300_p2;
                add_ln504_14_reg_12148_pp0_iter23_reg <= add_ln504_14_reg_12148;
                add_ln504_2_reg_12127 <= add_ln504_2_fu_8264_p2;
                add_ln504_2_reg_12127_pp0_iter23_reg <= add_ln504_2_reg_12127;
                add_ln504_6_reg_12134 <= add_ln504_6_fu_8276_p2;
                add_ln504_6_reg_12134_pp0_iter23_reg <= add_ln504_6_reg_12134;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                ave_10_reg_10561 <= ave_10_fu_5072_p2;
                ave_10_reg_10561_pp0_iter10_reg <= ave_10_reg_10561_pp0_iter9_reg;
                ave_10_reg_10561_pp0_iter11_reg <= ave_10_reg_10561_pp0_iter10_reg;
                ave_10_reg_10561_pp0_iter12_reg <= ave_10_reg_10561_pp0_iter11_reg;
                ave_10_reg_10561_pp0_iter13_reg <= ave_10_reg_10561_pp0_iter12_reg;
                ave_10_reg_10561_pp0_iter14_reg <= ave_10_reg_10561_pp0_iter13_reg;
                ave_10_reg_10561_pp0_iter15_reg <= ave_10_reg_10561_pp0_iter14_reg;
                ave_10_reg_10561_pp0_iter16_reg <= ave_10_reg_10561_pp0_iter15_reg;
                ave_10_reg_10561_pp0_iter17_reg <= ave_10_reg_10561_pp0_iter16_reg;
                ave_10_reg_10561_pp0_iter18_reg <= ave_10_reg_10561_pp0_iter17_reg;
                ave_10_reg_10561_pp0_iter6_reg <= ave_10_reg_10561;
                ave_10_reg_10561_pp0_iter7_reg <= ave_10_reg_10561_pp0_iter6_reg;
                ave_10_reg_10561_pp0_iter8_reg <= ave_10_reg_10561_pp0_iter7_reg;
                ave_10_reg_10561_pp0_iter9_reg <= ave_10_reg_10561_pp0_iter8_reg;
                ave_11_reg_10577 <= ave_11_fu_5104_p2;
                ave_11_reg_10577_pp0_iter10_reg <= ave_11_reg_10577_pp0_iter9_reg;
                ave_11_reg_10577_pp0_iter11_reg <= ave_11_reg_10577_pp0_iter10_reg;
                ave_11_reg_10577_pp0_iter12_reg <= ave_11_reg_10577_pp0_iter11_reg;
                ave_11_reg_10577_pp0_iter13_reg <= ave_11_reg_10577_pp0_iter12_reg;
                ave_11_reg_10577_pp0_iter14_reg <= ave_11_reg_10577_pp0_iter13_reg;
                ave_11_reg_10577_pp0_iter15_reg <= ave_11_reg_10577_pp0_iter14_reg;
                ave_11_reg_10577_pp0_iter16_reg <= ave_11_reg_10577_pp0_iter15_reg;
                ave_11_reg_10577_pp0_iter17_reg <= ave_11_reg_10577_pp0_iter16_reg;
                ave_11_reg_10577_pp0_iter18_reg <= ave_11_reg_10577_pp0_iter17_reg;
                ave_11_reg_10577_pp0_iter6_reg <= ave_11_reg_10577;
                ave_11_reg_10577_pp0_iter7_reg <= ave_11_reg_10577_pp0_iter6_reg;
                ave_11_reg_10577_pp0_iter8_reg <= ave_11_reg_10577_pp0_iter7_reg;
                ave_11_reg_10577_pp0_iter9_reg <= ave_11_reg_10577_pp0_iter8_reg;
                ave_12_reg_10655 <= ave_12_fu_5299_p2;
                ave_12_reg_10655_pp0_iter10_reg <= ave_12_reg_10655_pp0_iter9_reg;
                ave_12_reg_10655_pp0_iter11_reg <= ave_12_reg_10655_pp0_iter10_reg;
                ave_12_reg_10655_pp0_iter12_reg <= ave_12_reg_10655_pp0_iter11_reg;
                ave_12_reg_10655_pp0_iter13_reg <= ave_12_reg_10655_pp0_iter12_reg;
                ave_12_reg_10655_pp0_iter14_reg <= ave_12_reg_10655_pp0_iter13_reg;
                ave_12_reg_10655_pp0_iter15_reg <= ave_12_reg_10655_pp0_iter14_reg;
                ave_12_reg_10655_pp0_iter16_reg <= ave_12_reg_10655_pp0_iter15_reg;
                ave_12_reg_10655_pp0_iter17_reg <= ave_12_reg_10655_pp0_iter16_reg;
                ave_12_reg_10655_pp0_iter18_reg <= ave_12_reg_10655_pp0_iter17_reg;
                ave_12_reg_10655_pp0_iter6_reg <= ave_12_reg_10655;
                ave_12_reg_10655_pp0_iter7_reg <= ave_12_reg_10655_pp0_iter6_reg;
                ave_12_reg_10655_pp0_iter8_reg <= ave_12_reg_10655_pp0_iter7_reg;
                ave_12_reg_10655_pp0_iter9_reg <= ave_12_reg_10655_pp0_iter8_reg;
                ave_13_reg_10683 <= ave_13_fu_5338_p2;
                ave_13_reg_10683_pp0_iter10_reg <= ave_13_reg_10683_pp0_iter9_reg;
                ave_13_reg_10683_pp0_iter11_reg <= ave_13_reg_10683_pp0_iter10_reg;
                ave_13_reg_10683_pp0_iter12_reg <= ave_13_reg_10683_pp0_iter11_reg;
                ave_13_reg_10683_pp0_iter13_reg <= ave_13_reg_10683_pp0_iter12_reg;
                ave_13_reg_10683_pp0_iter14_reg <= ave_13_reg_10683_pp0_iter13_reg;
                ave_13_reg_10683_pp0_iter15_reg <= ave_13_reg_10683_pp0_iter14_reg;
                ave_13_reg_10683_pp0_iter16_reg <= ave_13_reg_10683_pp0_iter15_reg;
                ave_13_reg_10683_pp0_iter17_reg <= ave_13_reg_10683_pp0_iter16_reg;
                ave_13_reg_10683_pp0_iter18_reg <= ave_13_reg_10683_pp0_iter17_reg;
                ave_13_reg_10683_pp0_iter6_reg <= ave_13_reg_10683;
                ave_13_reg_10683_pp0_iter7_reg <= ave_13_reg_10683_pp0_iter6_reg;
                ave_13_reg_10683_pp0_iter8_reg <= ave_13_reg_10683_pp0_iter7_reg;
                ave_13_reg_10683_pp0_iter9_reg <= ave_13_reg_10683_pp0_iter8_reg;
                ave_14_reg_10699 <= ave_14_fu_5360_p2;
                ave_14_reg_10699_pp0_iter10_reg <= ave_14_reg_10699_pp0_iter9_reg;
                ave_14_reg_10699_pp0_iter11_reg <= ave_14_reg_10699_pp0_iter10_reg;
                ave_14_reg_10699_pp0_iter12_reg <= ave_14_reg_10699_pp0_iter11_reg;
                ave_14_reg_10699_pp0_iter13_reg <= ave_14_reg_10699_pp0_iter12_reg;
                ave_14_reg_10699_pp0_iter14_reg <= ave_14_reg_10699_pp0_iter13_reg;
                ave_14_reg_10699_pp0_iter15_reg <= ave_14_reg_10699_pp0_iter14_reg;
                ave_14_reg_10699_pp0_iter16_reg <= ave_14_reg_10699_pp0_iter15_reg;
                ave_14_reg_10699_pp0_iter17_reg <= ave_14_reg_10699_pp0_iter16_reg;
                ave_14_reg_10699_pp0_iter18_reg <= ave_14_reg_10699_pp0_iter17_reg;
                ave_14_reg_10699_pp0_iter6_reg <= ave_14_reg_10699;
                ave_14_reg_10699_pp0_iter7_reg <= ave_14_reg_10699_pp0_iter6_reg;
                ave_14_reg_10699_pp0_iter8_reg <= ave_14_reg_10699_pp0_iter7_reg;
                ave_14_reg_10699_pp0_iter9_reg <= ave_14_reg_10699_pp0_iter8_reg;
                ave_15_reg_10715 <= ave_15_fu_5392_p2;
                ave_15_reg_10715_pp0_iter10_reg <= ave_15_reg_10715_pp0_iter9_reg;
                ave_15_reg_10715_pp0_iter11_reg <= ave_15_reg_10715_pp0_iter10_reg;
                ave_15_reg_10715_pp0_iter12_reg <= ave_15_reg_10715_pp0_iter11_reg;
                ave_15_reg_10715_pp0_iter13_reg <= ave_15_reg_10715_pp0_iter12_reg;
                ave_15_reg_10715_pp0_iter14_reg <= ave_15_reg_10715_pp0_iter13_reg;
                ave_15_reg_10715_pp0_iter15_reg <= ave_15_reg_10715_pp0_iter14_reg;
                ave_15_reg_10715_pp0_iter16_reg <= ave_15_reg_10715_pp0_iter15_reg;
                ave_15_reg_10715_pp0_iter17_reg <= ave_15_reg_10715_pp0_iter16_reg;
                ave_15_reg_10715_pp0_iter18_reg <= ave_15_reg_10715_pp0_iter17_reg;
                ave_15_reg_10715_pp0_iter6_reg <= ave_15_reg_10715;
                ave_15_reg_10715_pp0_iter7_reg <= ave_15_reg_10715_pp0_iter6_reg;
                ave_15_reg_10715_pp0_iter8_reg <= ave_15_reg_10715_pp0_iter7_reg;
                ave_15_reg_10715_pp0_iter9_reg <= ave_15_reg_10715_pp0_iter8_reg;
                ave_1_reg_10269 <= ave_1_fu_4474_p2;
                ave_1_reg_10269_pp0_iter10_reg <= ave_1_reg_10269_pp0_iter9_reg;
                ave_1_reg_10269_pp0_iter11_reg <= ave_1_reg_10269_pp0_iter10_reg;
                ave_1_reg_10269_pp0_iter12_reg <= ave_1_reg_10269_pp0_iter11_reg;
                ave_1_reg_10269_pp0_iter13_reg <= ave_1_reg_10269_pp0_iter12_reg;
                ave_1_reg_10269_pp0_iter14_reg <= ave_1_reg_10269_pp0_iter13_reg;
                ave_1_reg_10269_pp0_iter15_reg <= ave_1_reg_10269_pp0_iter14_reg;
                ave_1_reg_10269_pp0_iter16_reg <= ave_1_reg_10269_pp0_iter15_reg;
                ave_1_reg_10269_pp0_iter17_reg <= ave_1_reg_10269_pp0_iter16_reg;
                ave_1_reg_10269_pp0_iter18_reg <= ave_1_reg_10269_pp0_iter17_reg;
                ave_1_reg_10269_pp0_iter6_reg <= ave_1_reg_10269;
                ave_1_reg_10269_pp0_iter7_reg <= ave_1_reg_10269_pp0_iter6_reg;
                ave_1_reg_10269_pp0_iter8_reg <= ave_1_reg_10269_pp0_iter7_reg;
                ave_1_reg_10269_pp0_iter9_reg <= ave_1_reg_10269_pp0_iter8_reg;
                ave_2_reg_10285 <= ave_2_fu_4496_p2;
                ave_2_reg_10285_pp0_iter10_reg <= ave_2_reg_10285_pp0_iter9_reg;
                ave_2_reg_10285_pp0_iter11_reg <= ave_2_reg_10285_pp0_iter10_reg;
                ave_2_reg_10285_pp0_iter12_reg <= ave_2_reg_10285_pp0_iter11_reg;
                ave_2_reg_10285_pp0_iter13_reg <= ave_2_reg_10285_pp0_iter12_reg;
                ave_2_reg_10285_pp0_iter14_reg <= ave_2_reg_10285_pp0_iter13_reg;
                ave_2_reg_10285_pp0_iter15_reg <= ave_2_reg_10285_pp0_iter14_reg;
                ave_2_reg_10285_pp0_iter16_reg <= ave_2_reg_10285_pp0_iter15_reg;
                ave_2_reg_10285_pp0_iter17_reg <= ave_2_reg_10285_pp0_iter16_reg;
                ave_2_reg_10285_pp0_iter18_reg <= ave_2_reg_10285_pp0_iter17_reg;
                ave_2_reg_10285_pp0_iter6_reg <= ave_2_reg_10285;
                ave_2_reg_10285_pp0_iter7_reg <= ave_2_reg_10285_pp0_iter6_reg;
                ave_2_reg_10285_pp0_iter8_reg <= ave_2_reg_10285_pp0_iter7_reg;
                ave_2_reg_10285_pp0_iter9_reg <= ave_2_reg_10285_pp0_iter8_reg;
                ave_3_reg_10301 <= ave_3_fu_4528_p2;
                ave_3_reg_10301_pp0_iter10_reg <= ave_3_reg_10301_pp0_iter9_reg;
                ave_3_reg_10301_pp0_iter11_reg <= ave_3_reg_10301_pp0_iter10_reg;
                ave_3_reg_10301_pp0_iter12_reg <= ave_3_reg_10301_pp0_iter11_reg;
                ave_3_reg_10301_pp0_iter13_reg <= ave_3_reg_10301_pp0_iter12_reg;
                ave_3_reg_10301_pp0_iter14_reg <= ave_3_reg_10301_pp0_iter13_reg;
                ave_3_reg_10301_pp0_iter15_reg <= ave_3_reg_10301_pp0_iter14_reg;
                ave_3_reg_10301_pp0_iter16_reg <= ave_3_reg_10301_pp0_iter15_reg;
                ave_3_reg_10301_pp0_iter17_reg <= ave_3_reg_10301_pp0_iter16_reg;
                ave_3_reg_10301_pp0_iter18_reg <= ave_3_reg_10301_pp0_iter17_reg;
                ave_3_reg_10301_pp0_iter6_reg <= ave_3_reg_10301;
                ave_3_reg_10301_pp0_iter7_reg <= ave_3_reg_10301_pp0_iter6_reg;
                ave_3_reg_10301_pp0_iter8_reg <= ave_3_reg_10301_pp0_iter7_reg;
                ave_3_reg_10301_pp0_iter9_reg <= ave_3_reg_10301_pp0_iter8_reg;
                ave_4_reg_10379 <= ave_4_fu_4744_p2;
                ave_4_reg_10379_pp0_iter10_reg <= ave_4_reg_10379_pp0_iter9_reg;
                ave_4_reg_10379_pp0_iter11_reg <= ave_4_reg_10379_pp0_iter10_reg;
                ave_4_reg_10379_pp0_iter12_reg <= ave_4_reg_10379_pp0_iter11_reg;
                ave_4_reg_10379_pp0_iter13_reg <= ave_4_reg_10379_pp0_iter12_reg;
                ave_4_reg_10379_pp0_iter14_reg <= ave_4_reg_10379_pp0_iter13_reg;
                ave_4_reg_10379_pp0_iter15_reg <= ave_4_reg_10379_pp0_iter14_reg;
                ave_4_reg_10379_pp0_iter16_reg <= ave_4_reg_10379_pp0_iter15_reg;
                ave_4_reg_10379_pp0_iter17_reg <= ave_4_reg_10379_pp0_iter16_reg;
                ave_4_reg_10379_pp0_iter18_reg <= ave_4_reg_10379_pp0_iter17_reg;
                ave_4_reg_10379_pp0_iter6_reg <= ave_4_reg_10379;
                ave_4_reg_10379_pp0_iter7_reg <= ave_4_reg_10379_pp0_iter6_reg;
                ave_4_reg_10379_pp0_iter8_reg <= ave_4_reg_10379_pp0_iter7_reg;
                ave_4_reg_10379_pp0_iter9_reg <= ave_4_reg_10379_pp0_iter8_reg;
                ave_5_reg_10407 <= ave_5_fu_4784_p2;
                ave_5_reg_10407_pp0_iter10_reg <= ave_5_reg_10407_pp0_iter9_reg;
                ave_5_reg_10407_pp0_iter11_reg <= ave_5_reg_10407_pp0_iter10_reg;
                ave_5_reg_10407_pp0_iter12_reg <= ave_5_reg_10407_pp0_iter11_reg;
                ave_5_reg_10407_pp0_iter13_reg <= ave_5_reg_10407_pp0_iter12_reg;
                ave_5_reg_10407_pp0_iter14_reg <= ave_5_reg_10407_pp0_iter13_reg;
                ave_5_reg_10407_pp0_iter15_reg <= ave_5_reg_10407_pp0_iter14_reg;
                ave_5_reg_10407_pp0_iter16_reg <= ave_5_reg_10407_pp0_iter15_reg;
                ave_5_reg_10407_pp0_iter17_reg <= ave_5_reg_10407_pp0_iter16_reg;
                ave_5_reg_10407_pp0_iter18_reg <= ave_5_reg_10407_pp0_iter17_reg;
                ave_5_reg_10407_pp0_iter6_reg <= ave_5_reg_10407;
                ave_5_reg_10407_pp0_iter7_reg <= ave_5_reg_10407_pp0_iter6_reg;
                ave_5_reg_10407_pp0_iter8_reg <= ave_5_reg_10407_pp0_iter7_reg;
                ave_5_reg_10407_pp0_iter9_reg <= ave_5_reg_10407_pp0_iter8_reg;
                ave_6_reg_10423 <= ave_6_fu_4806_p2;
                ave_6_reg_10423_pp0_iter10_reg <= ave_6_reg_10423_pp0_iter9_reg;
                ave_6_reg_10423_pp0_iter11_reg <= ave_6_reg_10423_pp0_iter10_reg;
                ave_6_reg_10423_pp0_iter12_reg <= ave_6_reg_10423_pp0_iter11_reg;
                ave_6_reg_10423_pp0_iter13_reg <= ave_6_reg_10423_pp0_iter12_reg;
                ave_6_reg_10423_pp0_iter14_reg <= ave_6_reg_10423_pp0_iter13_reg;
                ave_6_reg_10423_pp0_iter15_reg <= ave_6_reg_10423_pp0_iter14_reg;
                ave_6_reg_10423_pp0_iter16_reg <= ave_6_reg_10423_pp0_iter15_reg;
                ave_6_reg_10423_pp0_iter17_reg <= ave_6_reg_10423_pp0_iter16_reg;
                ave_6_reg_10423_pp0_iter18_reg <= ave_6_reg_10423_pp0_iter17_reg;
                ave_6_reg_10423_pp0_iter6_reg <= ave_6_reg_10423;
                ave_6_reg_10423_pp0_iter7_reg <= ave_6_reg_10423_pp0_iter6_reg;
                ave_6_reg_10423_pp0_iter8_reg <= ave_6_reg_10423_pp0_iter7_reg;
                ave_6_reg_10423_pp0_iter9_reg <= ave_6_reg_10423_pp0_iter8_reg;
                ave_7_reg_10439 <= ave_7_fu_4838_p2;
                ave_7_reg_10439_pp0_iter10_reg <= ave_7_reg_10439_pp0_iter9_reg;
                ave_7_reg_10439_pp0_iter11_reg <= ave_7_reg_10439_pp0_iter10_reg;
                ave_7_reg_10439_pp0_iter12_reg <= ave_7_reg_10439_pp0_iter11_reg;
                ave_7_reg_10439_pp0_iter13_reg <= ave_7_reg_10439_pp0_iter12_reg;
                ave_7_reg_10439_pp0_iter14_reg <= ave_7_reg_10439_pp0_iter13_reg;
                ave_7_reg_10439_pp0_iter15_reg <= ave_7_reg_10439_pp0_iter14_reg;
                ave_7_reg_10439_pp0_iter16_reg <= ave_7_reg_10439_pp0_iter15_reg;
                ave_7_reg_10439_pp0_iter17_reg <= ave_7_reg_10439_pp0_iter16_reg;
                ave_7_reg_10439_pp0_iter18_reg <= ave_7_reg_10439_pp0_iter17_reg;
                ave_7_reg_10439_pp0_iter6_reg <= ave_7_reg_10439;
                ave_7_reg_10439_pp0_iter7_reg <= ave_7_reg_10439_pp0_iter6_reg;
                ave_7_reg_10439_pp0_iter8_reg <= ave_7_reg_10439_pp0_iter7_reg;
                ave_7_reg_10439_pp0_iter9_reg <= ave_7_reg_10439_pp0_iter8_reg;
                ave_8_reg_10517 <= ave_8_fu_5012_p2;
                ave_8_reg_10517_pp0_iter10_reg <= ave_8_reg_10517_pp0_iter9_reg;
                ave_8_reg_10517_pp0_iter11_reg <= ave_8_reg_10517_pp0_iter10_reg;
                ave_8_reg_10517_pp0_iter12_reg <= ave_8_reg_10517_pp0_iter11_reg;
                ave_8_reg_10517_pp0_iter13_reg <= ave_8_reg_10517_pp0_iter12_reg;
                ave_8_reg_10517_pp0_iter14_reg <= ave_8_reg_10517_pp0_iter13_reg;
                ave_8_reg_10517_pp0_iter15_reg <= ave_8_reg_10517_pp0_iter14_reg;
                ave_8_reg_10517_pp0_iter16_reg <= ave_8_reg_10517_pp0_iter15_reg;
                ave_8_reg_10517_pp0_iter17_reg <= ave_8_reg_10517_pp0_iter16_reg;
                ave_8_reg_10517_pp0_iter18_reg <= ave_8_reg_10517_pp0_iter17_reg;
                ave_8_reg_10517_pp0_iter6_reg <= ave_8_reg_10517;
                ave_8_reg_10517_pp0_iter7_reg <= ave_8_reg_10517_pp0_iter6_reg;
                ave_8_reg_10517_pp0_iter8_reg <= ave_8_reg_10517_pp0_iter7_reg;
                ave_8_reg_10517_pp0_iter9_reg <= ave_8_reg_10517_pp0_iter8_reg;
                ave_9_reg_10545 <= ave_9_fu_5050_p2;
                ave_9_reg_10545_pp0_iter10_reg <= ave_9_reg_10545_pp0_iter9_reg;
                ave_9_reg_10545_pp0_iter11_reg <= ave_9_reg_10545_pp0_iter10_reg;
                ave_9_reg_10545_pp0_iter12_reg <= ave_9_reg_10545_pp0_iter11_reg;
                ave_9_reg_10545_pp0_iter13_reg <= ave_9_reg_10545_pp0_iter12_reg;
                ave_9_reg_10545_pp0_iter14_reg <= ave_9_reg_10545_pp0_iter13_reg;
                ave_9_reg_10545_pp0_iter15_reg <= ave_9_reg_10545_pp0_iter14_reg;
                ave_9_reg_10545_pp0_iter16_reg <= ave_9_reg_10545_pp0_iter15_reg;
                ave_9_reg_10545_pp0_iter17_reg <= ave_9_reg_10545_pp0_iter16_reg;
                ave_9_reg_10545_pp0_iter18_reg <= ave_9_reg_10545_pp0_iter17_reg;
                ave_9_reg_10545_pp0_iter6_reg <= ave_9_reg_10545;
                ave_9_reg_10545_pp0_iter7_reg <= ave_9_reg_10545_pp0_iter6_reg;
                ave_9_reg_10545_pp0_iter8_reg <= ave_9_reg_10545_pp0_iter7_reg;
                ave_9_reg_10545_pp0_iter9_reg <= ave_9_reg_10545_pp0_iter8_reg;
                ave_reg_10241 <= ave_fu_4436_p2;
                ave_reg_10241_pp0_iter10_reg <= ave_reg_10241_pp0_iter9_reg;
                ave_reg_10241_pp0_iter11_reg <= ave_reg_10241_pp0_iter10_reg;
                ave_reg_10241_pp0_iter12_reg <= ave_reg_10241_pp0_iter11_reg;
                ave_reg_10241_pp0_iter13_reg <= ave_reg_10241_pp0_iter12_reg;
                ave_reg_10241_pp0_iter14_reg <= ave_reg_10241_pp0_iter13_reg;
                ave_reg_10241_pp0_iter15_reg <= ave_reg_10241_pp0_iter14_reg;
                ave_reg_10241_pp0_iter16_reg <= ave_reg_10241_pp0_iter15_reg;
                ave_reg_10241_pp0_iter17_reg <= ave_reg_10241_pp0_iter16_reg;
                ave_reg_10241_pp0_iter18_reg <= ave_reg_10241_pp0_iter17_reg;
                ave_reg_10241_pp0_iter6_reg <= ave_reg_10241;
                ave_reg_10241_pp0_iter7_reg <= ave_reg_10241_pp0_iter6_reg;
                ave_reg_10241_pp0_iter8_reg <= ave_reg_10241_pp0_iter7_reg;
                ave_reg_10241_pp0_iter9_reg <= ave_reg_10241_pp0_iter8_reg;
                bayerWindow_30_reg_9714_pp0_iter10_reg <= bayerWindow_30_reg_9714_pp0_iter9_reg;
                bayerWindow_30_reg_9714_pp0_iter11_reg <= bayerWindow_30_reg_9714_pp0_iter10_reg;
                bayerWindow_30_reg_9714_pp0_iter12_reg <= bayerWindow_30_reg_9714_pp0_iter11_reg;
                bayerWindow_30_reg_9714_pp0_iter13_reg <= bayerWindow_30_reg_9714_pp0_iter12_reg;
                bayerWindow_30_reg_9714_pp0_iter14_reg <= bayerWindow_30_reg_9714_pp0_iter13_reg;
                bayerWindow_30_reg_9714_pp0_iter15_reg <= bayerWindow_30_reg_9714_pp0_iter14_reg;
                bayerWindow_30_reg_9714_pp0_iter16_reg <= bayerWindow_30_reg_9714_pp0_iter15_reg;
                bayerWindow_30_reg_9714_pp0_iter17_reg <= bayerWindow_30_reg_9714_pp0_iter16_reg;
                bayerWindow_30_reg_9714_pp0_iter18_reg <= bayerWindow_30_reg_9714_pp0_iter17_reg;
                bayerWindow_30_reg_9714_pp0_iter19_reg <= bayerWindow_30_reg_9714_pp0_iter18_reg;
                bayerWindow_30_reg_9714_pp0_iter20_reg <= bayerWindow_30_reg_9714_pp0_iter19_reg;
                bayerWindow_30_reg_9714_pp0_iter21_reg <= bayerWindow_30_reg_9714_pp0_iter20_reg;
                bayerWindow_30_reg_9714_pp0_iter22_reg <= bayerWindow_30_reg_9714_pp0_iter21_reg;
                bayerWindow_30_reg_9714_pp0_iter23_reg <= bayerWindow_30_reg_9714_pp0_iter22_reg;
                bayerWindow_30_reg_9714_pp0_iter24_reg <= bayerWindow_30_reg_9714_pp0_iter23_reg;
                bayerWindow_30_reg_9714_pp0_iter4_reg <= bayerWindow_30_reg_9714;
                bayerWindow_30_reg_9714_pp0_iter5_reg <= bayerWindow_30_reg_9714_pp0_iter4_reg;
                bayerWindow_30_reg_9714_pp0_iter6_reg <= bayerWindow_30_reg_9714_pp0_iter5_reg;
                bayerWindow_30_reg_9714_pp0_iter7_reg <= bayerWindow_30_reg_9714_pp0_iter6_reg;
                bayerWindow_30_reg_9714_pp0_iter8_reg <= bayerWindow_30_reg_9714_pp0_iter7_reg;
                bayerWindow_30_reg_9714_pp0_iter9_reg <= bayerWindow_30_reg_9714_pp0_iter8_reg;
                bayerWindow_31_reg_9720_pp0_iter10_reg <= bayerWindow_31_reg_9720_pp0_iter9_reg;
                bayerWindow_31_reg_9720_pp0_iter11_reg <= bayerWindow_31_reg_9720_pp0_iter10_reg;
                bayerWindow_31_reg_9720_pp0_iter12_reg <= bayerWindow_31_reg_9720_pp0_iter11_reg;
                bayerWindow_31_reg_9720_pp0_iter13_reg <= bayerWindow_31_reg_9720_pp0_iter12_reg;
                bayerWindow_31_reg_9720_pp0_iter14_reg <= bayerWindow_31_reg_9720_pp0_iter13_reg;
                bayerWindow_31_reg_9720_pp0_iter15_reg <= bayerWindow_31_reg_9720_pp0_iter14_reg;
                bayerWindow_31_reg_9720_pp0_iter16_reg <= bayerWindow_31_reg_9720_pp0_iter15_reg;
                bayerWindow_31_reg_9720_pp0_iter17_reg <= bayerWindow_31_reg_9720_pp0_iter16_reg;
                bayerWindow_31_reg_9720_pp0_iter18_reg <= bayerWindow_31_reg_9720_pp0_iter17_reg;
                bayerWindow_31_reg_9720_pp0_iter19_reg <= bayerWindow_31_reg_9720_pp0_iter18_reg;
                bayerWindow_31_reg_9720_pp0_iter20_reg <= bayerWindow_31_reg_9720_pp0_iter19_reg;
                bayerWindow_31_reg_9720_pp0_iter21_reg <= bayerWindow_31_reg_9720_pp0_iter20_reg;
                bayerWindow_31_reg_9720_pp0_iter22_reg <= bayerWindow_31_reg_9720_pp0_iter21_reg;
                bayerWindow_31_reg_9720_pp0_iter23_reg <= bayerWindow_31_reg_9720_pp0_iter22_reg;
                bayerWindow_31_reg_9720_pp0_iter24_reg <= bayerWindow_31_reg_9720_pp0_iter23_reg;
                bayerWindow_31_reg_9720_pp0_iter4_reg <= bayerWindow_31_reg_9720;
                bayerWindow_31_reg_9720_pp0_iter5_reg <= bayerWindow_31_reg_9720_pp0_iter4_reg;
                bayerWindow_31_reg_9720_pp0_iter6_reg <= bayerWindow_31_reg_9720_pp0_iter5_reg;
                bayerWindow_31_reg_9720_pp0_iter7_reg <= bayerWindow_31_reg_9720_pp0_iter6_reg;
                bayerWindow_31_reg_9720_pp0_iter8_reg <= bayerWindow_31_reg_9720_pp0_iter7_reg;
                bayerWindow_31_reg_9720_pp0_iter9_reg <= bayerWindow_31_reg_9720_pp0_iter8_reg;
                bayerWindow_32_reg_9726_pp0_iter10_reg <= bayerWindow_32_reg_9726_pp0_iter9_reg;
                bayerWindow_32_reg_9726_pp0_iter11_reg <= bayerWindow_32_reg_9726_pp0_iter10_reg;
                bayerWindow_32_reg_9726_pp0_iter12_reg <= bayerWindow_32_reg_9726_pp0_iter11_reg;
                bayerWindow_32_reg_9726_pp0_iter13_reg <= bayerWindow_32_reg_9726_pp0_iter12_reg;
                bayerWindow_32_reg_9726_pp0_iter14_reg <= bayerWindow_32_reg_9726_pp0_iter13_reg;
                bayerWindow_32_reg_9726_pp0_iter15_reg <= bayerWindow_32_reg_9726_pp0_iter14_reg;
                bayerWindow_32_reg_9726_pp0_iter16_reg <= bayerWindow_32_reg_9726_pp0_iter15_reg;
                bayerWindow_32_reg_9726_pp0_iter17_reg <= bayerWindow_32_reg_9726_pp0_iter16_reg;
                bayerWindow_32_reg_9726_pp0_iter18_reg <= bayerWindow_32_reg_9726_pp0_iter17_reg;
                bayerWindow_32_reg_9726_pp0_iter19_reg <= bayerWindow_32_reg_9726_pp0_iter18_reg;
                bayerWindow_32_reg_9726_pp0_iter20_reg <= bayerWindow_32_reg_9726_pp0_iter19_reg;
                bayerWindow_32_reg_9726_pp0_iter21_reg <= bayerWindow_32_reg_9726_pp0_iter20_reg;
                bayerWindow_32_reg_9726_pp0_iter22_reg <= bayerWindow_32_reg_9726_pp0_iter21_reg;
                bayerWindow_32_reg_9726_pp0_iter23_reg <= bayerWindow_32_reg_9726_pp0_iter22_reg;
                bayerWindow_32_reg_9726_pp0_iter24_reg <= bayerWindow_32_reg_9726_pp0_iter23_reg;
                bayerWindow_32_reg_9726_pp0_iter4_reg <= bayerWindow_32_reg_9726;
                bayerWindow_32_reg_9726_pp0_iter5_reg <= bayerWindow_32_reg_9726_pp0_iter4_reg;
                bayerWindow_32_reg_9726_pp0_iter6_reg <= bayerWindow_32_reg_9726_pp0_iter5_reg;
                bayerWindow_32_reg_9726_pp0_iter7_reg <= bayerWindow_32_reg_9726_pp0_iter6_reg;
                bayerWindow_32_reg_9726_pp0_iter8_reg <= bayerWindow_32_reg_9726_pp0_iter7_reg;
                bayerWindow_32_reg_9726_pp0_iter9_reg <= bayerWindow_32_reg_9726_pp0_iter8_reg;
                bayerWindow_34_reg_9731_pp0_iter10_reg <= bayerWindow_34_reg_9731_pp0_iter9_reg;
                bayerWindow_34_reg_9731_pp0_iter11_reg <= bayerWindow_34_reg_9731_pp0_iter10_reg;
                bayerWindow_34_reg_9731_pp0_iter12_reg <= bayerWindow_34_reg_9731_pp0_iter11_reg;
                bayerWindow_34_reg_9731_pp0_iter13_reg <= bayerWindow_34_reg_9731_pp0_iter12_reg;
                bayerWindow_34_reg_9731_pp0_iter14_reg <= bayerWindow_34_reg_9731_pp0_iter13_reg;
                bayerWindow_34_reg_9731_pp0_iter15_reg <= bayerWindow_34_reg_9731_pp0_iter14_reg;
                bayerWindow_34_reg_9731_pp0_iter16_reg <= bayerWindow_34_reg_9731_pp0_iter15_reg;
                bayerWindow_34_reg_9731_pp0_iter17_reg <= bayerWindow_34_reg_9731_pp0_iter16_reg;
                bayerWindow_34_reg_9731_pp0_iter18_reg <= bayerWindow_34_reg_9731_pp0_iter17_reg;
                bayerWindow_34_reg_9731_pp0_iter19_reg <= bayerWindow_34_reg_9731_pp0_iter18_reg;
                bayerWindow_34_reg_9731_pp0_iter20_reg <= bayerWindow_34_reg_9731_pp0_iter19_reg;
                bayerWindow_34_reg_9731_pp0_iter21_reg <= bayerWindow_34_reg_9731_pp0_iter20_reg;
                bayerWindow_34_reg_9731_pp0_iter22_reg <= bayerWindow_34_reg_9731_pp0_iter21_reg;
                bayerWindow_34_reg_9731_pp0_iter23_reg <= bayerWindow_34_reg_9731_pp0_iter22_reg;
                bayerWindow_34_reg_9731_pp0_iter24_reg <= bayerWindow_34_reg_9731_pp0_iter23_reg;
                bayerWindow_34_reg_9731_pp0_iter4_reg <= bayerWindow_34_reg_9731;
                bayerWindow_34_reg_9731_pp0_iter5_reg <= bayerWindow_34_reg_9731_pp0_iter4_reg;
                bayerWindow_34_reg_9731_pp0_iter6_reg <= bayerWindow_34_reg_9731_pp0_iter5_reg;
                bayerWindow_34_reg_9731_pp0_iter7_reg <= bayerWindow_34_reg_9731_pp0_iter6_reg;
                bayerWindow_34_reg_9731_pp0_iter8_reg <= bayerWindow_34_reg_9731_pp0_iter7_reg;
                bayerWindow_34_reg_9731_pp0_iter9_reg <= bayerWindow_34_reg_9731_pp0_iter8_reg;
                bayerWindow_35_reg_9737_pp0_iter10_reg <= bayerWindow_35_reg_9737_pp0_iter9_reg;
                bayerWindow_35_reg_9737_pp0_iter11_reg <= bayerWindow_35_reg_9737_pp0_iter10_reg;
                bayerWindow_35_reg_9737_pp0_iter12_reg <= bayerWindow_35_reg_9737_pp0_iter11_reg;
                bayerWindow_35_reg_9737_pp0_iter13_reg <= bayerWindow_35_reg_9737_pp0_iter12_reg;
                bayerWindow_35_reg_9737_pp0_iter14_reg <= bayerWindow_35_reg_9737_pp0_iter13_reg;
                bayerWindow_35_reg_9737_pp0_iter15_reg <= bayerWindow_35_reg_9737_pp0_iter14_reg;
                bayerWindow_35_reg_9737_pp0_iter16_reg <= bayerWindow_35_reg_9737_pp0_iter15_reg;
                bayerWindow_35_reg_9737_pp0_iter17_reg <= bayerWindow_35_reg_9737_pp0_iter16_reg;
                bayerWindow_35_reg_9737_pp0_iter18_reg <= bayerWindow_35_reg_9737_pp0_iter17_reg;
                bayerWindow_35_reg_9737_pp0_iter19_reg <= bayerWindow_35_reg_9737_pp0_iter18_reg;
                bayerWindow_35_reg_9737_pp0_iter20_reg <= bayerWindow_35_reg_9737_pp0_iter19_reg;
                bayerWindow_35_reg_9737_pp0_iter21_reg <= bayerWindow_35_reg_9737_pp0_iter20_reg;
                bayerWindow_35_reg_9737_pp0_iter22_reg <= bayerWindow_35_reg_9737_pp0_iter21_reg;
                bayerWindow_35_reg_9737_pp0_iter23_reg <= bayerWindow_35_reg_9737_pp0_iter22_reg;
                bayerWindow_35_reg_9737_pp0_iter24_reg <= bayerWindow_35_reg_9737_pp0_iter23_reg;
                bayerWindow_35_reg_9737_pp0_iter4_reg <= bayerWindow_35_reg_9737;
                bayerWindow_35_reg_9737_pp0_iter5_reg <= bayerWindow_35_reg_9737_pp0_iter4_reg;
                bayerWindow_35_reg_9737_pp0_iter6_reg <= bayerWindow_35_reg_9737_pp0_iter5_reg;
                bayerWindow_35_reg_9737_pp0_iter7_reg <= bayerWindow_35_reg_9737_pp0_iter6_reg;
                bayerWindow_35_reg_9737_pp0_iter8_reg <= bayerWindow_35_reg_9737_pp0_iter7_reg;
                bayerWindow_35_reg_9737_pp0_iter9_reg <= bayerWindow_35_reg_9737_pp0_iter8_reg;
                bayerWindow_36_reg_9743_pp0_iter10_reg <= bayerWindow_36_reg_9743_pp0_iter9_reg;
                bayerWindow_36_reg_9743_pp0_iter11_reg <= bayerWindow_36_reg_9743_pp0_iter10_reg;
                bayerWindow_36_reg_9743_pp0_iter12_reg <= bayerWindow_36_reg_9743_pp0_iter11_reg;
                bayerWindow_36_reg_9743_pp0_iter13_reg <= bayerWindow_36_reg_9743_pp0_iter12_reg;
                bayerWindow_36_reg_9743_pp0_iter14_reg <= bayerWindow_36_reg_9743_pp0_iter13_reg;
                bayerWindow_36_reg_9743_pp0_iter15_reg <= bayerWindow_36_reg_9743_pp0_iter14_reg;
                bayerWindow_36_reg_9743_pp0_iter16_reg <= bayerWindow_36_reg_9743_pp0_iter15_reg;
                bayerWindow_36_reg_9743_pp0_iter17_reg <= bayerWindow_36_reg_9743_pp0_iter16_reg;
                bayerWindow_36_reg_9743_pp0_iter18_reg <= bayerWindow_36_reg_9743_pp0_iter17_reg;
                bayerWindow_36_reg_9743_pp0_iter19_reg <= bayerWindow_36_reg_9743_pp0_iter18_reg;
                bayerWindow_36_reg_9743_pp0_iter20_reg <= bayerWindow_36_reg_9743_pp0_iter19_reg;
                bayerWindow_36_reg_9743_pp0_iter21_reg <= bayerWindow_36_reg_9743_pp0_iter20_reg;
                bayerWindow_36_reg_9743_pp0_iter22_reg <= bayerWindow_36_reg_9743_pp0_iter21_reg;
                bayerWindow_36_reg_9743_pp0_iter23_reg <= bayerWindow_36_reg_9743_pp0_iter22_reg;
                bayerWindow_36_reg_9743_pp0_iter24_reg <= bayerWindow_36_reg_9743_pp0_iter23_reg;
                bayerWindow_36_reg_9743_pp0_iter4_reg <= bayerWindow_36_reg_9743;
                bayerWindow_36_reg_9743_pp0_iter5_reg <= bayerWindow_36_reg_9743_pp0_iter4_reg;
                bayerWindow_36_reg_9743_pp0_iter6_reg <= bayerWindow_36_reg_9743_pp0_iter5_reg;
                bayerWindow_36_reg_9743_pp0_iter7_reg <= bayerWindow_36_reg_9743_pp0_iter6_reg;
                bayerWindow_36_reg_9743_pp0_iter8_reg <= bayerWindow_36_reg_9743_pp0_iter7_reg;
                bayerWindow_36_reg_9743_pp0_iter9_reg <= bayerWindow_36_reg_9743_pp0_iter8_reg;
                bayerWindow_38_reg_9748_pp0_iter10_reg <= bayerWindow_38_reg_9748_pp0_iter9_reg;
                bayerWindow_38_reg_9748_pp0_iter11_reg <= bayerWindow_38_reg_9748_pp0_iter10_reg;
                bayerWindow_38_reg_9748_pp0_iter12_reg <= bayerWindow_38_reg_9748_pp0_iter11_reg;
                bayerWindow_38_reg_9748_pp0_iter13_reg <= bayerWindow_38_reg_9748_pp0_iter12_reg;
                bayerWindow_38_reg_9748_pp0_iter14_reg <= bayerWindow_38_reg_9748_pp0_iter13_reg;
                bayerWindow_38_reg_9748_pp0_iter15_reg <= bayerWindow_38_reg_9748_pp0_iter14_reg;
                bayerWindow_38_reg_9748_pp0_iter16_reg <= bayerWindow_38_reg_9748_pp0_iter15_reg;
                bayerWindow_38_reg_9748_pp0_iter17_reg <= bayerWindow_38_reg_9748_pp0_iter16_reg;
                bayerWindow_38_reg_9748_pp0_iter18_reg <= bayerWindow_38_reg_9748_pp0_iter17_reg;
                bayerWindow_38_reg_9748_pp0_iter19_reg <= bayerWindow_38_reg_9748_pp0_iter18_reg;
                bayerWindow_38_reg_9748_pp0_iter20_reg <= bayerWindow_38_reg_9748_pp0_iter19_reg;
                bayerWindow_38_reg_9748_pp0_iter21_reg <= bayerWindow_38_reg_9748_pp0_iter20_reg;
                bayerWindow_38_reg_9748_pp0_iter22_reg <= bayerWindow_38_reg_9748_pp0_iter21_reg;
                bayerWindow_38_reg_9748_pp0_iter23_reg <= bayerWindow_38_reg_9748_pp0_iter22_reg;
                bayerWindow_38_reg_9748_pp0_iter24_reg <= bayerWindow_38_reg_9748_pp0_iter23_reg;
                bayerWindow_38_reg_9748_pp0_iter4_reg <= bayerWindow_38_reg_9748;
                bayerWindow_38_reg_9748_pp0_iter5_reg <= bayerWindow_38_reg_9748_pp0_iter4_reg;
                bayerWindow_38_reg_9748_pp0_iter6_reg <= bayerWindow_38_reg_9748_pp0_iter5_reg;
                bayerWindow_38_reg_9748_pp0_iter7_reg <= bayerWindow_38_reg_9748_pp0_iter6_reg;
                bayerWindow_38_reg_9748_pp0_iter8_reg <= bayerWindow_38_reg_9748_pp0_iter7_reg;
                bayerWindow_38_reg_9748_pp0_iter9_reg <= bayerWindow_38_reg_9748_pp0_iter8_reg;
                bayerWindow_39_reg_9754_pp0_iter10_reg <= bayerWindow_39_reg_9754_pp0_iter9_reg;
                bayerWindow_39_reg_9754_pp0_iter11_reg <= bayerWindow_39_reg_9754_pp0_iter10_reg;
                bayerWindow_39_reg_9754_pp0_iter12_reg <= bayerWindow_39_reg_9754_pp0_iter11_reg;
                bayerWindow_39_reg_9754_pp0_iter13_reg <= bayerWindow_39_reg_9754_pp0_iter12_reg;
                bayerWindow_39_reg_9754_pp0_iter14_reg <= bayerWindow_39_reg_9754_pp0_iter13_reg;
                bayerWindow_39_reg_9754_pp0_iter15_reg <= bayerWindow_39_reg_9754_pp0_iter14_reg;
                bayerWindow_39_reg_9754_pp0_iter16_reg <= bayerWindow_39_reg_9754_pp0_iter15_reg;
                bayerWindow_39_reg_9754_pp0_iter17_reg <= bayerWindow_39_reg_9754_pp0_iter16_reg;
                bayerWindow_39_reg_9754_pp0_iter18_reg <= bayerWindow_39_reg_9754_pp0_iter17_reg;
                bayerWindow_39_reg_9754_pp0_iter19_reg <= bayerWindow_39_reg_9754_pp0_iter18_reg;
                bayerWindow_39_reg_9754_pp0_iter20_reg <= bayerWindow_39_reg_9754_pp0_iter19_reg;
                bayerWindow_39_reg_9754_pp0_iter21_reg <= bayerWindow_39_reg_9754_pp0_iter20_reg;
                bayerWindow_39_reg_9754_pp0_iter22_reg <= bayerWindow_39_reg_9754_pp0_iter21_reg;
                bayerWindow_39_reg_9754_pp0_iter23_reg <= bayerWindow_39_reg_9754_pp0_iter22_reg;
                bayerWindow_39_reg_9754_pp0_iter24_reg <= bayerWindow_39_reg_9754_pp0_iter23_reg;
                bayerWindow_39_reg_9754_pp0_iter4_reg <= bayerWindow_39_reg_9754;
                bayerWindow_39_reg_9754_pp0_iter5_reg <= bayerWindow_39_reg_9754_pp0_iter4_reg;
                bayerWindow_39_reg_9754_pp0_iter6_reg <= bayerWindow_39_reg_9754_pp0_iter5_reg;
                bayerWindow_39_reg_9754_pp0_iter7_reg <= bayerWindow_39_reg_9754_pp0_iter6_reg;
                bayerWindow_39_reg_9754_pp0_iter8_reg <= bayerWindow_39_reg_9754_pp0_iter7_reg;
                bayerWindow_39_reg_9754_pp0_iter9_reg <= bayerWindow_39_reg_9754_pp0_iter8_reg;
                bayerWindow_40_reg_9760_pp0_iter10_reg <= bayerWindow_40_reg_9760_pp0_iter9_reg;
                bayerWindow_40_reg_9760_pp0_iter11_reg <= bayerWindow_40_reg_9760_pp0_iter10_reg;
                bayerWindow_40_reg_9760_pp0_iter12_reg <= bayerWindow_40_reg_9760_pp0_iter11_reg;
                bayerWindow_40_reg_9760_pp0_iter13_reg <= bayerWindow_40_reg_9760_pp0_iter12_reg;
                bayerWindow_40_reg_9760_pp0_iter14_reg <= bayerWindow_40_reg_9760_pp0_iter13_reg;
                bayerWindow_40_reg_9760_pp0_iter15_reg <= bayerWindow_40_reg_9760_pp0_iter14_reg;
                bayerWindow_40_reg_9760_pp0_iter16_reg <= bayerWindow_40_reg_9760_pp0_iter15_reg;
                bayerWindow_40_reg_9760_pp0_iter17_reg <= bayerWindow_40_reg_9760_pp0_iter16_reg;
                bayerWindow_40_reg_9760_pp0_iter18_reg <= bayerWindow_40_reg_9760_pp0_iter17_reg;
                bayerWindow_40_reg_9760_pp0_iter19_reg <= bayerWindow_40_reg_9760_pp0_iter18_reg;
                bayerWindow_40_reg_9760_pp0_iter20_reg <= bayerWindow_40_reg_9760_pp0_iter19_reg;
                bayerWindow_40_reg_9760_pp0_iter21_reg <= bayerWindow_40_reg_9760_pp0_iter20_reg;
                bayerWindow_40_reg_9760_pp0_iter22_reg <= bayerWindow_40_reg_9760_pp0_iter21_reg;
                bayerWindow_40_reg_9760_pp0_iter23_reg <= bayerWindow_40_reg_9760_pp0_iter22_reg;
                bayerWindow_40_reg_9760_pp0_iter24_reg <= bayerWindow_40_reg_9760_pp0_iter23_reg;
                bayerWindow_40_reg_9760_pp0_iter4_reg <= bayerWindow_40_reg_9760;
                bayerWindow_40_reg_9760_pp0_iter5_reg <= bayerWindow_40_reg_9760_pp0_iter4_reg;
                bayerWindow_40_reg_9760_pp0_iter6_reg <= bayerWindow_40_reg_9760_pp0_iter5_reg;
                bayerWindow_40_reg_9760_pp0_iter7_reg <= bayerWindow_40_reg_9760_pp0_iter6_reg;
                bayerWindow_40_reg_9760_pp0_iter8_reg <= bayerWindow_40_reg_9760_pp0_iter7_reg;
                bayerWindow_40_reg_9760_pp0_iter9_reg <= bayerWindow_40_reg_9760_pp0_iter8_reg;
                bayerWindow_42_reg_9765_pp0_iter10_reg <= bayerWindow_42_reg_9765_pp0_iter9_reg;
                bayerWindow_42_reg_9765_pp0_iter11_reg <= bayerWindow_42_reg_9765_pp0_iter10_reg;
                bayerWindow_42_reg_9765_pp0_iter12_reg <= bayerWindow_42_reg_9765_pp0_iter11_reg;
                bayerWindow_42_reg_9765_pp0_iter13_reg <= bayerWindow_42_reg_9765_pp0_iter12_reg;
                bayerWindow_42_reg_9765_pp0_iter14_reg <= bayerWindow_42_reg_9765_pp0_iter13_reg;
                bayerWindow_42_reg_9765_pp0_iter15_reg <= bayerWindow_42_reg_9765_pp0_iter14_reg;
                bayerWindow_42_reg_9765_pp0_iter16_reg <= bayerWindow_42_reg_9765_pp0_iter15_reg;
                bayerWindow_42_reg_9765_pp0_iter17_reg <= bayerWindow_42_reg_9765_pp0_iter16_reg;
                bayerWindow_42_reg_9765_pp0_iter18_reg <= bayerWindow_42_reg_9765_pp0_iter17_reg;
                bayerWindow_42_reg_9765_pp0_iter19_reg <= bayerWindow_42_reg_9765_pp0_iter18_reg;
                bayerWindow_42_reg_9765_pp0_iter20_reg <= bayerWindow_42_reg_9765_pp0_iter19_reg;
                bayerWindow_42_reg_9765_pp0_iter21_reg <= bayerWindow_42_reg_9765_pp0_iter20_reg;
                bayerWindow_42_reg_9765_pp0_iter22_reg <= bayerWindow_42_reg_9765_pp0_iter21_reg;
                bayerWindow_42_reg_9765_pp0_iter23_reg <= bayerWindow_42_reg_9765_pp0_iter22_reg;
                bayerWindow_42_reg_9765_pp0_iter24_reg <= bayerWindow_42_reg_9765_pp0_iter23_reg;
                bayerWindow_42_reg_9765_pp0_iter4_reg <= bayerWindow_42_reg_9765;
                bayerWindow_42_reg_9765_pp0_iter5_reg <= bayerWindow_42_reg_9765_pp0_iter4_reg;
                bayerWindow_42_reg_9765_pp0_iter6_reg <= bayerWindow_42_reg_9765_pp0_iter5_reg;
                bayerWindow_42_reg_9765_pp0_iter7_reg <= bayerWindow_42_reg_9765_pp0_iter6_reg;
                bayerWindow_42_reg_9765_pp0_iter8_reg <= bayerWindow_42_reg_9765_pp0_iter7_reg;
                bayerWindow_42_reg_9765_pp0_iter9_reg <= bayerWindow_42_reg_9765_pp0_iter8_reg;
                bayerWindow_43_reg_9771_pp0_iter10_reg <= bayerWindow_43_reg_9771_pp0_iter9_reg;
                bayerWindow_43_reg_9771_pp0_iter11_reg <= bayerWindow_43_reg_9771_pp0_iter10_reg;
                bayerWindow_43_reg_9771_pp0_iter12_reg <= bayerWindow_43_reg_9771_pp0_iter11_reg;
                bayerWindow_43_reg_9771_pp0_iter13_reg <= bayerWindow_43_reg_9771_pp0_iter12_reg;
                bayerWindow_43_reg_9771_pp0_iter14_reg <= bayerWindow_43_reg_9771_pp0_iter13_reg;
                bayerWindow_43_reg_9771_pp0_iter15_reg <= bayerWindow_43_reg_9771_pp0_iter14_reg;
                bayerWindow_43_reg_9771_pp0_iter16_reg <= bayerWindow_43_reg_9771_pp0_iter15_reg;
                bayerWindow_43_reg_9771_pp0_iter17_reg <= bayerWindow_43_reg_9771_pp0_iter16_reg;
                bayerWindow_43_reg_9771_pp0_iter18_reg <= bayerWindow_43_reg_9771_pp0_iter17_reg;
                bayerWindow_43_reg_9771_pp0_iter19_reg <= bayerWindow_43_reg_9771_pp0_iter18_reg;
                bayerWindow_43_reg_9771_pp0_iter20_reg <= bayerWindow_43_reg_9771_pp0_iter19_reg;
                bayerWindow_43_reg_9771_pp0_iter21_reg <= bayerWindow_43_reg_9771_pp0_iter20_reg;
                bayerWindow_43_reg_9771_pp0_iter22_reg <= bayerWindow_43_reg_9771_pp0_iter21_reg;
                bayerWindow_43_reg_9771_pp0_iter23_reg <= bayerWindow_43_reg_9771_pp0_iter22_reg;
                bayerWindow_43_reg_9771_pp0_iter24_reg <= bayerWindow_43_reg_9771_pp0_iter23_reg;
                bayerWindow_43_reg_9771_pp0_iter4_reg <= bayerWindow_43_reg_9771;
                bayerWindow_43_reg_9771_pp0_iter5_reg <= bayerWindow_43_reg_9771_pp0_iter4_reg;
                bayerWindow_43_reg_9771_pp0_iter6_reg <= bayerWindow_43_reg_9771_pp0_iter5_reg;
                bayerWindow_43_reg_9771_pp0_iter7_reg <= bayerWindow_43_reg_9771_pp0_iter6_reg;
                bayerWindow_43_reg_9771_pp0_iter8_reg <= bayerWindow_43_reg_9771_pp0_iter7_reg;
                bayerWindow_43_reg_9771_pp0_iter9_reg <= bayerWindow_43_reg_9771_pp0_iter8_reg;
                bayerWindow_44_reg_9777_pp0_iter10_reg <= bayerWindow_44_reg_9777_pp0_iter9_reg;
                bayerWindow_44_reg_9777_pp0_iter11_reg <= bayerWindow_44_reg_9777_pp0_iter10_reg;
                bayerWindow_44_reg_9777_pp0_iter12_reg <= bayerWindow_44_reg_9777_pp0_iter11_reg;
                bayerWindow_44_reg_9777_pp0_iter13_reg <= bayerWindow_44_reg_9777_pp0_iter12_reg;
                bayerWindow_44_reg_9777_pp0_iter14_reg <= bayerWindow_44_reg_9777_pp0_iter13_reg;
                bayerWindow_44_reg_9777_pp0_iter15_reg <= bayerWindow_44_reg_9777_pp0_iter14_reg;
                bayerWindow_44_reg_9777_pp0_iter16_reg <= bayerWindow_44_reg_9777_pp0_iter15_reg;
                bayerWindow_44_reg_9777_pp0_iter17_reg <= bayerWindow_44_reg_9777_pp0_iter16_reg;
                bayerWindow_44_reg_9777_pp0_iter18_reg <= bayerWindow_44_reg_9777_pp0_iter17_reg;
                bayerWindow_44_reg_9777_pp0_iter19_reg <= bayerWindow_44_reg_9777_pp0_iter18_reg;
                bayerWindow_44_reg_9777_pp0_iter20_reg <= bayerWindow_44_reg_9777_pp0_iter19_reg;
                bayerWindow_44_reg_9777_pp0_iter21_reg <= bayerWindow_44_reg_9777_pp0_iter20_reg;
                bayerWindow_44_reg_9777_pp0_iter22_reg <= bayerWindow_44_reg_9777_pp0_iter21_reg;
                bayerWindow_44_reg_9777_pp0_iter23_reg <= bayerWindow_44_reg_9777_pp0_iter22_reg;
                bayerWindow_44_reg_9777_pp0_iter24_reg <= bayerWindow_44_reg_9777_pp0_iter23_reg;
                bayerWindow_44_reg_9777_pp0_iter4_reg <= bayerWindow_44_reg_9777;
                bayerWindow_44_reg_9777_pp0_iter5_reg <= bayerWindow_44_reg_9777_pp0_iter4_reg;
                bayerWindow_44_reg_9777_pp0_iter6_reg <= bayerWindow_44_reg_9777_pp0_iter5_reg;
                bayerWindow_44_reg_9777_pp0_iter7_reg <= bayerWindow_44_reg_9777_pp0_iter6_reg;
                bayerWindow_44_reg_9777_pp0_iter8_reg <= bayerWindow_44_reg_9777_pp0_iter7_reg;
                bayerWindow_44_reg_9777_pp0_iter9_reg <= bayerWindow_44_reg_9777_pp0_iter8_reg;
                bayerWindow_46_reg_9782_pp0_iter10_reg <= bayerWindow_46_reg_9782_pp0_iter9_reg;
                bayerWindow_46_reg_9782_pp0_iter11_reg <= bayerWindow_46_reg_9782_pp0_iter10_reg;
                bayerWindow_46_reg_9782_pp0_iter12_reg <= bayerWindow_46_reg_9782_pp0_iter11_reg;
                bayerWindow_46_reg_9782_pp0_iter13_reg <= bayerWindow_46_reg_9782_pp0_iter12_reg;
                bayerWindow_46_reg_9782_pp0_iter14_reg <= bayerWindow_46_reg_9782_pp0_iter13_reg;
                bayerWindow_46_reg_9782_pp0_iter15_reg <= bayerWindow_46_reg_9782_pp0_iter14_reg;
                bayerWindow_46_reg_9782_pp0_iter16_reg <= bayerWindow_46_reg_9782_pp0_iter15_reg;
                bayerWindow_46_reg_9782_pp0_iter17_reg <= bayerWindow_46_reg_9782_pp0_iter16_reg;
                bayerWindow_46_reg_9782_pp0_iter18_reg <= bayerWindow_46_reg_9782_pp0_iter17_reg;
                bayerWindow_46_reg_9782_pp0_iter19_reg <= bayerWindow_46_reg_9782_pp0_iter18_reg;
                bayerWindow_46_reg_9782_pp0_iter20_reg <= bayerWindow_46_reg_9782_pp0_iter19_reg;
                bayerWindow_46_reg_9782_pp0_iter21_reg <= bayerWindow_46_reg_9782_pp0_iter20_reg;
                bayerWindow_46_reg_9782_pp0_iter22_reg <= bayerWindow_46_reg_9782_pp0_iter21_reg;
                bayerWindow_46_reg_9782_pp0_iter23_reg <= bayerWindow_46_reg_9782_pp0_iter22_reg;
                bayerWindow_46_reg_9782_pp0_iter24_reg <= bayerWindow_46_reg_9782_pp0_iter23_reg;
                bayerWindow_46_reg_9782_pp0_iter4_reg <= bayerWindow_46_reg_9782;
                bayerWindow_46_reg_9782_pp0_iter5_reg <= bayerWindow_46_reg_9782_pp0_iter4_reg;
                bayerWindow_46_reg_9782_pp0_iter6_reg <= bayerWindow_46_reg_9782_pp0_iter5_reg;
                bayerWindow_46_reg_9782_pp0_iter7_reg <= bayerWindow_46_reg_9782_pp0_iter6_reg;
                bayerWindow_46_reg_9782_pp0_iter8_reg <= bayerWindow_46_reg_9782_pp0_iter7_reg;
                bayerWindow_46_reg_9782_pp0_iter9_reg <= bayerWindow_46_reg_9782_pp0_iter8_reg;
                bayerWindow_47_reg_9788_pp0_iter10_reg <= bayerWindow_47_reg_9788_pp0_iter9_reg;
                bayerWindow_47_reg_9788_pp0_iter11_reg <= bayerWindow_47_reg_9788_pp0_iter10_reg;
                bayerWindow_47_reg_9788_pp0_iter12_reg <= bayerWindow_47_reg_9788_pp0_iter11_reg;
                bayerWindow_47_reg_9788_pp0_iter13_reg <= bayerWindow_47_reg_9788_pp0_iter12_reg;
                bayerWindow_47_reg_9788_pp0_iter14_reg <= bayerWindow_47_reg_9788_pp0_iter13_reg;
                bayerWindow_47_reg_9788_pp0_iter15_reg <= bayerWindow_47_reg_9788_pp0_iter14_reg;
                bayerWindow_47_reg_9788_pp0_iter16_reg <= bayerWindow_47_reg_9788_pp0_iter15_reg;
                bayerWindow_47_reg_9788_pp0_iter17_reg <= bayerWindow_47_reg_9788_pp0_iter16_reg;
                bayerWindow_47_reg_9788_pp0_iter18_reg <= bayerWindow_47_reg_9788_pp0_iter17_reg;
                bayerWindow_47_reg_9788_pp0_iter19_reg <= bayerWindow_47_reg_9788_pp0_iter18_reg;
                bayerWindow_47_reg_9788_pp0_iter20_reg <= bayerWindow_47_reg_9788_pp0_iter19_reg;
                bayerWindow_47_reg_9788_pp0_iter21_reg <= bayerWindow_47_reg_9788_pp0_iter20_reg;
                bayerWindow_47_reg_9788_pp0_iter22_reg <= bayerWindow_47_reg_9788_pp0_iter21_reg;
                bayerWindow_47_reg_9788_pp0_iter23_reg <= bayerWindow_47_reg_9788_pp0_iter22_reg;
                bayerWindow_47_reg_9788_pp0_iter24_reg <= bayerWindow_47_reg_9788_pp0_iter23_reg;
                bayerWindow_47_reg_9788_pp0_iter4_reg <= bayerWindow_47_reg_9788;
                bayerWindow_47_reg_9788_pp0_iter5_reg <= bayerWindow_47_reg_9788_pp0_iter4_reg;
                bayerWindow_47_reg_9788_pp0_iter6_reg <= bayerWindow_47_reg_9788_pp0_iter5_reg;
                bayerWindow_47_reg_9788_pp0_iter7_reg <= bayerWindow_47_reg_9788_pp0_iter6_reg;
                bayerWindow_47_reg_9788_pp0_iter8_reg <= bayerWindow_47_reg_9788_pp0_iter7_reg;
                bayerWindow_47_reg_9788_pp0_iter9_reg <= bayerWindow_47_reg_9788_pp0_iter8_reg;
                bayerWindow_48_reg_9794_pp0_iter10_reg <= bayerWindow_48_reg_9794_pp0_iter9_reg;
                bayerWindow_48_reg_9794_pp0_iter11_reg <= bayerWindow_48_reg_9794_pp0_iter10_reg;
                bayerWindow_48_reg_9794_pp0_iter12_reg <= bayerWindow_48_reg_9794_pp0_iter11_reg;
                bayerWindow_48_reg_9794_pp0_iter13_reg <= bayerWindow_48_reg_9794_pp0_iter12_reg;
                bayerWindow_48_reg_9794_pp0_iter14_reg <= bayerWindow_48_reg_9794_pp0_iter13_reg;
                bayerWindow_48_reg_9794_pp0_iter15_reg <= bayerWindow_48_reg_9794_pp0_iter14_reg;
                bayerWindow_48_reg_9794_pp0_iter16_reg <= bayerWindow_48_reg_9794_pp0_iter15_reg;
                bayerWindow_48_reg_9794_pp0_iter17_reg <= bayerWindow_48_reg_9794_pp0_iter16_reg;
                bayerWindow_48_reg_9794_pp0_iter18_reg <= bayerWindow_48_reg_9794_pp0_iter17_reg;
                bayerWindow_48_reg_9794_pp0_iter19_reg <= bayerWindow_48_reg_9794_pp0_iter18_reg;
                bayerWindow_48_reg_9794_pp0_iter20_reg <= bayerWindow_48_reg_9794_pp0_iter19_reg;
                bayerWindow_48_reg_9794_pp0_iter21_reg <= bayerWindow_48_reg_9794_pp0_iter20_reg;
                bayerWindow_48_reg_9794_pp0_iter22_reg <= bayerWindow_48_reg_9794_pp0_iter21_reg;
                bayerWindow_48_reg_9794_pp0_iter23_reg <= bayerWindow_48_reg_9794_pp0_iter22_reg;
                bayerWindow_48_reg_9794_pp0_iter24_reg <= bayerWindow_48_reg_9794_pp0_iter23_reg;
                bayerWindow_48_reg_9794_pp0_iter4_reg <= bayerWindow_48_reg_9794;
                bayerWindow_48_reg_9794_pp0_iter5_reg <= bayerWindow_48_reg_9794_pp0_iter4_reg;
                bayerWindow_48_reg_9794_pp0_iter6_reg <= bayerWindow_48_reg_9794_pp0_iter5_reg;
                bayerWindow_48_reg_9794_pp0_iter7_reg <= bayerWindow_48_reg_9794_pp0_iter6_reg;
                bayerWindow_48_reg_9794_pp0_iter8_reg <= bayerWindow_48_reg_9794_pp0_iter7_reg;
                bayerWindow_48_reg_9794_pp0_iter9_reg <= bayerWindow_48_reg_9794_pp0_iter8_reg;
                bayerWindow_50_reg_9613 <= bayerWindow_50_fu_2343_p1;
                bayerWindow_51_reg_9624 <= linebuf_yuv_3_q1(19 downto 10);
                bayerWindow_52_reg_9629 <= linebuf_yuv_3_q1(29 downto 20);
                bayerWindow_54_reg_9583 <= bayerWindow_54_fu_2309_p1;
                bayerWindow_55_reg_9595 <= linebuf_yuv_2_q1(19 downto 10);
                bayerWindow_56_reg_9601 <= linebuf_yuv_2_q1(29 downto 20);
                bayerWindow_57_reg_9607 <= linebuf_yuv_2_q1(39 downto 30);
                bayerWindow_58_reg_9553 <= bayerWindow_58_fu_2275_p1;
                bayerWindow_59_reg_9565 <= linebuf_yuv_1_q1(19 downto 10);
                bayerWindow_63_reg_9571 <= linebuf_yuv_1_q1(29 downto 20);
                bayerWindow_67_reg_9577 <= linebuf_yuv_1_q1(39 downto 30);
                bayerWindow_71_reg_9519 <= bayerWindow_71_fu_2241_p1;
                bayerWindow_75_reg_9532 <= linebuf_yuv_q1(19 downto 10);
                bayerWindow_79_reg_9539 <= linebuf_yuv_q1(29 downto 20);
                bayerWindow_85_reg_9546 <= linebuf_yuv_q1(39 downto 30);
                bayerWindow_90_reg_9509_pp0_iter10_reg <= bayerWindow_90_reg_9509_pp0_iter9_reg;
                bayerWindow_90_reg_9509_pp0_iter11_reg <= bayerWindow_90_reg_9509_pp0_iter10_reg;
                bayerWindow_90_reg_9509_pp0_iter12_reg <= bayerWindow_90_reg_9509_pp0_iter11_reg;
                bayerWindow_90_reg_9509_pp0_iter13_reg <= bayerWindow_90_reg_9509_pp0_iter12_reg;
                bayerWindow_90_reg_9509_pp0_iter14_reg <= bayerWindow_90_reg_9509_pp0_iter13_reg;
                bayerWindow_90_reg_9509_pp0_iter15_reg <= bayerWindow_90_reg_9509_pp0_iter14_reg;
                bayerWindow_90_reg_9509_pp0_iter16_reg <= bayerWindow_90_reg_9509_pp0_iter15_reg;
                bayerWindow_90_reg_9509_pp0_iter17_reg <= bayerWindow_90_reg_9509_pp0_iter16_reg;
                bayerWindow_90_reg_9509_pp0_iter18_reg <= bayerWindow_90_reg_9509_pp0_iter17_reg;
                bayerWindow_90_reg_9509_pp0_iter19_reg <= bayerWindow_90_reg_9509_pp0_iter18_reg;
                bayerWindow_90_reg_9509_pp0_iter20_reg <= bayerWindow_90_reg_9509_pp0_iter19_reg;
                bayerWindow_90_reg_9509_pp0_iter21_reg <= bayerWindow_90_reg_9509_pp0_iter20_reg;
                bayerWindow_90_reg_9509_pp0_iter22_reg <= bayerWindow_90_reg_9509_pp0_iter21_reg;
                bayerWindow_90_reg_9509_pp0_iter23_reg <= bayerWindow_90_reg_9509_pp0_iter22_reg;
                bayerWindow_90_reg_9509_pp0_iter24_reg <= bayerWindow_90_reg_9509_pp0_iter23_reg;
                bayerWindow_90_reg_9509_pp0_iter3_reg <= bayerWindow_90_reg_9509;
                bayerWindow_90_reg_9509_pp0_iter4_reg <= bayerWindow_90_reg_9509_pp0_iter3_reg;
                bayerWindow_90_reg_9509_pp0_iter5_reg <= bayerWindow_90_reg_9509_pp0_iter4_reg;
                bayerWindow_90_reg_9509_pp0_iter6_reg <= bayerWindow_90_reg_9509_pp0_iter5_reg;
                bayerWindow_90_reg_9509_pp0_iter7_reg <= bayerWindow_90_reg_9509_pp0_iter6_reg;
                bayerWindow_90_reg_9509_pp0_iter8_reg <= bayerWindow_90_reg_9509_pp0_iter7_reg;
                bayerWindow_90_reg_9509_pp0_iter9_reg <= bayerWindow_90_reg_9509_pp0_iter8_reg;
                bayerWindow_91_reg_9649_pp0_iter10_reg <= bayerWindow_91_reg_9649_pp0_iter9_reg;
                bayerWindow_91_reg_9649_pp0_iter11_reg <= bayerWindow_91_reg_9649_pp0_iter10_reg;
                bayerWindow_91_reg_9649_pp0_iter12_reg <= bayerWindow_91_reg_9649_pp0_iter11_reg;
                bayerWindow_91_reg_9649_pp0_iter13_reg <= bayerWindow_91_reg_9649_pp0_iter12_reg;
                bayerWindow_91_reg_9649_pp0_iter14_reg <= bayerWindow_91_reg_9649_pp0_iter13_reg;
                bayerWindow_91_reg_9649_pp0_iter15_reg <= bayerWindow_91_reg_9649_pp0_iter14_reg;
                bayerWindow_91_reg_9649_pp0_iter16_reg <= bayerWindow_91_reg_9649_pp0_iter15_reg;
                bayerWindow_91_reg_9649_pp0_iter17_reg <= bayerWindow_91_reg_9649_pp0_iter16_reg;
                bayerWindow_91_reg_9649_pp0_iter18_reg <= bayerWindow_91_reg_9649_pp0_iter17_reg;
                bayerWindow_91_reg_9649_pp0_iter19_reg <= bayerWindow_91_reg_9649_pp0_iter18_reg;
                bayerWindow_91_reg_9649_pp0_iter20_reg <= bayerWindow_91_reg_9649_pp0_iter19_reg;
                bayerWindow_91_reg_9649_pp0_iter21_reg <= bayerWindow_91_reg_9649_pp0_iter20_reg;
                bayerWindow_91_reg_9649_pp0_iter22_reg <= bayerWindow_91_reg_9649_pp0_iter21_reg;
                bayerWindow_91_reg_9649_pp0_iter23_reg <= bayerWindow_91_reg_9649_pp0_iter22_reg;
                bayerWindow_91_reg_9649_pp0_iter24_reg <= bayerWindow_91_reg_9649_pp0_iter23_reg;
                bayerWindow_91_reg_9649_pp0_iter4_reg <= bayerWindow_91_reg_9649;
                bayerWindow_91_reg_9649_pp0_iter5_reg <= bayerWindow_91_reg_9649_pp0_iter4_reg;
                bayerWindow_91_reg_9649_pp0_iter6_reg <= bayerWindow_91_reg_9649_pp0_iter5_reg;
                bayerWindow_91_reg_9649_pp0_iter7_reg <= bayerWindow_91_reg_9649_pp0_iter6_reg;
                bayerWindow_91_reg_9649_pp0_iter8_reg <= bayerWindow_91_reg_9649_pp0_iter7_reg;
                bayerWindow_91_reg_9649_pp0_iter9_reg <= bayerWindow_91_reg_9649_pp0_iter8_reg;
                bayerWindow_92_reg_9644_pp0_iter10_reg <= bayerWindow_92_reg_9644_pp0_iter9_reg;
                bayerWindow_92_reg_9644_pp0_iter11_reg <= bayerWindow_92_reg_9644_pp0_iter10_reg;
                bayerWindow_92_reg_9644_pp0_iter12_reg <= bayerWindow_92_reg_9644_pp0_iter11_reg;
                bayerWindow_92_reg_9644_pp0_iter13_reg <= bayerWindow_92_reg_9644_pp0_iter12_reg;
                bayerWindow_92_reg_9644_pp0_iter14_reg <= bayerWindow_92_reg_9644_pp0_iter13_reg;
                bayerWindow_92_reg_9644_pp0_iter15_reg <= bayerWindow_92_reg_9644_pp0_iter14_reg;
                bayerWindow_92_reg_9644_pp0_iter16_reg <= bayerWindow_92_reg_9644_pp0_iter15_reg;
                bayerWindow_92_reg_9644_pp0_iter17_reg <= bayerWindow_92_reg_9644_pp0_iter16_reg;
                bayerWindow_92_reg_9644_pp0_iter18_reg <= bayerWindow_92_reg_9644_pp0_iter17_reg;
                bayerWindow_92_reg_9644_pp0_iter19_reg <= bayerWindow_92_reg_9644_pp0_iter18_reg;
                bayerWindow_92_reg_9644_pp0_iter20_reg <= bayerWindow_92_reg_9644_pp0_iter19_reg;
                bayerWindow_92_reg_9644_pp0_iter21_reg <= bayerWindow_92_reg_9644_pp0_iter20_reg;
                bayerWindow_92_reg_9644_pp0_iter22_reg <= bayerWindow_92_reg_9644_pp0_iter21_reg;
                bayerWindow_92_reg_9644_pp0_iter23_reg <= bayerWindow_92_reg_9644_pp0_iter22_reg;
                bayerWindow_92_reg_9644_pp0_iter24_reg <= bayerWindow_92_reg_9644_pp0_iter23_reg;
                bayerWindow_92_reg_9644_pp0_iter4_reg <= bayerWindow_92_reg_9644;
                bayerWindow_92_reg_9644_pp0_iter5_reg <= bayerWindow_92_reg_9644_pp0_iter4_reg;
                bayerWindow_92_reg_9644_pp0_iter6_reg <= bayerWindow_92_reg_9644_pp0_iter5_reg;
                bayerWindow_92_reg_9644_pp0_iter7_reg <= bayerWindow_92_reg_9644_pp0_iter6_reg;
                bayerWindow_92_reg_9644_pp0_iter8_reg <= bayerWindow_92_reg_9644_pp0_iter7_reg;
                bayerWindow_92_reg_9644_pp0_iter9_reg <= bayerWindow_92_reg_9644_pp0_iter8_reg;
                bayerWindow_93_reg_9639_pp0_iter10_reg <= bayerWindow_93_reg_9639_pp0_iter9_reg;
                bayerWindow_93_reg_9639_pp0_iter11_reg <= bayerWindow_93_reg_9639_pp0_iter10_reg;
                bayerWindow_93_reg_9639_pp0_iter12_reg <= bayerWindow_93_reg_9639_pp0_iter11_reg;
                bayerWindow_93_reg_9639_pp0_iter13_reg <= bayerWindow_93_reg_9639_pp0_iter12_reg;
                bayerWindow_93_reg_9639_pp0_iter14_reg <= bayerWindow_93_reg_9639_pp0_iter13_reg;
                bayerWindow_93_reg_9639_pp0_iter15_reg <= bayerWindow_93_reg_9639_pp0_iter14_reg;
                bayerWindow_93_reg_9639_pp0_iter16_reg <= bayerWindow_93_reg_9639_pp0_iter15_reg;
                bayerWindow_93_reg_9639_pp0_iter17_reg <= bayerWindow_93_reg_9639_pp0_iter16_reg;
                bayerWindow_93_reg_9639_pp0_iter18_reg <= bayerWindow_93_reg_9639_pp0_iter17_reg;
                bayerWindow_93_reg_9639_pp0_iter19_reg <= bayerWindow_93_reg_9639_pp0_iter18_reg;
                bayerWindow_93_reg_9639_pp0_iter20_reg <= bayerWindow_93_reg_9639_pp0_iter19_reg;
                bayerWindow_93_reg_9639_pp0_iter21_reg <= bayerWindow_93_reg_9639_pp0_iter20_reg;
                bayerWindow_93_reg_9639_pp0_iter22_reg <= bayerWindow_93_reg_9639_pp0_iter21_reg;
                bayerWindow_93_reg_9639_pp0_iter23_reg <= bayerWindow_93_reg_9639_pp0_iter22_reg;
                bayerWindow_93_reg_9639_pp0_iter24_reg <= bayerWindow_93_reg_9639_pp0_iter23_reg;
                bayerWindow_93_reg_9639_pp0_iter4_reg <= bayerWindow_93_reg_9639;
                bayerWindow_93_reg_9639_pp0_iter5_reg <= bayerWindow_93_reg_9639_pp0_iter4_reg;
                bayerWindow_93_reg_9639_pp0_iter6_reg <= bayerWindow_93_reg_9639_pp0_iter5_reg;
                bayerWindow_93_reg_9639_pp0_iter7_reg <= bayerWindow_93_reg_9639_pp0_iter6_reg;
                bayerWindow_93_reg_9639_pp0_iter8_reg <= bayerWindow_93_reg_9639_pp0_iter7_reg;
                bayerWindow_93_reg_9639_pp0_iter9_reg <= bayerWindow_93_reg_9639_pp0_iter8_reg;
                bayerWindow_94_reg_9634_pp0_iter10_reg <= bayerWindow_94_reg_9634_pp0_iter9_reg;
                bayerWindow_94_reg_9634_pp0_iter11_reg <= bayerWindow_94_reg_9634_pp0_iter10_reg;
                bayerWindow_94_reg_9634_pp0_iter12_reg <= bayerWindow_94_reg_9634_pp0_iter11_reg;
                bayerWindow_94_reg_9634_pp0_iter13_reg <= bayerWindow_94_reg_9634_pp0_iter12_reg;
                bayerWindow_94_reg_9634_pp0_iter14_reg <= bayerWindow_94_reg_9634_pp0_iter13_reg;
                bayerWindow_94_reg_9634_pp0_iter15_reg <= bayerWindow_94_reg_9634_pp0_iter14_reg;
                bayerWindow_94_reg_9634_pp0_iter16_reg <= bayerWindow_94_reg_9634_pp0_iter15_reg;
                bayerWindow_94_reg_9634_pp0_iter17_reg <= bayerWindow_94_reg_9634_pp0_iter16_reg;
                bayerWindow_94_reg_9634_pp0_iter18_reg <= bayerWindow_94_reg_9634_pp0_iter17_reg;
                bayerWindow_94_reg_9634_pp0_iter19_reg <= bayerWindow_94_reg_9634_pp0_iter18_reg;
                bayerWindow_94_reg_9634_pp0_iter20_reg <= bayerWindow_94_reg_9634_pp0_iter19_reg;
                bayerWindow_94_reg_9634_pp0_iter21_reg <= bayerWindow_94_reg_9634_pp0_iter20_reg;
                bayerWindow_94_reg_9634_pp0_iter22_reg <= bayerWindow_94_reg_9634_pp0_iter21_reg;
                bayerWindow_94_reg_9634_pp0_iter23_reg <= bayerWindow_94_reg_9634_pp0_iter22_reg;
                bayerWindow_94_reg_9634_pp0_iter24_reg <= bayerWindow_94_reg_9634_pp0_iter23_reg;
                bayerWindow_94_reg_9634_pp0_iter4_reg <= bayerWindow_94_reg_9634;
                bayerWindow_94_reg_9634_pp0_iter5_reg <= bayerWindow_94_reg_9634_pp0_iter4_reg;
                bayerWindow_94_reg_9634_pp0_iter6_reg <= bayerWindow_94_reg_9634_pp0_iter5_reg;
                bayerWindow_94_reg_9634_pp0_iter7_reg <= bayerWindow_94_reg_9634_pp0_iter6_reg;
                bayerWindow_94_reg_9634_pp0_iter8_reg <= bayerWindow_94_reg_9634_pp0_iter7_reg;
                bayerWindow_94_reg_9634_pp0_iter9_reg <= bayerWindow_94_reg_9634_pp0_iter8_reg;
                cmp147_reg_9422_pp0_iter2_reg <= cmp147_reg_9422_pp0_iter1_reg;
                g_3_reg_1325_pp0_iter10_reg <= g_3_reg_1325_pp0_iter9_reg;
                g_3_reg_1325_pp0_iter11_reg <= g_3_reg_1325_pp0_iter10_reg;
                g_3_reg_1325_pp0_iter12_reg <= g_3_reg_1325_pp0_iter11_reg;
                g_3_reg_1325_pp0_iter13_reg <= g_3_reg_1325_pp0_iter12_reg;
                g_3_reg_1325_pp0_iter14_reg <= g_3_reg_1325_pp0_iter13_reg;
                g_3_reg_1325_pp0_iter15_reg <= g_3_reg_1325_pp0_iter14_reg;
                g_3_reg_1325_pp0_iter16_reg <= g_3_reg_1325_pp0_iter15_reg;
                g_3_reg_1325_pp0_iter17_reg <= g_3_reg_1325_pp0_iter16_reg;
                g_3_reg_1325_pp0_iter18_reg <= g_3_reg_1325_pp0_iter17_reg;
                g_3_reg_1325_pp0_iter19_reg <= g_3_reg_1325_pp0_iter18_reg;
                g_3_reg_1325_pp0_iter20_reg <= g_3_reg_1325_pp0_iter19_reg;
                g_3_reg_1325_pp0_iter21_reg <= g_3_reg_1325_pp0_iter20_reg;
                g_3_reg_1325_pp0_iter22_reg <= g_3_reg_1325_pp0_iter21_reg;
                g_3_reg_1325_pp0_iter23_reg <= g_3_reg_1325_pp0_iter22_reg;
                g_3_reg_1325_pp0_iter5_reg <= g_3_reg_1325;
                g_3_reg_1325_pp0_iter6_reg <= g_3_reg_1325_pp0_iter5_reg;
                g_3_reg_1325_pp0_iter7_reg <= g_3_reg_1325_pp0_iter6_reg;
                g_3_reg_1325_pp0_iter8_reg <= g_3_reg_1325_pp0_iter7_reg;
                g_3_reg_1325_pp0_iter9_reg <= g_3_reg_1325_pp0_iter8_reg;
                g_6_reg_1203_pp0_iter10_reg <= g_6_reg_1203_pp0_iter9_reg;
                g_6_reg_1203_pp0_iter11_reg <= g_6_reg_1203_pp0_iter10_reg;
                g_6_reg_1203_pp0_iter12_reg <= g_6_reg_1203_pp0_iter11_reg;
                g_6_reg_1203_pp0_iter13_reg <= g_6_reg_1203_pp0_iter12_reg;
                g_6_reg_1203_pp0_iter14_reg <= g_6_reg_1203_pp0_iter13_reg;
                g_6_reg_1203_pp0_iter15_reg <= g_6_reg_1203_pp0_iter14_reg;
                g_6_reg_1203_pp0_iter16_reg <= g_6_reg_1203_pp0_iter15_reg;
                g_6_reg_1203_pp0_iter17_reg <= g_6_reg_1203_pp0_iter16_reg;
                g_6_reg_1203_pp0_iter18_reg <= g_6_reg_1203_pp0_iter17_reg;
                g_6_reg_1203_pp0_iter19_reg <= g_6_reg_1203_pp0_iter18_reg;
                g_6_reg_1203_pp0_iter20_reg <= g_6_reg_1203_pp0_iter19_reg;
                g_6_reg_1203_pp0_iter21_reg <= g_6_reg_1203_pp0_iter20_reg;
                g_6_reg_1203_pp0_iter22_reg <= g_6_reg_1203_pp0_iter21_reg;
                g_6_reg_1203_pp0_iter23_reg <= g_6_reg_1203_pp0_iter22_reg;
                g_6_reg_1203_pp0_iter4_reg <= g_6_reg_1203;
                g_6_reg_1203_pp0_iter5_reg <= g_6_reg_1203_pp0_iter4_reg;
                g_6_reg_1203_pp0_iter6_reg <= g_6_reg_1203_pp0_iter5_reg;
                g_6_reg_1203_pp0_iter7_reg <= g_6_reg_1203_pp0_iter6_reg;
                g_6_reg_1203_pp0_iter8_reg <= g_6_reg_1203_pp0_iter7_reg;
                g_6_reg_1203_pp0_iter9_reg <= g_6_reg_1203_pp0_iter8_reg;
                g_9_reg_1193_pp0_iter10_reg <= g_9_reg_1193_pp0_iter9_reg;
                g_9_reg_1193_pp0_iter11_reg <= g_9_reg_1193_pp0_iter10_reg;
                g_9_reg_1193_pp0_iter12_reg <= g_9_reg_1193_pp0_iter11_reg;
                g_9_reg_1193_pp0_iter13_reg <= g_9_reg_1193_pp0_iter12_reg;
                g_9_reg_1193_pp0_iter14_reg <= g_9_reg_1193_pp0_iter13_reg;
                g_9_reg_1193_pp0_iter15_reg <= g_9_reg_1193_pp0_iter14_reg;
                g_9_reg_1193_pp0_iter16_reg <= g_9_reg_1193_pp0_iter15_reg;
                g_9_reg_1193_pp0_iter17_reg <= g_9_reg_1193_pp0_iter16_reg;
                g_9_reg_1193_pp0_iter18_reg <= g_9_reg_1193_pp0_iter17_reg;
                g_9_reg_1193_pp0_iter19_reg <= g_9_reg_1193_pp0_iter18_reg;
                g_9_reg_1193_pp0_iter20_reg <= g_9_reg_1193_pp0_iter19_reg;
                g_9_reg_1193_pp0_iter21_reg <= g_9_reg_1193_pp0_iter20_reg;
                g_9_reg_1193_pp0_iter22_reg <= g_9_reg_1193_pp0_iter21_reg;
                g_9_reg_1193_pp0_iter23_reg <= g_9_reg_1193_pp0_iter22_reg;
                g_9_reg_1193_pp0_iter4_reg <= g_9_reg_1193;
                g_9_reg_1193_pp0_iter5_reg <= g_9_reg_1193_pp0_iter4_reg;
                g_9_reg_1193_pp0_iter6_reg <= g_9_reg_1193_pp0_iter5_reg;
                g_9_reg_1193_pp0_iter7_reg <= g_9_reg_1193_pp0_iter6_reg;
                g_9_reg_1193_pp0_iter8_reg <= g_9_reg_1193_pp0_iter7_reg;
                g_9_reg_1193_pp0_iter9_reg <= g_9_reg_1193_pp0_iter8_reg;
                g_reg_1335_pp0_iter10_reg <= g_reg_1335_pp0_iter9_reg;
                g_reg_1335_pp0_iter11_reg <= g_reg_1335_pp0_iter10_reg;
                g_reg_1335_pp0_iter12_reg <= g_reg_1335_pp0_iter11_reg;
                g_reg_1335_pp0_iter13_reg <= g_reg_1335_pp0_iter12_reg;
                g_reg_1335_pp0_iter14_reg <= g_reg_1335_pp0_iter13_reg;
                g_reg_1335_pp0_iter15_reg <= g_reg_1335_pp0_iter14_reg;
                g_reg_1335_pp0_iter16_reg <= g_reg_1335_pp0_iter15_reg;
                g_reg_1335_pp0_iter17_reg <= g_reg_1335_pp0_iter16_reg;
                g_reg_1335_pp0_iter18_reg <= g_reg_1335_pp0_iter17_reg;
                g_reg_1335_pp0_iter19_reg <= g_reg_1335_pp0_iter18_reg;
                g_reg_1335_pp0_iter20_reg <= g_reg_1335_pp0_iter19_reg;
                g_reg_1335_pp0_iter21_reg <= g_reg_1335_pp0_iter20_reg;
                g_reg_1335_pp0_iter22_reg <= g_reg_1335_pp0_iter21_reg;
                g_reg_1335_pp0_iter23_reg <= g_reg_1335_pp0_iter22_reg;
                g_reg_1335_pp0_iter5_reg <= g_reg_1335;
                g_reg_1335_pp0_iter6_reg <= g_reg_1335_pp0_iter5_reg;
                g_reg_1335_pp0_iter7_reg <= g_reg_1335_pp0_iter6_reg;
                g_reg_1335_pp0_iter8_reg <= g_reg_1335_pp0_iter7_reg;
                g_reg_1335_pp0_iter9_reg <= g_reg_1335_pp0_iter8_reg;
                icmp_ln318_reg_9409_pp0_iter10_reg <= icmp_ln318_reg_9409_pp0_iter9_reg;
                icmp_ln318_reg_9409_pp0_iter11_reg <= icmp_ln318_reg_9409_pp0_iter10_reg;
                icmp_ln318_reg_9409_pp0_iter12_reg <= icmp_ln318_reg_9409_pp0_iter11_reg;
                icmp_ln318_reg_9409_pp0_iter13_reg <= icmp_ln318_reg_9409_pp0_iter12_reg;
                icmp_ln318_reg_9409_pp0_iter14_reg <= icmp_ln318_reg_9409_pp0_iter13_reg;
                icmp_ln318_reg_9409_pp0_iter15_reg <= icmp_ln318_reg_9409_pp0_iter14_reg;
                icmp_ln318_reg_9409_pp0_iter16_reg <= icmp_ln318_reg_9409_pp0_iter15_reg;
                icmp_ln318_reg_9409_pp0_iter17_reg <= icmp_ln318_reg_9409_pp0_iter16_reg;
                icmp_ln318_reg_9409_pp0_iter18_reg <= icmp_ln318_reg_9409_pp0_iter17_reg;
                icmp_ln318_reg_9409_pp0_iter19_reg <= icmp_ln318_reg_9409_pp0_iter18_reg;
                icmp_ln318_reg_9409_pp0_iter20_reg <= icmp_ln318_reg_9409_pp0_iter19_reg;
                icmp_ln318_reg_9409_pp0_iter21_reg <= icmp_ln318_reg_9409_pp0_iter20_reg;
                icmp_ln318_reg_9409_pp0_iter22_reg <= icmp_ln318_reg_9409_pp0_iter21_reg;
                icmp_ln318_reg_9409_pp0_iter23_reg <= icmp_ln318_reg_9409_pp0_iter22_reg;
                icmp_ln318_reg_9409_pp0_iter24_reg <= icmp_ln318_reg_9409_pp0_iter23_reg;
                icmp_ln318_reg_9409_pp0_iter2_reg <= icmp_ln318_reg_9409_pp0_iter1_reg;
                icmp_ln318_reg_9409_pp0_iter3_reg <= icmp_ln318_reg_9409_pp0_iter2_reg;
                icmp_ln318_reg_9409_pp0_iter4_reg <= icmp_ln318_reg_9409_pp0_iter3_reg;
                icmp_ln318_reg_9409_pp0_iter5_reg <= icmp_ln318_reg_9409_pp0_iter4_reg;
                icmp_ln318_reg_9409_pp0_iter6_reg <= icmp_ln318_reg_9409_pp0_iter5_reg;
                icmp_ln318_reg_9409_pp0_iter7_reg <= icmp_ln318_reg_9409_pp0_iter6_reg;
                icmp_ln318_reg_9409_pp0_iter8_reg <= icmp_ln318_reg_9409_pp0_iter7_reg;
                icmp_ln318_reg_9409_pp0_iter9_reg <= icmp_ln318_reg_9409_pp0_iter8_reg;
                icmp_ln328_reg_9418_pp0_iter2_reg <= icmp_ln328_reg_9418_pp0_iter1_reg;
                linebuf_yuv_1_addr_reg_9466_pp0_iter2_reg <= linebuf_yuv_1_addr_reg_9466;
                linebuf_yuv_2_addr_reg_9472_pp0_iter2_reg <= linebuf_yuv_2_addr_reg_9472;
                linebuf_yuv_3_addr_reg_9478_pp0_iter2_reg <= linebuf_yuv_3_addr_reg_9478;
                lshr_ln501_10_reg_11862 <= grp_fu_7893_p2(17 downto 8);
                lshr_ln501_11_reg_11867 <= grp_fu_7901_p2(17 downto 8);
                lshr_ln501_12_reg_11872 <= grp_fu_7909_p2(17 downto 8);
                lshr_ln501_13_reg_11877 <= grp_fu_7917_p2(17 downto 8);
                lshr_ln501_14_reg_11882 <= grp_fu_7925_p2(17 downto 8);
                lshr_ln501_1_reg_11812 <= grp_fu_7813_p2(17 downto 8);
                lshr_ln501_2_reg_11817 <= grp_fu_7821_p2(17 downto 8);
                lshr_ln501_3_reg_11822 <= grp_fu_7829_p2(17 downto 8);
                lshr_ln501_4_reg_11827 <= grp_fu_7837_p2(17 downto 8);
                lshr_ln501_5_reg_11832 <= grp_fu_7845_p2(17 downto 8);
                lshr_ln501_6_reg_11837 <= grp_fu_7853_p2(17 downto 8);
                lshr_ln501_7_reg_11842 <= grp_fu_7861_p2(17 downto 8);
                lshr_ln501_8_reg_11847 <= grp_fu_7869_p2(17 downto 8);
                lshr_ln501_9_reg_11852 <= grp_fu_7877_p2(17 downto 8);
                lshr_ln501_s_reg_11857 <= grp_fu_7885_p2(17 downto 8);
                lshr_ln_reg_11807 <= grp_fu_7805_p2(17 downto 8);
                mean_10_reg_10851 <= mean_10_fu_5912_p3;
                mean_11_reg_10859 <= mean_11_fu_5947_p3;
                mean_12_reg_10867 <= mean_12_fu_5982_p3;
                mean_13_reg_10875 <= mean_13_fu_6017_p3;
                mean_14_reg_10883 <= mean_14_fu_6052_p3;
                mean_15_reg_10891 <= mean_15_fu_6087_p3;
                mean_1_reg_10779 <= mean_1_fu_5597_p3;
                mean_2_reg_10787 <= mean_2_fu_5632_p3;
                mean_3_reg_10795 <= mean_3_fu_5667_p3;
                mean_4_reg_10803 <= mean_4_fu_5702_p3;
                mean_5_reg_10811 <= mean_5_fu_5737_p3;
                mean_6_reg_10819 <= mean_6_fu_5772_p3;
                mean_7_reg_10827 <= mean_7_fu_5807_p3;
                mean_8_reg_10835 <= mean_8_fu_5842_p3;
                mean_9_reg_10843 <= mean_9_fu_5877_p3;
                mean_reg_10771 <= mean_fu_5562_p3;
                mul_ln504_10_reg_12072 <= grp_fu_8189_p2;
                mul_ln504_13_reg_12077 <= grp_fu_8216_p2;
                mul_ln504_14_reg_12082 <= grp_fu_8225_p2;
                mul_ln504_1_reg_12047 <= grp_fu_8108_p2;
                mul_ln504_2_reg_12052 <= grp_fu_8117_p2;
                mul_ln504_5_reg_12057 <= grp_fu_8144_p2;
                mul_ln504_6_reg_12062 <= grp_fu_8153_p2;
                mul_ln504_9_reg_12067 <= grp_fu_8180_p2;
                p_load126_reg_9702_pp0_iter10_reg <= p_load126_reg_9702_pp0_iter9_reg;
                p_load126_reg_9702_pp0_iter11_reg <= p_load126_reg_9702_pp0_iter10_reg;
                p_load126_reg_9702_pp0_iter12_reg <= p_load126_reg_9702_pp0_iter11_reg;
                p_load126_reg_9702_pp0_iter13_reg <= p_load126_reg_9702_pp0_iter12_reg;
                p_load126_reg_9702_pp0_iter14_reg <= p_load126_reg_9702_pp0_iter13_reg;
                p_load126_reg_9702_pp0_iter15_reg <= p_load126_reg_9702_pp0_iter14_reg;
                p_load126_reg_9702_pp0_iter16_reg <= p_load126_reg_9702_pp0_iter15_reg;
                p_load126_reg_9702_pp0_iter17_reg <= p_load126_reg_9702_pp0_iter16_reg;
                p_load126_reg_9702_pp0_iter18_reg <= p_load126_reg_9702_pp0_iter17_reg;
                p_load126_reg_9702_pp0_iter19_reg <= p_load126_reg_9702_pp0_iter18_reg;
                p_load126_reg_9702_pp0_iter20_reg <= p_load126_reg_9702_pp0_iter19_reg;
                p_load126_reg_9702_pp0_iter21_reg <= p_load126_reg_9702_pp0_iter20_reg;
                p_load126_reg_9702_pp0_iter22_reg <= p_load126_reg_9702_pp0_iter21_reg;
                p_load126_reg_9702_pp0_iter23_reg <= p_load126_reg_9702_pp0_iter22_reg;
                p_load126_reg_9702_pp0_iter24_reg <= p_load126_reg_9702_pp0_iter23_reg;
                p_load126_reg_9702_pp0_iter4_reg <= p_load126_reg_9702;
                p_load126_reg_9702_pp0_iter5_reg <= p_load126_reg_9702_pp0_iter4_reg;
                p_load126_reg_9702_pp0_iter6_reg <= p_load126_reg_9702_pp0_iter5_reg;
                p_load126_reg_9702_pp0_iter7_reg <= p_load126_reg_9702_pp0_iter6_reg;
                p_load126_reg_9702_pp0_iter8_reg <= p_load126_reg_9702_pp0_iter7_reg;
                p_load126_reg_9702_pp0_iter9_reg <= p_load126_reg_9702_pp0_iter8_reg;
                p_load127_reg_9696_pp0_iter10_reg <= p_load127_reg_9696_pp0_iter9_reg;
                p_load127_reg_9696_pp0_iter11_reg <= p_load127_reg_9696_pp0_iter10_reg;
                p_load127_reg_9696_pp0_iter12_reg <= p_load127_reg_9696_pp0_iter11_reg;
                p_load127_reg_9696_pp0_iter13_reg <= p_load127_reg_9696_pp0_iter12_reg;
                p_load127_reg_9696_pp0_iter14_reg <= p_load127_reg_9696_pp0_iter13_reg;
                p_load127_reg_9696_pp0_iter15_reg <= p_load127_reg_9696_pp0_iter14_reg;
                p_load127_reg_9696_pp0_iter16_reg <= p_load127_reg_9696_pp0_iter15_reg;
                p_load127_reg_9696_pp0_iter17_reg <= p_load127_reg_9696_pp0_iter16_reg;
                p_load127_reg_9696_pp0_iter18_reg <= p_load127_reg_9696_pp0_iter17_reg;
                p_load127_reg_9696_pp0_iter19_reg <= p_load127_reg_9696_pp0_iter18_reg;
                p_load127_reg_9696_pp0_iter20_reg <= p_load127_reg_9696_pp0_iter19_reg;
                p_load127_reg_9696_pp0_iter21_reg <= p_load127_reg_9696_pp0_iter20_reg;
                p_load127_reg_9696_pp0_iter22_reg <= p_load127_reg_9696_pp0_iter21_reg;
                p_load127_reg_9696_pp0_iter23_reg <= p_load127_reg_9696_pp0_iter22_reg;
                p_load127_reg_9696_pp0_iter24_reg <= p_load127_reg_9696_pp0_iter23_reg;
                p_load127_reg_9696_pp0_iter4_reg <= p_load127_reg_9696;
                p_load127_reg_9696_pp0_iter5_reg <= p_load127_reg_9696_pp0_iter4_reg;
                p_load127_reg_9696_pp0_iter6_reg <= p_load127_reg_9696_pp0_iter5_reg;
                p_load127_reg_9696_pp0_iter7_reg <= p_load127_reg_9696_pp0_iter6_reg;
                p_load127_reg_9696_pp0_iter8_reg <= p_load127_reg_9696_pp0_iter7_reg;
                p_load127_reg_9696_pp0_iter9_reg <= p_load127_reg_9696_pp0_iter8_reg;
                p_load128_reg_9690_pp0_iter10_reg <= p_load128_reg_9690_pp0_iter9_reg;
                p_load128_reg_9690_pp0_iter11_reg <= p_load128_reg_9690_pp0_iter10_reg;
                p_load128_reg_9690_pp0_iter12_reg <= p_load128_reg_9690_pp0_iter11_reg;
                p_load128_reg_9690_pp0_iter13_reg <= p_load128_reg_9690_pp0_iter12_reg;
                p_load128_reg_9690_pp0_iter14_reg <= p_load128_reg_9690_pp0_iter13_reg;
                p_load128_reg_9690_pp0_iter15_reg <= p_load128_reg_9690_pp0_iter14_reg;
                p_load128_reg_9690_pp0_iter16_reg <= p_load128_reg_9690_pp0_iter15_reg;
                p_load128_reg_9690_pp0_iter17_reg <= p_load128_reg_9690_pp0_iter16_reg;
                p_load128_reg_9690_pp0_iter18_reg <= p_load128_reg_9690_pp0_iter17_reg;
                p_load128_reg_9690_pp0_iter19_reg <= p_load128_reg_9690_pp0_iter18_reg;
                p_load128_reg_9690_pp0_iter20_reg <= p_load128_reg_9690_pp0_iter19_reg;
                p_load128_reg_9690_pp0_iter21_reg <= p_load128_reg_9690_pp0_iter20_reg;
                p_load128_reg_9690_pp0_iter22_reg <= p_load128_reg_9690_pp0_iter21_reg;
                p_load128_reg_9690_pp0_iter23_reg <= p_load128_reg_9690_pp0_iter22_reg;
                p_load128_reg_9690_pp0_iter24_reg <= p_load128_reg_9690_pp0_iter23_reg;
                p_load128_reg_9690_pp0_iter4_reg <= p_load128_reg_9690;
                p_load128_reg_9690_pp0_iter5_reg <= p_load128_reg_9690_pp0_iter4_reg;
                p_load128_reg_9690_pp0_iter6_reg <= p_load128_reg_9690_pp0_iter5_reg;
                p_load128_reg_9690_pp0_iter7_reg <= p_load128_reg_9690_pp0_iter6_reg;
                p_load128_reg_9690_pp0_iter8_reg <= p_load128_reg_9690_pp0_iter7_reg;
                p_load128_reg_9690_pp0_iter9_reg <= p_load128_reg_9690_pp0_iter8_reg;
                p_load129_reg_9684_pp0_iter10_reg <= p_load129_reg_9684_pp0_iter9_reg;
                p_load129_reg_9684_pp0_iter11_reg <= p_load129_reg_9684_pp0_iter10_reg;
                p_load129_reg_9684_pp0_iter12_reg <= p_load129_reg_9684_pp0_iter11_reg;
                p_load129_reg_9684_pp0_iter13_reg <= p_load129_reg_9684_pp0_iter12_reg;
                p_load129_reg_9684_pp0_iter14_reg <= p_load129_reg_9684_pp0_iter13_reg;
                p_load129_reg_9684_pp0_iter15_reg <= p_load129_reg_9684_pp0_iter14_reg;
                p_load129_reg_9684_pp0_iter16_reg <= p_load129_reg_9684_pp0_iter15_reg;
                p_load129_reg_9684_pp0_iter17_reg <= p_load129_reg_9684_pp0_iter16_reg;
                p_load129_reg_9684_pp0_iter18_reg <= p_load129_reg_9684_pp0_iter17_reg;
                p_load129_reg_9684_pp0_iter19_reg <= p_load129_reg_9684_pp0_iter18_reg;
                p_load129_reg_9684_pp0_iter20_reg <= p_load129_reg_9684_pp0_iter19_reg;
                p_load129_reg_9684_pp0_iter21_reg <= p_load129_reg_9684_pp0_iter20_reg;
                p_load129_reg_9684_pp0_iter22_reg <= p_load129_reg_9684_pp0_iter21_reg;
                p_load129_reg_9684_pp0_iter23_reg <= p_load129_reg_9684_pp0_iter22_reg;
                p_load129_reg_9684_pp0_iter24_reg <= p_load129_reg_9684_pp0_iter23_reg;
                p_load129_reg_9684_pp0_iter4_reg <= p_load129_reg_9684;
                p_load129_reg_9684_pp0_iter5_reg <= p_load129_reg_9684_pp0_iter4_reg;
                p_load129_reg_9684_pp0_iter6_reg <= p_load129_reg_9684_pp0_iter5_reg;
                p_load129_reg_9684_pp0_iter7_reg <= p_load129_reg_9684_pp0_iter6_reg;
                p_load129_reg_9684_pp0_iter8_reg <= p_load129_reg_9684_pp0_iter7_reg;
                p_load129_reg_9684_pp0_iter9_reg <= p_load129_reg_9684_pp0_iter8_reg;
                p_load130_reg_9678_pp0_iter10_reg <= p_load130_reg_9678_pp0_iter9_reg;
                p_load130_reg_9678_pp0_iter11_reg <= p_load130_reg_9678_pp0_iter10_reg;
                p_load130_reg_9678_pp0_iter12_reg <= p_load130_reg_9678_pp0_iter11_reg;
                p_load130_reg_9678_pp0_iter13_reg <= p_load130_reg_9678_pp0_iter12_reg;
                p_load130_reg_9678_pp0_iter14_reg <= p_load130_reg_9678_pp0_iter13_reg;
                p_load130_reg_9678_pp0_iter15_reg <= p_load130_reg_9678_pp0_iter14_reg;
                p_load130_reg_9678_pp0_iter16_reg <= p_load130_reg_9678_pp0_iter15_reg;
                p_load130_reg_9678_pp0_iter17_reg <= p_load130_reg_9678_pp0_iter16_reg;
                p_load130_reg_9678_pp0_iter18_reg <= p_load130_reg_9678_pp0_iter17_reg;
                p_load130_reg_9678_pp0_iter19_reg <= p_load130_reg_9678_pp0_iter18_reg;
                p_load130_reg_9678_pp0_iter20_reg <= p_load130_reg_9678_pp0_iter19_reg;
                p_load130_reg_9678_pp0_iter21_reg <= p_load130_reg_9678_pp0_iter20_reg;
                p_load130_reg_9678_pp0_iter22_reg <= p_load130_reg_9678_pp0_iter21_reg;
                p_load130_reg_9678_pp0_iter23_reg <= p_load130_reg_9678_pp0_iter22_reg;
                p_load130_reg_9678_pp0_iter24_reg <= p_load130_reg_9678_pp0_iter23_reg;
                p_load130_reg_9678_pp0_iter4_reg <= p_load130_reg_9678;
                p_load130_reg_9678_pp0_iter5_reg <= p_load130_reg_9678_pp0_iter4_reg;
                p_load130_reg_9678_pp0_iter6_reg <= p_load130_reg_9678_pp0_iter5_reg;
                p_load130_reg_9678_pp0_iter7_reg <= p_load130_reg_9678_pp0_iter6_reg;
                p_load130_reg_9678_pp0_iter8_reg <= p_load130_reg_9678_pp0_iter7_reg;
                p_load130_reg_9678_pp0_iter9_reg <= p_load130_reg_9678_pp0_iter8_reg;
                p_load131_reg_9672_pp0_iter10_reg <= p_load131_reg_9672_pp0_iter9_reg;
                p_load131_reg_9672_pp0_iter11_reg <= p_load131_reg_9672_pp0_iter10_reg;
                p_load131_reg_9672_pp0_iter12_reg <= p_load131_reg_9672_pp0_iter11_reg;
                p_load131_reg_9672_pp0_iter13_reg <= p_load131_reg_9672_pp0_iter12_reg;
                p_load131_reg_9672_pp0_iter14_reg <= p_load131_reg_9672_pp0_iter13_reg;
                p_load131_reg_9672_pp0_iter15_reg <= p_load131_reg_9672_pp0_iter14_reg;
                p_load131_reg_9672_pp0_iter16_reg <= p_load131_reg_9672_pp0_iter15_reg;
                p_load131_reg_9672_pp0_iter17_reg <= p_load131_reg_9672_pp0_iter16_reg;
                p_load131_reg_9672_pp0_iter18_reg <= p_load131_reg_9672_pp0_iter17_reg;
                p_load131_reg_9672_pp0_iter19_reg <= p_load131_reg_9672_pp0_iter18_reg;
                p_load131_reg_9672_pp0_iter20_reg <= p_load131_reg_9672_pp0_iter19_reg;
                p_load131_reg_9672_pp0_iter21_reg <= p_load131_reg_9672_pp0_iter20_reg;
                p_load131_reg_9672_pp0_iter22_reg <= p_load131_reg_9672_pp0_iter21_reg;
                p_load131_reg_9672_pp0_iter23_reg <= p_load131_reg_9672_pp0_iter22_reg;
                p_load131_reg_9672_pp0_iter24_reg <= p_load131_reg_9672_pp0_iter23_reg;
                p_load131_reg_9672_pp0_iter4_reg <= p_load131_reg_9672;
                p_load131_reg_9672_pp0_iter5_reg <= p_load131_reg_9672_pp0_iter4_reg;
                p_load131_reg_9672_pp0_iter6_reg <= p_load131_reg_9672_pp0_iter5_reg;
                p_load131_reg_9672_pp0_iter7_reg <= p_load131_reg_9672_pp0_iter6_reg;
                p_load131_reg_9672_pp0_iter8_reg <= p_load131_reg_9672_pp0_iter7_reg;
                p_load131_reg_9672_pp0_iter9_reg <= p_load131_reg_9672_pp0_iter8_reg;
                p_load132_reg_9666_pp0_iter10_reg <= p_load132_reg_9666_pp0_iter9_reg;
                p_load132_reg_9666_pp0_iter11_reg <= p_load132_reg_9666_pp0_iter10_reg;
                p_load132_reg_9666_pp0_iter12_reg <= p_load132_reg_9666_pp0_iter11_reg;
                p_load132_reg_9666_pp0_iter13_reg <= p_load132_reg_9666_pp0_iter12_reg;
                p_load132_reg_9666_pp0_iter14_reg <= p_load132_reg_9666_pp0_iter13_reg;
                p_load132_reg_9666_pp0_iter15_reg <= p_load132_reg_9666_pp0_iter14_reg;
                p_load132_reg_9666_pp0_iter16_reg <= p_load132_reg_9666_pp0_iter15_reg;
                p_load132_reg_9666_pp0_iter17_reg <= p_load132_reg_9666_pp0_iter16_reg;
                p_load132_reg_9666_pp0_iter18_reg <= p_load132_reg_9666_pp0_iter17_reg;
                p_load132_reg_9666_pp0_iter19_reg <= p_load132_reg_9666_pp0_iter18_reg;
                p_load132_reg_9666_pp0_iter20_reg <= p_load132_reg_9666_pp0_iter19_reg;
                p_load132_reg_9666_pp0_iter21_reg <= p_load132_reg_9666_pp0_iter20_reg;
                p_load132_reg_9666_pp0_iter22_reg <= p_load132_reg_9666_pp0_iter21_reg;
                p_load132_reg_9666_pp0_iter23_reg <= p_load132_reg_9666_pp0_iter22_reg;
                p_load132_reg_9666_pp0_iter24_reg <= p_load132_reg_9666_pp0_iter23_reg;
                p_load132_reg_9666_pp0_iter4_reg <= p_load132_reg_9666;
                p_load132_reg_9666_pp0_iter5_reg <= p_load132_reg_9666_pp0_iter4_reg;
                p_load132_reg_9666_pp0_iter6_reg <= p_load132_reg_9666_pp0_iter5_reg;
                p_load132_reg_9666_pp0_iter7_reg <= p_load132_reg_9666_pp0_iter6_reg;
                p_load132_reg_9666_pp0_iter8_reg <= p_load132_reg_9666_pp0_iter7_reg;
                p_load132_reg_9666_pp0_iter9_reg <= p_load132_reg_9666_pp0_iter8_reg;
                p_load133_reg_9660_pp0_iter10_reg <= p_load133_reg_9660_pp0_iter9_reg;
                p_load133_reg_9660_pp0_iter11_reg <= p_load133_reg_9660_pp0_iter10_reg;
                p_load133_reg_9660_pp0_iter12_reg <= p_load133_reg_9660_pp0_iter11_reg;
                p_load133_reg_9660_pp0_iter13_reg <= p_load133_reg_9660_pp0_iter12_reg;
                p_load133_reg_9660_pp0_iter14_reg <= p_load133_reg_9660_pp0_iter13_reg;
                p_load133_reg_9660_pp0_iter15_reg <= p_load133_reg_9660_pp0_iter14_reg;
                p_load133_reg_9660_pp0_iter16_reg <= p_load133_reg_9660_pp0_iter15_reg;
                p_load133_reg_9660_pp0_iter17_reg <= p_load133_reg_9660_pp0_iter16_reg;
                p_load133_reg_9660_pp0_iter18_reg <= p_load133_reg_9660_pp0_iter17_reg;
                p_load133_reg_9660_pp0_iter19_reg <= p_load133_reg_9660_pp0_iter18_reg;
                p_load133_reg_9660_pp0_iter20_reg <= p_load133_reg_9660_pp0_iter19_reg;
                p_load133_reg_9660_pp0_iter21_reg <= p_load133_reg_9660_pp0_iter20_reg;
                p_load133_reg_9660_pp0_iter22_reg <= p_load133_reg_9660_pp0_iter21_reg;
                p_load133_reg_9660_pp0_iter23_reg <= p_load133_reg_9660_pp0_iter22_reg;
                p_load133_reg_9660_pp0_iter24_reg <= p_load133_reg_9660_pp0_iter23_reg;
                p_load133_reg_9660_pp0_iter4_reg <= p_load133_reg_9660;
                p_load133_reg_9660_pp0_iter5_reg <= p_load133_reg_9660_pp0_iter4_reg;
                p_load133_reg_9660_pp0_iter6_reg <= p_load133_reg_9660_pp0_iter5_reg;
                p_load133_reg_9660_pp0_iter7_reg <= p_load133_reg_9660_pp0_iter6_reg;
                p_load133_reg_9660_pp0_iter8_reg <= p_load133_reg_9660_pp0_iter7_reg;
                p_load133_reg_9660_pp0_iter9_reg <= p_load133_reg_9660_pp0_iter8_reg;
                p_load134_reg_9654_pp0_iter10_reg <= p_load134_reg_9654_pp0_iter9_reg;
                p_load134_reg_9654_pp0_iter11_reg <= p_load134_reg_9654_pp0_iter10_reg;
                p_load134_reg_9654_pp0_iter12_reg <= p_load134_reg_9654_pp0_iter11_reg;
                p_load134_reg_9654_pp0_iter13_reg <= p_load134_reg_9654_pp0_iter12_reg;
                p_load134_reg_9654_pp0_iter14_reg <= p_load134_reg_9654_pp0_iter13_reg;
                p_load134_reg_9654_pp0_iter15_reg <= p_load134_reg_9654_pp0_iter14_reg;
                p_load134_reg_9654_pp0_iter16_reg <= p_load134_reg_9654_pp0_iter15_reg;
                p_load134_reg_9654_pp0_iter17_reg <= p_load134_reg_9654_pp0_iter16_reg;
                p_load134_reg_9654_pp0_iter18_reg <= p_load134_reg_9654_pp0_iter17_reg;
                p_load134_reg_9654_pp0_iter19_reg <= p_load134_reg_9654_pp0_iter18_reg;
                p_load134_reg_9654_pp0_iter20_reg <= p_load134_reg_9654_pp0_iter19_reg;
                p_load134_reg_9654_pp0_iter21_reg <= p_load134_reg_9654_pp0_iter20_reg;
                p_load134_reg_9654_pp0_iter22_reg <= p_load134_reg_9654_pp0_iter21_reg;
                p_load134_reg_9654_pp0_iter23_reg <= p_load134_reg_9654_pp0_iter22_reg;
                p_load134_reg_9654_pp0_iter24_reg <= p_load134_reg_9654_pp0_iter23_reg;
                p_load134_reg_9654_pp0_iter4_reg <= p_load134_reg_9654;
                p_load134_reg_9654_pp0_iter5_reg <= p_load134_reg_9654_pp0_iter4_reg;
                p_load134_reg_9654_pp0_iter6_reg <= p_load134_reg_9654_pp0_iter5_reg;
                p_load134_reg_9654_pp0_iter7_reg <= p_load134_reg_9654_pp0_iter6_reg;
                p_load134_reg_9654_pp0_iter8_reg <= p_load134_reg_9654_pp0_iter7_reg;
                p_load134_reg_9654_pp0_iter9_reg <= p_load134_reg_9654_pp0_iter8_reg;
                p_load_reg_9708_pp0_iter10_reg <= p_load_reg_9708_pp0_iter9_reg;
                p_load_reg_9708_pp0_iter11_reg <= p_load_reg_9708_pp0_iter10_reg;
                p_load_reg_9708_pp0_iter12_reg <= p_load_reg_9708_pp0_iter11_reg;
                p_load_reg_9708_pp0_iter13_reg <= p_load_reg_9708_pp0_iter12_reg;
                p_load_reg_9708_pp0_iter14_reg <= p_load_reg_9708_pp0_iter13_reg;
                p_load_reg_9708_pp0_iter15_reg <= p_load_reg_9708_pp0_iter14_reg;
                p_load_reg_9708_pp0_iter16_reg <= p_load_reg_9708_pp0_iter15_reg;
                p_load_reg_9708_pp0_iter17_reg <= p_load_reg_9708_pp0_iter16_reg;
                p_load_reg_9708_pp0_iter18_reg <= p_load_reg_9708_pp0_iter17_reg;
                p_load_reg_9708_pp0_iter19_reg <= p_load_reg_9708_pp0_iter18_reg;
                p_load_reg_9708_pp0_iter20_reg <= p_load_reg_9708_pp0_iter19_reg;
                p_load_reg_9708_pp0_iter21_reg <= p_load_reg_9708_pp0_iter20_reg;
                p_load_reg_9708_pp0_iter22_reg <= p_load_reg_9708_pp0_iter21_reg;
                p_load_reg_9708_pp0_iter23_reg <= p_load_reg_9708_pp0_iter22_reg;
                p_load_reg_9708_pp0_iter24_reg <= p_load_reg_9708_pp0_iter23_reg;
                p_load_reg_9708_pp0_iter4_reg <= p_load_reg_9708;
                p_load_reg_9708_pp0_iter5_reg <= p_load_reg_9708_pp0_iter4_reg;
                p_load_reg_9708_pp0_iter6_reg <= p_load_reg_9708_pp0_iter5_reg;
                p_load_reg_9708_pp0_iter7_reg <= p_load_reg_9708_pp0_iter6_reg;
                p_load_reg_9708_pp0_iter8_reg <= p_load_reg_9708_pp0_iter7_reg;
                p_load_reg_9708_pp0_iter9_reg <= p_load_reg_9708_pp0_iter8_reg;
                select_ln510_1_reg_12260 <= select_ln510_1_fu_8778_p3;
                select_ln510_2_reg_12265 <= select_ln510_2_fu_8834_p3;
                select_ln510_3_reg_12270 <= select_ln510_3_fu_8890_p3;
                select_ln510_reg_12255 <= select_ln510_fu_8722_p3;
                sext_ln465_10_reg_10363 <= sext_ln465_10_fu_4715_p1;
                sext_ln465_10_reg_10363_pp0_iter6_reg <= sext_ln465_10_reg_10363;
                sext_ln465_12_reg_10506 <= sext_ln465_12_fu_4986_p1;
                sext_ln465_12_reg_10506_pp0_iter6_reg <= sext_ln465_12_reg_10506;
                sext_ln465_13_reg_10495 <= sext_ln465_13_fu_4980_p1;
                sext_ln465_13_reg_10495_pp0_iter6_reg <= sext_ln465_13_reg_10495;
                sext_ln465_14_reg_10501 <= sext_ln465_14_fu_4983_p1;
                sext_ln465_14_reg_10501_pp0_iter6_reg <= sext_ln465_14_reg_10501;
                sext_ln465_16_reg_10511 <= sext_ln465_16_fu_4989_p1;
                sext_ln465_16_reg_10511_pp0_iter6_reg <= sext_ln465_16_reg_10511;
                sext_ln465_18_reg_10644 <= sext_ln465_18_fu_5273_p1;
                sext_ln465_18_reg_10644_pp0_iter6_reg <= sext_ln465_18_reg_10644;
                sext_ln465_19_reg_10633 <= sext_ln465_19_fu_5267_p1;
                sext_ln465_19_reg_10633_pp0_iter6_reg <= sext_ln465_19_reg_10633;
                sext_ln465_1_reg_10225 <= sext_ln465_1_fu_4407_p1;
                sext_ln465_1_reg_10225_pp0_iter6_reg <= sext_ln465_1_reg_10225;
                sext_ln465_20_reg_10639 <= sext_ln465_20_fu_5270_p1;
                sext_ln465_20_reg_10639_pp0_iter6_reg <= sext_ln465_20_reg_10639;
                sext_ln465_22_reg_10649 <= sext_ln465_22_fu_5276_p1;
                sext_ln465_22_reg_10649_pp0_iter6_reg <= sext_ln465_22_reg_10649;
                sext_ln465_2_reg_10230 <= sext_ln465_2_fu_4410_p1;
                sext_ln465_2_reg_10230_pp0_iter6_reg <= sext_ln465_2_reg_10230;
                sext_ln465_3_reg_10235 <= sext_ln465_3_fu_4413_p1;
                sext_ln465_3_reg_10235_pp0_iter6_reg <= sext_ln465_3_reg_10235;
                sext_ln465_6_reg_10357 <= sext_ln465_6_fu_4712_p1;
                sext_ln465_6_reg_10357_pp0_iter6_reg <= sext_ln465_6_reg_10357;
                sext_ln465_7_reg_10368 <= sext_ln465_7_fu_4718_p1;
                sext_ln465_7_reg_10368_pp0_iter6_reg <= sext_ln465_7_reg_10368;
                sext_ln465_8_reg_10373 <= sext_ln465_8_fu_4721_p1;
                sext_ln465_8_reg_10373_pp0_iter6_reg <= sext_ln465_8_reg_10373;
                sext_ln465_reg_10219 <= sext_ln465_fu_4404_p1;
                sext_ln465_reg_10219_pp0_iter6_reg <= sext_ln465_reg_10219;
                sext_ln466_10_reg_10402 <= sext_ln466_10_fu_4771_p1;
                sext_ln466_10_reg_10402_pp0_iter6_reg <= sext_ln466_10_reg_10402;
                sext_ln466_12_reg_10523 <= sext_ln466_12_fu_5018_p1;
                sext_ln466_12_reg_10523_pp0_iter6_reg <= sext_ln466_12_reg_10523;
                sext_ln466_13_reg_10528 <= sext_ln466_13_fu_5021_p1;
                sext_ln466_13_reg_10528_pp0_iter6_reg <= sext_ln466_13_reg_10528;
                sext_ln466_14_reg_10534 <= sext_ln466_14_fu_5024_p1;
                sext_ln466_14_reg_10534_pp0_iter6_reg <= sext_ln466_14_reg_10534;
                sext_ln466_16_reg_10540 <= sext_ln466_16_fu_5037_p1;
                sext_ln466_16_reg_10540_pp0_iter6_reg <= sext_ln466_16_reg_10540;
                sext_ln466_18_reg_10661 <= sext_ln466_18_fu_5305_p1;
                sext_ln466_18_reg_10661_pp0_iter6_reg <= sext_ln466_18_reg_10661;
                sext_ln466_19_reg_10666 <= sext_ln466_19_fu_5308_p1;
                sext_ln466_19_reg_10666_pp0_iter6_reg <= sext_ln466_19_reg_10666;
                sext_ln466_1_reg_10252 <= sext_ln466_1_fu_4445_p1;
                sext_ln466_1_reg_10252_pp0_iter6_reg <= sext_ln466_1_reg_10252;
                sext_ln466_20_reg_10672 <= sext_ln466_20_fu_5312_p1;
                sext_ln466_20_reg_10672_pp0_iter6_reg <= sext_ln466_20_reg_10672;
                sext_ln466_22_reg_10678 <= sext_ln466_22_fu_5325_p1;
                sext_ln466_22_reg_10678_pp0_iter6_reg <= sext_ln466_22_reg_10678;
                sext_ln466_2_reg_10258 <= sext_ln466_2_fu_4448_p1;
                sext_ln466_2_reg_10258_pp0_iter6_reg <= sext_ln466_2_reg_10258;
                sext_ln466_4_reg_10264 <= sext_ln466_4_fu_4461_p1;
                sext_ln466_4_reg_10264_pp0_iter6_reg <= sext_ln466_4_reg_10264;
                sext_ln466_6_reg_10385 <= sext_ln466_6_fu_4750_p1;
                sext_ln466_6_reg_10385_pp0_iter6_reg <= sext_ln466_6_reg_10385;
                sext_ln466_7_reg_10390 <= sext_ln466_7_fu_4753_p1;
                sext_ln466_7_reg_10390_pp0_iter6_reg <= sext_ln466_7_reg_10390;
                sext_ln466_8_reg_10396 <= sext_ln466_8_fu_4757_p1;
                sext_ln466_8_reg_10396_pp0_iter6_reg <= sext_ln466_8_reg_10396;
                sext_ln466_reg_10247 <= sext_ln466_fu_4442_p1;
                sext_ln466_reg_10247_pp0_iter6_reg <= sext_ln466_reg_10247;
                sext_ln467_10_reg_10694 <= sext_ln467_10_fu_5347_p1;
                sext_ln467_10_reg_10694_pp0_iter6_reg <= sext_ln467_10_reg_10694;
                sext_ln467_1_reg_10280 <= sext_ln467_1_fu_4483_p1;
                sext_ln467_1_reg_10280_pp0_iter6_reg <= sext_ln467_1_reg_10280;
                sext_ln467_3_reg_10413 <= sext_ln467_3_fu_4790_p1;
                sext_ln467_3_reg_10413_pp0_iter6_reg <= sext_ln467_3_reg_10413;
                sext_ln467_4_reg_10418 <= sext_ln467_4_fu_4793_p1;
                sext_ln467_4_reg_10418_pp0_iter6_reg <= sext_ln467_4_reg_10418;
                sext_ln467_6_reg_10551 <= sext_ln467_6_fu_5056_p1;
                sext_ln467_6_reg_10551_pp0_iter6_reg <= sext_ln467_6_reg_10551;
                sext_ln467_7_reg_10556 <= sext_ln467_7_fu_5059_p1;
                sext_ln467_7_reg_10556_pp0_iter6_reg <= sext_ln467_7_reg_10556;
                sext_ln467_9_reg_10689 <= sext_ln467_9_fu_5344_p1;
                sext_ln467_9_reg_10689_pp0_iter6_reg <= sext_ln467_9_reg_10689;
                sext_ln467_reg_10275 <= sext_ln467_fu_4480_p1;
                sext_ln467_reg_10275_pp0_iter6_reg <= sext_ln467_reg_10275;
                sext_ln468_10_reg_10710 <= sext_ln468_10_fu_5369_p1;
                sext_ln468_10_reg_10710_pp0_iter6_reg <= sext_ln468_10_reg_10710;
                sext_ln468_12_reg_10434 <= sext_ln468_12_fu_4825_p1;
                sext_ln468_12_reg_10434_pp0_iter6_reg <= sext_ln468_12_reg_10434;
                sext_ln468_2_reg_10296 <= sext_ln468_2_fu_4515_p1;
                sext_ln468_2_reg_10296_pp0_iter6_reg <= sext_ln468_2_reg_10296;
                sext_ln468_3_reg_10429 <= sext_ln468_3_fu_4812_p1;
                sext_ln468_3_reg_10429_pp0_iter6_reg <= sext_ln468_3_reg_10429;
                sext_ln468_6_reg_10567 <= sext_ln468_6_fu_5078_p1;
                sext_ln468_6_reg_10567_pp0_iter6_reg <= sext_ln468_6_reg_10567;
                sext_ln468_7_reg_10572 <= sext_ln468_7_fu_5081_p1;
                sext_ln468_7_reg_10572_pp0_iter6_reg <= sext_ln468_7_reg_10572;
                sext_ln468_9_reg_10705 <= sext_ln468_9_fu_5366_p1;
                sext_ln468_9_reg_10705_pp0_iter6_reg <= sext_ln468_9_reg_10705;
                sext_ln468_reg_10291 <= sext_ln468_fu_4502_p1;
                sext_ln468_reg_10291_pp0_iter6_reg <= sext_ln468_reg_10291;
                sub_ln483_1_reg_9964 <= sub_ln483_1_fu_3288_p2;
                sub_ln483_2_reg_10039 <= sub_ln483_2_fu_3646_p2;
                sub_ln483_3_reg_10044 <= sub_ln483_3_fu_3652_p2;
                sub_ln483_4_reg_10119 <= sub_ln483_4_fu_4014_p2;
                sub_ln483_5_reg_10124 <= sub_ln483_5_fu_4020_p2;
                sub_ln483_6_reg_10199 <= sub_ln483_6_fu_4380_p2;
                sub_ln483_7_reg_10204 <= sub_ln483_7_fu_4386_p2;
                sub_ln483_reg_9959 <= sub_ln483_fu_3282_p2;
                sub_ln484_1_reg_9974 <= sub_ln484_1_fu_3300_p2;
                sub_ln484_2_reg_10049 <= sub_ln484_2_fu_3658_p2;
                sub_ln484_3_reg_10054 <= sub_ln484_3_fu_3664_p2;
                sub_ln484_4_reg_10129 <= sub_ln484_4_fu_4026_p2;
                sub_ln484_5_reg_10134 <= sub_ln484_5_fu_4032_p2;
                sub_ln484_6_reg_10209 <= sub_ln484_6_fu_4392_p2;
                sub_ln484_7_reg_10214 <= sub_ln484_7_fu_4398_p2;
                sub_ln484_reg_9969 <= sub_ln484_fu_3294_p2;
                sub_ln504_1_reg_12155 <= sub_ln504_1_fu_8329_p2;
                sub_ln504_3_reg_12160 <= sub_ln504_3_fu_8358_p2;
                sub_ln504_5_reg_12165 <= sub_ln504_5_fu_8387_p2;
                sub_ln504_7_reg_12170 <= sub_ln504_7_fu_8416_p2;
                sw_1_reg_11655 <= sw_1_fu_7705_p2;
                sw_3_reg_11660 <= sw_3_fu_7730_p2;
                sw_5_reg_11665 <= sw_5_fu_7755_p2;
                sw_7_reg_11670 <= sw_7_fu_7780_p2;
                tmp_102_reg_10445 <= ave_4_fu_4744_p2(13 downto 13);
                tmp_103_reg_10455 <= ave_5_fu_4784_p2(13 downto 13);
                tmp_104_reg_10465 <= ave_6_fu_4806_p2(13 downto 13);
                tmp_105_reg_10475 <= ave_7_fu_4838_p2(13 downto 13);
                tmp_109_reg_10583 <= ave_8_fu_5012_p2(13 downto 13);
                tmp_10_cast_reg_10944 <= tmp_10_cast_abs_r_fu_1692_ap_return;
                tmp_110_reg_10593 <= ave_9_fu_5050_p2(13 downto 13);
                tmp_111_reg_10603 <= ave_10_fu_5072_p2(13 downto 13);
                tmp_112_reg_10613 <= ave_11_fu_5104_p2(13 downto 13);
                tmp_116_reg_10721 <= ave_12_fu_5299_p2(13 downto 13);
                tmp_117_reg_10731 <= ave_13_fu_5338_p2(13 downto 13);
                tmp_118_reg_10741 <= ave_14_fu_5360_p2(13 downto 13);
                tmp_119_reg_10751 <= ave_15_fu_5392_p2(13 downto 13);
                tmp_11_cast_reg_10949 <= tmp_11_cast_abs_r_fu_1697_ap_return;
                tmp_11_cast_reg_10949_pp0_iter8_reg <= tmp_11_cast_reg_10949;
                tmp_123_reg_9456_pp0_iter10_reg <= tmp_123_reg_9456_pp0_iter9_reg;
                tmp_123_reg_9456_pp0_iter11_reg <= tmp_123_reg_9456_pp0_iter10_reg;
                tmp_123_reg_9456_pp0_iter12_reg <= tmp_123_reg_9456_pp0_iter11_reg;
                tmp_123_reg_9456_pp0_iter13_reg <= tmp_123_reg_9456_pp0_iter12_reg;
                tmp_123_reg_9456_pp0_iter14_reg <= tmp_123_reg_9456_pp0_iter13_reg;
                tmp_123_reg_9456_pp0_iter15_reg <= tmp_123_reg_9456_pp0_iter14_reg;
                tmp_123_reg_9456_pp0_iter16_reg <= tmp_123_reg_9456_pp0_iter15_reg;
                tmp_123_reg_9456_pp0_iter17_reg <= tmp_123_reg_9456_pp0_iter16_reg;
                tmp_123_reg_9456_pp0_iter18_reg <= tmp_123_reg_9456_pp0_iter17_reg;
                tmp_123_reg_9456_pp0_iter19_reg <= tmp_123_reg_9456_pp0_iter18_reg;
                tmp_123_reg_9456_pp0_iter20_reg <= tmp_123_reg_9456_pp0_iter19_reg;
                tmp_123_reg_9456_pp0_iter21_reg <= tmp_123_reg_9456_pp0_iter20_reg;
                tmp_123_reg_9456_pp0_iter22_reg <= tmp_123_reg_9456_pp0_iter21_reg;
                tmp_123_reg_9456_pp0_iter23_reg <= tmp_123_reg_9456_pp0_iter22_reg;
                tmp_123_reg_9456_pp0_iter24_reg <= tmp_123_reg_9456_pp0_iter23_reg;
                tmp_123_reg_9456_pp0_iter25_reg <= tmp_123_reg_9456_pp0_iter24_reg;
                tmp_123_reg_9456_pp0_iter2_reg <= tmp_123_reg_9456_pp0_iter1_reg;
                tmp_123_reg_9456_pp0_iter3_reg <= tmp_123_reg_9456_pp0_iter2_reg;
                tmp_123_reg_9456_pp0_iter4_reg <= tmp_123_reg_9456_pp0_iter3_reg;
                tmp_123_reg_9456_pp0_iter5_reg <= tmp_123_reg_9456_pp0_iter4_reg;
                tmp_123_reg_9456_pp0_iter6_reg <= tmp_123_reg_9456_pp0_iter5_reg;
                tmp_123_reg_9456_pp0_iter7_reg <= tmp_123_reg_9456_pp0_iter6_reg;
                tmp_123_reg_9456_pp0_iter8_reg <= tmp_123_reg_9456_pp0_iter7_reg;
                tmp_123_reg_9456_pp0_iter9_reg <= tmp_123_reg_9456_pp0_iter8_reg;
                tmp_12_cast_reg_10954 <= tmp_12_cast_abs_r_fu_1702_ap_return;
                tmp_12_cast_reg_10954_pp0_iter8_reg <= tmp_12_cast_reg_10954;
                tmp_13_cast_reg_10959 <= tmp_13_cast_abs_r_fu_1707_ap_return;
                tmp_14_cast_reg_10964 <= tmp_14_cast_abs_r_fu_1712_ap_return;
                tmp_15_cast_reg_10969 <= tmp_15_cast_abs_r_fu_1717_ap_return;
                tmp_15_cast_reg_10969_pp0_iter8_reg <= tmp_15_cast_reg_10969;
                tmp_16_cast_reg_10974 <= tmp_16_cast_abs_r_fu_1722_ap_return;
                tmp_16_cast_reg_10974_pp0_iter8_reg <= tmp_16_cast_reg_10974;
                tmp_1_cast_reg_10899 <= tmp_1_cast_abs_r_fu_1647_ap_return;
                tmp_21_cast_reg_10979 <= tmp_21_cast_abs_r_fu_1727_ap_return;
                tmp_22_cast_reg_10984 <= tmp_22_cast_abs_r_fu_1732_ap_return;
                tmp_23_cast_reg_10989 <= tmp_23_cast_abs_r_fu_1737_ap_return;
                tmp_23_cast_reg_10989_pp0_iter8_reg <= tmp_23_cast_reg_10989;
                tmp_24_cast_reg_10994 <= tmp_24_cast_abs_r_fu_1742_ap_return;
                tmp_24_cast_reg_10994_pp0_iter8_reg <= tmp_24_cast_reg_10994;
                tmp_25_cast_reg_10999 <= tmp_25_cast_abs_r_fu_1747_ap_return;
                tmp_26_cast_reg_11004 <= tmp_26_cast_abs_r_fu_1752_ap_return;
                tmp_27_cast_reg_11009 <= tmp_27_cast_abs_r_fu_1757_ap_return;
                tmp_27_cast_reg_11009_pp0_iter8_reg <= tmp_27_cast_reg_11009;
                tmp_28_cast_reg_11014 <= tmp_28_cast_abs_r_fu_1762_ap_return;
                tmp_28_cast_reg_11014_pp0_iter8_reg <= tmp_28_cast_reg_11014;
                tmp_29_cast_reg_11019 <= tmp_29_cast_abs_r_fu_1767_ap_return;
                tmp_2_cast_reg_10904 <= tmp_2_cast_abs_r_fu_1652_ap_return;
                tmp_30_cast_reg_11024 <= tmp_30_cast_abs_r_fu_1772_ap_return;
                tmp_31_cast_reg_11029 <= tmp_31_cast_abs_r_fu_1777_ap_return;
                tmp_31_cast_reg_11029_pp0_iter8_reg <= tmp_31_cast_reg_11029;
                tmp_32_cast_reg_11034 <= tmp_32_cast_abs_r_fu_1782_ap_return;
                tmp_32_cast_reg_11034_pp0_iter8_reg <= tmp_32_cast_reg_11034;
                tmp_33_cast_reg_11039 <= tmp_33_cast_abs_r_fu_1787_ap_return;
                tmp_35_cast_reg_11044 <= tmp_35_cast_abs_r_fu_1792_ap_return;
                tmp_36_cast_reg_11049 <= tmp_36_cast_abs_r_fu_1797_ap_return;
                tmp_36_cast_reg_11049_pp0_iter8_reg <= tmp_36_cast_reg_11049;
                tmp_37_cast_reg_11054 <= tmp_37_cast_abs_r_fu_1802_ap_return;
                tmp_37_cast_reg_11054_pp0_iter8_reg <= tmp_37_cast_reg_11054;
                tmp_3_cast_reg_10909 <= tmp_3_cast_abs_r_fu_1657_ap_return;
                tmp_3_cast_reg_10909_pp0_iter8_reg <= tmp_3_cast_reg_10909;
                tmp_42_cast_reg_11059 <= tmp_42_cast_abs_r_fu_1807_ap_return;
                tmp_43_cast_reg_11064 <= tmp_43_cast_abs_r_fu_1812_ap_return;
                tmp_44_cast_reg_11069 <= tmp_44_cast_abs_r_fu_1817_ap_return;
                tmp_44_cast_reg_11069_pp0_iter8_reg <= tmp_44_cast_reg_11069;
                tmp_45_cast_reg_11074 <= tmp_45_cast_abs_r_fu_1822_ap_return;
                tmp_45_cast_reg_11074_pp0_iter8_reg <= tmp_45_cast_reg_11074;
                tmp_46_cast_reg_11079 <= tmp_46_cast_abs_r_fu_1827_ap_return;
                tmp_47_cast_reg_11084 <= tmp_47_cast_abs_r_fu_1832_ap_return;
                tmp_48_cast_reg_11089 <= tmp_48_cast_abs_r_fu_1837_ap_return;
                tmp_48_cast_reg_11089_pp0_iter8_reg <= tmp_48_cast_reg_11089;
                tmp_49_cast_reg_11094 <= tmp_49_cast_abs_r_fu_1842_ap_return;
                tmp_49_cast_reg_11094_pp0_iter8_reg <= tmp_49_cast_reg_11094;
                tmp_4_cast_reg_10914 <= tmp_4_cast_abs_r_fu_1662_ap_return;
                tmp_4_cast_reg_10914_pp0_iter8_reg <= tmp_4_cast_reg_10914;
                tmp_50_cast_reg_11099 <= tmp_50_cast_abs_r_fu_1847_ap_return;
                tmp_51_cast_reg_11104 <= tmp_51_cast_abs_r_fu_1852_ap_return;
                tmp_52_cast_reg_11109 <= tmp_52_cast_abs_r_fu_1857_ap_return;
                tmp_52_cast_reg_11109_pp0_iter8_reg <= tmp_52_cast_reg_11109;
                tmp_53_cast_reg_11114 <= tmp_53_cast_abs_r_fu_1862_ap_return;
                tmp_53_cast_reg_11114_pp0_iter8_reg <= tmp_53_cast_reg_11114;
                tmp_54_cast_reg_11119 <= tmp_54_cast_abs_r_fu_1867_ap_return;
                tmp_55_cast_reg_11124 <= tmp_55_cast_abs_r_fu_1872_ap_return;
                tmp_56_cast_reg_11129 <= tmp_56_cast_abs_r_fu_1877_ap_return;
                tmp_56_cast_reg_11129_pp0_iter8_reg <= tmp_56_cast_reg_11129;
                tmp_57_cast_reg_11134 <= tmp_57_cast_abs_r_fu_1882_ap_return;
                tmp_57_cast_reg_11134_pp0_iter8_reg <= tmp_57_cast_reg_11134;
                tmp_5_cast_reg_10919 <= tmp_5_cast_abs_r_fu_1667_ap_return;
                tmp_62_cast_reg_11139 <= tmp_62_cast_abs_r_fu_1887_ap_return;
                tmp_63_cast_reg_11144 <= tmp_63_cast_abs_r_fu_1892_ap_return;
                tmp_64_cast_reg_11149 <= tmp_64_cast_abs_r_fu_1897_ap_return;
                tmp_64_cast_reg_11149_pp0_iter8_reg <= tmp_64_cast_reg_11149;
                tmp_65_cast_reg_11154 <= tmp_65_cast_abs_r_fu_1902_ap_return;
                tmp_65_cast_reg_11154_pp0_iter8_reg <= tmp_65_cast_reg_11154;
                tmp_66_cast_reg_11159 <= tmp_66_cast_abs_r_fu_1907_ap_return;
                tmp_67_cast_reg_11164 <= tmp_67_cast_abs_r_fu_1912_ap_return;
                tmp_68_cast_reg_11169 <= tmp_68_cast_abs_r_fu_1917_ap_return;
                tmp_68_cast_reg_11169_pp0_iter8_reg <= tmp_68_cast_reg_11169;
                tmp_69_cast_reg_11174 <= tmp_69_cast_abs_r_fu_1922_ap_return;
                tmp_69_cast_reg_11174_pp0_iter8_reg <= tmp_69_cast_reg_11174;
                tmp_6_cast_reg_10924 <= tmp_6_cast_abs_r_fu_1672_ap_return;
                tmp_70_cast_reg_11179 <= tmp_70_cast_abs_r_fu_1927_ap_return;
                tmp_71_cast_reg_11184 <= tmp_71_cast_abs_r_fu_1932_ap_return;
                tmp_72_cast_reg_11189 <= tmp_72_cast_abs_r_fu_1937_ap_return;
                tmp_72_cast_reg_11189_pp0_iter8_reg <= tmp_72_cast_reg_11189;
                tmp_73_cast_reg_11194 <= tmp_73_cast_abs_r_fu_1942_ap_return;
                tmp_73_cast_reg_11194_pp0_iter8_reg <= tmp_73_cast_reg_11194;
                tmp_74_cast_reg_11199 <= tmp_74_cast_abs_r_fu_1947_ap_return;
                tmp_75_cast_reg_11204 <= tmp_75_cast_abs_r_fu_1952_ap_return;
                tmp_76_cast_reg_11209 <= tmp_76_cast_abs_r_fu_1957_ap_return;
                tmp_76_cast_reg_11209_pp0_iter8_reg <= tmp_76_cast_reg_11209;
                tmp_77_cast_reg_11214 <= tmp_77_cast_abs_r_fu_1962_ap_return;
                tmp_77_cast_reg_11214_pp0_iter8_reg <= tmp_77_cast_reg_11214;
                tmp_7_cast_reg_10929 <= tmp_7_cast_abs_r_fu_1677_ap_return;
                tmp_7_cast_reg_10929_pp0_iter8_reg <= tmp_7_cast_reg_10929;
                tmp_8_cast_reg_10934 <= tmp_8_cast_abs_r_fu_1682_ap_return;
                tmp_8_cast_reg_10934_pp0_iter8_reg <= tmp_8_cast_reg_10934;
                tmp_95_reg_10307 <= ave_fu_4436_p2(13 downto 13);
                tmp_96_reg_10317 <= ave_1_fu_4474_p2(13 downto 13);
                tmp_97_reg_10327 <= ave_2_fu_4496_p2(13 downto 13);
                tmp_98_reg_10337 <= ave_3_fu_4528_p2(13 downto 13);
                tmp_9_cast_reg_10939 <= tmp_9_cast_abs_r_fu_1687_ap_return;
                trunc_ln472_11_reg_10460 <= ave_5_fu_4784_p2(13 downto 2);
                trunc_ln472_13_reg_10470 <= ave_6_fu_4806_p2(13 downto 2);
                trunc_ln472_15_reg_10480 <= ave_7_fu_4838_p2(13 downto 2);
                trunc_ln472_17_reg_10588 <= ave_8_fu_5012_p2(13 downto 2);
                trunc_ln472_19_reg_10598 <= ave_9_fu_5050_p2(13 downto 2);
                trunc_ln472_21_reg_10608 <= ave_10_fu_5072_p2(13 downto 2);
                trunc_ln472_23_reg_10618 <= ave_11_fu_5104_p2(13 downto 2);
                trunc_ln472_25_reg_10726 <= ave_12_fu_5299_p2(13 downto 2);
                trunc_ln472_27_reg_10736 <= ave_13_fu_5338_p2(13 downto 2);
                trunc_ln472_29_reg_10746 <= ave_14_fu_5360_p2(13 downto 2);
                trunc_ln472_2_reg_10312 <= ave_fu_4436_p2(13 downto 2);
                trunc_ln472_31_reg_10756 <= ave_15_fu_5392_p2(13 downto 2);
                trunc_ln472_3_reg_10342 <= ave_3_fu_4528_p2(13 downto 2);
                trunc_ln472_5_reg_10322 <= ave_1_fu_4474_p2(13 downto 2);
                trunc_ln472_8_reg_10332 <= ave_2_fu_4496_p2(13 downto 2);
                trunc_ln472_9_reg_10450 <= ave_4_fu_4744_p2(13 downto 2);
                var_10_reg_11349 <= add_ln478_8_fu_6931_p2(13 downto 1);
                var_11_reg_11354 <= add_ln479_8_fu_6962_p2(13 downto 1);
                var_12_reg_11359 <= add_ln476_11_fu_6993_p2(13 downto 1);
                var_13_reg_11364 <= add_ln477_11_fu_7024_p2(13 downto 1);
                var_14_reg_11369 <= add_ln478_11_fu_7055_p2(13 downto 1);
                var_15_reg_11374 <= add_ln479_11_fu_7086_p2(13 downto 1);
                var_1_reg_11304 <= add_ln477_2_fu_6652_p2(13 downto 1);
                var_2_reg_11309 <= add_ln478_2_fu_6683_p2(13 downto 1);
                var_3_reg_11314 <= add_ln479_2_fu_6714_p2(13 downto 1);
                var_4_reg_11319 <= add_ln476_5_fu_6745_p2(13 downto 1);
                var_5_reg_11324 <= add_ln477_5_fu_6776_p2(13 downto 1);
                var_6_reg_11329 <= add_ln478_5_fu_6807_p2(13 downto 1);
                var_7_reg_11334 <= add_ln479_5_fu_6838_p2(13 downto 1);
                var_8_reg_11339 <= add_ln476_8_fu_6869_p2(13 downto 1);
                var_9_reg_11344 <= add_ln477_8_fu_6900_p2(13 downto 1);
                var_quant_10_reg_11434 <= add_ln492_17_fu_7321_p2(12 downto 3);
                var_quant_11_reg_11439 <= add_ln492_19_fu_7345_p2(12 downto 3);
                var_quant_12_reg_11444 <= add_ln492_21_fu_7369_p2(12 downto 3);
                var_quant_13_reg_11449 <= add_ln492_22_fu_7384_p2(12 downto 3);
                var_quant_14_reg_11454 <= add_ln492_23_fu_7399_p2(12 downto 3);
                var_quant_1_reg_11384 <= add_ln492_3_fu_7135_p2(12 downto 3);
                var_quant_2_reg_11389 <= add_ln492_4_fu_7150_p2(12 downto 3);
                var_quant_3_reg_11394 <= add_ln492_5_fu_7165_p2(12 downto 3);
                var_quant_4_reg_11399 <= add_ln492_7_fu_7189_p2(12 downto 3);
                var_quant_5_reg_11404 <= add_ln492_9_fu_7213_p2(12 downto 3);
                var_quant_6_reg_11409 <= add_ln492_10_fu_7228_p2(12 downto 3);
                var_quant_7_reg_11414 <= add_ln492_11_fu_7243_p2(12 downto 3);
                var_quant_8_reg_11419 <= add_ln492_13_fu_7267_p2(12 downto 3);
                var_quant_9_reg_11424 <= add_ln492_15_fu_7291_p2(12 downto 3);
                var_quant_reg_11379 <= add_ln492_1_fu_7111_p2(12 downto 3);
                var_quant_s_reg_11429 <= add_ln492_16_fu_7306_p2(12 downto 3);
                var_reg_11299 <= add_ln476_2_fu_6621_p2(13 downto 1);
                w_11_reg_11617 <= DIV1_TABLE_q2(9 downto 2);
                w_11_reg_11617_pp0_iter13_reg <= w_11_reg_11617;
                w_11_reg_11617_pp0_iter14_reg <= w_11_reg_11617_pp0_iter13_reg;
                w_11_reg_11617_pp0_iter15_reg <= w_11_reg_11617_pp0_iter14_reg;
                w_11_reg_11617_pp0_iter16_reg <= w_11_reg_11617_pp0_iter15_reg;
                w_12_reg_11623 <= DIV1_TABLE_q1(9 downto 2);
                w_12_reg_11623_pp0_iter13_reg <= w_12_reg_11623;
                w_12_reg_11623_pp0_iter14_reg <= w_12_reg_11623_pp0_iter13_reg;
                w_12_reg_11623_pp0_iter15_reg <= w_12_reg_11623_pp0_iter14_reg;
                w_12_reg_11623_pp0_iter16_reg <= w_12_reg_11623_pp0_iter15_reg;
                w_13_reg_11629 <= DIV1_TABLE_q0(9 downto 1);
                w_13_reg_11629_pp0_iter13_reg <= w_13_reg_11629;
                w_13_reg_11629_pp0_iter14_reg <= w_13_reg_11629_pp0_iter13_reg;
                w_13_reg_11629_pp0_iter15_reg <= w_13_reg_11629_pp0_iter14_reg;
                w_13_reg_11629_pp0_iter16_reg <= w_13_reg_11629_pp0_iter15_reg;
                w_1_reg_11581 <= DIV1_TABLE_q8(9 downto 1);
                w_1_reg_11581_pp0_iter13_reg <= w_1_reg_11581;
                w_1_reg_11581_pp0_iter14_reg <= w_1_reg_11581_pp0_iter13_reg;
                w_1_reg_11581_pp0_iter15_reg <= w_1_reg_11581_pp0_iter14_reg;
                w_1_reg_11581_pp0_iter16_reg <= w_1_reg_11581_pp0_iter15_reg;
                w_3_reg_11545 <= DIV1_TABLE_q14(9 downto 2);
                w_3_reg_11545_pp0_iter13_reg <= w_3_reg_11545;
                w_3_reg_11545_pp0_iter14_reg <= w_3_reg_11545_pp0_iter13_reg;
                w_3_reg_11545_pp0_iter15_reg <= w_3_reg_11545_pp0_iter14_reg;
                w_3_reg_11545_pp0_iter16_reg <= w_3_reg_11545_pp0_iter15_reg;
                w_4_reg_11593 <= DIV1_TABLE_q6(9 downto 2);
                w_4_reg_11593_pp0_iter13_reg <= w_4_reg_11593;
                w_4_reg_11593_pp0_iter14_reg <= w_4_reg_11593_pp0_iter13_reg;
                w_4_reg_11593_pp0_iter15_reg <= w_4_reg_11593_pp0_iter14_reg;
                w_4_reg_11593_pp0_iter16_reg <= w_4_reg_11593_pp0_iter15_reg;
                w_50_reg_11611 <= DIV1_TABLE_q3(9 downto 1);
                w_50_reg_11611_pp0_iter13_reg <= w_50_reg_11611;
                w_50_reg_11611_pp0_iter14_reg <= w_50_reg_11611_pp0_iter13_reg;
                w_50_reg_11611_pp0_iter15_reg <= w_50_reg_11611_pp0_iter14_reg;
                w_50_reg_11611_pp0_iter16_reg <= w_50_reg_11611_pp0_iter15_reg;
                w_51_reg_11587 <= DIV1_TABLE_q7(9 downto 1);
                w_51_reg_11587_pp0_iter13_reg <= w_51_reg_11587;
                w_51_reg_11587_pp0_iter14_reg <= w_51_reg_11587_pp0_iter13_reg;
                w_51_reg_11587_pp0_iter15_reg <= w_51_reg_11587_pp0_iter14_reg;
                w_51_reg_11587_pp0_iter16_reg <= w_51_reg_11587_pp0_iter15_reg;
                w_52_reg_11563 <= DIV1_TABLE_q11(9 downto 1);
                w_52_reg_11563_pp0_iter13_reg <= w_52_reg_11563;
                w_52_reg_11563_pp0_iter14_reg <= w_52_reg_11563_pp0_iter13_reg;
                w_52_reg_11563_pp0_iter15_reg <= w_52_reg_11563_pp0_iter14_reg;
                w_52_reg_11563_pp0_iter16_reg <= w_52_reg_11563_pp0_iter15_reg;
                w_53_reg_11539 <= DIV1_TABLE_q15(9 downto 1);
                w_53_reg_11539_pp0_iter13_reg <= w_53_reg_11539;
                w_53_reg_11539_pp0_iter14_reg <= w_53_reg_11539_pp0_iter13_reg;
                w_53_reg_11539_pp0_iter15_reg <= w_53_reg_11539_pp0_iter14_reg;
                w_53_reg_11539_pp0_iter16_reg <= w_53_reg_11539_pp0_iter15_reg;
                w_5_reg_11551 <= DIV1_TABLE_q13(9 downto 2);
                w_5_reg_11551_pp0_iter13_reg <= w_5_reg_11551;
                w_5_reg_11551_pp0_iter14_reg <= w_5_reg_11551_pp0_iter13_reg;
                w_5_reg_11551_pp0_iter15_reg <= w_5_reg_11551_pp0_iter14_reg;
                w_5_reg_11551_pp0_iter16_reg <= w_5_reg_11551_pp0_iter15_reg;
                w_6_reg_11599 <= DIV1_TABLE_q5(9 downto 2);
                w_6_reg_11599_pp0_iter13_reg <= w_6_reg_11599;
                w_6_reg_11599_pp0_iter14_reg <= w_6_reg_11599_pp0_iter13_reg;
                w_6_reg_11599_pp0_iter15_reg <= w_6_reg_11599_pp0_iter14_reg;
                w_6_reg_11599_pp0_iter16_reg <= w_6_reg_11599_pp0_iter15_reg;
                w_7_reg_11557 <= DIV1_TABLE_q12(9 downto 1);
                w_7_reg_11557_pp0_iter13_reg <= w_7_reg_11557;
                w_7_reg_11557_pp0_iter14_reg <= w_7_reg_11557_pp0_iter13_reg;
                w_7_reg_11557_pp0_iter15_reg <= w_7_reg_11557_pp0_iter14_reg;
                w_7_reg_11557_pp0_iter16_reg <= w_7_reg_11557_pp0_iter15_reg;
                w_8_reg_11605 <= DIV1_TABLE_q4(9 downto 1);
                w_8_reg_11605_pp0_iter13_reg <= w_8_reg_11605;
                w_8_reg_11605_pp0_iter14_reg <= w_8_reg_11605_pp0_iter13_reg;
                w_8_reg_11605_pp0_iter15_reg <= w_8_reg_11605_pp0_iter14_reg;
                w_8_reg_11605_pp0_iter16_reg <= w_8_reg_11605_pp0_iter15_reg;
                w_9_reg_11569 <= DIV1_TABLE_q10(9 downto 2);
                w_9_reg_11569_pp0_iter13_reg <= w_9_reg_11569;
                w_9_reg_11569_pp0_iter14_reg <= w_9_reg_11569_pp0_iter13_reg;
                w_9_reg_11569_pp0_iter15_reg <= w_9_reg_11569_pp0_iter14_reg;
                w_9_reg_11569_pp0_iter16_reg <= w_9_reg_11569_pp0_iter15_reg;
                w_s_reg_11575 <= DIV1_TABLE_q9(9 downto 2);
                w_s_reg_11575_pp0_iter13_reg <= w_s_reg_11575;
                w_s_reg_11575_pp0_iter14_reg <= w_s_reg_11575_pp0_iter13_reg;
                w_s_reg_11575_pp0_iter15_reg <= w_s_reg_11575_pp0_iter14_reg;
                w_s_reg_11575_pp0_iter16_reg <= w_s_reg_11575_pp0_iter15_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln323_reg_9413 <= add_ln323_fu_2143_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp147_reg_9422 <= cmp147_fu_2161_p2;
                cmp147_reg_9422_pp0_iter1_reg <= cmp147_reg_9422;
                icmp_ln318_reg_9409 <= icmp_ln318_fu_2137_p2;
                icmp_ln318_reg_9409_pp0_iter1_reg <= icmp_ln318_reg_9409;
                icmp_ln328_reg_9418 <= icmp_ln328_fu_2155_p2;
                icmp_ln328_reg_9418_pp0_iter1_reg <= icmp_ln328_reg_9418;
                imgBayer_read_reg_9484 <= imgBayer_dout;
                linebuf_yuv_1_addr_reg_9466 <= zext_ln279_fu_2197_p1(8 - 1 downto 0);
                linebuf_yuv_2_addr_reg_9472 <= zext_ln279_fu_2197_p1(8 - 1 downto 0);
                linebuf_yuv_3_addr_reg_9478 <= zext_ln279_fu_2197_p1(8 - 1 downto 0);
                linebuf_yuv_addr_reg_9460 <= zext_ln279_fu_2197_p1(8 - 1 downto 0);
                tmp_123_reg_9456 <= or_ln585_fu_2167_p2(16 downto 16);
                tmp_123_reg_9456_pp0_iter1_reg <= tmp_123_reg_9456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_g_11_reg_1546 <= ap_phi_reg_pp0_iter9_g_11_reg_1546;
                ap_phi_reg_pp0_iter10_g_1_reg_1447 <= ap_phi_reg_pp0_iter9_g_1_reg_1447;
                ap_phi_reg_pp0_iter10_g_5_reg_1480 <= ap_phi_reg_pp0_iter9_g_5_reg_1480;
                ap_phi_reg_pp0_iter10_g_8_reg_1513 <= ap_phi_reg_pp0_iter9_g_8_reg_1513;
                ap_phi_reg_pp0_iter10_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter9_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter10_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter9_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter10_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter9_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter10_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter9_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter9_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter10_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter9_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter10_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter9_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter10_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter9_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_g_11_reg_1546 <= ap_phi_reg_pp0_iter10_g_11_reg_1546;
                ap_phi_reg_pp0_iter11_g_1_reg_1447 <= ap_phi_reg_pp0_iter10_g_1_reg_1447;
                ap_phi_reg_pp0_iter11_g_5_reg_1480 <= ap_phi_reg_pp0_iter10_g_5_reg_1480;
                ap_phi_reg_pp0_iter11_g_8_reg_1513 <= ap_phi_reg_pp0_iter10_g_8_reg_1513;
                ap_phi_reg_pp0_iter11_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter10_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter11_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter10_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter11_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter10_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter11_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter10_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter11_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter11_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter10_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter11_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter10_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter11_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter10_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_g_11_reg_1546 <= ap_phi_reg_pp0_iter11_g_11_reg_1546;
                ap_phi_reg_pp0_iter12_g_1_reg_1447 <= ap_phi_reg_pp0_iter11_g_1_reg_1447;
                ap_phi_reg_pp0_iter12_g_5_reg_1480 <= ap_phi_reg_pp0_iter11_g_5_reg_1480;
                ap_phi_reg_pp0_iter12_g_8_reg_1513 <= ap_phi_reg_pp0_iter11_g_8_reg_1513;
                ap_phi_reg_pp0_iter12_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter11_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter12_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter11_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter12_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter11_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter12_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter11_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter12_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter11_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter12_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter11_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter12_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter11_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter12_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter11_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_g_11_reg_1546 <= ap_phi_reg_pp0_iter12_g_11_reg_1546;
                ap_phi_reg_pp0_iter13_g_1_reg_1447 <= ap_phi_reg_pp0_iter12_g_1_reg_1447;
                ap_phi_reg_pp0_iter13_g_5_reg_1480 <= ap_phi_reg_pp0_iter12_g_5_reg_1480;
                ap_phi_reg_pp0_iter13_g_8_reg_1513 <= ap_phi_reg_pp0_iter12_g_8_reg_1513;
                ap_phi_reg_pp0_iter13_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter12_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter13_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter12_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter13_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter12_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter13_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter12_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter13_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter12_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter13_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter12_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter13_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter12_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter13_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter12_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_g_11_reg_1546 <= ap_phi_reg_pp0_iter13_g_11_reg_1546;
                ap_phi_reg_pp0_iter14_g_1_reg_1447 <= ap_phi_reg_pp0_iter13_g_1_reg_1447;
                ap_phi_reg_pp0_iter14_g_5_reg_1480 <= ap_phi_reg_pp0_iter13_g_5_reg_1480;
                ap_phi_reg_pp0_iter14_g_8_reg_1513 <= ap_phi_reg_pp0_iter13_g_8_reg_1513;
                ap_phi_reg_pp0_iter14_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter13_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter14_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter13_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter14_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter13_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter14_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter13_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter14_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter13_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter14_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter13_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter14_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter13_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter14_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter13_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_g_11_reg_1546 <= ap_phi_reg_pp0_iter14_g_11_reg_1546;
                ap_phi_reg_pp0_iter15_g_1_reg_1447 <= ap_phi_reg_pp0_iter14_g_1_reg_1447;
                ap_phi_reg_pp0_iter15_g_5_reg_1480 <= ap_phi_reg_pp0_iter14_g_5_reg_1480;
                ap_phi_reg_pp0_iter15_g_8_reg_1513 <= ap_phi_reg_pp0_iter14_g_8_reg_1513;
                ap_phi_reg_pp0_iter15_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter14_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter15_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter14_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter15_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter14_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter15_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter14_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter15_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter14_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter15_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter14_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter15_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter14_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter15_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter14_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_g_11_reg_1546 <= ap_phi_reg_pp0_iter15_g_11_reg_1546;
                ap_phi_reg_pp0_iter16_g_1_reg_1447 <= ap_phi_reg_pp0_iter15_g_1_reg_1447;
                ap_phi_reg_pp0_iter16_g_5_reg_1480 <= ap_phi_reg_pp0_iter15_g_5_reg_1480;
                ap_phi_reg_pp0_iter16_g_8_reg_1513 <= ap_phi_reg_pp0_iter15_g_8_reg_1513;
                ap_phi_reg_pp0_iter16_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter15_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter16_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter15_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter16_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter15_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter16_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter15_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter16_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter15_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter16_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter15_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter16_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter15_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter16_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter15_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_g_11_reg_1546 <= ap_phi_reg_pp0_iter16_g_11_reg_1546;
                ap_phi_reg_pp0_iter17_g_1_reg_1447 <= ap_phi_reg_pp0_iter16_g_1_reg_1447;
                ap_phi_reg_pp0_iter17_g_5_reg_1480 <= ap_phi_reg_pp0_iter16_g_5_reg_1480;
                ap_phi_reg_pp0_iter17_g_8_reg_1513 <= ap_phi_reg_pp0_iter16_g_8_reg_1513;
                ap_phi_reg_pp0_iter17_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter16_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter17_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter16_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter17_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter16_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter17_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter16_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter17_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter16_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter17_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter16_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter17_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter16_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter17_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter16_phi_ln511_reg_1456;
                norm_1_reg_11703 <= DIV2_TABLE_q2;
                norm_2_reg_11711 <= DIV2_TABLE_q1;
                norm_3_reg_11719 <= DIV2_TABLE_q0;
                norm_reg_11695 <= DIV2_TABLE_q3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_g_11_reg_1546 <= ap_phi_reg_pp0_iter17_g_11_reg_1546;
                ap_phi_reg_pp0_iter18_g_1_reg_1447 <= ap_phi_reg_pp0_iter17_g_1_reg_1447;
                ap_phi_reg_pp0_iter18_g_5_reg_1480 <= ap_phi_reg_pp0_iter17_g_5_reg_1480;
                ap_phi_reg_pp0_iter18_g_8_reg_1513 <= ap_phi_reg_pp0_iter17_g_8_reg_1513;
                ap_phi_reg_pp0_iter18_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter17_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter18_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter17_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter18_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter17_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter18_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter17_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter18_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter17_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter18_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter17_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter18_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter17_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter18_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter17_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_g_11_reg_1546 <= ap_phi_reg_pp0_iter18_g_11_reg_1546;
                ap_phi_reg_pp0_iter19_g_1_reg_1447 <= ap_phi_reg_pp0_iter18_g_1_reg_1447;
                ap_phi_reg_pp0_iter19_g_5_reg_1480 <= ap_phi_reg_pp0_iter18_g_5_reg_1480;
                ap_phi_reg_pp0_iter19_g_8_reg_1513 <= ap_phi_reg_pp0_iter18_g_8_reg_1513;
                ap_phi_reg_pp0_iter19_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter18_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter19_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter18_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter19_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter18_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter19_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter18_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter19_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter18_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter19_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter18_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter19_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter18_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter19_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter18_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_empty_182_reg_1253 <= ap_phi_reg_pp0_iter0_empty_182_reg_1253;
                ap_phi_reg_pp0_iter1_empty_183_reg_1262 <= ap_phi_reg_pp0_iter0_empty_183_reg_1262;
                ap_phi_reg_pp0_iter1_empty_184_reg_1271 <= ap_phi_reg_pp0_iter0_empty_184_reg_1271;
                ap_phi_reg_pp0_iter1_empty_186_reg_1280 <= ap_phi_reg_pp0_iter0_empty_186_reg_1280;
                ap_phi_reg_pp0_iter1_empty_188_reg_1289 <= ap_phi_reg_pp0_iter0_empty_188_reg_1289;
                ap_phi_reg_pp0_iter1_empty_189_reg_1298 <= ap_phi_reg_pp0_iter0_empty_189_reg_1298;
                ap_phi_reg_pp0_iter1_empty_190_reg_1307 <= ap_phi_reg_pp0_iter0_empty_190_reg_1307;
                ap_phi_reg_pp0_iter1_empty_192_reg_1316 <= ap_phi_reg_pp0_iter0_empty_192_reg_1316;
                ap_phi_reg_pp0_iter1_empty_194_reg_1345 <= ap_phi_reg_pp0_iter0_empty_194_reg_1345;
                ap_phi_reg_pp0_iter1_empty_195_reg_1354 <= ap_phi_reg_pp0_iter0_empty_195_reg_1354;
                ap_phi_reg_pp0_iter1_empty_196_reg_1363 <= ap_phi_reg_pp0_iter0_empty_196_reg_1363;
                ap_phi_reg_pp0_iter1_empty_197_reg_1372 <= ap_phi_reg_pp0_iter0_empty_197_reg_1372;
                ap_phi_reg_pp0_iter1_empty_198_reg_1381 <= ap_phi_reg_pp0_iter0_empty_198_reg_1381;
                ap_phi_reg_pp0_iter1_empty_200_reg_1390 <= ap_phi_reg_pp0_iter0_empty_200_reg_1390;
                ap_phi_reg_pp0_iter1_empty_202_reg_1399 <= ap_phi_reg_pp0_iter0_empty_202_reg_1399;
                ap_phi_reg_pp0_iter1_empty_203_reg_1408 <= ap_phi_reg_pp0_iter0_empty_203_reg_1408;
                ap_phi_reg_pp0_iter1_empty_204_reg_1417 <= ap_phi_reg_pp0_iter0_empty_204_reg_1417;
                ap_phi_reg_pp0_iter1_empty_206_reg_1426 <= ap_phi_reg_pp0_iter0_empty_206_reg_1426;
                ap_phi_reg_pp0_iter1_g_11_reg_1546 <= ap_phi_reg_pp0_iter0_g_11_reg_1546;
                ap_phi_reg_pp0_iter1_g_1_reg_1447 <= ap_phi_reg_pp0_iter0_g_1_reg_1447;
                ap_phi_reg_pp0_iter1_g_3_reg_1325 <= ap_phi_reg_pp0_iter0_g_3_reg_1325;
                ap_phi_reg_pp0_iter1_g_5_reg_1480 <= ap_phi_reg_pp0_iter0_g_5_reg_1480;
                ap_phi_reg_pp0_iter1_g_8_reg_1513 <= ap_phi_reg_pp0_iter0_g_8_reg_1513;
                ap_phi_reg_pp0_iter1_g_reg_1335 <= ap_phi_reg_pp0_iter0_g_reg_1335;
                ap_phi_reg_pp0_iter1_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter0_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter1_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter0_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter1_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter0_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter1_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter0_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter1_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter0_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter1_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter0_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter1_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter0_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter1_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter0_phi_ln511_reg_1456;
                ap_phi_reg_pp0_iter1_pixBuf_191_reg_996 <= ap_phi_reg_pp0_iter0_pixBuf_191_reg_996;
                ap_phi_reg_pp0_iter1_pixBuf_192_reg_987 <= ap_phi_reg_pp0_iter0_pixBuf_192_reg_987;
                ap_phi_reg_pp0_iter1_pixBuf_193_reg_978 <= ap_phi_reg_pp0_iter0_pixBuf_193_reg_978;
                ap_phi_reg_pp0_iter1_pixBuf_194_reg_969 <= ap_phi_reg_pp0_iter0_pixBuf_194_reg_969;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_g_11_reg_1546 <= ap_phi_reg_pp0_iter19_g_11_reg_1546;
                ap_phi_reg_pp0_iter20_g_1_reg_1447 <= ap_phi_reg_pp0_iter19_g_1_reg_1447;
                ap_phi_reg_pp0_iter20_g_5_reg_1480 <= ap_phi_reg_pp0_iter19_g_5_reg_1480;
                ap_phi_reg_pp0_iter20_g_8_reg_1513 <= ap_phi_reg_pp0_iter19_g_8_reg_1513;
                ap_phi_reg_pp0_iter20_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter19_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter20_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter19_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter20_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter19_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter20_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter19_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter20_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter19_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter20_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter19_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter20_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter19_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter20_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter19_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_g_11_reg_1546 <= ap_phi_reg_pp0_iter20_g_11_reg_1546;
                ap_phi_reg_pp0_iter21_g_1_reg_1447 <= ap_phi_reg_pp0_iter20_g_1_reg_1447;
                ap_phi_reg_pp0_iter21_g_5_reg_1480 <= ap_phi_reg_pp0_iter20_g_5_reg_1480;
                ap_phi_reg_pp0_iter21_g_8_reg_1513 <= ap_phi_reg_pp0_iter20_g_8_reg_1513;
                ap_phi_reg_pp0_iter21_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter20_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter21_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter20_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter21_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter20_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter21_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter20_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter21_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter20_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter21_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter20_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter21_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter20_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter21_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter20_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_g_11_reg_1546 <= ap_phi_reg_pp0_iter21_g_11_reg_1546;
                ap_phi_reg_pp0_iter22_g_1_reg_1447 <= ap_phi_reg_pp0_iter21_g_1_reg_1447;
                ap_phi_reg_pp0_iter22_g_5_reg_1480 <= ap_phi_reg_pp0_iter21_g_5_reg_1480;
                ap_phi_reg_pp0_iter22_g_8_reg_1513 <= ap_phi_reg_pp0_iter21_g_8_reg_1513;
                ap_phi_reg_pp0_iter22_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter21_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter22_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter21_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter22_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter21_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter22_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter21_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter22_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter21_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter22_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter21_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter22_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter21_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter22_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter21_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter23_g_11_reg_1546 <= ap_phi_reg_pp0_iter22_g_11_reg_1546;
                ap_phi_reg_pp0_iter23_g_1_reg_1447 <= ap_phi_reg_pp0_iter22_g_1_reg_1447;
                ap_phi_reg_pp0_iter23_g_5_reg_1480 <= ap_phi_reg_pp0_iter22_g_5_reg_1480;
                ap_phi_reg_pp0_iter23_g_8_reg_1513 <= ap_phi_reg_pp0_iter22_g_8_reg_1513;
                ap_phi_reg_pp0_iter23_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter22_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter23_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter22_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter23_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter22_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter23_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter22_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter23_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter22_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter23_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter22_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter23_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter22_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter23_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter22_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter24_g_11_reg_1546 <= ap_phi_reg_pp0_iter23_g_11_reg_1546;
                ap_phi_reg_pp0_iter24_g_1_reg_1447 <= ap_phi_reg_pp0_iter23_g_1_reg_1447;
                ap_phi_reg_pp0_iter24_g_5_reg_1480 <= ap_phi_reg_pp0_iter23_g_5_reg_1480;
                ap_phi_reg_pp0_iter24_g_8_reg_1513 <= ap_phi_reg_pp0_iter23_g_8_reg_1513;
                ap_phi_reg_pp0_iter24_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter23_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter24_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter23_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter24_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter23_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter24_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter23_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter24_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter23_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter24_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter23_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter24_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter23_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter24_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter23_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_empty_182_reg_1253 <= ap_phi_reg_pp0_iter1_empty_182_reg_1253;
                ap_phi_reg_pp0_iter2_empty_183_reg_1262 <= ap_phi_reg_pp0_iter1_empty_183_reg_1262;
                ap_phi_reg_pp0_iter2_empty_184_reg_1271 <= ap_phi_reg_pp0_iter1_empty_184_reg_1271;
                ap_phi_reg_pp0_iter2_empty_186_reg_1280 <= ap_phi_reg_pp0_iter1_empty_186_reg_1280;
                ap_phi_reg_pp0_iter2_empty_188_reg_1289 <= ap_phi_reg_pp0_iter1_empty_188_reg_1289;
                ap_phi_reg_pp0_iter2_empty_189_reg_1298 <= ap_phi_reg_pp0_iter1_empty_189_reg_1298;
                ap_phi_reg_pp0_iter2_empty_190_reg_1307 <= ap_phi_reg_pp0_iter1_empty_190_reg_1307;
                ap_phi_reg_pp0_iter2_empty_192_reg_1316 <= ap_phi_reg_pp0_iter1_empty_192_reg_1316;
                ap_phi_reg_pp0_iter2_empty_194_reg_1345 <= ap_phi_reg_pp0_iter1_empty_194_reg_1345;
                ap_phi_reg_pp0_iter2_empty_195_reg_1354 <= ap_phi_reg_pp0_iter1_empty_195_reg_1354;
                ap_phi_reg_pp0_iter2_empty_196_reg_1363 <= ap_phi_reg_pp0_iter1_empty_196_reg_1363;
                ap_phi_reg_pp0_iter2_empty_197_reg_1372 <= ap_phi_reg_pp0_iter1_empty_197_reg_1372;
                ap_phi_reg_pp0_iter2_empty_198_reg_1381 <= ap_phi_reg_pp0_iter1_empty_198_reg_1381;
                ap_phi_reg_pp0_iter2_empty_200_reg_1390 <= ap_phi_reg_pp0_iter1_empty_200_reg_1390;
                ap_phi_reg_pp0_iter2_empty_202_reg_1399 <= ap_phi_reg_pp0_iter1_empty_202_reg_1399;
                ap_phi_reg_pp0_iter2_empty_203_reg_1408 <= ap_phi_reg_pp0_iter1_empty_203_reg_1408;
                ap_phi_reg_pp0_iter2_empty_204_reg_1417 <= ap_phi_reg_pp0_iter1_empty_204_reg_1417;
                ap_phi_reg_pp0_iter2_empty_206_reg_1426 <= ap_phi_reg_pp0_iter1_empty_206_reg_1426;
                ap_phi_reg_pp0_iter2_g_11_reg_1546 <= ap_phi_reg_pp0_iter1_g_11_reg_1546;
                ap_phi_reg_pp0_iter2_g_1_reg_1447 <= ap_phi_reg_pp0_iter1_g_1_reg_1447;
                ap_phi_reg_pp0_iter2_g_3_reg_1325 <= ap_phi_reg_pp0_iter1_g_3_reg_1325;
                ap_phi_reg_pp0_iter2_g_5_reg_1480 <= ap_phi_reg_pp0_iter1_g_5_reg_1480;
                ap_phi_reg_pp0_iter2_g_8_reg_1513 <= ap_phi_reg_pp0_iter1_g_8_reg_1513;
                ap_phi_reg_pp0_iter2_g_reg_1335 <= ap_phi_reg_pp0_iter1_g_reg_1335;
                ap_phi_reg_pp0_iter2_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter1_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter2_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter1_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter2_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter1_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter2_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter1_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter2_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter1_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter2_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter1_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter2_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter1_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter2_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter1_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_empty_182_reg_1253 <= ap_phi_reg_pp0_iter2_empty_182_reg_1253;
                ap_phi_reg_pp0_iter3_empty_183_reg_1262 <= ap_phi_reg_pp0_iter2_empty_183_reg_1262;
                ap_phi_reg_pp0_iter3_empty_184_reg_1271 <= ap_phi_reg_pp0_iter2_empty_184_reg_1271;
                ap_phi_reg_pp0_iter3_empty_186_reg_1280 <= ap_phi_reg_pp0_iter2_empty_186_reg_1280;
                ap_phi_reg_pp0_iter3_empty_188_reg_1289 <= ap_phi_reg_pp0_iter2_empty_188_reg_1289;
                ap_phi_reg_pp0_iter3_empty_189_reg_1298 <= ap_phi_reg_pp0_iter2_empty_189_reg_1298;
                ap_phi_reg_pp0_iter3_empty_190_reg_1307 <= ap_phi_reg_pp0_iter2_empty_190_reg_1307;
                ap_phi_reg_pp0_iter3_empty_192_reg_1316 <= ap_phi_reg_pp0_iter2_empty_192_reg_1316;
                ap_phi_reg_pp0_iter3_empty_194_reg_1345 <= ap_phi_reg_pp0_iter2_empty_194_reg_1345;
                ap_phi_reg_pp0_iter3_empty_195_reg_1354 <= ap_phi_reg_pp0_iter2_empty_195_reg_1354;
                ap_phi_reg_pp0_iter3_empty_196_reg_1363 <= ap_phi_reg_pp0_iter2_empty_196_reg_1363;
                ap_phi_reg_pp0_iter3_empty_197_reg_1372 <= ap_phi_reg_pp0_iter2_empty_197_reg_1372;
                ap_phi_reg_pp0_iter3_empty_198_reg_1381 <= ap_phi_reg_pp0_iter2_empty_198_reg_1381;
                ap_phi_reg_pp0_iter3_empty_200_reg_1390 <= ap_phi_reg_pp0_iter2_empty_200_reg_1390;
                ap_phi_reg_pp0_iter3_empty_202_reg_1399 <= ap_phi_reg_pp0_iter2_empty_202_reg_1399;
                ap_phi_reg_pp0_iter3_empty_203_reg_1408 <= ap_phi_reg_pp0_iter2_empty_203_reg_1408;
                ap_phi_reg_pp0_iter3_empty_204_reg_1417 <= ap_phi_reg_pp0_iter2_empty_204_reg_1417;
                ap_phi_reg_pp0_iter3_empty_206_reg_1426 <= ap_phi_reg_pp0_iter2_empty_206_reg_1426;
                ap_phi_reg_pp0_iter3_g_11_reg_1546 <= ap_phi_reg_pp0_iter2_g_11_reg_1546;
                ap_phi_reg_pp0_iter3_g_1_reg_1447 <= ap_phi_reg_pp0_iter2_g_1_reg_1447;
                ap_phi_reg_pp0_iter3_g_3_reg_1325 <= ap_phi_reg_pp0_iter2_g_3_reg_1325;
                ap_phi_reg_pp0_iter3_g_5_reg_1480 <= ap_phi_reg_pp0_iter2_g_5_reg_1480;
                ap_phi_reg_pp0_iter3_g_8_reg_1513 <= ap_phi_reg_pp0_iter2_g_8_reg_1513;
                ap_phi_reg_pp0_iter3_g_reg_1335 <= ap_phi_reg_pp0_iter2_g_reg_1335;
                ap_phi_reg_pp0_iter3_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter2_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter3_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter2_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter3_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter2_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter3_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter2_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter3_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter2_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter3_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter2_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter3_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter2_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter3_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter2_phi_ln511_reg_1456;
                bayerWindow_90_reg_9509 <= pixBuf_174_fu_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_g_11_reg_1546 <= ap_phi_reg_pp0_iter3_g_11_reg_1546;
                ap_phi_reg_pp0_iter4_g_1_reg_1447 <= ap_phi_reg_pp0_iter3_g_1_reg_1447;
                ap_phi_reg_pp0_iter4_g_5_reg_1480 <= ap_phi_reg_pp0_iter3_g_5_reg_1480;
                ap_phi_reg_pp0_iter4_g_8_reg_1513 <= ap_phi_reg_pp0_iter3_g_8_reg_1513;
                ap_phi_reg_pp0_iter4_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter3_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter4_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter3_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter4_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter3_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter4_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter3_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter4_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter3_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter4_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter3_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter4_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter3_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter4_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter3_phi_ln511_reg_1456;
                bayerWindow_30_reg_9714 <= bayerWindow_3_fu_358;
                bayerWindow_31_reg_9720 <= bayerWindow_7_fu_362;
                bayerWindow_32_reg_9726 <= bayerWindow_11_fu_366;
                bayerWindow_34_reg_9731 <= bayerWindow_15_fu_370;
                bayerWindow_35_reg_9737 <= bayerWindow_19_fu_374;
                bayerWindow_36_reg_9743 <= bayerWindow_20_fu_378;
                bayerWindow_38_reg_9748 <= bayerWindow_21_fu_382;
                bayerWindow_39_reg_9754 <= bayerWindow_22_fu_386;
                bayerWindow_40_reg_9760 <= bayerWindow_23_fu_390;
                bayerWindow_42_reg_9765 <= bayerWindow_24_fu_394;
                bayerWindow_43_reg_9771 <= bayerWindow_25_fu_398;
                bayerWindow_44_reg_9777 <= bayerWindow_26_fu_402;
                bayerWindow_46_reg_9782 <= bayerWindow_27_fu_406;
                bayerWindow_47_reg_9788 <= bayerWindow_28_fu_410;
                bayerWindow_48_reg_9794 <= bayerWindow_29_fu_414;
                bayerWindow_91_reg_9649 <= pixBuf_173_fu_310;
                bayerWindow_92_reg_9644 <= pixBuf_172_fu_306;
                bayerWindow_93_reg_9639 <= pixBuf_171_fu_302;
                bayerWindow_94_reg_9634 <= pixBuf_fu_298;
                p_load126_reg_9702 <= empty_180_fu_350;
                p_load127_reg_9696 <= empty_179_fu_346;
                p_load128_reg_9690 <= empty_178_fu_342;
                p_load129_reg_9684 <= empty_177_fu_338;
                p_load130_reg_9678 <= empty_176_fu_334;
                p_load131_reg_9672 <= empty_175_fu_330;
                p_load132_reg_9666 <= empty_174_fu_326;
                p_load133_reg_9660 <= empty_173_fu_322;
                p_load134_reg_9654 <= empty_fu_318;
                p_load_reg_9708 <= empty_181_fu_354;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_g_11_reg_1546 <= ap_phi_reg_pp0_iter4_g_11_reg_1546;
                ap_phi_reg_pp0_iter5_g_1_reg_1447 <= ap_phi_reg_pp0_iter4_g_1_reg_1447;
                ap_phi_reg_pp0_iter5_g_5_reg_1480 <= ap_phi_reg_pp0_iter4_g_5_reg_1480;
                ap_phi_reg_pp0_iter5_g_8_reg_1513 <= ap_phi_reg_pp0_iter4_g_8_reg_1513;
                ap_phi_reg_pp0_iter5_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter4_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter5_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter4_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter5_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter4_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter5_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter4_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter5_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter4_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter5_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter4_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter5_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter4_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter5_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter4_phi_ln511_reg_1456;
                g_3_reg_1325 <= ap_phi_reg_pp0_iter4_g_3_reg_1325;
                g_reg_1335 <= ap_phi_reg_pp0_iter4_g_reg_1335;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_g_11_reg_1546 <= ap_phi_reg_pp0_iter5_g_11_reg_1546;
                ap_phi_reg_pp0_iter6_g_1_reg_1447 <= ap_phi_reg_pp0_iter5_g_1_reg_1447;
                ap_phi_reg_pp0_iter6_g_5_reg_1480 <= ap_phi_reg_pp0_iter5_g_5_reg_1480;
                ap_phi_reg_pp0_iter6_g_8_reg_1513 <= ap_phi_reg_pp0_iter5_g_8_reg_1513;
                ap_phi_reg_pp0_iter6_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter5_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter6_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter5_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter6_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter5_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter6_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter5_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter6_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter5_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter6_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter5_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter6_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter5_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter6_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter5_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_g_11_reg_1546 <= ap_phi_reg_pp0_iter6_g_11_reg_1546;
                ap_phi_reg_pp0_iter7_g_1_reg_1447 <= ap_phi_reg_pp0_iter6_g_1_reg_1447;
                ap_phi_reg_pp0_iter7_g_5_reg_1480 <= ap_phi_reg_pp0_iter6_g_5_reg_1480;
                ap_phi_reg_pp0_iter7_g_8_reg_1513 <= ap_phi_reg_pp0_iter6_g_8_reg_1513;
                ap_phi_reg_pp0_iter7_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter6_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter7_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter6_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter7_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter6_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter7_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter6_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter7_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter6_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter7_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter6_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter7_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter6_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter7_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter6_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_g_11_reg_1546 <= ap_phi_reg_pp0_iter7_g_11_reg_1546;
                ap_phi_reg_pp0_iter8_g_1_reg_1447 <= ap_phi_reg_pp0_iter7_g_1_reg_1447;
                ap_phi_reg_pp0_iter8_g_5_reg_1480 <= ap_phi_reg_pp0_iter7_g_5_reg_1480;
                ap_phi_reg_pp0_iter8_g_8_reg_1513 <= ap_phi_reg_pp0_iter7_g_8_reg_1513;
                ap_phi_reg_pp0_iter8_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter7_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter8_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter7_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter8_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter7_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter8_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter7_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter8_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter7_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter8_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter7_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter8_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter7_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter8_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter7_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_g_11_reg_1546 <= ap_phi_reg_pp0_iter8_g_11_reg_1546;
                ap_phi_reg_pp0_iter9_g_1_reg_1447 <= ap_phi_reg_pp0_iter8_g_1_reg_1447;
                ap_phi_reg_pp0_iter9_g_5_reg_1480 <= ap_phi_reg_pp0_iter8_g_5_reg_1480;
                ap_phi_reg_pp0_iter9_g_8_reg_1513 <= ap_phi_reg_pp0_iter8_g_8_reg_1513;
                ap_phi_reg_pp0_iter9_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter8_phi_ln509_1_reg_1468;
                ap_phi_reg_pp0_iter9_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter8_phi_ln509_2_reg_1501;
                ap_phi_reg_pp0_iter9_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter8_phi_ln509_3_reg_1534;
                ap_phi_reg_pp0_iter9_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter8_phi_ln509_reg_1435;
                ap_phi_reg_pp0_iter9_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter8_phi_ln511_1_reg_1489;
                ap_phi_reg_pp0_iter9_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter8_phi_ln511_2_reg_1522;
                ap_phi_reg_pp0_iter9_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter8_phi_ln511_3_reg_1555;
                ap_phi_reg_pp0_iter9_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter8_phi_ln511_reg_1456;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468;
                phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501;
                phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534;
                phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter25_phi_ln509_reg_1435;
                phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489;
                phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522;
                phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555;
                phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter25_phi_ln511_reg_1456;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DIV1_TABLE_address0 <= zext_ln493_15_fu_7474_p1(10 - 1 downto 0);
    DIV1_TABLE_address1 <= zext_ln493_14_fu_7470_p1(10 - 1 downto 0);
    DIV1_TABLE_address10 <= zext_ln493_5_fu_7434_p1(10 - 1 downto 0);
    DIV1_TABLE_address11 <= zext_ln493_4_fu_7430_p1(10 - 1 downto 0);
    DIV1_TABLE_address12 <= zext_ln493_3_fu_7426_p1(10 - 1 downto 0);
    DIV1_TABLE_address13 <= zext_ln493_2_fu_7422_p1(10 - 1 downto 0);
    DIV1_TABLE_address14 <= zext_ln493_1_fu_7418_p1(10 - 1 downto 0);
    DIV1_TABLE_address15 <= zext_ln493_fu_7414_p1(10 - 1 downto 0);
    DIV1_TABLE_address2 <= zext_ln493_13_fu_7466_p1(10 - 1 downto 0);
    DIV1_TABLE_address3 <= zext_ln493_12_fu_7462_p1(10 - 1 downto 0);
    DIV1_TABLE_address4 <= zext_ln493_11_fu_7458_p1(10 - 1 downto 0);
    DIV1_TABLE_address5 <= zext_ln493_10_fu_7454_p1(10 - 1 downto 0);
    DIV1_TABLE_address6 <= zext_ln493_9_fu_7450_p1(10 - 1 downto 0);
    DIV1_TABLE_address7 <= zext_ln493_8_fu_7446_p1(10 - 1 downto 0);
    DIV1_TABLE_address8 <= zext_ln493_7_fu_7442_p1(10 - 1 downto 0);
    DIV1_TABLE_address9 <= zext_ln493_6_fu_7438_p1(10 - 1 downto 0);

    DIV1_TABLE_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce0 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce1 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce10_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce10 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce11_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce11 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce12_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce12 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce13_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce13 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce14_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce14 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce15_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce15 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce2_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce2 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce3_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce3 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce4_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce4 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce5_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce5 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce6_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce6 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce7_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce7 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce8_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce8 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    DIV1_TABLE_ce9_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV1_TABLE_ce9 <= ap_const_logic_1;
        else 
            DIV1_TABLE_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    DIV2_TABLE_address0 <= zext_ln497_3_fu_7798_p1(12 - 1 downto 0);
    DIV2_TABLE_address1 <= zext_ln497_2_fu_7794_p1(12 - 1 downto 0);
    DIV2_TABLE_address2 <= zext_ln497_1_fu_7790_p1(12 - 1 downto 0);
    DIV2_TABLE_address3 <= zext_ln497_fu_7786_p1(12 - 1 downto 0);

    DIV2_TABLE_ce0_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV2_TABLE_ce0 <= ap_const_logic_1;
        else 
            DIV2_TABLE_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DIV2_TABLE_ce1_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV2_TABLE_ce1 <= ap_const_logic_1;
        else 
            DIV2_TABLE_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DIV2_TABLE_ce2_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV2_TABLE_ce2 <= ap_const_logic_1;
        else 
            DIV2_TABLE_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    DIV2_TABLE_ce3_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DIV2_TABLE_ce3 <= ap_const_logic_1;
        else 
            DIV2_TABLE_ce3 <= ap_const_logic_0;
        end if; 
    end process;

    K_10_fu_3252_p2 <= std_logic_vector(unsigned(sub_ln460_fu_3246_p2) - unsigned(zext_ln460_1_fu_3242_p1));
    K_11_fu_3276_p2 <= std_logic_vector(unsigned(sub_ln461_fu_3270_p2) - unsigned(zext_ln460_1_fu_3242_p1));
    K_12_fu_3340_p2 <= std_logic_vector(unsigned(sub_ln450_1_fu_3334_p2) - unsigned(zext_ln450_7_fu_3322_p1));
    K_13_fu_3376_p2 <= std_logic_vector(unsigned(zext_ln451_2_fu_3354_p1) - unsigned(zext_ln451_5_fu_3372_p1));
    K_14_fu_3408_p2 <= std_logic_vector(unsigned(sub_ln452_1_fu_3402_p2) - unsigned(zext_ln451_3_fu_3358_p1));
    K_15_fu_4685_p2 <= std_logic_vector(unsigned(zext_ln453_1_fu_4678_p1) - unsigned(zext_ln453_2_fu_4682_p1));
    K_16_fu_3446_p2 <= std_logic_vector(unsigned(sub_ln454_1_fu_3440_p2) - unsigned(zext_ln452_5_fu_3398_p1));
    K_17_fu_3482_p2 <= std_logic_vector(unsigned(zext_ln455_3_fu_3460_p1) - unsigned(zext_ln455_6_fu_3478_p1));
    K_18_fu_3506_p2 <= std_logic_vector(unsigned(sub_ln456_1_fu_3500_p2) - unsigned(zext_ln450_9_fu_3330_p1));
    K_19_fu_3542_p2 <= std_logic_vector(unsigned(zext_ln457_2_fu_3520_p1) - unsigned(zext_ln457_5_fu_3538_p1));
    K_1_fu_3000_p2 <= std_logic_vector(unsigned(sub_ln451_fu_2994_p2) - unsigned(zext_ln451_1_fu_2990_p1));
    K_20_fu_3574_p2 <= std_logic_vector(unsigned(sub_ln458_1_fu_3568_p2) - unsigned(zext_ln458_5_fu_3564_p1));
    K_21_fu_4706_p2 <= std_logic_vector(unsigned(zext_ln459_1_fu_4699_p1) - unsigned(zext_ln459_2_fu_4703_p1));
    K_22_fu_3612_p2 <= std_logic_vector(unsigned(sub_ln460_1_fu_3606_p2) - unsigned(zext_ln460_4_fu_3602_p1));
    K_23_fu_3640_p2 <= std_logic_vector(unsigned(zext_ln461_1_fu_3626_p1) - unsigned(zext_ln461_2_fu_3636_p1));
    K_24_fu_3704_p2 <= std_logic_vector(unsigned(sub_ln450_2_fu_3698_p2) - unsigned(zext_ln450_12_fu_3686_p1));
    K_25_fu_3732_p2 <= std_logic_vector(unsigned(sub_ln451_1_fu_3726_p2) - unsigned(zext_ln450_12_fu_3686_p1));
    K_26_fu_3764_p2 <= std_logic_vector(unsigned(sub_ln452_2_fu_3758_p2) - unsigned(zext_ln451_7_fu_3722_p1));
    K_27_fu_3788_p2 <= std_logic_vector(unsigned(sub_ln453_1_fu_3782_p2) - unsigned(zext_ln450_14_fu_3694_p1));
    K_28_fu_3816_p2 <= std_logic_vector(unsigned(sub_ln454_2_fu_3810_p2) - unsigned(zext_ln452_8_fu_3754_p1));
    K_29_fu_3848_p2 <= std_logic_vector(unsigned(sub_ln455_1_fu_3842_p2) - unsigned(zext_ln455_9_fu_3838_p1));
    K_2_fu_3032_p2 <= std_logic_vector(unsigned(sub_ln452_fu_3026_p2) - unsigned(zext_ln451_1_fu_2990_p1));
    K_30_fu_3872_p2 <= std_logic_vector(unsigned(sub_ln456_2_fu_3866_p2) - unsigned(zext_ln450_14_fu_3694_p1));
    K_31_fu_3900_p2 <= std_logic_vector(unsigned(sub_ln457_1_fu_3894_p2) - unsigned(zext_ln455_9_fu_3838_p1));
    K_32_fu_3932_p2 <= std_logic_vector(unsigned(sub_ln458_2_fu_3926_p2) - unsigned(zext_ln458_8_fu_3922_p1));
    K_33_fu_3956_p2 <= std_logic_vector(unsigned(sub_ln459_1_fu_3950_p2) - unsigned(zext_ln450_14_fu_3694_p1));
    K_34_fu_3984_p2 <= std_logic_vector(unsigned(sub_ln460_2_fu_3978_p2) - unsigned(zext_ln460_6_fu_3974_p1));
    K_35_fu_4008_p2 <= std_logic_vector(unsigned(sub_ln461_1_fu_4002_p2) - unsigned(zext_ln450_12_fu_3686_p1));
    K_36_fu_4072_p2 <= std_logic_vector(unsigned(sub_ln450_3_fu_4066_p2) - unsigned(zext_ln450_17_fu_4054_p1));
    K_37_fu_4108_p2 <= std_logic_vector(unsigned(zext_ln451_8_fu_4086_p1) - unsigned(zext_ln451_11_fu_4104_p1));
    K_38_fu_4140_p2 <= std_logic_vector(unsigned(sub_ln452_3_fu_4134_p2) - unsigned(zext_ln451_9_fu_4090_p1));
    K_39_fu_5261_p2 <= std_logic_vector(unsigned(zext_ln453_4_fu_5254_p1) - unsigned(zext_ln453_5_fu_5258_p1));
    K_3_fu_3056_p2 <= std_logic_vector(unsigned(sub_ln453_fu_3050_p2) - unsigned(zext_ln452_2_fu_3022_p1));
    K_40_fu_4178_p2 <= std_logic_vector(unsigned(sub_ln454_3_fu_4172_p2) - unsigned(zext_ln452_11_fu_4130_p1));
    K_41_fu_4214_p2 <= std_logic_vector(unsigned(zext_ln455_10_fu_4192_p1) - unsigned(zext_ln455_13_fu_4210_p1));
    K_42_fu_4238_p2 <= std_logic_vector(unsigned(sub_ln456_3_fu_4232_p2) - unsigned(zext_ln450_19_fu_4062_p1));
    K_43_fu_4266_p2 <= std_logic_vector(unsigned(sub_ln457_2_fu_4260_p2) - unsigned(zext_ln455_11_fu_4196_p1));
    K_44_fu_4298_p2 <= std_logic_vector(unsigned(sub_ln458_3_fu_4292_p2) - unsigned(zext_ln458_11_fu_4288_p1));
    K_45_fu_4322_p2 <= std_logic_vector(unsigned(sub_ln459_2_fu_4316_p2) - unsigned(zext_ln450_19_fu_4062_p1));
    K_46_fu_4350_p2 <= std_logic_vector(unsigned(sub_ln460_3_fu_4344_p2) - unsigned(zext_ln460_8_fu_4340_p1));
    K_47_fu_4374_p2 <= std_logic_vector(unsigned(sub_ln461_2_fu_4368_p2) - unsigned(zext_ln450_17_fu_4054_p1));
    K_4_fu_3084_p2 <= std_logic_vector(unsigned(sub_ln454_fu_3078_p2) - unsigned(zext_ln452_2_fu_3022_p1));
    K_5_fu_3116_p2 <= std_logic_vector(unsigned(sub_ln455_fu_3110_p2) - unsigned(zext_ln454_1_fu_3074_p1));
    K_6_fu_3140_p2 <= std_logic_vector(unsigned(sub_ln456_fu_3134_p2) - unsigned(zext_ln450_4_fu_2962_p1));
    K_7_fu_3168_p2 <= std_logic_vector(unsigned(sub_ln457_fu_3162_p2) - unsigned(zext_ln457_1_fu_3158_p1));
    K_8_fu_3200_p2 <= std_logic_vector(unsigned(sub_ln458_fu_3194_p2) - unsigned(zext_ln458_2_fu_3190_p1));
    K_9_fu_3224_p2 <= std_logic_vector(unsigned(sub_ln459_fu_3218_p2) - unsigned(zext_ln458_2_fu_3190_p1));
    K_fu_2972_p2 <= std_logic_vector(unsigned(sub_ln450_fu_2966_p2) - unsigned(zext_ln450_2_fu_2954_p1));
    PixBufVal_23_fu_2697_p3 <= 
        bayerWindow_75_reg_9532 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_192_reg_987;
    PixBufVal_24_fu_2691_p3 <= 
        bayerWindow_79_reg_9539 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_193_reg_978;
    PixBufVal_25_fu_2685_p3 <= 
        bayerWindow_85_reg_9546 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_194_reg_969;
    PixBufVal_fu_2703_p3 <= 
        bayerWindow_71_reg_9519 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_191_reg_996;
    add_ln323_fu_2143_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z_3) + unsigned(ap_const_lv15_1));
    add_ln451_1_fu_4098_p2 <= std_logic_vector(unsigned(zext_ln450_16_fu_4050_p1) + unsigned(zext_ln451_10_fu_4094_p1));
    add_ln451_fu_3366_p2 <= std_logic_vector(unsigned(zext_ln451_4_fu_3362_p1) + unsigned(zext_ln450_6_fu_3318_p1));
    add_ln453_1_fu_4146_p2 <= std_logic_vector(unsigned(zext_ln450_18_fu_4058_p1) + unsigned(zext_ln452_10_fu_4126_p1));
    add_ln453_fu_3414_p2 <= std_logic_vector(unsigned(zext_ln452_4_fu_3394_p1) + unsigned(zext_ln450_8_fu_3326_p1));
    add_ln455_1_fu_4204_p2 <= std_logic_vector(unsigned(zext_ln455_12_fu_4200_p1) + unsigned(zext_ln454_8_fu_4164_p1));
    add_ln455_fu_3472_p2 <= std_logic_vector(unsigned(zext_ln454_3_fu_3432_p1) + unsigned(zext_ln455_5_fu_3468_p1));
    add_ln457_fu_3532_p2 <= std_logic_vector(unsigned(zext_ln457_4_fu_3528_p1) + unsigned(zext_ln455_5_fu_3468_p1));
    add_ln459_fu_3580_p2 <= std_logic_vector(unsigned(zext_ln458_4_fu_3560_p1) + unsigned(zext_ln450_8_fu_3326_p1));
    add_ln461_fu_3630_p2 <= std_logic_vector(unsigned(zext_ln460_3_fu_3598_p1) + unsigned(zext_ln450_6_fu_3318_p1));
    add_ln465_10_fu_5289_p2 <= std_logic_vector(signed(sext_ln465_20_fu_5270_p1) + signed(sext_ln465_19_fu_5267_p1));
    add_ln465_1_fu_4426_p2 <= std_logic_vector(signed(sext_ln465_fu_4404_p1) + signed(sext_ln465_1_fu_4407_p1));
    add_ln465_3_fu_4724_p2 <= std_logic_vector(signed(sext_ln465_7_fu_4718_p1) + signed(sext_ln465_8_fu_4721_p1));
    add_ln465_4_fu_4734_p2 <= std_logic_vector(signed(sext_ln465_6_fu_4712_p1) + signed(sext_ln465_10_fu_4715_p1));
    add_ln465_6_fu_4992_p2 <= std_logic_vector(signed(sext_ln465_16_fu_4989_p1) + signed(sext_ln465_12_fu_4986_p1));
    add_ln465_7_fu_5002_p2 <= std_logic_vector(signed(sext_ln465_14_fu_4983_p1) + signed(sext_ln465_13_fu_4980_p1));
    add_ln465_9_fu_5279_p2 <= std_logic_vector(signed(sext_ln465_22_fu_5276_p1) + signed(sext_ln465_18_fu_5273_p1));
    add_ln465_fu_4416_p2 <= std_logic_vector(signed(sext_ln465_2_fu_4410_p1) + signed(sext_ln465_3_fu_4413_p1));
    add_ln466_10_fu_5328_p2 <= std_logic_vector(signed(sext_ln466_22_fu_5325_p1) + signed(sext_ln466_18_fu_5305_p1));
    add_ln466_1_fu_4464_p2 <= std_logic_vector(signed(sext_ln466_fu_4442_p1) + signed(sext_ln466_4_fu_4461_p1));
    add_ln466_3_fu_4761_p2 <= std_logic_vector(signed(sext_ln466_8_fu_4757_p1) + signed(sext_ln466_7_fu_4753_p1));
    add_ln466_4_fu_4774_p2 <= std_logic_vector(signed(sext_ln466_6_fu_4750_p1) + signed(sext_ln466_10_fu_4771_p1));
    add_ln466_6_fu_5027_p2 <= std_logic_vector(signed(sext_ln466_14_fu_5024_p1) + signed(sext_ln466_13_fu_5021_p1));
    add_ln466_7_fu_5040_p2 <= std_logic_vector(signed(sext_ln466_12_fu_5018_p1) + signed(sext_ln466_16_fu_5037_p1));
    add_ln466_9_fu_5315_p2 <= std_logic_vector(signed(sext_ln466_19_fu_5308_p1) + signed(sext_ln466_20_fu_5312_p1));
    add_ln466_fu_4451_p2 <= std_logic_vector(signed(sext_ln466_2_fu_4448_p1) + signed(sext_ln466_1_fu_4445_p1));
    add_ln467_2_fu_4796_p2 <= std_logic_vector(signed(sext_ln467_4_fu_4793_p1) + signed(sext_ln467_3_fu_4790_p1));
    add_ln467_4_fu_5062_p2 <= std_logic_vector(signed(sext_ln467_7_fu_5059_p1) + signed(sext_ln467_6_fu_5056_p1));
    add_ln467_6_fu_5350_p2 <= std_logic_vector(signed(sext_ln467_9_fu_5344_p1) + signed(sext_ln467_10_fu_5347_p1));
    add_ln467_fu_4486_p2 <= std_logic_vector(signed(sext_ln467_1_fu_4483_p1) + signed(sext_ln467_fu_4480_p1));
    add_ln468_10_fu_5382_p2 <= std_logic_vector(signed(sext_ln465_22_fu_5276_p1) + signed(sext_ln465_19_fu_5267_p1));
    add_ln468_1_fu_4518_p2 <= std_logic_vector(signed(sext_ln465_fu_4404_p1) + signed(sext_ln468_2_fu_4515_p1));
    add_ln468_3_fu_4815_p2 <= std_logic_vector(signed(sext_ln468_3_fu_4812_p1) + signed(sext_ln465_8_fu_4721_p1));
    add_ln468_4_fu_4828_p2 <= std_logic_vector(signed(sext_ln465_6_fu_4712_p1) + signed(sext_ln468_12_fu_4825_p1));
    add_ln468_6_fu_5084_p2 <= std_logic_vector(signed(sext_ln468_7_fu_5081_p1) + signed(sext_ln468_6_fu_5078_p1));
    add_ln468_7_fu_5094_p2 <= std_logic_vector(signed(sext_ln465_16_fu_4989_p1) + signed(sext_ln465_13_fu_4980_p1));
    add_ln468_9_fu_5372_p2 <= std_logic_vector(signed(sext_ln468_10_fu_5369_p1) + signed(sext_ln468_9_fu_5366_p1));
    add_ln468_fu_4505_p2 <= std_logic_vector(signed(sext_ln468_fu_4502_p1) + signed(sext_ln465_3_fu_4413_p1));
    add_ln476_10_fu_6987_p2 <= std_logic_vector(unsigned(zext_ln476_19_fu_6984_p1) + unsigned(zext_ln476_17_fu_6978_p1));
    add_ln476_11_fu_6993_p2 <= std_logic_vector(unsigned(add_ln476_10_fu_6987_p2) + unsigned(zext_ln476_18_fu_6981_p1));
    add_ln476_1_fu_6615_p2 <= std_logic_vector(unsigned(zext_ln476_4_fu_6612_p1) + unsigned(zext_ln476_2_fu_6606_p1));
    add_ln476_2_fu_6621_p2 <= std_logic_vector(unsigned(add_ln476_1_fu_6615_p2) + unsigned(zext_ln476_3_fu_6609_p1));
    add_ln476_3_fu_6468_p2 <= std_logic_vector(unsigned(zext_ln476_6_fu_6465_p1) + unsigned(zext_ln476_5_fu_6462_p1));
    add_ln476_4_fu_6739_p2 <= std_logic_vector(unsigned(zext_ln476_9_fu_6736_p1) + unsigned(zext_ln476_7_fu_6730_p1));
    add_ln476_5_fu_6745_p2 <= std_logic_vector(unsigned(add_ln476_4_fu_6739_p2) + unsigned(zext_ln476_8_fu_6733_p1));
    add_ln476_6_fu_6516_p2 <= std_logic_vector(unsigned(zext_ln476_11_fu_6513_p1) + unsigned(zext_ln476_10_fu_6510_p1));
    add_ln476_7_fu_6863_p2 <= std_logic_vector(unsigned(zext_ln476_14_fu_6860_p1) + unsigned(zext_ln476_12_fu_6854_p1));
    add_ln476_8_fu_6869_p2 <= std_logic_vector(unsigned(add_ln476_7_fu_6863_p2) + unsigned(zext_ln476_13_fu_6857_p1));
    add_ln476_9_fu_6564_p2 <= std_logic_vector(unsigned(zext_ln476_16_fu_6561_p1) + unsigned(zext_ln476_15_fu_6558_p1));
    add_ln476_fu_6420_p2 <= std_logic_vector(unsigned(zext_ln476_1_fu_6417_p1) + unsigned(zext_ln476_fu_6414_p1));
    add_ln477_10_fu_7018_p2 <= std_logic_vector(unsigned(zext_ln477_19_fu_7015_p1) + unsigned(zext_ln477_17_fu_7009_p1));
    add_ln477_11_fu_7024_p2 <= std_logic_vector(unsigned(add_ln477_10_fu_7018_p2) + unsigned(zext_ln477_18_fu_7012_p1));
    add_ln477_1_fu_6646_p2 <= std_logic_vector(unsigned(zext_ln477_4_fu_6643_p1) + unsigned(zext_ln477_2_fu_6637_p1));
    add_ln477_2_fu_6652_p2 <= std_logic_vector(unsigned(add_ln477_1_fu_6646_p2) + unsigned(zext_ln477_3_fu_6640_p1));
    add_ln477_3_fu_6480_p2 <= std_logic_vector(unsigned(zext_ln477_6_fu_6477_p1) + unsigned(zext_ln477_5_fu_6474_p1));
    add_ln477_4_fu_6770_p2 <= std_logic_vector(unsigned(zext_ln477_9_fu_6767_p1) + unsigned(zext_ln477_7_fu_6761_p1));
    add_ln477_5_fu_6776_p2 <= std_logic_vector(unsigned(add_ln477_4_fu_6770_p2) + unsigned(zext_ln477_8_fu_6764_p1));
    add_ln477_6_fu_6528_p2 <= std_logic_vector(unsigned(zext_ln477_11_fu_6525_p1) + unsigned(zext_ln477_10_fu_6522_p1));
    add_ln477_7_fu_6894_p2 <= std_logic_vector(unsigned(zext_ln477_14_fu_6891_p1) + unsigned(zext_ln477_12_fu_6885_p1));
    add_ln477_8_fu_6900_p2 <= std_logic_vector(unsigned(add_ln477_7_fu_6894_p2) + unsigned(zext_ln477_13_fu_6888_p1));
    add_ln477_9_fu_6576_p2 <= std_logic_vector(unsigned(zext_ln477_16_fu_6573_p1) + unsigned(zext_ln477_15_fu_6570_p1));
    add_ln477_fu_6432_p2 <= std_logic_vector(unsigned(zext_ln477_1_fu_6429_p1) + unsigned(zext_ln477_fu_6426_p1));
    add_ln478_10_fu_7049_p2 <= std_logic_vector(unsigned(zext_ln478_19_fu_7046_p1) + unsigned(zext_ln478_17_fu_7040_p1));
    add_ln478_11_fu_7055_p2 <= std_logic_vector(unsigned(add_ln478_10_fu_7049_p2) + unsigned(zext_ln478_18_fu_7043_p1));
    add_ln478_1_fu_6677_p2 <= std_logic_vector(unsigned(zext_ln478_4_fu_6674_p1) + unsigned(zext_ln478_2_fu_6668_p1));
    add_ln478_2_fu_6683_p2 <= std_logic_vector(unsigned(add_ln478_1_fu_6677_p2) + unsigned(zext_ln478_3_fu_6671_p1));
    add_ln478_3_fu_6492_p2 <= std_logic_vector(unsigned(zext_ln478_6_fu_6489_p1) + unsigned(zext_ln478_5_fu_6486_p1));
    add_ln478_4_fu_6801_p2 <= std_logic_vector(unsigned(zext_ln478_9_fu_6798_p1) + unsigned(zext_ln478_7_fu_6792_p1));
    add_ln478_5_fu_6807_p2 <= std_logic_vector(unsigned(add_ln478_4_fu_6801_p2) + unsigned(zext_ln478_8_fu_6795_p1));
    add_ln478_6_fu_6540_p2 <= std_logic_vector(unsigned(zext_ln478_11_fu_6537_p1) + unsigned(zext_ln478_10_fu_6534_p1));
    add_ln478_7_fu_6925_p2 <= std_logic_vector(unsigned(zext_ln478_14_fu_6922_p1) + unsigned(zext_ln478_12_fu_6916_p1));
    add_ln478_8_fu_6931_p2 <= std_logic_vector(unsigned(add_ln478_7_fu_6925_p2) + unsigned(zext_ln478_13_fu_6919_p1));
    add_ln478_9_fu_6588_p2 <= std_logic_vector(unsigned(zext_ln478_16_fu_6585_p1) + unsigned(zext_ln478_15_fu_6582_p1));
    add_ln478_fu_6444_p2 <= std_logic_vector(unsigned(zext_ln478_1_fu_6441_p1) + unsigned(zext_ln478_fu_6438_p1));
    add_ln479_10_fu_7080_p2 <= std_logic_vector(unsigned(zext_ln479_19_fu_7077_p1) + unsigned(zext_ln479_17_fu_7071_p1));
    add_ln479_11_fu_7086_p2 <= std_logic_vector(unsigned(add_ln479_10_fu_7080_p2) + unsigned(zext_ln479_18_fu_7074_p1));
    add_ln479_1_fu_6708_p2 <= std_logic_vector(unsigned(zext_ln479_4_fu_6705_p1) + unsigned(zext_ln479_2_fu_6699_p1));
    add_ln479_2_fu_6714_p2 <= std_logic_vector(unsigned(add_ln479_1_fu_6708_p2) + unsigned(zext_ln479_3_fu_6702_p1));
    add_ln479_3_fu_6504_p2 <= std_logic_vector(unsigned(zext_ln479_6_fu_6501_p1) + unsigned(zext_ln479_5_fu_6498_p1));
    add_ln479_4_fu_6832_p2 <= std_logic_vector(unsigned(zext_ln479_9_fu_6829_p1) + unsigned(zext_ln479_7_fu_6823_p1));
    add_ln479_5_fu_6838_p2 <= std_logic_vector(unsigned(add_ln479_4_fu_6832_p2) + unsigned(zext_ln479_8_fu_6826_p1));
    add_ln479_6_fu_6552_p2 <= std_logic_vector(unsigned(zext_ln479_11_fu_6549_p1) + unsigned(zext_ln479_10_fu_6546_p1));
    add_ln479_7_fu_6956_p2 <= std_logic_vector(unsigned(zext_ln479_14_fu_6953_p1) + unsigned(zext_ln479_12_fu_6947_p1));
    add_ln479_8_fu_6962_p2 <= std_logic_vector(unsigned(add_ln479_7_fu_6956_p2) + unsigned(zext_ln479_13_fu_6950_p1));
    add_ln479_9_fu_6600_p2 <= std_logic_vector(unsigned(zext_ln479_16_fu_6597_p1) + unsigned(zext_ln479_15_fu_6594_p1));
    add_ln479_fu_6456_p2 <= std_logic_vector(unsigned(zext_ln479_1_fu_6453_p1) + unsigned(zext_ln479_fu_6450_p1));
    add_ln483_1_fu_4932_p2 <= std_logic_vector(unsigned(zext_ln483_3_fu_4928_p1) + unsigned(zext_ln483_2_fu_4920_p1));
    add_ln483_2_fu_5198_p2 <= std_logic_vector(unsigned(zext_ln483_5_fu_5194_p1) + unsigned(zext_ln483_4_fu_5186_p1));
    add_ln483_3_fu_5486_p2 <= std_logic_vector(unsigned(zext_ln483_7_fu_5482_p1) + unsigned(zext_ln483_6_fu_5474_p1));
    add_ln483_fu_4622_p2 <= std_logic_vector(unsigned(zext_ln483_1_fu_4618_p1) + unsigned(zext_ln483_fu_4610_p1));
    add_ln484_1_fu_4964_p2 <= std_logic_vector(unsigned(zext_ln484_3_fu_4960_p1) + unsigned(zext_ln484_2_fu_4952_p1));
    add_ln484_2_fu_5230_p2 <= std_logic_vector(unsigned(zext_ln484_5_fu_5226_p1) + unsigned(zext_ln484_4_fu_5218_p1));
    add_ln484_3_fu_5518_p2 <= std_logic_vector(unsigned(zext_ln484_7_fu_5514_p1) + unsigned(zext_ln484_6_fu_5506_p1));
    add_ln484_fu_4654_p2 <= std_logic_vector(unsigned(zext_ln484_1_fu_4650_p1) + unsigned(zext_ln484_fu_4642_p1));
    add_ln492_10_fu_7228_p2 <= std_logic_vector(unsigned(add_ln492_8_fu_7207_p2) + unsigned(var_6_reg_11329));
    add_ln492_11_fu_7243_p2 <= std_logic_vector(unsigned(add_ln492_6_fu_7183_p2) + unsigned(var_7_reg_11334));
    add_ln492_12_fu_7261_p2 <= std_logic_vector(signed(sext_ln492_4_fu_7258_p1) + signed(ap_const_lv13_1));
    add_ln492_13_fu_7267_p2 <= std_logic_vector(unsigned(add_ln492_12_fu_7261_p2) + unsigned(var_8_reg_11339));
    add_ln492_14_fu_7285_p2 <= std_logic_vector(signed(sext_ln492_5_fu_7282_p1) + signed(ap_const_lv13_1));
    add_ln492_15_fu_7291_p2 <= std_logic_vector(unsigned(add_ln492_14_fu_7285_p2) + unsigned(var_9_reg_11344));
    add_ln492_16_fu_7306_p2 <= std_logic_vector(unsigned(add_ln492_14_fu_7285_p2) + unsigned(var_10_reg_11349));
    add_ln492_17_fu_7321_p2 <= std_logic_vector(unsigned(add_ln492_12_fu_7261_p2) + unsigned(var_11_reg_11354));
    add_ln492_18_fu_7339_p2 <= std_logic_vector(signed(sext_ln492_6_fu_7336_p1) + signed(ap_const_lv13_1));
    add_ln492_19_fu_7345_p2 <= std_logic_vector(unsigned(add_ln492_18_fu_7339_p2) + unsigned(var_12_reg_11359));
    add_ln492_1_fu_7111_p2 <= std_logic_vector(unsigned(add_ln492_fu_7105_p2) + unsigned(var_reg_11299));
    add_ln492_20_fu_7363_p2 <= std_logic_vector(signed(sext_ln492_7_fu_7360_p1) + signed(ap_const_lv13_1));
    add_ln492_21_fu_7369_p2 <= std_logic_vector(unsigned(add_ln492_20_fu_7363_p2) + unsigned(var_13_reg_11364));
    add_ln492_22_fu_7384_p2 <= std_logic_vector(unsigned(add_ln492_20_fu_7363_p2) + unsigned(var_14_reg_11369));
    add_ln492_23_fu_7399_p2 <= std_logic_vector(unsigned(add_ln492_18_fu_7339_p2) + unsigned(var_15_reg_11374));
    add_ln492_2_fu_7129_p2 <= std_logic_vector(signed(sext_ln492_1_fu_7126_p1) + signed(ap_const_lv13_1));
    add_ln492_3_fu_7135_p2 <= std_logic_vector(unsigned(add_ln492_2_fu_7129_p2) + unsigned(var_1_reg_11304));
    add_ln492_4_fu_7150_p2 <= std_logic_vector(unsigned(add_ln492_2_fu_7129_p2) + unsigned(var_2_reg_11309));
    add_ln492_5_fu_7165_p2 <= std_logic_vector(unsigned(add_ln492_fu_7105_p2) + unsigned(var_3_reg_11314));
    add_ln492_6_fu_7183_p2 <= std_logic_vector(signed(sext_ln492_2_fu_7180_p1) + signed(ap_const_lv13_1));
    add_ln492_7_fu_7189_p2 <= std_logic_vector(unsigned(add_ln492_6_fu_7183_p2) + unsigned(var_4_reg_11319));
    add_ln492_8_fu_7207_p2 <= std_logic_vector(signed(sext_ln492_3_fu_7204_p1) + signed(ap_const_lv13_1));
    add_ln492_9_fu_7213_p2 <= std_logic_vector(unsigned(add_ln492_8_fu_7207_p2) + unsigned(var_5_reg_11324));
    add_ln492_fu_7105_p2 <= std_logic_vector(signed(sext_ln492_fu_7102_p1) + signed(ap_const_lv13_1));
    add_ln495_10_fu_7770_p2 <= std_logic_vector(unsigned(zext_ln495_7_fu_7767_p1) + unsigned(zext_ln494_3_fu_7761_p1));
    add_ln495_1_fu_7695_p2 <= std_logic_vector(unsigned(zext_ln495_4_fu_7692_p1) + unsigned(zext_ln494_fu_7686_p1));
    add_ln495_3_fu_7656_p2 <= std_logic_vector(unsigned(zext_ln488_6_fu_7650_p1) + unsigned(zext_ln488_7_fu_7653_p1));
    add_ln495_4_fu_7720_p2 <= std_logic_vector(unsigned(zext_ln495_5_fu_7717_p1) + unsigned(zext_ln494_1_fu_7711_p1));
    add_ln495_6_fu_7668_p2 <= std_logic_vector(unsigned(zext_ln488_8_fu_7662_p1) + unsigned(zext_ln488_9_fu_7665_p1));
    add_ln495_7_fu_7745_p2 <= std_logic_vector(unsigned(zext_ln495_6_fu_7742_p1) + unsigned(zext_ln494_2_fu_7736_p1));
    add_ln495_9_fu_7680_p2 <= std_logic_vector(unsigned(zext_ln488_10_fu_7674_p1) + unsigned(zext_ln488_11_fu_7677_p1));
    add_ln495_fu_7644_p2 <= std_logic_vector(unsigned(zext_ln488_4_fu_7638_p1) + unsigned(zext_ln488_5_fu_7641_p1));
    add_ln504_10_fu_8288_p2 <= std_logic_vector(signed(sext_ln504_15_fu_8285_p1) + signed(sext_ln504_11_fu_8282_p1));
    add_ln504_14_fu_8300_p2 <= std_logic_vector(signed(sext_ln504_21_fu_8297_p1) + signed(sext_ln504_16_fu_8294_p1));
    add_ln504_2_fu_8264_p2 <= std_logic_vector(signed(sext_ln504_2_fu_8261_p1) + signed(sext_ln504_1_fu_8258_p1));
    add_ln504_6_fu_8276_p2 <= std_logic_vector(signed(sext_ln504_8_fu_8273_p1) + signed(sext_ln504_6_fu_8270_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter26, ap_block_state2_pp0_stage0_iter1, ap_block_state27_pp0_stage0_iter26)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage0_iter26)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter26, ap_block_state2_pp0_stage0_iter1, ap_block_state27_pp0_stage0_iter26)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage0_iter26)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter26, ap_block_state2_pp0_stage0_iter1, ap_block_state27_pp0_stage0_iter26)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage0_iter26)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state27_pp0_stage0_iter26_assign_proc : process(imgG_full_n, tmp_123_reg_9456_pp0_iter25_reg)
    begin
                ap_block_state27_pp0_stage0_iter26 <= ((tmp_123_reg_9456_pp0_iter25_reg = ap_const_lv1_0) and (imgG_full_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(imgBayer_empty_n, ap_predicate_op163_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op163_read_state2 = ap_const_boolean_1) and (imgBayer_empty_n = ap_const_logic_0));
    end process;


    ap_condition_120_assign_proc : process(icmp_ln318_reg_9409, icmp_ln328_reg_9418, cmp84)
    begin
                ap_condition_120 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_9418 = ap_const_lv1_1) and (icmp_ln318_reg_9409 = ap_const_lv1_0));
    end process;


    ap_condition_3427_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_3427 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_3434_assign_proc : process(cmp84_read_reg_9369, icmp_ln318_reg_9409_pp0_iter1_reg, icmp_ln328_reg_9418_pp0_iter1_reg)
    begin
                ap_condition_3434 <= ((icmp_ln328_reg_9418_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter1_reg = ap_const_lv1_0) and (cmp84_read_reg_9369 = ap_const_lv1_0));
    end process;


    ap_condition_8856_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg)
    begin
                ap_condition_8856 <= ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_8859_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln318_reg_9409_pp0_iter1_reg, icmp_ln328_reg_9418_pp0_iter1_reg)
    begin
                ap_condition_8859 <= ((icmp_ln328_reg_9418_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln318_fu_2137_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln318_fu_2137_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter3_stage0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, icmp_ln318_reg_9409_pp0_iter2_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter3_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter3_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter25_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter25_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_159_assign_proc : process(ap_predicate_op159_load_state2)
    begin
                ap_enable_operation_159 <= (ap_predicate_op159_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_160_assign_proc : process(ap_predicate_op160_load_state2)
    begin
                ap_enable_operation_160 <= (ap_predicate_op160_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_161_assign_proc : process(ap_predicate_op161_load_state2)
    begin
                ap_enable_operation_161 <= (ap_predicate_op161_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_162_assign_proc : process(ap_predicate_op162_load_state2)
    begin
                ap_enable_operation_162 <= (ap_predicate_op162_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_170_assign_proc : process(ap_predicate_op170_load_state3)
    begin
                ap_enable_operation_170 <= (ap_predicate_op170_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_175_assign_proc : process(ap_predicate_op175_load_state3)
    begin
                ap_enable_operation_175 <= (ap_predicate_op175_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_180_assign_proc : process(ap_predicate_op180_load_state3)
    begin
                ap_enable_operation_180 <= (ap_predicate_op180_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_185_assign_proc : process(ap_predicate_op185_load_state3)
    begin
                ap_enable_operation_185 <= (ap_predicate_op185_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_191_assign_proc : process(ap_predicate_op191_store_state3)
    begin
                ap_enable_operation_191 <= (ap_predicate_op191_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_275_assign_proc : process(ap_predicate_op275_store_state4)
    begin
                ap_enable_operation_275 <= (ap_predicate_op275_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_276_assign_proc : process(ap_predicate_op276_store_state4)
    begin
                ap_enable_operation_276 <= (ap_predicate_op276_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_277_assign_proc : process(ap_predicate_op277_store_state4)
    begin
                ap_enable_operation_277 <= (ap_predicate_op277_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_bayerWindow_60_phi_fu_1146_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_90_reg_9509, bayerWindow_50_reg_9613, ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_60_phi_fu_1146_p4 <= bayerWindow_90_reg_9509;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_60_phi_fu_1146_p4 <= bayerWindow_50_reg_9613;
            else 
                ap_phi_mux_bayerWindow_60_phi_fu_1146_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143;
            end if;
        else 
            ap_phi_mux_bayerWindow_60_phi_fu_1146_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_61_phi_fu_1136_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_90_reg_9509, bayerWindow_51_reg_9624, ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_61_phi_fu_1136_p4 <= bayerWindow_90_reg_9509;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_61_phi_fu_1136_p4 <= bayerWindow_51_reg_9624;
            else 
                ap_phi_mux_bayerWindow_61_phi_fu_1136_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133;
            end if;
        else 
            ap_phi_mux_bayerWindow_61_phi_fu_1136_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_62_phi_fu_1127_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_90_reg_9509, bayerWindow_52_reg_9629, ap_phi_reg_pp0_iter3_bayerWindow_62_reg_1124)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_62_phi_fu_1127_p4 <= bayerWindow_90_reg_9509;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_62_phi_fu_1127_p4 <= bayerWindow_52_reg_9629;
            else 
                ap_phi_mux_bayerWindow_62_phi_fu_1127_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_62_reg_1124;
            end if;
        else 
            ap_phi_mux_bayerWindow_62_phi_fu_1127_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_62_reg_1124;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_64_phi_fu_1117_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_54_reg_9583, ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114, pixBuf_173_fu_310)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_64_phi_fu_1117_p4 <= pixBuf_173_fu_310;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_64_phi_fu_1117_p4 <= bayerWindow_54_reg_9583;
            else 
                ap_phi_mux_bayerWindow_64_phi_fu_1117_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114;
            end if;
        else 
            ap_phi_mux_bayerWindow_64_phi_fu_1117_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_65_phi_fu_1107_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_55_reg_9595, ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104, pixBuf_173_fu_310)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_65_phi_fu_1107_p4 <= pixBuf_173_fu_310;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_65_phi_fu_1107_p4 <= bayerWindow_55_reg_9595;
            else 
                ap_phi_mux_bayerWindow_65_phi_fu_1107_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104;
            end if;
        else 
            ap_phi_mux_bayerWindow_65_phi_fu_1107_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_66_phi_fu_1098_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_56_reg_9601, ap_phi_reg_pp0_iter3_bayerWindow_66_reg_1095, pixBuf_173_fu_310)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_66_phi_fu_1098_p4 <= pixBuf_173_fu_310;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_66_phi_fu_1098_p4 <= bayerWindow_56_reg_9601;
            else 
                ap_phi_mux_bayerWindow_66_phi_fu_1098_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_66_reg_1095;
            end if;
        else 
            ap_phi_mux_bayerWindow_66_phi_fu_1098_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_66_reg_1095;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_68_phi_fu_1088_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_58_reg_9553, ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085, pixBuf_172_fu_306)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_68_phi_fu_1088_p4 <= pixBuf_172_fu_306;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_68_phi_fu_1088_p4 <= bayerWindow_58_reg_9553;
            else 
                ap_phi_mux_bayerWindow_68_phi_fu_1088_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085;
            end if;
        else 
            ap_phi_mux_bayerWindow_68_phi_fu_1088_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_69_phi_fu_1078_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_59_reg_9565, ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075, pixBuf_172_fu_306)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_69_phi_fu_1078_p4 <= pixBuf_172_fu_306;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_69_phi_fu_1078_p4 <= bayerWindow_59_reg_9565;
            else 
                ap_phi_mux_bayerWindow_69_phi_fu_1078_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075;
            end if;
        else 
            ap_phi_mux_bayerWindow_69_phi_fu_1078_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_70_phi_fu_1069_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_63_reg_9571, ap_phi_reg_pp0_iter3_bayerWindow_70_reg_1066, pixBuf_172_fu_306)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_70_phi_fu_1069_p4 <= pixBuf_172_fu_306;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_70_phi_fu_1069_p4 <= bayerWindow_63_reg_9571;
            else 
                ap_phi_mux_bayerWindow_70_phi_fu_1069_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_70_reg_1066;
            end if;
        else 
            ap_phi_mux_bayerWindow_70_phi_fu_1069_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_70_reg_1066;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_72_phi_fu_1059_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_71_reg_9519, ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056, pixBuf_171_fu_302)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_72_phi_fu_1059_p4 <= pixBuf_171_fu_302;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_72_phi_fu_1059_p4 <= bayerWindow_71_reg_9519;
            else 
                ap_phi_mux_bayerWindow_72_phi_fu_1059_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056;
            end if;
        else 
            ap_phi_mux_bayerWindow_72_phi_fu_1059_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_73_phi_fu_1049_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_75_reg_9532, ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046, pixBuf_171_fu_302)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_73_phi_fu_1049_p4 <= pixBuf_171_fu_302;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_73_phi_fu_1049_p4 <= bayerWindow_75_reg_9532;
            else 
                ap_phi_mux_bayerWindow_73_phi_fu_1049_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046;
            end if;
        else 
            ap_phi_mux_bayerWindow_73_phi_fu_1049_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_74_phi_fu_1040_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_79_reg_9539, ap_phi_reg_pp0_iter3_bayerWindow_74_reg_1037, pixBuf_171_fu_302)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_74_phi_fu_1040_p4 <= pixBuf_171_fu_302;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_74_phi_fu_1040_p4 <= bayerWindow_79_reg_9539;
            else 
                ap_phi_mux_bayerWindow_74_phi_fu_1040_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_74_reg_1037;
            end if;
        else 
            ap_phi_mux_bayerWindow_74_phi_fu_1040_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_74_reg_1037;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_76_phi_fu_1029_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_191_reg_996, ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026, pixBuf_fu_298)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_76_phi_fu_1029_p4 <= pixBuf_fu_298;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_76_phi_fu_1029_p4 <= ap_phi_reg_pp0_iter3_pixBuf_191_reg_996;
            else 
                ap_phi_mux_bayerWindow_76_phi_fu_1029_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026;
            end if;
        else 
            ap_phi_mux_bayerWindow_76_phi_fu_1029_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_77_phi_fu_1018_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_192_reg_987, ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015, pixBuf_fu_298)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_77_phi_fu_1018_p4 <= pixBuf_fu_298;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_77_phi_fu_1018_p4 <= ap_phi_reg_pp0_iter3_pixBuf_192_reg_987;
            else 
                ap_phi_mux_bayerWindow_77_phi_fu_1018_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015;
            end if;
        else 
            ap_phi_mux_bayerWindow_77_phi_fu_1018_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015;
        end if; 
    end process;


    ap_phi_mux_bayerWindow_78_phi_fu_1008_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_193_reg_978, ap_phi_reg_pp0_iter3_bayerWindow_78_reg_1005, pixBuf_fu_298)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_bayerWindow_78_phi_fu_1008_p4 <= pixBuf_fu_298;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_bayerWindow_78_phi_fu_1008_p4 <= ap_phi_reg_pp0_iter3_pixBuf_193_reg_978;
            else 
                ap_phi_mux_bayerWindow_78_phi_fu_1008_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_78_reg_1005;
            end if;
        else 
            ap_phi_mux_bayerWindow_78_phi_fu_1008_p4 <= ap_phi_reg_pp0_iter3_bayerWindow_78_reg_1005;
        end if; 
    end process;


    ap_phi_mux_empty_185_phi_fu_1156_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, select_ln387_27_fu_2662_p3, ap_phi_reg_pp0_iter3_empty_185_reg_1153, pixBuf_fu_298)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_185_phi_fu_1156_p4 <= pixBuf_fu_298;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_185_phi_fu_1156_p4 <= select_ln387_27_fu_2662_p3;
            else 
                ap_phi_mux_empty_185_phi_fu_1156_p4 <= ap_phi_reg_pp0_iter3_empty_185_reg_1153;
            end if;
        else 
            ap_phi_mux_empty_185_phi_fu_1156_p4 <= ap_phi_reg_pp0_iter3_empty_185_reg_1153;
        end if; 
    end process;


    ap_phi_mux_empty_187_phi_fu_1166_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, select_ln387_29_fu_2677_p3, ap_phi_reg_pp0_iter3_empty_187_reg_1163, bayerWindow_29_fu_414)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_187_phi_fu_1166_p4 <= bayerWindow_29_fu_414;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_187_phi_fu_1166_p4 <= select_ln387_29_fu_2677_p3;
            else 
                ap_phi_mux_empty_187_phi_fu_1166_p4 <= ap_phi_reg_pp0_iter3_empty_187_reg_1163;
            end if;
        else 
            ap_phi_mux_empty_187_phi_fu_1166_p4 <= ap_phi_reg_pp0_iter3_empty_187_reg_1163;
        end if; 
    end process;


    ap_phi_mux_empty_191_phi_fu_1176_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, select_ln387_21_fu_2621_p3, ap_phi_reg_pp0_iter3_empty_191_reg_1173, pixBuf_171_fu_302)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_191_phi_fu_1176_p4 <= pixBuf_171_fu_302;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_191_phi_fu_1176_p4 <= select_ln387_21_fu_2621_p3;
            else 
                ap_phi_mux_empty_191_phi_fu_1176_p4 <= ap_phi_reg_pp0_iter3_empty_191_reg_1173;
            end if;
        else 
            ap_phi_mux_empty_191_phi_fu_1176_p4 <= ap_phi_reg_pp0_iter3_empty_191_reg_1173;
        end if; 
    end process;


    ap_phi_mux_empty_193_phi_fu_1186_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, select_ln387_23_fu_2634_p3, ap_phi_reg_pp0_iter3_empty_193_reg_1183, bayerWindow_26_fu_402)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_193_phi_fu_1186_p4 <= bayerWindow_26_fu_402;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_193_phi_fu_1186_p4 <= select_ln387_23_fu_2634_p3;
            else 
                ap_phi_mux_empty_193_phi_fu_1186_p4 <= ap_phi_reg_pp0_iter3_empty_193_reg_1183;
            end if;
        else 
            ap_phi_mux_empty_193_phi_fu_1186_p4 <= ap_phi_reg_pp0_iter3_empty_193_reg_1183;
        end if; 
    end process;


    ap_phi_mux_empty_199_phi_fu_1216_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, select_ln387_9_fu_2545_p3, ap_phi_reg_pp0_iter3_empty_199_reg_1213, pixBuf_173_fu_310)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_199_phi_fu_1216_p4 <= pixBuf_173_fu_310;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_199_phi_fu_1216_p4 <= select_ln387_9_fu_2545_p3;
            else 
                ap_phi_mux_empty_199_phi_fu_1216_p4 <= ap_phi_reg_pp0_iter3_empty_199_reg_1213;
            end if;
        else 
            ap_phi_mux_empty_199_phi_fu_1216_p4 <= ap_phi_reg_pp0_iter3_empty_199_reg_1213;
        end if; 
    end process;


    ap_phi_mux_empty_201_phi_fu_1226_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, select_ln387_11_fu_2558_p3, ap_phi_reg_pp0_iter3_empty_201_reg_1223, bayerWindow_20_fu_378)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_201_phi_fu_1226_p4 <= bayerWindow_20_fu_378;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_201_phi_fu_1226_p4 <= select_ln387_11_fu_2558_p3;
            else 
                ap_phi_mux_empty_201_phi_fu_1226_p4 <= ap_phi_reg_pp0_iter3_empty_201_reg_1223;
            end if;
        else 
            ap_phi_mux_empty_201_phi_fu_1226_p4 <= ap_phi_reg_pp0_iter3_empty_201_reg_1223;
        end if; 
    end process;


    ap_phi_mux_empty_205_phi_fu_1236_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, bayerWindow_90_reg_9509, select_ln387_3_fu_2508_p3, ap_phi_reg_pp0_iter3_empty_205_reg_1233)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_205_phi_fu_1236_p4 <= bayerWindow_90_reg_9509;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_205_phi_fu_1236_p4 <= select_ln387_3_fu_2508_p3;
            else 
                ap_phi_mux_empty_205_phi_fu_1236_p4 <= ap_phi_reg_pp0_iter3_empty_205_reg_1233;
            end if;
        else 
            ap_phi_mux_empty_205_phi_fu_1236_p4 <= ap_phi_reg_pp0_iter3_empty_205_reg_1233;
        end if; 
    end process;


    ap_phi_mux_empty_207_phi_fu_1246_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, select_ln387_5_fu_2520_p3, ap_phi_reg_pp0_iter3_empty_207_reg_1243, bayerWindow_11_fu_366)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_207_phi_fu_1246_p4 <= bayerWindow_11_fu_366;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_207_phi_fu_1246_p4 <= select_ln387_5_fu_2520_p3;
            else 
                ap_phi_mux_empty_207_phi_fu_1246_p4 <= ap_phi_reg_pp0_iter3_empty_207_reg_1243;
            end if;
        else 
            ap_phi_mux_empty_207_phi_fu_1246_p4 <= ap_phi_reg_pp0_iter3_empty_207_reg_1243;
        end if; 
    end process;


    ap_phi_mux_g_6_phi_fu_1206_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, select_ln387_17_fu_2596_p3, ap_phi_reg_pp0_iter3_g_6_reg_1203, bayerWindow_23_fu_390)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_g_6_phi_fu_1206_p4 <= bayerWindow_23_fu_390;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_g_6_phi_fu_1206_p4 <= select_ln387_17_fu_2596_p3;
            else 
                ap_phi_mux_g_6_phi_fu_1206_p4 <= ap_phi_reg_pp0_iter3_g_6_reg_1203;
            end if;
        else 
            ap_phi_mux_g_6_phi_fu_1206_p4 <= ap_phi_reg_pp0_iter3_g_6_reg_1203;
        end if; 
    end process;


    ap_phi_mux_g_9_phi_fu_1196_p4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg, select_ln387_15_fu_2583_p3, ap_phi_reg_pp0_iter3_g_9_reg_1193, pixBuf_172_fu_306)
    begin
        if ((icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_g_9_phi_fu_1196_p4 <= pixBuf_172_fu_306;
            elsif ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_g_9_phi_fu_1196_p4 <= select_ln387_15_fu_2583_p3;
            else 
                ap_phi_mux_g_9_phi_fu_1196_p4 <= ap_phi_reg_pp0_iter3_g_9_reg_1193;
            end if;
        else 
            ap_phi_mux_g_9_phi_fu_1196_p4 <= ap_phi_reg_pp0_iter3_g_9_reg_1193;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_empty_182_reg_1253 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_183_reg_1262 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_184_reg_1271 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_186_reg_1280 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_188_reg_1289 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_189_reg_1298 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_190_reg_1307 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_192_reg_1316 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_194_reg_1345 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_195_reg_1354 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_196_reg_1363 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_197_reg_1372 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_198_reg_1381 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_200_reg_1390 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_202_reg_1399 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_203_reg_1408 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_204_reg_1417 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_206_reg_1426 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_g_11_reg_1546 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_g_1_reg_1447 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_g_3_reg_1325 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_g_5_reg_1480 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_g_8_reg_1513 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_g_reg_1335 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln509_1_reg_1468 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln509_2_reg_1501 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln509_3_reg_1534 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln509_reg_1435 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln511_1_reg_1489 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln511_2_reg_1522 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln511_3_reg_1555 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln511_reg_1456 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_191_reg_996 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_192_reg_987 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_193_reg_978 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_194_reg_969 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_62_reg_1124 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_66_reg_1095 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_70_reg_1066 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_74_reg_1037 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_bayerWindow_78_reg_1005 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_185_reg_1153 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_187_reg_1163 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_191_reg_1173 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_193_reg_1183 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_199_reg_1213 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_201_reg_1223 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_205_reg_1233 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_empty_207_reg_1243 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_g_6_reg_1203 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_g_9_reg_1193 <= "XXXXXXXXXX";

    ap_predicate_op159_load_state2_assign_proc : process(icmp_ln318_reg_9409, icmp_ln328_reg_9418)
    begin
                ap_predicate_op159_load_state2 <= ((icmp_ln328_reg_9418 = ap_const_lv1_1) and (icmp_ln318_reg_9409 = ap_const_lv1_0));
    end process;


    ap_predicate_op160_load_state2_assign_proc : process(icmp_ln318_reg_9409, icmp_ln328_reg_9418)
    begin
                ap_predicate_op160_load_state2 <= ((icmp_ln328_reg_9418 = ap_const_lv1_1) and (icmp_ln318_reg_9409 = ap_const_lv1_0));
    end process;


    ap_predicate_op161_load_state2_assign_proc : process(icmp_ln318_reg_9409, icmp_ln328_reg_9418)
    begin
                ap_predicate_op161_load_state2 <= ((icmp_ln328_reg_9418 = ap_const_lv1_1) and (icmp_ln318_reg_9409 = ap_const_lv1_0));
    end process;


    ap_predicate_op162_load_state2_assign_proc : process(icmp_ln318_reg_9409, icmp_ln328_reg_9418)
    begin
                ap_predicate_op162_load_state2 <= ((icmp_ln328_reg_9418 = ap_const_lv1_1) and (icmp_ln318_reg_9409 = ap_const_lv1_0));
    end process;


    ap_predicate_op163_read_state2_assign_proc : process(icmp_ln318_reg_9409, icmp_ln328_reg_9418, cmp84)
    begin
                ap_predicate_op163_read_state2 <= ((cmp84 = ap_const_lv1_1) and (icmp_ln328_reg_9418 = ap_const_lv1_1) and (icmp_ln318_reg_9409 = ap_const_lv1_0));
    end process;


    ap_predicate_op170_load_state3_assign_proc : process(icmp_ln318_reg_9409_pp0_iter1_reg, icmp_ln328_reg_9418_pp0_iter1_reg)
    begin
                ap_predicate_op170_load_state3 <= ((icmp_ln328_reg_9418_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op175_load_state3_assign_proc : process(icmp_ln318_reg_9409_pp0_iter1_reg, icmp_ln328_reg_9418_pp0_iter1_reg)
    begin
                ap_predicate_op175_load_state3 <= ((icmp_ln328_reg_9418_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op180_load_state3_assign_proc : process(icmp_ln318_reg_9409_pp0_iter1_reg, icmp_ln328_reg_9418_pp0_iter1_reg)
    begin
                ap_predicate_op180_load_state3 <= ((icmp_ln328_reg_9418_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op185_load_state3_assign_proc : process(icmp_ln318_reg_9409_pp0_iter1_reg, icmp_ln328_reg_9418_pp0_iter1_reg)
    begin
                ap_predicate_op185_load_state3 <= ((icmp_ln328_reg_9418_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op191_store_state3_assign_proc : process(cmp84, icmp_ln318_reg_9409_pp0_iter1_reg, icmp_ln328_reg_9418_pp0_iter1_reg)
    begin
                ap_predicate_op191_store_state3 <= ((icmp_ln328_reg_9418_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter1_reg = ap_const_lv1_0) and (cmp84 = ap_const_lv1_1));
    end process;


    ap_predicate_op275_store_state4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg)
    begin
                ap_predicate_op275_store_state4 <= ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op276_store_state4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg)
    begin
                ap_predicate_op276_store_state4 <= ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op277_store_state4_assign_proc : process(icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg)
    begin
                ap_predicate_op277_store_state4 <= ((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_290, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_x_8 <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_x_8 <= x_fu_290;
        end if; 
    end process;


    ap_sig_allocacmp_z_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, z_fu_294)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_z_3 <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_z_3 <= z_fu_294;
        end if; 
    end process;

    ave_10_fu_5072_p2 <= std_logic_vector(signed(sext_ln466_15_fu_5033_p1) + signed(sext_ln467_8_fu_5068_p1));
    ave_11_fu_5104_p2 <= std_logic_vector(signed(sext_ln468_14_fu_5100_p1) + signed(sext_ln468_8_fu_5090_p1));
    ave_12_fu_5299_p2 <= std_logic_vector(signed(sext_ln465_23_fu_5295_p1) + signed(sext_ln465_21_fu_5285_p1));
    ave_13_fu_5338_p2 <= std_logic_vector(signed(sext_ln466_23_fu_5334_p1) + signed(sext_ln466_21_fu_5321_p1));
    ave_14_fu_5360_p2 <= std_logic_vector(signed(sext_ln466_21_fu_5321_p1) + signed(sext_ln467_11_fu_5356_p1));
    ave_15_fu_5392_p2 <= std_logic_vector(signed(sext_ln468_15_fu_5388_p1) + signed(sext_ln468_11_fu_5378_p1));
    ave_1_fu_4474_p2 <= std_logic_vector(signed(sext_ln466_5_fu_4470_p1) + signed(sext_ln466_3_fu_4457_p1));
    ave_2_fu_4496_p2 <= std_logic_vector(signed(sext_ln466_3_fu_4457_p1) + signed(sext_ln467_2_fu_4492_p1));
    ave_3_fu_4528_p2 <= std_logic_vector(signed(sext_ln468_5_fu_4524_p1) + signed(sext_ln468_1_fu_4511_p1));
    ave_4_fu_4744_p2 <= std_logic_vector(signed(sext_ln465_11_fu_4740_p1) + signed(sext_ln465_9_fu_4730_p1));
    ave_5_fu_4784_p2 <= std_logic_vector(signed(sext_ln466_11_fu_4780_p1) + signed(sext_ln466_9_fu_4767_p1));
    ave_6_fu_4806_p2 <= std_logic_vector(signed(sext_ln466_9_fu_4767_p1) + signed(sext_ln467_5_fu_4802_p1));
    ave_7_fu_4838_p2 <= std_logic_vector(signed(sext_ln468_13_fu_4834_p1) + signed(sext_ln468_4_fu_4821_p1));
    ave_8_fu_5012_p2 <= std_logic_vector(signed(sext_ln465_17_fu_5008_p1) + signed(sext_ln465_15_fu_4998_p1));
    ave_9_fu_5050_p2 <= std_logic_vector(signed(sext_ln466_17_fu_5046_p1) + signed(sext_ln466_15_fu_5033_p1));
    ave_fu_4436_p2 <= std_logic_vector(signed(sext_ln465_5_fu_4432_p1) + signed(sext_ln465_4_fu_4422_p1));
    bayerWindow_20_out <= bayerWindow_30_reg_9714_pp0_iter24_reg;

    bayerWindow_20_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_20_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_21_out <= bayerWindow_31_reg_9720_pp0_iter24_reg;

    bayerWindow_21_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_21_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_22_out <= bayerWindow_32_reg_9726_pp0_iter24_reg;

    bayerWindow_22_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_22_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_24_out <= bayerWindow_34_reg_9731_pp0_iter24_reg;

    bayerWindow_24_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_24_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_25_out <= bayerWindow_35_reg_9737_pp0_iter24_reg;

    bayerWindow_25_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_25_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_26_out <= bayerWindow_36_reg_9743_pp0_iter24_reg;

    bayerWindow_26_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_26_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_28_out <= bayerWindow_38_reg_9748_pp0_iter24_reg;

    bayerWindow_28_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_28_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_29_out <= bayerWindow_39_reg_9754_pp0_iter24_reg;

    bayerWindow_29_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_29_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_30_out <= bayerWindow_40_reg_9760_pp0_iter24_reg;

    bayerWindow_30_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_30_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_32_out <= bayerWindow_42_reg_9765_pp0_iter24_reg;

    bayerWindow_32_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_32_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_32_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_33_out <= bayerWindow_43_reg_9771_pp0_iter24_reg;

    bayerWindow_33_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_33_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_33_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_34_out <= bayerWindow_44_reg_9777_pp0_iter24_reg;

    bayerWindow_34_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_34_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_34_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_36_out <= bayerWindow_46_reg_9782_pp0_iter24_reg;

    bayerWindow_36_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_36_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_36_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_37_out <= bayerWindow_47_reg_9788_pp0_iter24_reg;

    bayerWindow_37_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_37_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_37_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_38_out <= bayerWindow_48_reg_9794_pp0_iter24_reg;

    bayerWindow_38_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_38_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_38_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_50_fu_2343_p1 <= linebuf_yuv_3_q1(10 - 1 downto 0);
    bayerWindow_54_fu_2309_p1 <= linebuf_yuv_2_q1(10 - 1 downto 0);
    bayerWindow_58_fu_2275_p1 <= linebuf_yuv_1_q1(10 - 1 downto 0);
    bayerWindow_71_fu_2241_p1 <= linebuf_yuv_q1(10 - 1 downto 0);
    bayerWindow_85_out <= bayerWindow_90_reg_9509_pp0_iter24_reg;

    bayerWindow_85_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_85_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_85_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_86_out <= bayerWindow_91_reg_9649_pp0_iter24_reg;

    bayerWindow_86_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_86_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_86_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_87_out <= bayerWindow_92_reg_9644_pp0_iter24_reg;

    bayerWindow_87_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_87_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_87_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_88_out <= bayerWindow_93_reg_9639_pp0_iter24_reg;

    bayerWindow_88_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_88_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_88_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bayerWindow_89_out <= bayerWindow_94_reg_9634_pp0_iter24_reg;

    bayerWindow_89_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bayerWindow_89_out_ap_vld <= ap_const_logic_1;
        else 
            bayerWindow_89_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cmp147_fu_2161_p2 <= "1" when (ap_sig_allocacmp_x_8 = ap_const_lv17_0) else "0";
    cmp230_1_read_reg_9393 <= cmp230_1;
    cmp230_read_reg_9389 <= cmp230;
    cmp84_read_reg_9369 <= cmp84;
    g_10_fu_8650_p2 <= std_logic_vector(signed(sext_ln504_19_fu_8646_p1) + signed(zext_ln504_19_fu_8611_p1));
    g_2_fu_8461_p2 <= std_logic_vector(signed(sext_ln504_4_fu_8457_p1) + signed(zext_ln504_4_fu_8422_p1));
    g_4_fu_8524_p2 <= std_logic_vector(signed(sext_ln504_9_fu_8520_p1) + signed(zext_ln504_9_fu_8485_p1));
    g_7_fu_8587_p2 <= std_logic_vector(signed(sext_ln504_14_fu_8583_p1) + signed(zext_ln504_14_fu_8548_p1));

    grp_fu_7805_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7805_ce <= ap_const_logic_1;
        else 
            grp_fu_7805_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7805_p1 <= grp_fu_7805_p10(9 - 1 downto 0);
    grp_fu_7805_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_53_reg_11539_pp0_iter16_reg),18));

    grp_fu_7813_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7813_ce <= ap_const_logic_1;
        else 
            grp_fu_7813_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7813_p1 <= grp_fu_7813_p10(8 - 1 downto 0);
    grp_fu_7813_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_3_reg_11545_pp0_iter16_reg),18));

    grp_fu_7821_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7821_ce <= ap_const_logic_1;
        else 
            grp_fu_7821_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7821_p1 <= grp_fu_7821_p10(8 - 1 downto 0);
    grp_fu_7821_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_5_reg_11551_pp0_iter16_reg),18));

    grp_fu_7829_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7829_ce <= ap_const_logic_1;
        else 
            grp_fu_7829_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7829_p1 <= grp_fu_7829_p10(9 - 1 downto 0);
    grp_fu_7829_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_7_reg_11557_pp0_iter16_reg),18));

    grp_fu_7837_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7837_ce <= ap_const_logic_1;
        else 
            grp_fu_7837_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7837_p1 <= grp_fu_7837_p10(9 - 1 downto 0);
    grp_fu_7837_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_52_reg_11563_pp0_iter16_reg),18));

    grp_fu_7845_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7845_ce <= ap_const_logic_1;
        else 
            grp_fu_7845_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7845_p1 <= grp_fu_7845_p10(8 - 1 downto 0);
    grp_fu_7845_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_9_reg_11569_pp0_iter16_reg),18));

    grp_fu_7853_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7853_ce <= ap_const_logic_1;
        else 
            grp_fu_7853_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7853_p1 <= grp_fu_7853_p10(8 - 1 downto 0);
    grp_fu_7853_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_s_reg_11575_pp0_iter16_reg),18));

    grp_fu_7861_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7861_ce <= ap_const_logic_1;
        else 
            grp_fu_7861_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7861_p1 <= grp_fu_7861_p10(9 - 1 downto 0);
    grp_fu_7861_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_1_reg_11581_pp0_iter16_reg),18));

    grp_fu_7869_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7869_ce <= ap_const_logic_1;
        else 
            grp_fu_7869_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7869_p1 <= grp_fu_7869_p10(9 - 1 downto 0);
    grp_fu_7869_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_51_reg_11587_pp0_iter16_reg),18));

    grp_fu_7877_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7877_ce <= ap_const_logic_1;
        else 
            grp_fu_7877_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7877_p1 <= grp_fu_7877_p10(8 - 1 downto 0);
    grp_fu_7877_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_4_reg_11593_pp0_iter16_reg),18));

    grp_fu_7885_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7885_ce <= ap_const_logic_1;
        else 
            grp_fu_7885_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7885_p1 <= grp_fu_7885_p10(8 - 1 downto 0);
    grp_fu_7885_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_6_reg_11599_pp0_iter16_reg),18));

    grp_fu_7893_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7893_ce <= ap_const_logic_1;
        else 
            grp_fu_7893_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7893_p1 <= grp_fu_7893_p10(9 - 1 downto 0);
    grp_fu_7893_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_8_reg_11605_pp0_iter16_reg),18));

    grp_fu_7901_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7901_ce <= ap_const_logic_1;
        else 
            grp_fu_7901_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7901_p1 <= grp_fu_7901_p10(9 - 1 downto 0);
    grp_fu_7901_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_50_reg_11611_pp0_iter16_reg),18));

    grp_fu_7909_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7909_ce <= ap_const_logic_1;
        else 
            grp_fu_7909_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7909_p1 <= grp_fu_7909_p10(8 - 1 downto 0);
    grp_fu_7909_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_11_reg_11617_pp0_iter16_reg),18));

    grp_fu_7917_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7917_ce <= ap_const_logic_1;
        else 
            grp_fu_7917_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7917_p1 <= grp_fu_7917_p10(8 - 1 downto 0);
    grp_fu_7917_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_12_reg_11623_pp0_iter16_reg),18));

    grp_fu_7925_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_7925_ce <= ap_const_logic_1;
        else 
            grp_fu_7925_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_7925_p1 <= grp_fu_7925_p10(9 - 1 downto 0);
    grp_fu_7925_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_13_reg_11629_pp0_iter16_reg),18));

    grp_fu_8108_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_8108_ce <= ap_const_logic_1;
        else 
            grp_fu_8108_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8108_p1 <= grp_fu_8108_p10(10 - 1 downto 0);
    grp_fu_8108_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_1_reg_11812),24));

    grp_fu_8117_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_8117_ce <= ap_const_logic_1;
        else 
            grp_fu_8117_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8117_p1 <= grp_fu_8117_p10(10 - 1 downto 0);
    grp_fu_8117_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_2_reg_11817),24));

    grp_fu_8144_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_8144_ce <= ap_const_logic_1;
        else 
            grp_fu_8144_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8144_p1 <= grp_fu_8144_p10(10 - 1 downto 0);
    grp_fu_8144_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_5_reg_11832),24));

    grp_fu_8153_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_8153_ce <= ap_const_logic_1;
        else 
            grp_fu_8153_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8153_p1 <= grp_fu_8153_p10(10 - 1 downto 0);
    grp_fu_8153_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_6_reg_11837),24));

    grp_fu_8180_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_8180_ce <= ap_const_logic_1;
        else 
            grp_fu_8180_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8180_p1 <= grp_fu_8180_p10(10 - 1 downto 0);
    grp_fu_8180_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_9_reg_11852),24));

    grp_fu_8189_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_8189_ce <= ap_const_logic_1;
        else 
            grp_fu_8189_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8189_p1 <= grp_fu_8189_p10(10 - 1 downto 0);
    grp_fu_8189_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_s_reg_11857),24));

    grp_fu_8216_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_8216_ce <= ap_const_logic_1;
        else 
            grp_fu_8216_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8216_p1 <= grp_fu_8216_p10(10 - 1 downto 0);
    grp_fu_8216_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_12_reg_11872),24));

    grp_fu_8225_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_8225_ce <= ap_const_logic_1;
        else 
            grp_fu_8225_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8225_p1 <= grp_fu_8225_p10(10 - 1 downto 0);
    grp_fu_8225_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_13_reg_11877),24));

    grp_fu_9073_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_9073_ce <= ap_const_logic_1;
        else 
            grp_fu_9073_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9073_p1 <= grp_fu_9073_p10(10 - 1 downto 0);
    grp_fu_9073_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_11807),24));

    grp_fu_9082_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_9082_ce <= ap_const_logic_1;
        else 
            grp_fu_9082_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9082_p1 <= grp_fu_9082_p10(10 - 1 downto 0);
    grp_fu_9082_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_3_reg_11822),24));

    grp_fu_9091_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_9091_ce <= ap_const_logic_1;
        else 
            grp_fu_9091_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9091_p1 <= grp_fu_9091_p10(10 - 1 downto 0);
    grp_fu_9091_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_4_reg_11827),24));

    grp_fu_9100_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_9100_ce <= ap_const_logic_1;
        else 
            grp_fu_9100_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9100_p1 <= grp_fu_9100_p10(10 - 1 downto 0);
    grp_fu_9100_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_7_reg_11842),24));

    grp_fu_9109_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_9109_ce <= ap_const_logic_1;
        else 
            grp_fu_9109_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9109_p1 <= grp_fu_9109_p10(10 - 1 downto 0);
    grp_fu_9109_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_8_reg_11847),24));

    grp_fu_9118_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_9118_ce <= ap_const_logic_1;
        else 
            grp_fu_9118_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9118_p1 <= grp_fu_9118_p10(10 - 1 downto 0);
    grp_fu_9118_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_10_reg_11862),24));

    grp_fu_9127_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_9127_ce <= ap_const_logic_1;
        else 
            grp_fu_9127_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9127_p1 <= grp_fu_9127_p10(10 - 1 downto 0);
    grp_fu_9127_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_11_reg_11867),24));

    grp_fu_9136_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_9136_ce <= ap_const_logic_1;
        else 
            grp_fu_9136_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9136_p1 <= grp_fu_9136_p10(10 - 1 downto 0);
    grp_fu_9136_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln501_14_reg_11882),24));
    icmp_ln318_fu_2137_p2 <= "1" when (ap_sig_allocacmp_z_3 = add_ln315_1) else "0";
    icmp_ln328_fu_2155_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_8) < unsigned(zext_ln283_cast_fu_1967_p1)) else "0";
    icmp_ln510_1_fu_8748_p2 <= "1" when (signed(tmp_108_fu_8738_p4) > signed(ap_const_lv6_0)) else "0";
    icmp_ln510_2_fu_8804_p2 <= "1" when (signed(tmp_115_fu_8794_p4) > signed(ap_const_lv6_0)) else "0";
    icmp_ln510_3_fu_8860_p2 <= "1" when (signed(tmp_122_fu_8850_p4) > signed(ap_const_lv6_0)) else "0";
    icmp_ln510_fu_8692_p2 <= "1" when (signed(tmp_101_fu_8682_p4) > signed(ap_const_lv6_0)) else "0";

    imgBayer_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, imgBayer_empty_n, ap_predicate_op163_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op163_read_state2 = ap_const_boolean_1))) then 
            imgBayer_blk_n <= imgBayer_empty_n;
        else 
            imgBayer_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    imgBayer_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op163_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op163_read_state2 = ap_const_boolean_1))) then 
            imgBayer_read <= ap_const_logic_1;
        else 
            imgBayer_read <= ap_const_logic_0;
        end if; 
    end process;


    imgG_blk_n_assign_proc : process(ap_enable_reg_pp0_iter26, imgG_full_n, tmp_123_reg_9456_pp0_iter25_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_123_reg_9456_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            imgG_blk_n <= imgG_full_n;
        else 
            imgG_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgG_din <= (((((((((((phi_ln511_3_reg_1555 & select_ln510_3_reg_12270) & phi_ln509_3_reg_1534) & phi_ln511_2_reg_1522) & select_ln510_2_reg_12265) & phi_ln509_2_reg_1501) & phi_ln511_1_reg_1489) & select_ln510_1_reg_12260) & phi_ln509_1_reg_1468) & phi_ln511_reg_1456) & select_ln510_reg_12255) & phi_ln509_reg_1435);

    imgG_write_assign_proc : process(ap_enable_reg_pp0_iter26, tmp_123_reg_9456_pp0_iter25_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_123_reg_9456_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            imgG_write <= ap_const_logic_1;
        else 
            imgG_write <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_1_address0 <= linebuf_yuv_1_addr_reg_9466_pp0_iter2_reg;
    linebuf_yuv_1_address1 <= zext_ln279_fu_2197_p1(8 - 1 downto 0);

    linebuf_yuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_1_ce0 <= ap_const_logic_1;
        else 
            linebuf_yuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_1_ce1 <= ap_const_logic_1;
        else 
            linebuf_yuv_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_1_d0 <= (((PixBufVal_25_fu_2685_p3 & PixBufVal_24_fu_2691_p3) & PixBufVal_23_fu_2697_p3) & PixBufVal_fu_2703_p3);

    linebuf_yuv_1_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg)
    begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_1_we0 <= ap_const_logic_1;
        else 
            linebuf_yuv_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_2_address0 <= linebuf_yuv_2_addr_reg_9472_pp0_iter2_reg;
    linebuf_yuv_2_address1 <= zext_ln279_fu_2197_p1(8 - 1 downto 0);

    linebuf_yuv_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_2_ce0 <= ap_const_logic_1;
        else 
            linebuf_yuv_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_2_ce1 <= ap_const_logic_1;
        else 
            linebuf_yuv_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_2_d0 <= (((select_ln403_4_fu_2709_p3 & select_ln403_5_fu_2715_p3) & select_ln403_6_fu_2721_p3) & select_ln403_7_fu_2727_p3);

    linebuf_yuv_2_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg)
    begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_2_we0 <= ap_const_logic_1;
        else 
            linebuf_yuv_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_3_address0 <= linebuf_yuv_3_addr_reg_9478_pp0_iter2_reg;
    linebuf_yuv_3_address1 <= zext_ln279_fu_2197_p1(8 - 1 downto 0);

    linebuf_yuv_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_3_ce0 <= ap_const_logic_1;
        else 
            linebuf_yuv_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_3_ce1 <= ap_const_logic_1;
        else 
            linebuf_yuv_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_3_d0 <= (((select_ln403_11_fu_2751_p3 & select_ln403_10_fu_2745_p3) & select_ln403_9_fu_2739_p3) & select_ln403_8_fu_2733_p3);

    linebuf_yuv_3_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter2_reg, icmp_ln328_reg_9418_pp0_iter2_reg)
    begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_3_we0 <= ap_const_logic_1;
        else 
            linebuf_yuv_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_address0 <= linebuf_yuv_addr_reg_9460;
    linebuf_yuv_address1 <= zext_ln279_fu_2197_p1(8 - 1 downto 0);

    linebuf_yuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_ce0 <= ap_const_logic_1;
        else 
            linebuf_yuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_yuv_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            linebuf_yuv_ce1 <= ap_const_logic_1;
        else 
            linebuf_yuv_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuf_yuv_d0 <= imgBayer_read_reg_9484;

    linebuf_yuv_we0_assign_proc : process(ap_enable_reg_pp0_iter2, cmp84, ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter1_reg, icmp_ln328_reg_9418_pp0_iter1_reg)
    begin
        if (((icmp_ln328_reg_9418_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln318_reg_9409_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp84 = ap_const_lv1_1))) then 
            linebuf_yuv_we0 <= ap_const_logic_1;
        else 
            linebuf_yuv_we0 <= ap_const_logic_0;
        end if; 
    end process;

    mean_10_fu_5912_p3 <= 
        sub_ln472_21_fu_5906_p2 when (tmp_111_reg_10603(0) = '1') else 
        sext_ln472_37_fu_5903_p1;
    mean_11_fu_5947_p3 <= 
        sub_ln472_23_fu_5941_p2 when (tmp_112_reg_10613(0) = '1') else 
        sext_ln472_39_fu_5938_p1;
    mean_12_fu_5982_p3 <= 
        sub_ln472_25_fu_5976_p2 when (tmp_116_reg_10721(0) = '1') else 
        sext_ln472_41_fu_5973_p1;
    mean_13_fu_6017_p3 <= 
        sub_ln472_27_fu_6011_p2 when (tmp_117_reg_10731(0) = '1') else 
        sext_ln472_43_fu_6008_p1;
    mean_14_fu_6052_p3 <= 
        sub_ln472_29_fu_6046_p2 when (tmp_118_reg_10741(0) = '1') else 
        sext_ln472_45_fu_6043_p1;
    mean_15_fu_6087_p3 <= 
        sub_ln472_31_fu_6081_p2 when (tmp_119_reg_10751(0) = '1') else 
        sext_ln472_47_fu_6078_p1;
    mean_1_fu_5597_p3 <= 
        sub_ln472_3_fu_5591_p2 when (tmp_96_reg_10317(0) = '1') else 
        sext_ln472_7_fu_5588_p1;
    mean_2_fu_5632_p3 <= 
        sub_ln472_5_fu_5626_p2 when (tmp_97_reg_10327(0) = '1') else 
        sext_ln472_11_fu_5623_p1;
    mean_3_fu_5667_p3 <= 
        sub_ln472_7_fu_5661_p2 when (tmp_98_reg_10337(0) = '1') else 
        sext_ln472_15_fu_5658_p1;
    mean_4_fu_5702_p3 <= 
        sub_ln472_9_fu_5696_p2 when (tmp_102_reg_10445(0) = '1') else 
        sext_ln472_19_fu_5693_p1;
    mean_5_fu_5737_p3 <= 
        sub_ln472_11_fu_5731_p2 when (tmp_103_reg_10455(0) = '1') else 
        sext_ln472_23_fu_5728_p1;
    mean_6_fu_5772_p3 <= 
        sub_ln472_13_fu_5766_p2 when (tmp_104_reg_10465(0) = '1') else 
        sext_ln472_27_fu_5763_p1;
    mean_7_fu_5807_p3 <= 
        sub_ln472_15_fu_5801_p2 when (tmp_105_reg_10475(0) = '1') else 
        sext_ln472_31_fu_5798_p1;
    mean_8_fu_5842_p3 <= 
        sub_ln472_17_fu_5836_p2 when (tmp_109_reg_10583(0) = '1') else 
        sext_ln472_33_fu_5833_p1;
    mean_9_fu_5877_p3 <= 
        sub_ln472_19_fu_5871_p2 when (tmp_110_reg_10593(0) = '1') else 
        sext_ln472_35_fu_5868_p1;
    mean_fu_5562_p3 <= 
        sub_ln472_1_fu_5556_p2 when (tmp_95_reg_10307(0) = '1') else 
        sext_ln472_3_fu_5553_p1;
    or_ln510_1_fu_8772_p2 <= (tmp_107_fu_8730_p3 or icmp_ln510_1_fu_8748_p2);
    or_ln510_2_fu_8828_p2 <= (tmp_114_fu_8786_p3 or icmp_ln510_2_fu_8804_p2);
    or_ln510_3_fu_8884_p2 <= (tmp_121_fu_8842_p3 or icmp_ln510_3_fu_8860_p2);
    or_ln510_fu_8716_p2 <= (tmp_100_fu_8674_p3 or icmp_ln510_fu_8692_p2);
    or_ln585_fu_2167_p2 <= (out_y or out_x_fu_2149_p2);
    out_x_fu_2149_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_8) + unsigned(ap_const_lv17_1FFFC));
    p_out <= p_load_reg_9708_pp0_iter24_reg;
    p_out1 <= p_load126_reg_9702_pp0_iter24_reg;

    p_out1_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= p_load127_reg_9696_pp0_iter24_reg;

    p_out2_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out3 <= p_load128_reg_9690_pp0_iter24_reg;

    p_out3_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out3_ap_vld <= ap_const_logic_1;
        else 
            p_out3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out4 <= p_load129_reg_9684_pp0_iter24_reg;

    p_out4_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out4_ap_vld <= ap_const_logic_1;
        else 
            p_out4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out5 <= p_load130_reg_9678_pp0_iter24_reg;

    p_out5_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out5_ap_vld <= ap_const_logic_1;
        else 
            p_out5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out6 <= p_load131_reg_9672_pp0_iter24_reg;

    p_out6_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out6_ap_vld <= ap_const_logic_1;
        else 
            p_out6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out7 <= p_load132_reg_9666_pp0_iter24_reg;

    p_out7_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out7_ap_vld <= ap_const_logic_1;
        else 
            p_out7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out8 <= p_load133_reg_9660_pp0_iter24_reg;

    p_out8_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out8_ap_vld <= ap_const_logic_1;
        else 
            p_out8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out9 <= p_load134_reg_9654_pp0_iter24_reg;

    p_out9_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out9_ap_vld <= ap_const_logic_1;
        else 
            p_out9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln318_reg_9409_pp0_iter24_reg)
    begin
        if (((icmp_ln318_reg_9409_pp0_iter24_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixBuf_185_fu_2204_p1 <= imgBayer_dout(10 - 1 downto 0);
    select_ln387_10_fu_2552_p3 <= 
        bayerWindow_54_reg_9583 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        empty_174_fu_326;
    select_ln387_11_fu_2558_p3 <= 
        bayerWindow_54_reg_9583 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_20_fu_378;
    select_ln387_12_fu_2565_p3 <= 
        bayerWindow_58_reg_9553 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_22_fu_386;
    select_ln387_13_fu_2571_p3 <= 
        bayerWindow_58_reg_9553 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_21_fu_382;
    select_ln387_14_fu_2577_p3 <= 
        bayerWindow_58_reg_9553 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        empty_177_fu_338;
    select_ln387_15_fu_2583_p3 <= 
        bayerWindow_58_reg_9553 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        pixBuf_172_fu_306;
    select_ln387_16_fu_2590_p3 <= 
        bayerWindow_58_reg_9553 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        empty_176_fu_334;
    select_ln387_17_fu_2596_p3 <= 
        bayerWindow_58_reg_9553 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_23_fu_390;
    select_ln387_18_fu_2603_p3 <= 
        bayerWindow_71_reg_9519 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_25_fu_398;
    select_ln387_19_fu_2609_p3 <= 
        bayerWindow_71_reg_9519 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_24_fu_394;
    select_ln387_1_fu_2496_p3 <= 
        bayerWindow_50_reg_9613 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_3_fu_358;
    select_ln387_20_fu_2615_p3 <= 
        bayerWindow_71_reg_9519 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        empty_179_fu_346;
    select_ln387_21_fu_2621_p3 <= 
        bayerWindow_71_reg_9519 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        pixBuf_171_fu_302;
    select_ln387_22_fu_2628_p3 <= 
        bayerWindow_71_reg_9519 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        empty_178_fu_342;
    select_ln387_23_fu_2634_p3 <= 
        bayerWindow_71_reg_9519 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_26_fu_402;
    select_ln387_24_fu_2641_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_28_fu_410;
    select_ln387_25_fu_2648_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_27_fu_406;
    select_ln387_26_fu_2655_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        empty_181_fu_354;
    select_ln387_27_fu_2662_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        pixBuf_fu_298;
    select_ln387_28_fu_2670_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        empty_180_fu_350;
    select_ln387_29_fu_2677_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_29_fu_414;
    select_ln387_2_fu_2502_p3 <= 
        bayerWindow_50_reg_9613 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        empty_173_fu_322;
    select_ln387_3_fu_2508_p3 <= 
        bayerWindow_50_reg_9613 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_90_reg_9509;
    select_ln387_4_fu_2514_p3 <= 
        bayerWindow_50_reg_9613 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        empty_fu_318;
    select_ln387_5_fu_2520_p3 <= 
        bayerWindow_50_reg_9613 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_11_fu_366;
    select_ln387_6_fu_2527_p3 <= 
        bayerWindow_54_reg_9583 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_19_fu_374;
    select_ln387_7_fu_2533_p3 <= 
        bayerWindow_54_reg_9583 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_15_fu_370;
    select_ln387_8_fu_2539_p3 <= 
        bayerWindow_54_reg_9583 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        empty_175_fu_330;
    select_ln387_9_fu_2545_p3 <= 
        bayerWindow_54_reg_9583 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        pixBuf_173_fu_310;
    select_ln387_fu_2490_p3 <= 
        bayerWindow_50_reg_9613 when (cmp147_reg_9422_pp0_iter2_reg(0) = '1') else 
        bayerWindow_7_fu_362;
    select_ln403_10_fu_2745_p3 <= 
        bayerWindow_56_reg_9601 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_193_reg_978;
    select_ln403_11_fu_2751_p3 <= 
        bayerWindow_57_reg_9607 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_194_reg_969;
    select_ln403_4_fu_2709_p3 <= 
        bayerWindow_67_reg_9577 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_194_reg_969;
    select_ln403_5_fu_2715_p3 <= 
        bayerWindow_63_reg_9571 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_193_reg_978;
    select_ln403_6_fu_2721_p3 <= 
        bayerWindow_59_reg_9565 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_192_reg_987;
    select_ln403_7_fu_2727_p3 <= 
        bayerWindow_58_reg_9553 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_191_reg_996;
    select_ln403_8_fu_2733_p3 <= 
        bayerWindow_54_reg_9583 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_191_reg_996;
    select_ln403_9_fu_2739_p3 <= 
        bayerWindow_55_reg_9595 when (cmp170(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_192_reg_987;
    select_ln504_1_fu_8513_p3 <= 
        sub_ln504_3_reg_12160 when (tmp_106_fu_8489_p3(0) = '1') else 
        zext_ln504_23_fu_8509_p1;
    select_ln504_2_fu_8576_p3 <= 
        sub_ln504_5_reg_12165 when (tmp_113_fu_8552_p3(0) = '1') else 
        zext_ln504_25_fu_8572_p1;
    select_ln504_3_fu_8639_p3 <= 
        sub_ln504_7_reg_12170 when (tmp_120_fu_8615_p3(0) = '1') else 
        zext_ln504_27_fu_8635_p1;
    select_ln504_fu_8450_p3 <= 
        sub_ln504_1_reg_12155 when (tmp_99_fu_8426_p3(0) = '1') else 
        zext_ln504_21_fu_8446_p1;
    select_ln507_1_fu_8474_p3 <= 
        ap_const_lv10_0 when (cmp689(0) = '1') else 
        g_reg_1335_pp0_iter23_reg;
    select_ln507_2_fu_8530_p3 <= 
        g_3_reg_1325_pp0_iter23_reg when (cmp689(0) = '1') else 
        ap_const_lv10_0;
    select_ln507_3_fu_8537_p3 <= 
        ap_const_lv10_0 when (cmp689(0) = '1') else 
        g_3_reg_1325_pp0_iter23_reg;
    select_ln507_4_fu_8593_p3 <= 
        g_6_reg_1203_pp0_iter23_reg when (cmp689(0) = '1') else 
        ap_const_lv10_0;
    select_ln507_5_fu_8600_p3 <= 
        ap_const_lv10_0 when (cmp689(0) = '1') else 
        g_6_reg_1203_pp0_iter23_reg;
    select_ln507_6_fu_8656_p3 <= 
        g_9_reg_1193_pp0_iter23_reg when (cmp689(0) = '1') else 
        ap_const_lv10_0;
    select_ln507_7_fu_8663_p3 <= 
        ap_const_lv10_0 when (cmp689(0) = '1') else 
        g_9_reg_1193_pp0_iter23_reg;
    select_ln507_fu_8467_p3 <= 
        g_reg_1335_pp0_iter23_reg when (cmp689(0) = '1') else 
        ap_const_lv10_0;
    select_ln510_1_fu_8778_p3 <= 
        select_ln510_5_fu_8764_p3 when (or_ln510_1_fu_8772_p2(0) = '1') else 
        trunc_ln510_1_fu_8754_p1;
    select_ln510_2_fu_8834_p3 <= 
        select_ln510_6_fu_8820_p3 when (or_ln510_2_fu_8828_p2(0) = '1') else 
        trunc_ln510_2_fu_8810_p1;
    select_ln510_3_fu_8890_p3 <= 
        select_ln510_7_fu_8876_p3 when (or_ln510_3_fu_8884_p2(0) = '1') else 
        trunc_ln510_3_fu_8866_p1;
    select_ln510_4_fu_8708_p3 <= 
        ap_const_lv10_3FF when (xor_ln510_fu_8702_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln510_5_fu_8764_p3 <= 
        ap_const_lv10_3FF when (xor_ln510_1_fu_8758_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln510_6_fu_8820_p3 <= 
        ap_const_lv10_3FF when (xor_ln510_2_fu_8814_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln510_7_fu_8876_p3 <= 
        ap_const_lv10_3FF when (xor_ln510_3_fu_8870_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln510_fu_8722_p3 <= 
        select_ln510_4_fu_8708_p3 when (or_ln510_fu_8716_p2(0) = '1') else 
        trunc_ln510_fu_8698_p1;
        sext_ln465_10_fu_4715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_14_reg_9989),13));

        sext_ln465_11_fu_4740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_4_fu_4734_p2),14));

        sext_ln465_12_fu_4986_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_28_reg_10079),13));

        sext_ln465_13_fu_4980_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_24_reg_10059),13));

        sext_ln465_14_fu_4983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_26_reg_10069),13));

        sext_ln465_15_fu_4998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_6_fu_4992_p2),14));

        sext_ln465_16_fu_4989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_30_reg_10089),13));

        sext_ln465_17_fu_5008_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_7_fu_5002_p2),14));

        sext_ln465_18_fu_5273_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_40_reg_10159),13));

        sext_ln465_19_fu_5267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_36_reg_10139),13));

        sext_ln465_1_fu_4407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_2_reg_9909),13));

        sext_ln465_20_fu_5270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_38_reg_10149),13));

        sext_ln465_21_fu_5285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_9_fu_5279_p2),14));

        sext_ln465_22_fu_5276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_42_reg_10169),13));

        sext_ln465_23_fu_5295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_10_fu_5289_p2),14));

        sext_ln465_2_fu_4410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_4_reg_9919),13));

        sext_ln465_3_fu_4413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_6_reg_9929),13));

        sext_ln465_4_fu_4422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_fu_4416_p2),14));

        sext_ln465_5_fu_4432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_1_fu_4426_p2),14));

        sext_ln465_6_fu_4712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_12_reg_9979),13));

        sext_ln465_7_fu_4718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_16_reg_9999),13));

        sext_ln465_8_fu_4721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_18_reg_10009),13));

        sext_ln465_9_fu_4730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln465_3_fu_4724_p2),14));

        sext_ln465_fu_4404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_reg_9899),13));

        sext_ln466_10_fu_4771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_23_reg_10034),13));

        sext_ln466_11_fu_4780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_4_fu_4774_p2),14));

        sext_ln466_12_fu_5018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_25_reg_10064),13));

        sext_ln466_13_fu_5021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_27_reg_10074),13));

        sext_ln466_14_fu_5024_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_33_reg_10104),13));

        sext_ln466_15_fu_5033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_6_fu_5027_p2),14));

        sext_ln466_16_fu_5037_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_35_reg_10114),13));

        sext_ln466_17_fu_5046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_7_fu_5040_p2),14));

        sext_ln466_18_fu_5305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_37_reg_10144),13));

        sext_ln466_19_fu_5308_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_39_fu_5261_p2),13));

        sext_ln466_1_fu_4445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_3_reg_9914),13));

        sext_ln466_20_fu_5312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_45_reg_10184),13));

        sext_ln466_21_fu_5321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_9_fu_5315_p2),14));

        sext_ln466_22_fu_5325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_47_reg_10194),13));

        sext_ln466_23_fu_5334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_10_fu_5328_p2),14));

        sext_ln466_2_fu_4448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_9_reg_9944),13));

        sext_ln466_3_fu_4457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_fu_4451_p2),14));

        sext_ln466_4_fu_4461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_11_reg_9954),13));

        sext_ln466_5_fu_4470_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_1_fu_4464_p2),14));

        sext_ln466_6_fu_4750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_13_reg_9984),13));

        sext_ln466_7_fu_4753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_15_fu_4685_p2),13));

        sext_ln466_8_fu_4757_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_21_fu_4706_p2),13));

        sext_ln466_9_fu_4767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln466_3_fu_4761_p2),14));

        sext_ln466_fu_4442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_1_reg_9904),13));

        sext_ln467_10_fu_5347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_43_reg_10174),13));

        sext_ln467_11_fu_5356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln467_6_fu_5350_p2),14));

        sext_ln467_1_fu_4483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_7_reg_9934),13));

        sext_ln467_2_fu_4492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln467_fu_4486_p2),14));

        sext_ln467_3_fu_4790_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_17_reg_10004),13));

        sext_ln467_4_fu_4793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_19_reg_10014),13));

        sext_ln467_5_fu_4802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln467_2_fu_4796_p2),14));

        sext_ln467_6_fu_5056_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_29_reg_10084),13));

        sext_ln467_7_fu_5059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_31_reg_10094),13));

        sext_ln467_8_fu_5068_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln467_4_fu_5062_p2),14));

        sext_ln467_9_fu_5344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_41_reg_10164),13));

        sext_ln467_fu_4480_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_5_reg_9924),13));

        sext_ln468_10_fu_5369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_46_reg_10189),13));

        sext_ln468_11_fu_5378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_9_fu_5372_p2),14));

        sext_ln468_12_fu_4825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_22_reg_10029),13));

        sext_ln468_13_fu_4834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_4_fu_4828_p2),14));

        sext_ln468_14_fu_5100_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_7_fu_5094_p2),14));

        sext_ln468_15_fu_5388_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_10_fu_5382_p2),14));

        sext_ln468_1_fu_4511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_fu_4505_p2),14));

        sext_ln468_2_fu_4515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_10_reg_9949),13));

        sext_ln468_3_fu_4812_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_20_reg_10019),13));

        sext_ln468_4_fu_4821_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_3_fu_4815_p2),14));

        sext_ln468_5_fu_4524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_1_fu_4518_p2),14));

        sext_ln468_6_fu_5078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_32_reg_10099),13));

        sext_ln468_7_fu_5081_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_34_reg_10109),13));

        sext_ln468_8_fu_5090_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln468_6_fu_5084_p2),14));

        sext_ln468_9_fu_5366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_44_reg_10179),13));

        sext_ln468_fu_4502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_8_reg_9939),13));

        sext_ln472_11_fu_5623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_8_reg_10332),13));

        sext_ln472_13_fu_5654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_s_fu_5644_p4),13));

        sext_ln472_15_fu_5658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_3_reg_10342),13));

        sext_ln472_17_fu_5689_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_6_fu_5679_p4),13));

        sext_ln472_19_fu_5693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_9_reg_10450),13));

        sext_ln472_1_fu_5549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_1_fu_5539_p4),13));

        sext_ln472_21_fu_5724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_10_fu_5714_p4),13));

        sext_ln472_23_fu_5728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_11_reg_10460),13));

        sext_ln472_25_fu_5759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_12_fu_5749_p4),13));

        sext_ln472_27_fu_5763_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_13_reg_10470),13));

        sext_ln472_29_fu_5794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_14_fu_5784_p4),13));

        sext_ln472_31_fu_5798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_15_reg_10480),13));

        sext_ln472_32_fu_5829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_16_fu_5819_p4),13));

        sext_ln472_33_fu_5833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_17_reg_10588),13));

        sext_ln472_34_fu_5864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_18_fu_5854_p4),13));

        sext_ln472_35_fu_5868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_19_reg_10598),13));

        sext_ln472_36_fu_5899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_20_fu_5889_p4),13));

        sext_ln472_37_fu_5903_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_21_reg_10608),13));

        sext_ln472_38_fu_5934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_22_fu_5924_p4),13));

        sext_ln472_39_fu_5938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_23_reg_10618),13));

        sext_ln472_3_fu_5553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_2_reg_10312),13));

        sext_ln472_40_fu_5969_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_24_fu_5959_p4),13));

        sext_ln472_41_fu_5973_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_25_reg_10726),13));

        sext_ln472_42_fu_6004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_26_fu_5994_p4),13));

        sext_ln472_43_fu_6008_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_27_reg_10736),13));

        sext_ln472_44_fu_6039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_28_fu_6029_p4),13));

        sext_ln472_45_fu_6043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_29_reg_10746),13));

        sext_ln472_46_fu_6074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_30_fu_6064_p4),13));

        sext_ln472_47_fu_6078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_31_reg_10756),13));

        sext_ln472_5_fu_5584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_4_fu_5574_p4),13));

        sext_ln472_7_fu_5588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_5_reg_10322),13));

        sext_ln472_9_fu_5619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln472_7_fu_5609_p4),13));

        sext_ln492_1_fu_7126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SD_1_reg_10352_pp0_iter9_reg),13));

        sext_ln492_2_fu_7180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SD_2_reg_10485_pp0_iter9_reg),13));

        sext_ln492_3_fu_7204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SD_3_reg_10490_pp0_iter9_reg),13));

        sext_ln492_4_fu_7258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SD_4_reg_10623_pp0_iter9_reg),13));

        sext_ln492_5_fu_7282_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SD_5_reg_10628_pp0_iter9_reg),13));

        sext_ln492_6_fu_7336_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SD_6_reg_10761_pp0_iter9_reg),13));

        sext_ln492_7_fu_7360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SD_7_reg_10766_pp0_iter9_reg),13));

        sext_ln492_fu_7102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SD_reg_10347_pp0_iter9_reg),13));

        sext_ln504_10_fu_8350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_4_fu_8340_p4),14));

        sext_ln504_11_fu_8282_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_9109_p3),26));

        sext_ln504_12_fu_8505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_5_fu_8496_p4),14));

        sext_ln504_14_fu_8583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln504_2_fu_8576_p3),16));

        sext_ln504_15_fu_8285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_9118_p3),26));

        sext_ln504_16_fu_8294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_9127_p3),26));

        sext_ln504_17_fu_8379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_7_fu_8369_p4),14));

        sext_ln504_18_fu_8568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_8_fu_8559_p4),14));

        sext_ln504_19_fu_8646_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln504_3_fu_8639_p3),16));

        sext_ln504_1_fu_8258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_9073_p3),26));

        sext_ln504_21_fu_8297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_9136_p3),26));

        sext_ln504_22_fu_8408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_s_fu_8398_p4),14));

        sext_ln504_23_fu_8631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_3_fu_8622_p4),14));

        sext_ln504_2_fu_8261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_9082_p3),26));

        sext_ln504_3_fu_8321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_1_fu_8311_p4),14));

        sext_ln504_4_fu_8457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln504_fu_8450_p3),16));

        sext_ln504_5_fu_8442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln504_2_fu_8433_p4),14));

        sext_ln504_6_fu_8270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_9091_p3),26));

        sext_ln504_8_fu_8273_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_9100_p3),26));

        sext_ln504_9_fu_8520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln504_1_fu_8513_p3),16));

    shl_ln10_fu_3230_p3 <= (empty_201_reg_1223 & ap_const_lv1_0);
    shl_ln11_fu_3258_p3 <= (ap_phi_reg_pp0_iter4_empty_202_reg_1399 & ap_const_lv1_0);
    shl_ln1_fu_3174_p3 <= (empty_193_reg_1183 & ap_const_lv1_0);
    shl_ln2_fu_3206_p3 <= (ap_phi_reg_pp0_iter4_g_3_reg_1325 & ap_const_lv1_0);
    shl_ln3_fu_2978_p3 <= (ap_phi_reg_pp0_iter4_empty_204_reg_1417 & ap_const_lv1_0);
    shl_ln450_1_fu_3306_p3 <= (ap_phi_reg_pp0_iter4_empty_196_reg_1363 & ap_const_lv1_0);
    shl_ln450_2_fu_3670_p3 <= (empty_201_reg_1223 & ap_const_lv1_0);
    shl_ln450_3_fu_4038_p3 <= (empty_199_reg_1213 & ap_const_lv1_0);
    shl_ln451_1_fu_3346_p3 <= (ap_phi_reg_pp0_iter4_empty_203_reg_1408 & ap_const_lv1_0);
    shl_ln451_2_fu_3710_p3 <= (ap_phi_reg_pp0_iter4_empty_202_reg_1399 & ap_const_lv1_0);
    shl_ln451_3_fu_4078_p3 <= (empty_207_reg_1243 & ap_const_lv1_0);
    shl_ln452_1_fu_3382_p3 <= (ap_phi_reg_pp0_iter4_empty_198_reg_1381 & ap_const_lv1_0);
    shl_ln452_2_fu_3738_p3 <= (ap_phi_reg_pp0_iter4_empty_197_reg_1372 & ap_const_lv1_0);
    shl_ln452_3_fu_4114_p3 <= (ap_phi_reg_pp0_iter4_empty_196_reg_1363 & ap_const_lv1_0);
    shl_ln453_1_fu_4670_p3 <= (g_reg_1335 & ap_const_lv1_0);
    shl_ln453_2_fu_3770_p3 <= (ap_phi_reg_pp0_iter4_g_3_reg_1325 & ap_const_lv1_0);
    shl_ln453_3_fu_5246_p3 <= (g_6_reg_1203_pp0_iter4_reg & ap_const_lv1_0);
    shl_ln454_1_fu_3420_p3 <= (ap_phi_reg_pp0_iter4_empty_190_reg_1307 & ap_const_lv1_0);
    shl_ln454_2_fu_3794_p3 <= (ap_phi_reg_pp0_iter4_empty_189_reg_1298 & ap_const_lv1_0);
    shl_ln454_3_fu_4152_p3 <= (ap_phi_reg_pp0_iter4_empty_188_reg_1289 & ap_const_lv1_0);
    shl_ln455_1_fu_3452_p3 <= (ap_phi_reg_pp0_iter4_empty_183_reg_1262 & ap_const_lv1_0);
    shl_ln455_2_fu_3822_p3 <= (ap_phi_reg_pp0_iter4_empty_182_reg_1253 & ap_const_lv1_0);
    shl_ln455_3_fu_4184_p3 <= (empty_187_reg_1163 & ap_const_lv1_0);
    shl_ln456_1_fu_3488_p3 <= (ap_phi_reg_pp0_iter4_empty_188_reg_1289 & ap_const_lv1_0);
    shl_ln456_2_fu_3854_p3 <= (empty_193_reg_1183 & ap_const_lv1_0);
    shl_ln456_3_fu_4220_p3 <= (empty_191_reg_1173 & ap_const_lv1_0);
    shl_ln457_1_fu_3512_p3 <= (empty_187_reg_1163 & ap_const_lv1_0);
    shl_ln457_2_fu_3878_p3 <= (empty_185_reg_1153 & ap_const_lv1_0);
    shl_ln457_3_fu_4244_p3 <= (bayerWindow_76_reg_1026 & ap_const_lv1_0);
    shl_ln458_1_fu_3548_p3 <= (empty_191_reg_1173 & ap_const_lv1_0);
    shl_ln458_2_fu_3906_p3 <= (bayerWindow_72_reg_1056 & ap_const_lv1_0);
    shl_ln458_3_fu_4272_p3 <= (bayerWindow_73_reg_1046 & ap_const_lv1_0);
    shl_ln459_1_fu_4691_p3 <= (g_6_reg_1203_pp0_iter4_reg & ap_const_lv1_0);
    shl_ln459_2_fu_3938_p3 <= (g_9_reg_1193 & ap_const_lv1_0);
    shl_ln459_3_fu_4304_p3 <= (bayerWindow_68_reg_1085 & ap_const_lv1_0);
    shl_ln460_1_fu_3586_p3 <= (empty_199_reg_1213 & ap_const_lv1_0);
    shl_ln460_2_fu_3962_p3 <= (bayerWindow_64_reg_1114 & ap_const_lv1_0);
    shl_ln460_3_fu_4328_p3 <= (bayerWindow_65_reg_1104 & ap_const_lv1_0);
    shl_ln461_1_fu_3618_p3 <= (empty_207_reg_1243 & ap_const_lv1_0);
    shl_ln461_2_fu_3990_p3 <= (empty_205_reg_1233 & ap_const_lv1_0);
    shl_ln461_3_fu_4356_p3 <= (bayerWindow_60_reg_1143 & ap_const_lv1_0);
    shl_ln4_fu_3006_p3 <= (ap_phi_reg_pp0_iter4_empty_200_reg_1390 & ap_const_lv1_0);
    shl_ln5_fu_3038_p3 <= (ap_phi_reg_pp0_iter4_empty_194_reg_1345 & ap_const_lv1_0);
    shl_ln6_fu_3062_p3 <= (ap_phi_reg_pp0_iter4_empty_192_reg_1316 & ap_const_lv1_0);
    shl_ln7_fu_3090_p3 <= (ap_phi_reg_pp0_iter4_empty_184_reg_1271 & ap_const_lv1_0);
    shl_ln8_fu_3122_p3 <= (ap_phi_reg_pp0_iter4_empty_189_reg_1298 & ap_const_lv1_0);
    shl_ln9_fu_3146_p3 <= (ap_phi_reg_pp0_iter4_empty_182_reg_1253 & ap_const_lv1_0);
    shl_ln_fu_2938_p3 <= (ap_phi_reg_pp0_iter4_empty_197_reg_1372 & ap_const_lv1_0);
    sub_ln450_1_fu_3334_p2 <= std_logic_vector(unsigned(zext_ln450_5_fu_3314_p1) - unsigned(zext_ln450_9_fu_3330_p1));
    sub_ln450_2_fu_3698_p2 <= std_logic_vector(unsigned(zext_ln450_10_fu_3678_p1) - unsigned(zext_ln450_14_fu_3694_p1));
    sub_ln450_3_fu_4066_p2 <= std_logic_vector(unsigned(zext_ln450_15_fu_4046_p1) - unsigned(zext_ln450_19_fu_4062_p1));
    sub_ln450_fu_2966_p2 <= std_logic_vector(unsigned(zext_ln450_fu_2946_p1) - unsigned(zext_ln450_4_fu_2962_p1));
    sub_ln451_1_fu_3726_p2 <= std_logic_vector(unsigned(zext_ln451_6_fu_3718_p1) - unsigned(zext_ln451_7_fu_3722_p1));
    sub_ln451_fu_2994_p2 <= std_logic_vector(unsigned(zext_ln451_fu_2986_p1) - unsigned(zext_ln450_2_fu_2954_p1));
    sub_ln452_1_fu_3402_p2 <= std_logic_vector(unsigned(zext_ln452_3_fu_3390_p1) - unsigned(zext_ln452_5_fu_3398_p1));
    sub_ln452_2_fu_3758_p2 <= std_logic_vector(unsigned(zext_ln452_6_fu_3746_p1) - unsigned(zext_ln452_8_fu_3754_p1));
    sub_ln452_3_fu_4134_p2 <= std_logic_vector(unsigned(zext_ln452_9_fu_4122_p1) - unsigned(zext_ln452_11_fu_4130_p1));
    sub_ln452_fu_3026_p2 <= std_logic_vector(unsigned(zext_ln452_fu_3014_p1) - unsigned(zext_ln452_2_fu_3022_p1));
    sub_ln453_1_fu_3782_p2 <= std_logic_vector(unsigned(zext_ln453_3_fu_3778_p1) - unsigned(zext_ln452_8_fu_3754_p1));
    sub_ln453_fu_3050_p2 <= std_logic_vector(unsigned(zext_ln453_fu_3046_p1) - unsigned(zext_ln450_4_fu_2962_p1));
    sub_ln454_1_fu_3440_p2 <= std_logic_vector(unsigned(zext_ln454_2_fu_3428_p1) - unsigned(zext_ln454_4_fu_3436_p1));
    sub_ln454_2_fu_3810_p2 <= std_logic_vector(unsigned(zext_ln454_5_fu_3802_p1) - unsigned(zext_ln454_6_fu_3806_p1));
    sub_ln454_3_fu_4172_p2 <= std_logic_vector(unsigned(zext_ln454_7_fu_4160_p1) - unsigned(zext_ln454_9_fu_4168_p1));
    sub_ln454_fu_3078_p2 <= std_logic_vector(unsigned(zext_ln454_fu_3070_p1) - unsigned(zext_ln454_1_fu_3074_p1));
    sub_ln455_1_fu_3842_p2 <= std_logic_vector(unsigned(zext_ln455_7_fu_3830_p1) - unsigned(zext_ln454_6_fu_3806_p1));
    sub_ln455_fu_3110_p2 <= std_logic_vector(unsigned(zext_ln455_fu_3098_p1) - unsigned(zext_ln455_2_fu_3106_p1));
    sub_ln456_1_fu_3500_p2 <= std_logic_vector(unsigned(zext_ln456_1_fu_3496_p1) - unsigned(zext_ln455_4_fu_3464_p1));
    sub_ln456_2_fu_3866_p2 <= std_logic_vector(unsigned(zext_ln456_2_fu_3862_p1) - unsigned(zext_ln455_9_fu_3838_p1));
    sub_ln456_3_fu_4232_p2 <= std_logic_vector(unsigned(zext_ln456_3_fu_4228_p1) - unsigned(zext_ln455_11_fu_4196_p1));
    sub_ln456_fu_3134_p2 <= std_logic_vector(unsigned(zext_ln456_fu_3130_p1) - unsigned(zext_ln455_2_fu_3106_p1));
    sub_ln457_1_fu_3894_p2 <= std_logic_vector(unsigned(zext_ln457_6_fu_3886_p1) - unsigned(zext_ln457_7_fu_3890_p1));
    sub_ln457_2_fu_4260_p2 <= std_logic_vector(unsigned(zext_ln457_8_fu_4252_p1) - unsigned(zext_ln457_9_fu_4256_p1));
    sub_ln457_fu_3162_p2 <= std_logic_vector(unsigned(zext_ln457_fu_3154_p1) - unsigned(zext_ln455_2_fu_3106_p1));
    sub_ln458_1_fu_3568_p2 <= std_logic_vector(unsigned(zext_ln458_3_fu_3556_p1) - unsigned(zext_ln457_3_fu_3524_p1));
    sub_ln458_2_fu_3926_p2 <= std_logic_vector(unsigned(zext_ln458_6_fu_3914_p1) - unsigned(zext_ln457_7_fu_3890_p1));
    sub_ln458_3_fu_4292_p2 <= std_logic_vector(unsigned(zext_ln458_9_fu_4280_p1) - unsigned(zext_ln457_9_fu_4256_p1));
    sub_ln458_fu_3194_p2 <= std_logic_vector(unsigned(zext_ln458_fu_3182_p1) - unsigned(zext_ln457_1_fu_3158_p1));
    sub_ln459_1_fu_3950_p2 <= std_logic_vector(unsigned(zext_ln459_3_fu_3946_p1) - unsigned(zext_ln458_8_fu_3922_p1));
    sub_ln459_2_fu_4316_p2 <= std_logic_vector(unsigned(zext_ln459_4_fu_4312_p1) - unsigned(zext_ln458_11_fu_4288_p1));
    sub_ln459_fu_3218_p2 <= std_logic_vector(unsigned(zext_ln459_fu_3214_p1) - unsigned(zext_ln450_4_fu_2962_p1));
    sub_ln460_1_fu_3606_p2 <= std_logic_vector(unsigned(zext_ln460_2_fu_3594_p1) - unsigned(zext_ln458_5_fu_3564_p1));
    sub_ln460_2_fu_3978_p2 <= std_logic_vector(unsigned(zext_ln460_5_fu_3970_p1) - unsigned(zext_ln458_8_fu_3922_p1));
    sub_ln460_3_fu_4344_p2 <= std_logic_vector(unsigned(zext_ln460_7_fu_4336_p1) - unsigned(zext_ln458_11_fu_4288_p1));
    sub_ln460_fu_3246_p2 <= std_logic_vector(unsigned(zext_ln460_fu_3238_p1) - unsigned(zext_ln458_2_fu_3190_p1));
    sub_ln461_1_fu_4002_p2 <= std_logic_vector(unsigned(zext_ln461_3_fu_3998_p1) - unsigned(zext_ln460_6_fu_3974_p1));
    sub_ln461_2_fu_4368_p2 <= std_logic_vector(unsigned(zext_ln461_4_fu_4364_p1) - unsigned(zext_ln460_8_fu_4340_p1));
    sub_ln461_fu_3270_p2 <= std_logic_vector(unsigned(zext_ln461_fu_3266_p1) - unsigned(zext_ln450_2_fu_2954_p1));
    sub_ln472_10_fu_5709_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_5_reg_10407));
    sub_ln472_11_fu_5731_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_21_fu_5724_p1));
    sub_ln472_12_fu_5744_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_6_reg_10423));
    sub_ln472_13_fu_5766_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_25_fu_5759_p1));
    sub_ln472_14_fu_5779_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_7_reg_10439));
    sub_ln472_15_fu_5801_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_29_fu_5794_p1));
    sub_ln472_16_fu_5814_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_8_reg_10517));
    sub_ln472_17_fu_5836_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_32_fu_5829_p1));
    sub_ln472_18_fu_5849_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_9_reg_10545));
    sub_ln472_19_fu_5871_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_34_fu_5864_p1));
    sub_ln472_1_fu_5556_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_1_fu_5549_p1));
    sub_ln472_20_fu_5884_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_10_reg_10561));
    sub_ln472_21_fu_5906_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_36_fu_5899_p1));
    sub_ln472_22_fu_5919_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_11_reg_10577));
    sub_ln472_23_fu_5941_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_38_fu_5934_p1));
    sub_ln472_24_fu_5954_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_12_reg_10655));
    sub_ln472_25_fu_5976_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_40_fu_5969_p1));
    sub_ln472_26_fu_5989_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_13_reg_10683));
    sub_ln472_27_fu_6011_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_42_fu_6004_p1));
    sub_ln472_28_fu_6024_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_14_reg_10699));
    sub_ln472_29_fu_6046_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_44_fu_6039_p1));
    sub_ln472_2_fu_5569_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_1_reg_10269));
    sub_ln472_30_fu_6059_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_15_reg_10715));
    sub_ln472_31_fu_6081_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_46_fu_6074_p1));
    sub_ln472_3_fu_5591_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_5_fu_5584_p1));
    sub_ln472_4_fu_5604_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_2_reg_10285));
    sub_ln472_5_fu_5626_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_9_fu_5619_p1));
    sub_ln472_6_fu_5639_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_3_reg_10301));
    sub_ln472_7_fu_5661_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_13_fu_5654_p1));
    sub_ln472_8_fu_5674_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_4_reg_10379));
    sub_ln472_9_fu_5696_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sext_ln472_17_fu_5689_p1));
    sub_ln472_fu_5534_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(ave_reg_10241));
    sub_ln483_1_fu_3288_p2 <= std_logic_vector(unsigned(zext_ln455_1_fu_3102_p1) - unsigned(zext_ln450_3_fu_2958_p1));
    sub_ln483_2_fu_3646_p2 <= std_logic_vector(unsigned(zext_ln450_6_fu_3318_p1) - unsigned(zext_ln450_8_fu_3326_p1));
    sub_ln483_3_fu_3652_p2 <= std_logic_vector(unsigned(zext_ln455_5_fu_3468_p1) - unsigned(zext_ln450_8_fu_3326_p1));
    sub_ln483_4_fu_4014_p2 <= std_logic_vector(unsigned(zext_ln450_11_fu_3682_p1) - unsigned(zext_ln450_13_fu_3690_p1));
    sub_ln483_5_fu_4020_p2 <= std_logic_vector(unsigned(zext_ln455_8_fu_3834_p1) - unsigned(zext_ln450_13_fu_3690_p1));
    sub_ln483_6_fu_4380_p2 <= std_logic_vector(unsigned(zext_ln450_16_fu_4050_p1) - unsigned(zext_ln450_18_fu_4058_p1));
    sub_ln483_7_fu_4386_p2 <= std_logic_vector(unsigned(zext_ln455_12_fu_4200_p1) - unsigned(zext_ln450_18_fu_4058_p1));
    sub_ln483_fu_3282_p2 <= std_logic_vector(unsigned(zext_ln450_1_fu_2950_p1) - unsigned(zext_ln450_3_fu_2958_p1));
    sub_ln484_1_fu_3300_p2 <= std_logic_vector(unsigned(zext_ln458_1_fu_3186_p1) - unsigned(zext_ln450_3_fu_2958_p1));
    sub_ln484_2_fu_3658_p2 <= std_logic_vector(unsigned(zext_ln452_4_fu_3394_p1) - unsigned(zext_ln450_8_fu_3326_p1));
    sub_ln484_3_fu_3664_p2 <= std_logic_vector(unsigned(zext_ln458_4_fu_3560_p1) - unsigned(zext_ln450_8_fu_3326_p1));
    sub_ln484_4_fu_4026_p2 <= std_logic_vector(unsigned(zext_ln452_7_fu_3750_p1) - unsigned(zext_ln450_13_fu_3690_p1));
    sub_ln484_5_fu_4032_p2 <= std_logic_vector(unsigned(zext_ln458_7_fu_3918_p1) - unsigned(zext_ln450_13_fu_3690_p1));
    sub_ln484_6_fu_4392_p2 <= std_logic_vector(unsigned(zext_ln452_10_fu_4126_p1) - unsigned(zext_ln450_18_fu_4058_p1));
    sub_ln484_7_fu_4398_p2 <= std_logic_vector(unsigned(zext_ln458_10_fu_4284_p1) - unsigned(zext_ln450_18_fu_4058_p1));
    sub_ln484_fu_3294_p2 <= std_logic_vector(unsigned(zext_ln452_1_fu_3018_p1) - unsigned(zext_ln450_3_fu_2958_p1));
    sub_ln504_1_fu_8329_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln504_20_fu_8325_p1));
    sub_ln504_2_fu_8335_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(add_ln504_6_reg_12134));
    sub_ln504_3_fu_8358_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln504_22_fu_8354_p1));
    sub_ln504_4_fu_8364_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(add_ln504_10_reg_12141));
    sub_ln504_5_fu_8387_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln504_24_fu_8383_p1));
    sub_ln504_6_fu_8393_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(add_ln504_14_reg_12148));
    sub_ln504_7_fu_8416_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln504_26_fu_8412_p1));
    sub_ln504_fu_8306_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(add_ln504_2_reg_12127));
    sw_1_fu_7705_p2 <= std_logic_vector(unsigned(zext_ln495_fu_7701_p1) + unsigned(zext_ln488_fu_7689_p1));
    sw_3_fu_7730_p2 <= std_logic_vector(unsigned(zext_ln495_1_fu_7726_p1) + unsigned(zext_ln488_1_fu_7714_p1));
    sw_5_fu_7755_p2 <= std_logic_vector(unsigned(zext_ln495_2_fu_7751_p1) + unsigned(zext_ln488_2_fu_7739_p1));
    sw_7_fu_7780_p2 <= std_logic_vector(unsigned(zext_ln495_3_fu_7776_p1) + unsigned(zext_ln488_3_fu_7764_p1));
    tmp_100_fu_8674_p3 <= ap_phi_reg_pp0_iter25_g_1_reg_1447(15 downto 15);
    tmp_101_fu_8682_p4 <= ap_phi_reg_pp0_iter25_g_1_reg_1447(15 downto 10);
    tmp_106_fu_8489_p3 <= add_ln504_6_reg_12134_pp0_iter23_reg(25 downto 25);
    tmp_107_fu_8730_p3 <= ap_phi_reg_pp0_iter25_g_5_reg_1480(15 downto 15);
    tmp_108_fu_8738_p4 <= ap_phi_reg_pp0_iter25_g_5_reg_1480(15 downto 10);
    tmp_10_cast_abs_r_fu_1692_p_x <= std_logic_vector(signed(sext_ln467_reg_10275_pp0_iter6_reg) - signed(mean_2_reg_10787));
    tmp_113_fu_8552_p3 <= add_ln504_10_reg_12141_pp0_iter23_reg(25 downto 25);
    tmp_114_fu_8786_p3 <= ap_phi_reg_pp0_iter25_g_8_reg_1513(15 downto 15);
    tmp_115_fu_8794_p4 <= ap_phi_reg_pp0_iter25_g_8_reg_1513(15 downto 10);
    tmp_11_cast_abs_r_fu_1697_p_x <= std_logic_vector(signed(sext_ln467_1_reg_10280_pp0_iter6_reg) - signed(mean_2_reg_10787));
    tmp_120_fu_8615_p3 <= add_ln504_14_reg_12148_pp0_iter23_reg(25 downto 25);
    tmp_121_fu_8842_p3 <= ap_phi_reg_pp0_iter25_g_11_reg_1546(15 downto 15);
    tmp_122_fu_8850_p4 <= ap_phi_reg_pp0_iter25_g_11_reg_1546(15 downto 10);
    tmp_12_cast_abs_r_fu_1702_p_x <= std_logic_vector(signed(sext_ln466_2_reg_10258_pp0_iter6_reg) - signed(mean_2_reg_10787));
    tmp_13_cast_abs_r_fu_1707_p_x <= std_logic_vector(signed(sext_ln465_reg_10219_pp0_iter6_reg) - signed(mean_3_reg_10795));
    tmp_14_cast_abs_r_fu_1712_p_x <= std_logic_vector(signed(sext_ln465_3_reg_10235_pp0_iter6_reg) - signed(mean_3_reg_10795));
    tmp_15_cast_abs_r_fu_1717_p_x <= std_logic_vector(signed(sext_ln468_reg_10291_pp0_iter6_reg) - signed(mean_3_reg_10795));
    tmp_16_cast_abs_r_fu_1722_p_x <= std_logic_vector(signed(sext_ln468_2_reg_10296_pp0_iter6_reg) - signed(mean_3_reg_10795));
        tmp_17_cast_abs_r_fu_1567_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln483_reg_9959),13));

        tmp_18_cast_abs_r_fu_1572_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln483_1_reg_9964),13));

        tmp_19_cast_abs_r_fu_1577_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln484_reg_9969),13));

    tmp_1_cast_abs_r_fu_1647_p_x <= std_logic_vector(signed(sext_ln465_reg_10219_pp0_iter6_reg) - signed(mean_reg_10771));
        tmp_20_cast_abs_r_fu_1582_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln484_1_reg_9974),13));

    tmp_21_cast_abs_r_fu_1727_p_x <= std_logic_vector(signed(sext_ln465_6_reg_10357_pp0_iter6_reg) - signed(mean_4_reg_10803));
    tmp_22_cast_abs_r_fu_1732_p_x <= std_logic_vector(signed(sext_ln465_10_reg_10363_pp0_iter6_reg) - signed(mean_4_reg_10803));
    tmp_23_cast_abs_r_fu_1737_p_x <= std_logic_vector(signed(sext_ln465_7_reg_10368_pp0_iter6_reg) - signed(mean_4_reg_10803));
    tmp_24_cast_abs_r_fu_1742_p_x <= std_logic_vector(signed(sext_ln465_8_reg_10373_pp0_iter6_reg) - signed(mean_4_reg_10803));
    tmp_25_cast_abs_r_fu_1747_p_x <= std_logic_vector(signed(sext_ln466_6_reg_10385_pp0_iter6_reg) - signed(mean_5_reg_10811));
    tmp_26_cast_abs_r_fu_1752_p_x <= std_logic_vector(signed(sext_ln466_7_reg_10390_pp0_iter6_reg) - signed(mean_5_reg_10811));
    tmp_27_cast_abs_r_fu_1757_p_x <= std_logic_vector(signed(sext_ln466_8_reg_10396_pp0_iter6_reg) - signed(mean_5_reg_10811));
    tmp_28_cast_abs_r_fu_1762_p_x <= std_logic_vector(signed(sext_ln466_10_reg_10402_pp0_iter6_reg) - signed(mean_5_reg_10811));
    tmp_29_cast_abs_r_fu_1767_p_x <= std_logic_vector(signed(sext_ln466_7_reg_10390_pp0_iter6_reg) - signed(mean_6_reg_10819));
    tmp_2_cast_abs_r_fu_1652_p_x <= std_logic_vector(signed(sext_ln465_1_reg_10225_pp0_iter6_reg) - signed(mean_reg_10771));
    tmp_30_cast_abs_r_fu_1772_p_x <= std_logic_vector(signed(sext_ln467_3_reg_10413_pp0_iter6_reg) - signed(mean_6_reg_10819));
    tmp_31_cast_abs_r_fu_1777_p_x <= std_logic_vector(signed(sext_ln467_4_reg_10418_pp0_iter6_reg) - signed(mean_6_reg_10819));
    tmp_32_cast_abs_r_fu_1782_p_x <= std_logic_vector(signed(sext_ln466_8_reg_10396_pp0_iter6_reg) - signed(mean_6_reg_10819));
    tmp_33_cast_abs_r_fu_1787_p_x <= std_logic_vector(signed(sext_ln465_6_reg_10357_pp0_iter6_reg) - signed(mean_7_reg_10827));
    tmp_35_cast_abs_r_fu_1792_p_x <= std_logic_vector(signed(sext_ln465_8_reg_10373_pp0_iter6_reg) - signed(mean_7_reg_10827));
    tmp_36_cast_abs_r_fu_1797_p_x <= std_logic_vector(signed(sext_ln468_3_reg_10429_pp0_iter6_reg) - signed(mean_7_reg_10827));
    tmp_37_cast_abs_r_fu_1802_p_x <= std_logic_vector(signed(sext_ln468_12_reg_10434_pp0_iter6_reg) - signed(mean_7_reg_10827));
        tmp_38_cast_abs_r_fu_1587_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln483_2_reg_10039),13));

        tmp_39_cast_abs_r_fu_1592_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln483_3_reg_10044),13));

    tmp_3_cast_abs_r_fu_1657_p_x <= std_logic_vector(signed(sext_ln465_2_reg_10230_pp0_iter6_reg) - signed(mean_reg_10771));
        tmp_40_cast_abs_r_fu_1597_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln484_2_reg_10049),13));

        tmp_41_cast_abs_r_fu_1602_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln484_3_reg_10054),13));

    tmp_42_cast_abs_r_fu_1807_p_x <= std_logic_vector(signed(sext_ln465_13_reg_10495_pp0_iter6_reg) - signed(mean_8_reg_10835));
    tmp_43_cast_abs_r_fu_1812_p_x <= std_logic_vector(signed(sext_ln465_14_reg_10501_pp0_iter6_reg) - signed(mean_8_reg_10835));
    tmp_44_cast_abs_r_fu_1817_p_x <= std_logic_vector(signed(sext_ln465_12_reg_10506_pp0_iter6_reg) - signed(mean_8_reg_10835));
    tmp_45_cast_abs_r_fu_1822_p_x <= std_logic_vector(signed(sext_ln465_16_reg_10511_pp0_iter6_reg) - signed(mean_8_reg_10835));
    tmp_46_cast_abs_r_fu_1827_p_x <= std_logic_vector(signed(sext_ln466_12_reg_10523_pp0_iter6_reg) - signed(mean_9_reg_10843));
    tmp_47_cast_abs_r_fu_1832_p_x <= std_logic_vector(signed(sext_ln466_13_reg_10528_pp0_iter6_reg) - signed(mean_9_reg_10843));
    tmp_48_cast_abs_r_fu_1837_p_x <= std_logic_vector(signed(sext_ln466_14_reg_10534_pp0_iter6_reg) - signed(mean_9_reg_10843));
    tmp_49_cast_abs_r_fu_1842_p_x <= std_logic_vector(signed(sext_ln466_16_reg_10540_pp0_iter6_reg) - signed(mean_9_reg_10843));
    tmp_4_cast_abs_r_fu_1662_p_x <= std_logic_vector(signed(sext_ln465_3_reg_10235_pp0_iter6_reg) - signed(mean_reg_10771));
    tmp_50_cast_abs_r_fu_1847_p_x <= std_logic_vector(signed(sext_ln466_13_reg_10528_pp0_iter6_reg) - signed(mean_10_reg_10851));
    tmp_51_cast_abs_r_fu_1852_p_x <= std_logic_vector(signed(sext_ln467_6_reg_10551_pp0_iter6_reg) - signed(mean_10_reg_10851));
    tmp_52_cast_abs_r_fu_1857_p_x <= std_logic_vector(signed(sext_ln467_7_reg_10556_pp0_iter6_reg) - signed(mean_10_reg_10851));
    tmp_53_cast_abs_r_fu_1862_p_x <= std_logic_vector(signed(sext_ln466_14_reg_10534_pp0_iter6_reg) - signed(mean_10_reg_10851));
    tmp_54_cast_abs_r_fu_1867_p_x <= std_logic_vector(signed(sext_ln465_13_reg_10495_pp0_iter6_reg) - signed(mean_11_reg_10859));
    tmp_55_cast_abs_r_fu_1872_p_x <= std_logic_vector(signed(sext_ln465_16_reg_10511_pp0_iter6_reg) - signed(mean_11_reg_10859));
    tmp_56_cast_abs_r_fu_1877_p_x <= std_logic_vector(signed(sext_ln468_6_reg_10567_pp0_iter6_reg) - signed(mean_11_reg_10859));
    tmp_57_cast_abs_r_fu_1882_p_x <= std_logic_vector(signed(sext_ln468_7_reg_10572_pp0_iter6_reg) - signed(mean_11_reg_10859));
        tmp_58_cast_abs_r_fu_1607_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln483_4_reg_10119),13));

        tmp_59_cast_abs_r_fu_1612_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln483_5_reg_10124),13));

    tmp_5_cast_abs_r_fu_1667_p_x <= std_logic_vector(signed(sext_ln466_reg_10247_pp0_iter6_reg) - signed(mean_1_reg_10779));
        tmp_60_cast_abs_r_fu_1617_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln484_4_reg_10129),13));

        tmp_61_cast_abs_r_fu_1622_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln484_5_reg_10134),13));

    tmp_62_cast_abs_r_fu_1887_p_x <= std_logic_vector(signed(sext_ln465_19_reg_10633_pp0_iter6_reg) - signed(mean_12_reg_10867));
    tmp_63_cast_abs_r_fu_1892_p_x <= std_logic_vector(signed(sext_ln465_20_reg_10639_pp0_iter6_reg) - signed(mean_12_reg_10867));
    tmp_64_cast_abs_r_fu_1897_p_x <= std_logic_vector(signed(sext_ln465_18_reg_10644_pp0_iter6_reg) - signed(mean_12_reg_10867));
    tmp_65_cast_abs_r_fu_1902_p_x <= std_logic_vector(signed(sext_ln465_22_reg_10649_pp0_iter6_reg) - signed(mean_12_reg_10867));
    tmp_66_cast_abs_r_fu_1907_p_x <= std_logic_vector(signed(sext_ln466_18_reg_10661_pp0_iter6_reg) - signed(mean_13_reg_10875));
    tmp_67_cast_abs_r_fu_1912_p_x <= std_logic_vector(signed(sext_ln466_19_reg_10666_pp0_iter6_reg) - signed(mean_13_reg_10875));
    tmp_68_cast_abs_r_fu_1917_p_x <= std_logic_vector(signed(sext_ln466_20_reg_10672_pp0_iter6_reg) - signed(mean_13_reg_10875));
    tmp_69_cast_abs_r_fu_1922_p_x <= std_logic_vector(signed(sext_ln466_22_reg_10678_pp0_iter6_reg) - signed(mean_13_reg_10875));
    tmp_6_cast_abs_r_fu_1672_p_x <= std_logic_vector(signed(sext_ln466_1_reg_10252_pp0_iter6_reg) - signed(mean_1_reg_10779));
    tmp_70_cast_abs_r_fu_1927_p_x <= std_logic_vector(signed(sext_ln466_19_reg_10666_pp0_iter6_reg) - signed(mean_14_reg_10883));
    tmp_71_cast_abs_r_fu_1932_p_x <= std_logic_vector(signed(sext_ln467_9_reg_10689_pp0_iter6_reg) - signed(mean_14_reg_10883));
    tmp_72_cast_abs_r_fu_1937_p_x <= std_logic_vector(signed(sext_ln467_10_reg_10694_pp0_iter6_reg) - signed(mean_14_reg_10883));
    tmp_73_cast_abs_r_fu_1942_p_x <= std_logic_vector(signed(sext_ln466_20_reg_10672_pp0_iter6_reg) - signed(mean_14_reg_10883));
    tmp_74_cast_abs_r_fu_1947_p_x <= std_logic_vector(signed(sext_ln465_19_reg_10633_pp0_iter6_reg) - signed(mean_15_reg_10891));
    tmp_75_cast_abs_r_fu_1952_p_x <= std_logic_vector(signed(sext_ln465_22_reg_10649_pp0_iter6_reg) - signed(mean_15_reg_10891));
    tmp_76_cast_abs_r_fu_1957_p_x <= std_logic_vector(signed(sext_ln468_9_reg_10705_pp0_iter6_reg) - signed(mean_15_reg_10891));
    tmp_77_cast_abs_r_fu_1962_p_x <= std_logic_vector(signed(sext_ln468_10_reg_10710_pp0_iter6_reg) - signed(mean_15_reg_10891));
        tmp_78_cast_abs_r_fu_1627_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln483_6_reg_10199),13));

        tmp_79_cast_abs_r_fu_1632_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln483_7_reg_10204),13));

    tmp_7_cast_abs_r_fu_1677_p_x <= std_logic_vector(signed(sext_ln466_2_reg_10258_pp0_iter6_reg) - signed(mean_1_reg_10779));
        tmp_80_cast_abs_r_fu_1637_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln484_6_reg_10209),13));

        tmp_81_cast_abs_r_fu_1642_p_x <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln484_7_reg_10214),13));

    tmp_8_cast_abs_r_fu_1682_p_x <= std_logic_vector(signed(sext_ln466_4_reg_10264_pp0_iter6_reg) - signed(mean_1_reg_10779));
    tmp_99_fu_8426_p3 <= add_ln504_2_reg_12127_pp0_iter23_reg(25 downto 25);
    tmp_9_cast_abs_r_fu_1687_p_x <= std_logic_vector(signed(sext_ln466_1_reg_10252_pp0_iter6_reg) - signed(mean_2_reg_10787));
    trunc_ln472_10_fu_5714_p4 <= sub_ln472_10_fu_5709_p2(13 downto 2);
    trunc_ln472_12_fu_5749_p4 <= sub_ln472_12_fu_5744_p2(13 downto 2);
    trunc_ln472_14_fu_5784_p4 <= sub_ln472_14_fu_5779_p2(13 downto 2);
    trunc_ln472_16_fu_5819_p4 <= sub_ln472_16_fu_5814_p2(13 downto 2);
    trunc_ln472_18_fu_5854_p4 <= sub_ln472_18_fu_5849_p2(13 downto 2);
    trunc_ln472_1_fu_5539_p4 <= sub_ln472_fu_5534_p2(13 downto 2);
    trunc_ln472_20_fu_5889_p4 <= sub_ln472_20_fu_5884_p2(13 downto 2);
    trunc_ln472_22_fu_5924_p4 <= sub_ln472_22_fu_5919_p2(13 downto 2);
    trunc_ln472_24_fu_5959_p4 <= sub_ln472_24_fu_5954_p2(13 downto 2);
    trunc_ln472_26_fu_5994_p4 <= sub_ln472_26_fu_5989_p2(13 downto 2);
    trunc_ln472_28_fu_6029_p4 <= sub_ln472_28_fu_6024_p2(13 downto 2);
    trunc_ln472_30_fu_6064_p4 <= sub_ln472_30_fu_6059_p2(13 downto 2);
    trunc_ln472_4_fu_5574_p4 <= sub_ln472_2_fu_5569_p2(13 downto 2);
    trunc_ln472_6_fu_5679_p4 <= sub_ln472_8_fu_5674_p2(13 downto 2);
    trunc_ln472_7_fu_5609_p4 <= sub_ln472_4_fu_5604_p2(13 downto 2);
    trunc_ln472_s_fu_5644_p4 <= sub_ln472_6_fu_5639_p2(13 downto 2);
    trunc_ln504_1_fu_8311_p4 <= sub_ln504_fu_8306_p2(25 downto 13);
    trunc_ln504_2_fu_8433_p4 <= add_ln504_2_reg_12127_pp0_iter23_reg(25 downto 13);
    trunc_ln504_3_fu_8622_p4 <= add_ln504_14_reg_12148_pp0_iter23_reg(25 downto 13);
    trunc_ln504_4_fu_8340_p4 <= sub_ln504_2_fu_8335_p2(25 downto 13);
    trunc_ln504_5_fu_8496_p4 <= add_ln504_6_reg_12134_pp0_iter23_reg(25 downto 13);
    trunc_ln504_7_fu_8369_p4 <= sub_ln504_4_fu_8364_p2(25 downto 13);
    trunc_ln504_8_fu_8559_p4 <= add_ln504_10_reg_12141_pp0_iter23_reg(25 downto 13);
    trunc_ln504_s_fu_8398_p4 <= sub_ln504_6_fu_8393_p2(25 downto 13);
    trunc_ln510_1_fu_8754_p1 <= ap_phi_reg_pp0_iter25_g_5_reg_1480(10 - 1 downto 0);
    trunc_ln510_2_fu_8810_p1 <= ap_phi_reg_pp0_iter25_g_8_reg_1513(10 - 1 downto 0);
    trunc_ln510_3_fu_8866_p1 <= ap_phi_reg_pp0_iter25_g_11_reg_1546(10 - 1 downto 0);
    trunc_ln510_fu_8698_p1 <= ap_phi_reg_pp0_iter25_g_1_reg_1447(10 - 1 downto 0);
    x_9_fu_2181_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_8) + unsigned(ap_const_lv17_4));
    xor_ln510_1_fu_8758_p2 <= (tmp_107_fu_8730_p3 xor ap_const_lv1_1);
    xor_ln510_2_fu_8814_p2 <= (tmp_114_fu_8786_p3 xor ap_const_lv1_1);
    xor_ln510_3_fu_8870_p2 <= (tmp_121_fu_8842_p3 xor ap_const_lv1_1);
    xor_ln510_fu_8702_p2 <= (tmp_100_fu_8674_p3 xor ap_const_lv1_1);
    zext_ln279_fu_2197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln323_reg_9413),64));
    zext_ln283_cast_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln283),17));
    zext_ln437_1_fu_8544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_3_reg_1325_pp0_iter23_reg),16));
    zext_ln437_2_fu_8607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_6_reg_1203_pp0_iter23_reg),16));
    zext_ln437_3_fu_8670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_9_reg_1193_pp0_iter23_reg),16));
    zext_ln437_fu_8481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_reg_1335_pp0_iter23_reg),16));
    zext_ln450_10_fu_3678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln450_2_fu_3670_p3),12));
    zext_ln450_11_fu_3682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_207_reg_1243),11));
    zext_ln450_12_fu_3686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_207_reg_1243),12));
    zext_ln450_13_fu_3690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_6_reg_1203),11));
    zext_ln450_14_fu_3694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_6_reg_1203),12));
    zext_ln450_15_fu_4046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln450_3_fu_4038_p3),12));
    zext_ln450_16_fu_4050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_205_reg_1233),11));
    zext_ln450_17_fu_4054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_205_reg_1233),12));
    zext_ln450_18_fu_4058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_9_reg_1193),11));
    zext_ln450_19_fu_4062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_9_reg_1193),12));
    zext_ln450_1_fu_2950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_203_reg_1408),11));
    zext_ln450_2_fu_2954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_203_reg_1408),12));
    zext_ln450_3_fu_2958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_g_reg_1335),11));
    zext_ln450_4_fu_2962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_g_reg_1335),12));
    zext_ln450_5_fu_3314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln450_1_fu_3306_p3),12));
    zext_ln450_6_fu_3318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_202_reg_1399),11));
    zext_ln450_7_fu_3322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_202_reg_1399),12));
    zext_ln450_8_fu_3326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_g_3_reg_1325),11));
    zext_ln450_9_fu_3330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_g_3_reg_1325),12));
    zext_ln450_fu_2946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_2938_p3),12));
    zext_ln451_10_fu_4094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_202_reg_1399),11));
    zext_ln451_11_fu_4104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln451_1_fu_4098_p2),12));
    zext_ln451_1_fu_2990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_206_reg_1426),12));
    zext_ln451_2_fu_3354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln451_1_fu_3346_p3),12));
    zext_ln451_3_fu_3358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_204_reg_1417),12));
    zext_ln451_4_fu_3362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_204_reg_1417),11));
    zext_ln451_5_fu_3372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln451_fu_3366_p2),12));
    zext_ln451_6_fu_3718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln451_2_fu_3710_p3),12));
    zext_ln451_7_fu_3722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_203_reg_1408),12));
    zext_ln451_8_fu_4086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln451_3_fu_4078_p3),12));
    zext_ln451_9_fu_4090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_202_reg_1399),12));
    zext_ln451_fu_2986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln3_fu_2978_p3),12));
    zext_ln452_10_fu_4126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_g_3_reg_1325),11));
    zext_ln452_11_fu_4130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_g_3_reg_1325),12));
    zext_ln452_1_fu_3018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_195_reg_1354),11));
    zext_ln452_2_fu_3022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_195_reg_1354),12));
    zext_ln452_3_fu_3390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln452_1_fu_3382_p3),12));
    zext_ln452_4_fu_3394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_194_reg_1345),11));
    zext_ln452_5_fu_3398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_194_reg_1345),12));
    zext_ln452_6_fu_3746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln452_2_fu_3738_p3),12));
    zext_ln452_7_fu_3750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_g_reg_1335),11));
    zext_ln452_8_fu_3754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_g_reg_1335),12));
    zext_ln452_9_fu_4122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln452_3_fu_4114_p3),12));
    zext_ln452_fu_3014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_3006_p3),12));
    zext_ln453_1_fu_4678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln453_1_fu_4670_p3),12));
    zext_ln453_2_fu_4682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln453_reg_9994),12));
    zext_ln453_3_fu_3778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln453_2_fu_3770_p3),12));
    zext_ln453_4_fu_5254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln453_3_fu_5246_p3),12));
    zext_ln453_5_fu_5258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln453_1_reg_10154),12));
    zext_ln453_fu_3046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_fu_3038_p3),12));
    zext_ln454_1_fu_3074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_186_reg_1280),12));
    zext_ln454_2_fu_3428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln454_1_fu_3420_p3),12));
    zext_ln454_3_fu_3432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_184_reg_1271),11));
    zext_ln454_4_fu_3436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_184_reg_1271),12));
    zext_ln454_5_fu_3802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln454_2_fu_3794_p3),12));
    zext_ln454_6_fu_3806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_183_reg_1262),12));
    zext_ln454_7_fu_4160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln454_3_fu_4152_p3),12));
    zext_ln454_8_fu_4164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_182_reg_1253),11));
    zext_ln454_9_fu_4168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_182_reg_1253),12));
    zext_ln454_fu_3070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_fu_3062_p3),12));
    zext_ln455_10_fu_4192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln455_3_fu_4184_p3),12));
    zext_ln455_11_fu_4196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_185_reg_1153),12));
    zext_ln455_12_fu_4200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_185_reg_1153),11));
    zext_ln455_13_fu_4210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln455_1_fu_4204_p2),12));
    zext_ln455_1_fu_3102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_183_reg_1262),11));
    zext_ln455_2_fu_3106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_183_reg_1262),12));
    zext_ln455_3_fu_3460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln455_1_fu_3452_p3),12));
    zext_ln455_4_fu_3464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_182_reg_1253),12));
    zext_ln455_5_fu_3468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_empty_182_reg_1253),11));
    zext_ln455_6_fu_3478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln455_fu_3472_p2),12));
    zext_ln455_7_fu_3830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln455_2_fu_3822_p3),12));
    zext_ln455_8_fu_3834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_187_reg_1163),11));
    zext_ln455_9_fu_3838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_187_reg_1163),12));
    zext_ln455_fu_3098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln7_fu_3090_p3),12));
    zext_ln456_1_fu_3496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln456_1_fu_3488_p3),12));
    zext_ln456_2_fu_3862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln456_2_fu_3854_p3),12));
    zext_ln456_3_fu_4228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln456_3_fu_4220_p3),12));
    zext_ln456_fu_3130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln8_fu_3122_p3),12));
    zext_ln457_1_fu_3158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_187_reg_1163),12));
    zext_ln457_2_fu_3520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln457_1_fu_3512_p3),12));
    zext_ln457_3_fu_3524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_185_reg_1153),12));
    zext_ln457_4_fu_3528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_185_reg_1153),11));
    zext_ln457_5_fu_3538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln457_fu_3532_p2),12));
    zext_ln457_6_fu_3886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln457_2_fu_3878_p3),12));
    zext_ln457_7_fu_3890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bayerWindow_76_reg_1026),12));
    zext_ln457_8_fu_4252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln457_3_fu_4244_p3),12));
    zext_ln457_9_fu_4256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bayerWindow_77_reg_1015),12));
    zext_ln457_fu_3154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln9_fu_3146_p3),12));
    zext_ln458_10_fu_4284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bayerWindow_69_reg_1075),11));
    zext_ln458_11_fu_4288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bayerWindow_69_reg_1075),12));
    zext_ln458_1_fu_3186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_6_reg_1203),11));
    zext_ln458_2_fu_3190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_6_reg_1203),12));
    zext_ln458_3_fu_3556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln458_1_fu_3548_p3),12));
    zext_ln458_4_fu_3560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_9_reg_1193),11));
    zext_ln458_5_fu_3564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_9_reg_1193),12));
    zext_ln458_6_fu_3914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln458_2_fu_3906_p3),12));
    zext_ln458_7_fu_3918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bayerWindow_68_reg_1085),11));
    zext_ln458_8_fu_3922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bayerWindow_68_reg_1085),12));
    zext_ln458_9_fu_4280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln458_3_fu_4272_p3),12));
    zext_ln458_fu_3182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_3174_p3),12));
    zext_ln459_1_fu_4699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln459_1_fu_4691_p3),12));
    zext_ln459_2_fu_4703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln459_reg_10024),12));
    zext_ln459_3_fu_3946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln459_2_fu_3938_p3),12));
    zext_ln459_4_fu_4312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln459_3_fu_4304_p3),12));
    zext_ln459_fu_3214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_3206_p3),12));
    zext_ln460_1_fu_3242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_207_reg_1243),12));
    zext_ln460_2_fu_3594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln460_1_fu_3586_p3),12));
    zext_ln460_3_fu_3598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_205_reg_1233),11));
    zext_ln460_4_fu_3602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_205_reg_1233),12));
    zext_ln460_5_fu_3970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln460_2_fu_3962_p3),12));
    zext_ln460_6_fu_3974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bayerWindow_60_reg_1143),12));
    zext_ln460_7_fu_4336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln460_3_fu_4328_p3),12));
    zext_ln460_8_fu_4340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bayerWindow_61_reg_1133),12));
    zext_ln460_fu_3238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln10_fu_3230_p3),12));
    zext_ln461_1_fu_3626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln461_1_fu_3618_p3),12));
    zext_ln461_2_fu_3636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln461_fu_3630_p2),12));
    zext_ln461_3_fu_3998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln461_2_fu_3990_p3),12));
    zext_ln461_4_fu_4364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln461_3_fu_4356_p3),12));
    zext_ln461_fu_3266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln11_fu_3258_p3),12));
    zext_ln476_10_fu_6510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_cast_reg_11059),13));
    zext_ln476_11_fu_6513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_cast_reg_11064),13));
    zext_ln476_12_fu_6854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_cast_reg_11069_pp0_iter8_reg),14));
    zext_ln476_13_fu_6857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_cast_reg_11074_pp0_iter8_reg),14));
    zext_ln476_14_fu_6860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln476_6_reg_11259),14));
    zext_ln476_15_fu_6558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_cast_reg_11139),13));
    zext_ln476_16_fu_6561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_cast_reg_11144),13));
    zext_ln476_17_fu_6978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_64_cast_reg_11149_pp0_iter8_reg),14));
    zext_ln476_18_fu_6981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_cast_reg_11154_pp0_iter8_reg),14));
    zext_ln476_19_fu_6984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln476_9_reg_11279),14));
    zext_ln476_1_fu_6417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_cast_reg_10904),13));
    zext_ln476_2_fu_6606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_cast_reg_10909_pp0_iter8_reg),14));
    zext_ln476_3_fu_6609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_cast_reg_10914_pp0_iter8_reg),14));
    zext_ln476_4_fu_6612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln476_reg_11219),14));
    zext_ln476_5_fu_6462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_cast_reg_10979),13));
    zext_ln476_6_fu_6465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_cast_reg_10984),13));
    zext_ln476_7_fu_6730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_cast_reg_10989_pp0_iter8_reg),14));
    zext_ln476_8_fu_6733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_cast_reg_10994_pp0_iter8_reg),14));
    zext_ln476_9_fu_6736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln476_3_reg_11239),14));
    zext_ln476_fu_6414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_cast_reg_10899),13));
    zext_ln477_10_fu_6522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_46_cast_reg_11079),13));
    zext_ln477_11_fu_6525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_cast_reg_11084),13));
    zext_ln477_12_fu_6885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_cast_reg_11089_pp0_iter8_reg),14));
    zext_ln477_13_fu_6888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_cast_reg_11094_pp0_iter8_reg),14));
    zext_ln477_14_fu_6891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_6_reg_11264),14));
    zext_ln477_15_fu_6570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_cast_reg_11159),13));
    zext_ln477_16_fu_6573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_cast_reg_11164),13));
    zext_ln477_17_fu_7009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_cast_reg_11169_pp0_iter8_reg),14));
    zext_ln477_18_fu_7012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_cast_reg_11174_pp0_iter8_reg),14));
    zext_ln477_19_fu_7015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_9_reg_11284),14));
    zext_ln477_1_fu_6429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_cast_reg_10924),13));
    zext_ln477_2_fu_6637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_cast_reg_10929_pp0_iter8_reg),14));
    zext_ln477_3_fu_6640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_cast_reg_10934_pp0_iter8_reg),14));
    zext_ln477_4_fu_6643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_reg_11224),14));
    zext_ln477_5_fu_6474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_cast_reg_10999),13));
    zext_ln477_6_fu_6477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_cast_reg_11004),13));
    zext_ln477_7_fu_6761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_cast_reg_11009_pp0_iter8_reg),14));
    zext_ln477_8_fu_6764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_cast_reg_11014_pp0_iter8_reg),14));
    zext_ln477_9_fu_6767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_3_reg_11244),14));
    zext_ln477_fu_6426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_cast_reg_10919),13));
    zext_ln478_10_fu_6534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_cast_reg_11099),13));
    zext_ln478_11_fu_6537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_cast_reg_11104),13));
    zext_ln478_12_fu_6916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_cast_reg_11109_pp0_iter8_reg),14));
    zext_ln478_13_fu_6919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_cast_reg_11114_pp0_iter8_reg),14));
    zext_ln478_14_fu_6922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln478_6_reg_11269),14));
    zext_ln478_15_fu_6582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_70_cast_reg_11179),13));
    zext_ln478_16_fu_6585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_cast_reg_11184),13));
    zext_ln478_17_fu_7040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_72_cast_reg_11189_pp0_iter8_reg),14));
    zext_ln478_18_fu_7043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_cast_reg_11194_pp0_iter8_reg),14));
    zext_ln478_19_fu_7046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln478_9_reg_11289),14));
    zext_ln478_1_fu_6441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_cast_reg_10944),13));
    zext_ln478_2_fu_6668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_cast_reg_10949_pp0_iter8_reg),14));
    zext_ln478_3_fu_6671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_cast_reg_10954_pp0_iter8_reg),14));
    zext_ln478_4_fu_6674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln478_reg_11229),14));
    zext_ln478_5_fu_6486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_cast_reg_11019),13));
    zext_ln478_6_fu_6489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_cast_reg_11024),13));
    zext_ln478_7_fu_6792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_cast_reg_11029_pp0_iter8_reg),14));
    zext_ln478_8_fu_6795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_cast_reg_11034_pp0_iter8_reg),14));
    zext_ln478_9_fu_6798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln478_3_reg_11249),14));
    zext_ln478_fu_6438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_cast_reg_10939),13));
    zext_ln479_10_fu_6546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_cast_reg_11119),13));
    zext_ln479_11_fu_6549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_cast_reg_11124),13));
    zext_ln479_12_fu_6947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_cast_reg_11129_pp0_iter8_reg),14));
    zext_ln479_13_fu_6950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_cast_reg_11134_pp0_iter8_reg),14));
    zext_ln479_14_fu_6953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln479_6_reg_11274),14));
    zext_ln479_15_fu_6594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_74_cast_reg_11199),13));
    zext_ln479_16_fu_6597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_75_cast_reg_11204),13));
    zext_ln479_17_fu_7071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_cast_reg_11209_pp0_iter8_reg),14));
    zext_ln479_18_fu_7074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_77_cast_reg_11214_pp0_iter8_reg),14));
    zext_ln479_19_fu_7077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln479_9_reg_11294),14));
    zext_ln479_1_fu_6453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_cast_reg_10964),13));
    zext_ln479_2_fu_6699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_cast_reg_10969_pp0_iter8_reg),14));
    zext_ln479_3_fu_6702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_cast_reg_10974_pp0_iter8_reg),14));
    zext_ln479_4_fu_6705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln479_reg_11234),14));
    zext_ln479_5_fu_6498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_cast_reg_11039),13));
    zext_ln479_6_fu_6501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_cast_reg_11044),13));
    zext_ln479_7_fu_6823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_cast_reg_11049_pp0_iter8_reg),14));
    zext_ln479_8_fu_6826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_cast_reg_11054_pp0_iter8_reg),14));
    zext_ln479_9_fu_6829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln479_3_reg_11254),14));
    zext_ln479_fu_6450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_cast_reg_10959),13));
    zext_ln483_1_fu_4618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_cast_abs_r_fu_1572_ap_return),13));
    zext_ln483_2_fu_4920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_cast_abs_r_fu_1587_ap_return),13));
    zext_ln483_3_fu_4928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_cast_abs_r_fu_1592_ap_return),13));
    zext_ln483_4_fu_5186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_58_cast_abs_r_fu_1607_ap_return),13));
    zext_ln483_5_fu_5194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_cast_abs_r_fu_1612_ap_return),13));
    zext_ln483_6_fu_5474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_78_cast_abs_r_fu_1627_ap_return),13));
    zext_ln483_7_fu_5482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_cast_abs_r_fu_1632_ap_return),13));
    zext_ln483_fu_4610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_cast_abs_r_fu_1567_ap_return),13));
    zext_ln484_1_fu_4650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_cast_abs_r_fu_1582_ap_return),13));
    zext_ln484_2_fu_4952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_cast_abs_r_fu_1597_ap_return),13));
    zext_ln484_3_fu_4960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_cast_abs_r_fu_1602_ap_return),13));
    zext_ln484_4_fu_5218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_cast_abs_r_fu_1617_ap_return),13));
    zext_ln484_5_fu_5226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_cast_abs_r_fu_1622_ap_return),13));
    zext_ln484_6_fu_5506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_80_cast_abs_r_fu_1637_ap_return),13));
    zext_ln484_7_fu_5514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_81_cast_abs_r_fu_1642_ap_return),13));
    zext_ln484_fu_4642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_cast_abs_r_fu_1577_ap_return),13));
    zext_ln488_10_fu_7674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_11_reg_11617),9));
    zext_ln488_11_fu_7677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_12_reg_11623),9));
    zext_ln488_1_fu_7714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_1_reg_11581_pp0_iter13_reg),11));
    zext_ln488_2_fu_7739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_8_reg_11605_pp0_iter13_reg),11));
    zext_ln488_3_fu_7764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_13_reg_11629_pp0_iter13_reg),11));
    zext_ln488_4_fu_7638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_3_reg_11545),9));
    zext_ln488_5_fu_7641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_5_reg_11551),9));
    zext_ln488_6_fu_7650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_9_reg_11569),9));
    zext_ln488_7_fu_7653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_s_reg_11575),9));
    zext_ln488_8_fu_7662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_4_reg_11593),9));
    zext_ln488_9_fu_7665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_6_reg_11599),9));
    zext_ln488_fu_7689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_7_reg_11557_pp0_iter13_reg),11));
    zext_ln493_10_fu_7454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_s_reg_11429),64));
    zext_ln493_11_fu_7458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_10_reg_11434),64));
    zext_ln493_12_fu_7462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_11_reg_11439),64));
    zext_ln493_13_fu_7466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_12_reg_11444),64));
    zext_ln493_14_fu_7470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_13_reg_11449),64));
    zext_ln493_15_fu_7474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_14_reg_11454),64));
    zext_ln493_1_fu_7418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_1_reg_11384),64));
    zext_ln493_2_fu_7422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_2_reg_11389),64));
    zext_ln493_3_fu_7426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_3_reg_11394),64));
    zext_ln493_4_fu_7430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_4_reg_11399),64));
    zext_ln493_5_fu_7434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_5_reg_11404),64));
    zext_ln493_6_fu_7438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_6_reg_11409),64));
    zext_ln493_7_fu_7442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_7_reg_11414),64));
    zext_ln493_8_fu_7446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_8_reg_11419),64));
    zext_ln493_9_fu_7450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_9_reg_11424),64));
    zext_ln493_fu_7414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(var_quant_reg_11379),64));
    zext_ln494_1_fu_7711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_52_reg_11563_pp0_iter13_reg),10));
    zext_ln494_2_fu_7736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_51_reg_11587_pp0_iter13_reg),10));
    zext_ln494_3_fu_7761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_50_reg_11611_pp0_iter13_reg),10));
    zext_ln494_fu_7686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_53_reg_11539_pp0_iter13_reg),10));
    zext_ln495_1_fu_7726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_4_fu_7720_p2),11));
    zext_ln495_2_fu_7751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_7_fu_7745_p2),11));
    zext_ln495_3_fu_7776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_10_fu_7770_p2),11));
    zext_ln495_4_fu_7692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_reg_11635),10));
    zext_ln495_5_fu_7717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_3_reg_11640),10));
    zext_ln495_6_fu_7742_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_6_reg_11645),10));
    zext_ln495_7_fu_7767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_9_reg_11650),10));
    zext_ln495_fu_7701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln495_1_fu_7695_p2),11));
    zext_ln497_1_fu_7790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sw_3_reg_11660),64));
    zext_ln497_2_fu_7794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sw_5_reg_11665),64));
    zext_ln497_3_fu_7798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sw_7_reg_11670),64));
    zext_ln497_fu_7786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sw_1_reg_11655),64));
    zext_ln504_14_fu_8548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_6_reg_1203_pp0_iter23_reg),16));
    zext_ln504_19_fu_8611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_9_reg_1193_pp0_iter23_reg),16));
    zext_ln504_20_fu_8325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_3_fu_8321_p1),15));
    zext_ln504_21_fu_8446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_5_fu_8442_p1),15));
    zext_ln504_22_fu_8354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_10_fu_8350_p1),15));
    zext_ln504_23_fu_8509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_12_fu_8505_p1),15));
    zext_ln504_24_fu_8383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_17_fu_8379_p1),15));
    zext_ln504_25_fu_8572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_18_fu_8568_p1),15));
    zext_ln504_26_fu_8412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_22_fu_8408_p1),15));
    zext_ln504_27_fu_8635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln504_23_fu_8631_p1),15));
    zext_ln504_4_fu_8422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_reg_1335_pp0_iter23_reg),16));
    zext_ln504_9_fu_8485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_3_reg_1325_pp0_iter23_reg),16));
end behav;
