<profile>

<section name = "Vivado HLS Report for 'filtrel_kernel'" level="0">
<item name = "Date">Sat Jun  4 16:23:45 2022
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Sobel_SkLines</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.603, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 18, no</column>
<column name=" + Loop 1.1">2920, 2920, 292, -, -, 10, no</column>
<column name="  ++ Loop 1.1.1">290, 290, 1, -, -, 290, no</column>
<column name=" + Loop 1.2">?, ?, ?, -, -, 29, no</column>
<column name="  ++ Loop 1.2.1">?, ?, 4 ~ 24, -, -, ?, no</column>
<column name="   +++ Loop 1.2.1.1">2, 21, 2, -, -, 1 ~ 10, no</column>
<column name=" + Loop 1.3">5820, 5820, 582, -, -, 10, no</column>
<column name="  ++ Loop 1.3.1">580, 580, 2, -, -, 290, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 428, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 2, 1, -</column>
<column name="Multiplexer">-, -, -, 287, -</column>
<column name="Register">-, -, 302, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="TOP_fuct_mul_mul_mb6_U99">TOP_fuct_mul_mul_mb6, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Line_Flag2_U">filtrel_kernel_LilbW, 0, 2, 1, 29, 1, 1, 29</column>
<column name="line_buf1_U">filtrel_kernel_likbM, 2, 0, 0, 2900, 8, 1, 23200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="count_2_fu_350_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_2_fu_407_p2">+, 0, 0, 15, 5, 1</column>
<column name="j_2_fu_460_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_2_fu_480_p2">+, 0, 0, 12, 4, 1</column>
<column name="next_mul2_fu_567_p2">+, 0, 0, 25, 18, 10</column>
<column name="next_mul_fu_356_p2">+, 0, 0, 19, 12, 9</column>
<column name="p_sum1_fu_390_p2">+, 0, 0, 19, 12, 12</column>
<column name="p_sum_fu_504_p2">+, 0, 0, 20, 13, 13</column>
<column name="temp_3_fu_520_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp1_fu_486_p2">+, 0, 0, 15, 7, 7</column>
<column name="tmp_22_fu_495_p2">+, 0, 0, 16, 9, 9</column>
<column name="xi_3_fu_380_p2">+, 0, 0, 16, 9, 1</column>
<column name="xi_4_fu_561_p2">+, 0, 0, 16, 9, 1</column>
<column name="yi_3_fu_368_p2">+, 0, 0, 12, 4, 1</column>
<column name="yi_4_fu_549_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_260">and, 0, 0, 2, 1, 1</column>
<column name="or_cond7_fu_454_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond3_fu_555_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="exitcond4_fu_362_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond6_fu_401_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="exitcond7_fu_374_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="exitcond8_fu_344_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="exitcond_fu_543_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_fu_537_p2">icmp, 0, 0, 20, 28, 1</column>
<column name="tmp_16_fu_442_p2">icmp, 0, 0, 20, 32, 4</column>
<column name="tmp_19_fu_474_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="tmp_23_fu_514_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11">or, 0, 0, 2, 1, 1</column>
<column name="tmp_17_fu_448_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Line_Flag2_address0">21, 4, 5, 20</column>
<column name="Line_Flag2_d0">15, 3, 1, 3</column>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_flag_be_phi_fu_302_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_temp_1_be_phi_fu_289_p4">15, 3, 32, 96</column>
<column name="count_reg_172">9, 2, 5, 10</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_V_din">15, 3, 8, 24</column>
<column name="flag_reg_240">9, 2, 1, 2</column>
<column name="i_reg_217">9, 2, 5, 10</column>
<column name="j_reg_251">9, 2, 32, 64</column>
<column name="k_reg_274">9, 2, 4, 8</column>
<column name="line_buf1_address0">15, 3, 12, 36</column>
<column name="phi_mul2_reg_333">9, 2, 18, 36</column>
<column name="phi_mul_reg_194">9, 2, 12, 24</column>
<column name="src_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="temp_1_reg_262">9, 2, 32, 64</column>
<column name="temp_reg_228">9, 2, 32, 64</column>
<column name="xi2_reg_322">9, 2, 9, 18</column>
<column name="xi_reg_206">9, 2, 9, 18</column>
<column name="yi1_reg_311">9, 2, 4, 8</column>
<column name="yi_reg_183">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Line_Flag2_addr_reg_631">5, 0, 5, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="count_2_reg_597">5, 0, 5, 0</column>
<column name="count_reg_172">5, 0, 5, 0</column>
<column name="flag_be_reg_297">1, 0, 1, 0</column>
<column name="flag_reg_240">1, 0, 1, 0</column>
<column name="i_2_reg_626">5, 0, 5, 0</column>
<column name="i_reg_217">5, 0, 5, 0</column>
<column name="j_2_reg_649">32, 0, 32, 0</column>
<column name="j_reg_251">32, 0, 32, 0</column>
<column name="k_2_reg_663">4, 0, 4, 0</column>
<column name="k_reg_274">4, 0, 4, 0</column>
<column name="next_mul2_reg_695">18, 0, 18, 0</column>
<column name="next_mul_reg_602">12, 0, 12, 0</column>
<column name="p_shl9_cast_cast_reg_641">5, 0, 7, 2</column>
<column name="p_shl_cast_reg_636">5, 0, 9, 4</column>
<column name="phi_mul2_reg_333">18, 0, 18, 0</column>
<column name="phi_mul_reg_194">12, 0, 12, 0</column>
<column name="temp_1_reg_262">32, 0, 32, 0</column>
<column name="temp_reg_228">32, 0, 32, 0</column>
<column name="tmp_18_reg_654">13, 0, 13, 0</column>
<column name="tmp_19_reg_659">1, 0, 1, 0</column>
<column name="xi2_reg_322">9, 0, 9, 0</column>
<column name="xi_4_reg_690">9, 0, 9, 0</column>
<column name="xi_reg_206">9, 0, 9, 0</column>
<column name="yi1_reg_311">4, 0, 4, 0</column>
<column name="yi_3_reg_610">4, 0, 4, 0</column>
<column name="yi_4_reg_682">4, 0, 4, 0</column>
<column name="yi_reg_183">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filtrel_kernel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filtrel_kernel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filtrel_kernel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filtrel_kernel, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, filtrel_kernel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filtrel_kernel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filtrel_kernel, return value</column>
<column name="src_data_stream_V_dout">in, 8, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_empty_n">in, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_read">out, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
