\boldfont VLSI/Analog Design and Simulation Projects (OSU)
\lightfont
\begin{squarelist}
	\item Simulation of power-gating and near-threshold effects on power and delay for XOR gate
	\item Designed bike POV circuit using SystemVerilog, ModelSim, and Cadence Encounter (Place-and-route)
	\item Design, simulation (HSPICE/Spectre), and layout (Cadence) of OTAs for different specifications
\end{squarelist}
