Assembler report for PCIe_CV
Sun Oct 29 14:56:16 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/Users/Jeff/Documents/Jeff/Verilog/output_files/PCIe_CV.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Sun Oct 29 14:56:16 2017 ;
; Revision Name         ; PCIe_CV                               ;
; Top-level Entity Name ; PCIe_CV                               ;
; Family                ; Cyclone V                             ;
; Device                ; 5CGXFC7C7F23C8                        ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+---------------------------------------------------------------+
; Assembler Generated Files                                     ;
+---------------------------------------------------------------+
; File Name                                                     ;
+---------------------------------------------------------------+
; C:/Users/Jeff/Documents/Jeff/Verilog/output_files/PCIe_CV.sof ;
+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Jeff/Documents/Jeff/Verilog/output_files/PCIe_CV.sof ;
+----------------+------------------------------------------------------------------------+
; Option         ; Setting                                                                ;
+----------------+------------------------------------------------------------------------+
; JTAG usercode  ; 0x01E0D737                                                             ;
; Checksum       ; 0x01E0D737                                                             ;
+----------------+------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Oct 29 14:56:03 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off PCIe_CV -c PCIe_CV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv Line: 195
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv Line: 195
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv Line: 195
Warning (15104): Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design. File: C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv Line: 195
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 778 megabytes
    Info: Processing ended: Sun Oct 29 14:56:16 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


