attach ./modelgen_0.so
attach ../vams/vsine.so

verilog

`modelgen
module test_ddt2(p, n, cp, cn);
	electrical p, n, cp, cn;
	analog begin
		I(p,n) <+ ddt(V(cp,cn));
	end
endmodule

!make test_ddt2.so > /dev/null
attach ./test_ddt2.so

test_ddt2 #() dut(0,3,1,0);
vsine #(.dc(v), .ampl(1)) v1(1, 0);

spice
R2  3  0  1.
* .tcap C2  0 3  1  0  1.
.print tran v nodes iter(0)
.print ac vm(nodes) vp(nodes)
.tran 1
.ac 1 10 * 2
.status notime
