<stg><name>ShuffleNetV2</name>


<trans_list>

<trans id="7394" from="1" to="2">
<condition id="2183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7395" from="2" to="3">
<condition id="2184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7398" from="2" to="4">
<condition id="2189">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7397" from="3" to="2">
<condition id="2187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7399" from="4" to="5">
<condition id="2190">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7402" from="4" to="6">
<condition id="2195">
<or_exp><and_exp><literal name="exitcond363" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7401" from="5" to="4">
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7403" from="6" to="7">
<condition id="2197">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7404" from="6" to="8">
<condition id="2196">
<or_exp><and_exp><literal name="exitcond362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7406" from="7" to="6">
<condition id="2200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7408" from="8" to="9">
<condition id="2203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7409" from="9" to="10">
<condition id="2205">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7414" from="9" to="12">
<condition id="2213">
<or_exp><and_exp><literal name="exitcond361" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7410" from="10" to="11">
<condition id="2206">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7413" from="10" to="9">
<condition id="2211">
<or_exp><and_exp><literal name="exitcond360" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7412" from="11" to="10">
<condition id="2209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7415" from="12" to="13">
<condition id="2215">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7416" from="12" to="14">
<condition id="2214">
<or_exp><and_exp><literal name="exitcond359" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7418" from="13" to="12">
<condition id="2218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7420" from="14" to="15">
<condition id="2221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7421" from="15" to="16">
<condition id="2223">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7428" from="15" to="19">
<condition id="2235">
<or_exp><and_exp><literal name="exitcond358" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7422" from="16" to="17">
<condition id="2225">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7427" from="16" to="15">
<condition id="2233">
<or_exp><and_exp><literal name="exitcond357" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7423" from="17" to="18">
<condition id="2226">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7426" from="17" to="16">
<condition id="2231">
<or_exp><and_exp><literal name="exitcond356" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7425" from="18" to="17">
<condition id="2229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7429" from="19" to="20">
<condition id="2237">
<or_exp><and_exp><literal name="exitcond355" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7430" from="19" to="21">
<condition id="2236">
<or_exp><and_exp><literal name="exitcond355" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7432" from="20" to="19">
<condition id="2240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7434" from="21" to="22">
<condition id="2243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7435" from="22" to="23">
<condition id="2245">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7440" from="22" to="25">
<condition id="2253">
<or_exp><and_exp><literal name="exitcond354" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7436" from="23" to="24">
<condition id="2246">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7439" from="23" to="22">
<condition id="2251">
<or_exp><and_exp><literal name="exitcond353" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7438" from="24" to="23">
<condition id="2249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7441" from="25" to="26">
<condition id="2255">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7442" from="25" to="27">
<condition id="2254">
<or_exp><and_exp><literal name="exitcond352" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7444" from="26" to="25">
<condition id="2258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7446" from="27" to="28">
<condition id="2260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7447" from="28" to="29">
<condition id="2261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7448" from="29" to="30">
<condition id="2263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7449" from="30" to="31">
<condition id="2265">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7456" from="30" to="34">
<condition id="2277">
<or_exp><and_exp><literal name="exitcond351" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7450" from="31" to="32">
<condition id="2267">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7455" from="31" to="30">
<condition id="2275">
<or_exp><and_exp><literal name="exitcond350" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7451" from="32" to="33">
<condition id="2268">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7454" from="32" to="31">
<condition id="2273">
<or_exp><and_exp><literal name="exitcond349" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7453" from="33" to="32">
<condition id="2271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7457" from="34" to="35">
<condition id="2279">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7458" from="34" to="36">
<condition id="2278">
<or_exp><and_exp><literal name="exitcond348" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7460" from="35" to="34">
<condition id="2282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7462" from="36" to="37">
<condition id="2285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7463" from="37" to="38">
<condition id="2287">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7468" from="37" to="40">
<condition id="2295">
<or_exp><and_exp><literal name="exitcond347" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7464" from="38" to="39">
<condition id="2288">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7467" from="38" to="37">
<condition id="2293">
<or_exp><and_exp><literal name="exitcond346" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7466" from="39" to="38">
<condition id="2291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7469" from="40" to="41">
<condition id="2297">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7470" from="40" to="42">
<condition id="2296">
<or_exp><and_exp><literal name="exitcond345" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7472" from="41" to="40">
<condition id="2300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7474" from="42" to="43">
<condition id="2302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7475" from="43" to="44">
<condition id="2303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7476" from="44" to="45">
<condition id="2305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7477" from="45" to="46">
<condition id="2307">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7484" from="45" to="49">
<condition id="2319">
<or_exp><and_exp><literal name="exitcond344" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7478" from="46" to="47">
<condition id="2309">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7483" from="46" to="45">
<condition id="2317">
<or_exp><and_exp><literal name="exitcond343" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7479" from="47" to="48">
<condition id="2310">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7482" from="47" to="46">
<condition id="2315">
<or_exp><and_exp><literal name="exitcond342" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7481" from="48" to="47">
<condition id="2313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7485" from="49" to="50">
<condition id="2321">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7490" from="49" to="52">
<condition id="2329">
<or_exp><and_exp><literal name="exitcond341" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7486" from="50" to="51">
<condition id="2322">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7489" from="50" to="49">
<condition id="2327">
<or_exp><and_exp><literal name="exitcond340" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7488" from="51" to="50">
<condition id="2325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7491" from="52" to="53">
<condition id="2331">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7492" from="52" to="54">
<condition id="2330">
<or_exp><and_exp><literal name="exitcond339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7494" from="53" to="52">
<condition id="2334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7496" from="54" to="55">
<condition id="2337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7497" from="55" to="56">
<condition id="2339">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7504" from="55" to="59">
<condition id="2351">
<or_exp><and_exp><literal name="exitcond338" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7498" from="56" to="57">
<condition id="2341">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7503" from="56" to="55">
<condition id="2349">
<or_exp><and_exp><literal name="exitcond337" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7499" from="57" to="58">
<condition id="2342">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7502" from="57" to="56">
<condition id="2347">
<or_exp><and_exp><literal name="exitcond336" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7501" from="58" to="57">
<condition id="2345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7505" from="59" to="60">
<condition id="2353">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7506" from="59" to="61">
<condition id="2352">
<or_exp><and_exp><literal name="exitcond335" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7508" from="60" to="59">
<condition id="2356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7510" from="61" to="62">
<condition id="2359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7511" from="62" to="63">
<condition id="2361">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7516" from="62" to="65">
<condition id="2369">
<or_exp><and_exp><literal name="exitcond334" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7512" from="63" to="64">
<condition id="2362">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7515" from="63" to="62">
<condition id="2367">
<or_exp><and_exp><literal name="exitcond333" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7514" from="64" to="63">
<condition id="2365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7517" from="65" to="66">
<condition id="2371">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7518" from="65" to="67">
<condition id="2370">
<or_exp><and_exp><literal name="exitcond332" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7520" from="66" to="65">
<condition id="2374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7522" from="67" to="68">
<condition id="2377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7523" from="68" to="72">
<condition id="2378">
<or_exp><and_exp><literal name="exitcond331" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7524" from="68" to="69">
<condition id="2380">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7525" from="69" to="70">
<condition id="2382">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7530" from="69" to="68">
<condition id="2390">
<or_exp><and_exp><literal name="exitcond330" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7526" from="70" to="71">
<condition id="2383">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7529" from="70" to="69">
<condition id="2388">
<or_exp><and_exp><literal name="exitcond329" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7528" from="71" to="70">
<condition id="2386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7532" from="72" to="73">
<condition id="2393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7533" from="73" to="74">
<condition id="2395">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7540" from="73" to="77">
<condition id="2407">
<or_exp><and_exp><literal name="exitcond328" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7534" from="74" to="75">
<condition id="2397">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7539" from="74" to="73">
<condition id="2405">
<or_exp><and_exp><literal name="exitcond327" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7535" from="75" to="76">
<condition id="2398">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7538" from="75" to="74">
<condition id="2403">
<or_exp><and_exp><literal name="exitcond326" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7537" from="76" to="75">
<condition id="2401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7541" from="77" to="78">
<condition id="2409">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7546" from="77" to="80">
<condition id="2417">
<or_exp><and_exp><literal name="exitcond325" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7542" from="78" to="79">
<condition id="2410">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7545" from="78" to="77">
<condition id="2415">
<or_exp><and_exp><literal name="exitcond324" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7544" from="79" to="78">
<condition id="2413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7547" from="80" to="81">
<condition id="2419">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7548" from="80" to="82">
<condition id="2418">
<or_exp><and_exp><literal name="exitcond323" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7550" from="81" to="80">
<condition id="2422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7552" from="82" to="83">
<condition id="2425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7553" from="83" to="84">
<condition id="2427">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7560" from="83" to="87">
<condition id="2439">
<or_exp><and_exp><literal name="exitcond322" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7554" from="84" to="85">
<condition id="2429">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7559" from="84" to="83">
<condition id="2437">
<or_exp><and_exp><literal name="exitcond321" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7555" from="85" to="86">
<condition id="2430">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7558" from="85" to="84">
<condition id="2435">
<or_exp><and_exp><literal name="exitcond320" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7557" from="86" to="85">
<condition id="2433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7561" from="87" to="88">
<condition id="2441">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7562" from="87" to="89">
<condition id="2440">
<or_exp><and_exp><literal name="exitcond319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7564" from="88" to="87">
<condition id="2444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7566" from="89" to="90">
<condition id="2447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7567" from="90" to="91">
<condition id="2449">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7572" from="90" to="93">
<condition id="2457">
<or_exp><and_exp><literal name="exitcond318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7568" from="91" to="92">
<condition id="2450">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7571" from="91" to="90">
<condition id="2455">
<or_exp><and_exp><literal name="exitcond317" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7570" from="92" to="91">
<condition id="2453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7573" from="93" to="94">
<condition id="2459">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7574" from="93" to="95">
<condition id="2458">
<or_exp><and_exp><literal name="exitcond316" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7576" from="94" to="93">
<condition id="2462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7578" from="95" to="96">
<condition id="2465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7579" from="96" to="100">
<condition id="2466">
<or_exp><and_exp><literal name="exitcond315" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7580" from="96" to="97">
<condition id="2468">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7581" from="97" to="98">
<condition id="2470">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7586" from="97" to="96">
<condition id="2478">
<or_exp><and_exp><literal name="exitcond314" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7582" from="98" to="99">
<condition id="2471">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7585" from="98" to="97">
<condition id="2476">
<or_exp><and_exp><literal name="exitcond313" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7584" from="99" to="98">
<condition id="2474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7588" from="100" to="101">
<condition id="2481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7589" from="101" to="102">
<condition id="2483">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7596" from="101" to="105">
<condition id="2495">
<or_exp><and_exp><literal name="exitcond312" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7590" from="102" to="103">
<condition id="2485">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7595" from="102" to="101">
<condition id="2493">
<or_exp><and_exp><literal name="exitcond311" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7591" from="103" to="104">
<condition id="2486">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7594" from="103" to="102">
<condition id="2491">
<or_exp><and_exp><literal name="exitcond310" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7593" from="104" to="103">
<condition id="2489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7597" from="105" to="106">
<condition id="2497">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7602" from="105" to="108">
<condition id="2505">
<or_exp><and_exp><literal name="exitcond309" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7598" from="106" to="107">
<condition id="2498">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7601" from="106" to="105">
<condition id="2503">
<or_exp><and_exp><literal name="exitcond308" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7600" from="107" to="106">
<condition id="2501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7603" from="108" to="109">
<condition id="2507">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7604" from="108" to="110">
<condition id="2506">
<or_exp><and_exp><literal name="exitcond307" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7606" from="109" to="108">
<condition id="2510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7608" from="110" to="111">
<condition id="2513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7609" from="111" to="112">
<condition id="2515">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7616" from="111" to="115">
<condition id="2527">
<or_exp><and_exp><literal name="exitcond306" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7610" from="112" to="113">
<condition id="2517">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7615" from="112" to="111">
<condition id="2525">
<or_exp><and_exp><literal name="exitcond305" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7611" from="113" to="114">
<condition id="2518">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7614" from="113" to="112">
<condition id="2523">
<or_exp><and_exp><literal name="exitcond304" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7613" from="114" to="113">
<condition id="2521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7617" from="115" to="116">
<condition id="2529">
<or_exp><and_exp><literal name="exitcond303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7618" from="115" to="117">
<condition id="2528">
<or_exp><and_exp><literal name="exitcond303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7620" from="116" to="115">
<condition id="2532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7622" from="117" to="118">
<condition id="2535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7623" from="118" to="119">
<condition id="2537">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7628" from="118" to="121">
<condition id="2545">
<or_exp><and_exp><literal name="exitcond302" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7624" from="119" to="120">
<condition id="2538">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7627" from="119" to="118">
<condition id="2543">
<or_exp><and_exp><literal name="exitcond301" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7626" from="120" to="119">
<condition id="2541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7629" from="121" to="122">
<condition id="2547">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7630" from="121" to="123">
<condition id="2546">
<or_exp><and_exp><literal name="exitcond300" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7632" from="122" to="121">
<condition id="2550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7634" from="123" to="124">
<condition id="2553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7635" from="124" to="128">
<condition id="2554">
<or_exp><and_exp><literal name="exitcond299" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7636" from="124" to="125">
<condition id="2556">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7637" from="125" to="126">
<condition id="2558">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7642" from="125" to="124">
<condition id="2566">
<or_exp><and_exp><literal name="exitcond298" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7638" from="126" to="127">
<condition id="2559">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7641" from="126" to="125">
<condition id="2564">
<or_exp><and_exp><literal name="exitcond297" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7640" from="127" to="126">
<condition id="2562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7644" from="128" to="129">
<condition id="2569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7645" from="129" to="130">
<condition id="2571">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7653" from="129" to="134">
<condition id="2584">
<or_exp><and_exp><literal name="exitcond296" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7646" from="130" to="131">
<condition id="2573">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7652" from="130" to="129">
<condition id="2582">
<or_exp><and_exp><literal name="exitcond295" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7647" from="131" to="132">
<condition id="2574">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7651" from="131" to="130">
<condition id="2580">
<or_exp><and_exp><literal name="exitcond294" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7649" from="132" to="133">
<condition id="2576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7650" from="133" to="131">
<condition id="2578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7654" from="134" to="138">
<condition id="2585">
<or_exp><and_exp><literal name="exitcond293" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7655" from="134" to="135">
<condition id="2587">
<or_exp><and_exp><literal name="exitcond293" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7656" from="135" to="136">
<condition id="2588">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7660" from="135" to="134">
<condition id="2594">
<or_exp><and_exp><literal name="exitcond292" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7658" from="136" to="137">
<condition id="2590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7659" from="137" to="135">
<condition id="2592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7662" from="138" to="139">
<condition id="2597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7663" from="139" to="140">
<condition id="2599">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7674" from="139" to="146">
<condition id="2617">
<or_exp><and_exp><literal name="exitcond291" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7664" from="140" to="141">
<condition id="2601">
<or_exp><and_exp><literal name="exitcond290" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7673" from="140" to="139">
<condition id="2615">
<or_exp><and_exp><literal name="exitcond290" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7665" from="141" to="142">
<condition id="2603">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7672" from="141" to="140">
<condition id="2613">
<or_exp><and_exp><literal name="exitcond289" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7666" from="142" to="143">
<condition id="2604">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7671" from="142" to="141">
<condition id="2611">
<or_exp><and_exp><literal name="exitcond288" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7668" from="143" to="144">
<condition id="2606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7669" from="144" to="145">
<condition id="2607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7670" from="145" to="142">
<condition id="2609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7675" from="146" to="150">
<condition id="2618">
<or_exp><and_exp><literal name="exitcond287" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7676" from="146" to="147">
<condition id="2620">
<or_exp><and_exp><literal name="exitcond287" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7677" from="147" to="148">
<condition id="2621">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7681" from="147" to="146">
<condition id="2627">
<or_exp><and_exp><literal name="exitcond286" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7679" from="148" to="149">
<condition id="2623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7680" from="149" to="147">
<condition id="2625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7683" from="150" to="151">
<condition id="2630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7684" from="151" to="152">
<condition id="2632">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7692" from="151" to="156">
<condition id="2645">
<or_exp><and_exp><literal name="exitcond285" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7685" from="152" to="153">
<condition id="2634">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7691" from="152" to="151">
<condition id="2643">
<or_exp><and_exp><literal name="exitcond284" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7686" from="153" to="154">
<condition id="2635">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7690" from="153" to="152">
<condition id="2641">
<or_exp><and_exp><literal name="exitcond283" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7688" from="154" to="155">
<condition id="2637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7689" from="155" to="153">
<condition id="2639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7693" from="156" to="160">
<condition id="2646">
<or_exp><and_exp><literal name="exitcond282" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7694" from="156" to="157">
<condition id="2648">
<or_exp><and_exp><literal name="exitcond282" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7695" from="157" to="158">
<condition id="2649">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7699" from="157" to="156">
<condition id="2655">
<or_exp><and_exp><literal name="exitcond281" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7697" from="158" to="159">
<condition id="2651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7698" from="159" to="157">
<condition id="2653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7701" from="160" to="161">
<condition id="2657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7702" from="161" to="162">
<condition id="2658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7703" from="162" to="163">
<condition id="2660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7704" from="163" to="164">
<condition id="2662">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7715" from="163" to="170">
<condition id="2680">
<or_exp><and_exp><literal name="exitcond280" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7705" from="164" to="165">
<condition id="2664">
<or_exp><and_exp><literal name="exitcond279" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7714" from="164" to="163">
<condition id="2678">
<or_exp><and_exp><literal name="exitcond279" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7706" from="165" to="166">
<condition id="2666">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7713" from="165" to="164">
<condition id="2676">
<or_exp><and_exp><literal name="exitcond278" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7707" from="166" to="167">
<condition id="2667">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7712" from="166" to="165">
<condition id="2674">
<or_exp><and_exp><literal name="exitcond277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7709" from="167" to="168">
<condition id="2669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7710" from="168" to="169">
<condition id="2670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7711" from="169" to="166">
<condition id="2672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7716" from="170" to="174">
<condition id="2681">
<or_exp><and_exp><literal name="exitcond276" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7717" from="170" to="171">
<condition id="2683">
<or_exp><and_exp><literal name="exitcond276" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7718" from="171" to="172">
<condition id="2684">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7722" from="171" to="170">
<condition id="2690">
<or_exp><and_exp><literal name="exitcond275" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7720" from="172" to="173">
<condition id="2686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7721" from="173" to="171">
<condition id="2688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7724" from="174" to="175">
<condition id="2693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7725" from="175" to="176">
<condition id="2695">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7733" from="175" to="180">
<condition id="2708">
<or_exp><and_exp><literal name="exitcond274" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7726" from="176" to="177">
<condition id="2697">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7732" from="176" to="175">
<condition id="2706">
<or_exp><and_exp><literal name="exitcond273" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7727" from="177" to="178">
<condition id="2698">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7731" from="177" to="176">
<condition id="2704">
<or_exp><and_exp><literal name="exitcond272" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7729" from="178" to="179">
<condition id="2700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7730" from="179" to="177">
<condition id="2702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7734" from="180" to="184">
<condition id="2709">
<or_exp><and_exp><literal name="exitcond271" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7735" from="180" to="181">
<condition id="2711">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7736" from="181" to="182">
<condition id="2712">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7740" from="181" to="180">
<condition id="2718">
<or_exp><and_exp><literal name="exitcond270" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7738" from="182" to="183">
<condition id="2714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7739" from="183" to="181">
<condition id="2716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7742" from="184" to="185">
<condition id="2720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7743" from="185" to="186">
<condition id="2721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7744" from="186" to="187">
<condition id="2723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7745" from="187" to="188">
<condition id="2725">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7752" from="187" to="191">
<condition id="2737">
<or_exp><and_exp><literal name="exitcond269" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7746" from="188" to="189">
<condition id="2727">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7751" from="188" to="187">
<condition id="2735">
<or_exp><and_exp><literal name="exitcond268" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7747" from="189" to="190">
<condition id="2728">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7750" from="189" to="188">
<condition id="2733">
<or_exp><and_exp><literal name="exitcond267" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7749" from="190" to="189">
<condition id="2731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7753" from="191" to="192">
<condition id="2739">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7761" from="191" to="196">
<condition id="2752">
<or_exp><and_exp><literal name="exitcond266" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7754" from="192" to="193">
<condition id="2741">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7760" from="192" to="191">
<condition id="2750">
<or_exp><and_exp><literal name="exitcond265" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7755" from="193" to="194">
<condition id="2742">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7759" from="193" to="192">
<condition id="2748">
<or_exp><and_exp><literal name="exitcond264" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7757" from="194" to="195">
<condition id="2744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7758" from="195" to="193">
<condition id="2746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7762" from="196" to="200">
<condition id="2753">
<or_exp><and_exp><literal name="exitcond263" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7763" from="196" to="197">
<condition id="2755">
<or_exp><and_exp><literal name="exitcond263" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7764" from="197" to="198">
<condition id="2756">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7768" from="197" to="196">
<condition id="2762">
<or_exp><and_exp><literal name="exitcond262" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7766" from="198" to="199">
<condition id="2758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7767" from="199" to="197">
<condition id="2760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7770" from="200" to="201">
<condition id="2765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7771" from="201" to="202">
<condition id="2767">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7782" from="201" to="208">
<condition id="2785">
<or_exp><and_exp><literal name="exitcond261" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7772" from="202" to="203">
<condition id="2769">
<or_exp><and_exp><literal name="exitcond260" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7781" from="202" to="201">
<condition id="2783">
<or_exp><and_exp><literal name="exitcond260" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7773" from="203" to="204">
<condition id="2771">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7780" from="203" to="202">
<condition id="2781">
<or_exp><and_exp><literal name="exitcond259" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7774" from="204" to="205">
<condition id="2772">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7779" from="204" to="203">
<condition id="2779">
<or_exp><and_exp><literal name="exitcond258" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7776" from="205" to="206">
<condition id="2774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7777" from="206" to="207">
<condition id="2775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7778" from="207" to="204">
<condition id="2777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7783" from="208" to="212">
<condition id="2786">
<or_exp><and_exp><literal name="exitcond257" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7784" from="208" to="209">
<condition id="2788">
<or_exp><and_exp><literal name="exitcond257" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7785" from="209" to="210">
<condition id="2789">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7789" from="209" to="208">
<condition id="2795">
<or_exp><and_exp><literal name="exitcond256" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7787" from="210" to="211">
<condition id="2791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7788" from="211" to="209">
<condition id="2793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7791" from="212" to="213">
<condition id="2798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7792" from="213" to="214">
<condition id="2800">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7800" from="213" to="218">
<condition id="2813">
<or_exp><and_exp><literal name="exitcond255" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7793" from="214" to="215">
<condition id="2802">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7799" from="214" to="213">
<condition id="2811">
<or_exp><and_exp><literal name="exitcond254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7794" from="215" to="216">
<condition id="2803">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7798" from="215" to="214">
<condition id="2809">
<or_exp><and_exp><literal name="exitcond253" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7796" from="216" to="217">
<condition id="2805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7797" from="217" to="215">
<condition id="2807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7801" from="218" to="222">
<condition id="2814">
<or_exp><and_exp><literal name="exitcond252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7802" from="218" to="219">
<condition id="2816">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7803" from="219" to="220">
<condition id="2817">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7807" from="219" to="218">
<condition id="2823">
<or_exp><and_exp><literal name="exitcond251" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7805" from="220" to="221">
<condition id="2819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7806" from="221" to="219">
<condition id="2821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7809" from="222" to="223">
<condition id="2826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7810" from="223" to="227">
<condition id="2827">
<or_exp><and_exp><literal name="exitcond250" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7811" from="223" to="224">
<condition id="2829">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7812" from="224" to="225">
<condition id="2831">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7817" from="224" to="223">
<condition id="2839">
<or_exp><and_exp><literal name="exitcond249" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7813" from="225" to="226">
<condition id="2832">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7816" from="225" to="224">
<condition id="2837">
<or_exp><and_exp><literal name="exitcond248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7815" from="226" to="225">
<condition id="2835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7819" from="227" to="228">
<condition id="2842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7820" from="228" to="229">
<condition id="2844">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7827" from="228" to="232">
<condition id="2856">
<or_exp><and_exp><literal name="exitcond247" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7821" from="229" to="230">
<condition id="2846">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7826" from="229" to="228">
<condition id="2854">
<or_exp><and_exp><literal name="exitcond246" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7822" from="230" to="231">
<condition id="2847">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7825" from="230" to="229">
<condition id="2852">
<or_exp><and_exp><literal name="exitcond245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7824" from="231" to="230">
<condition id="2850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7828" from="232" to="233">
<condition id="2858">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7836" from="232" to="237">
<condition id="2871">
<or_exp><and_exp><literal name="exitcond244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7829" from="233" to="234">
<condition id="2860">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7835" from="233" to="232">
<condition id="2869">
<or_exp><and_exp><literal name="exitcond243" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7830" from="234" to="235">
<condition id="2861">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7834" from="234" to="233">
<condition id="2867">
<or_exp><and_exp><literal name="exitcond242" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7832" from="235" to="236">
<condition id="2863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7833" from="236" to="234">
<condition id="2865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7837" from="237" to="241">
<condition id="2872">
<or_exp><and_exp><literal name="exitcond241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7838" from="237" to="238">
<condition id="2874">
<or_exp><and_exp><literal name="exitcond241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7839" from="238" to="239">
<condition id="2875">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7843" from="238" to="237">
<condition id="2881">
<or_exp><and_exp><literal name="exitcond240" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7841" from="239" to="240">
<condition id="2877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7842" from="240" to="238">
<condition id="2879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7845" from="241" to="242">
<condition id="2884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7846" from="242" to="243">
<condition id="2886">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7857" from="242" to="249">
<condition id="2904">
<or_exp><and_exp><literal name="exitcond239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7847" from="243" to="244">
<condition id="2888">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7856" from="243" to="242">
<condition id="2902">
<or_exp><and_exp><literal name="exitcond238" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7848" from="244" to="245">
<condition id="2890">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7855" from="244" to="243">
<condition id="2900">
<or_exp><and_exp><literal name="exitcond237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7849" from="245" to="246">
<condition id="2891">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7854" from="245" to="244">
<condition id="2898">
<or_exp><and_exp><literal name="exitcond236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7851" from="246" to="247">
<condition id="2893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7852" from="247" to="248">
<condition id="2894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7853" from="248" to="245">
<condition id="2896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7858" from="249" to="253">
<condition id="2905">
<or_exp><and_exp><literal name="exitcond235" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7859" from="249" to="250">
<condition id="2907">
<or_exp><and_exp><literal name="exitcond235" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7860" from="250" to="251">
<condition id="2908">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7864" from="250" to="249">
<condition id="2914">
<or_exp><and_exp><literal name="exitcond234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7862" from="251" to="252">
<condition id="2910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7863" from="252" to="250">
<condition id="2912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7866" from="253" to="254">
<condition id="2917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7867" from="254" to="255">
<condition id="2919">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7875" from="254" to="259">
<condition id="2932">
<or_exp><and_exp><literal name="exitcond233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7868" from="255" to="256">
<condition id="2921">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7874" from="255" to="254">
<condition id="2930">
<or_exp><and_exp><literal name="exitcond232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7869" from="256" to="257">
<condition id="2922">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7873" from="256" to="255">
<condition id="2928">
<or_exp><and_exp><literal name="exitcond231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7871" from="257" to="258">
<condition id="2924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7872" from="258" to="256">
<condition id="2926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7876" from="259" to="263">
<condition id="2933">
<or_exp><and_exp><literal name="exitcond230" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7877" from="259" to="260">
<condition id="2935">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7878" from="260" to="261">
<condition id="2936">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7882" from="260" to="259">
<condition id="2942">
<or_exp><and_exp><literal name="exitcond229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7880" from="261" to="262">
<condition id="2938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7881" from="262" to="260">
<condition id="2940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7884" from="263" to="264">
<condition id="2945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7885" from="264" to="268">
<condition id="2946">
<or_exp><and_exp><literal name="exitcond228" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7886" from="264" to="265">
<condition id="2948">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7887" from="265" to="266">
<condition id="2950">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7892" from="265" to="264">
<condition id="2958">
<or_exp><and_exp><literal name="exitcond227" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7888" from="266" to="267">
<condition id="2951">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7891" from="266" to="265">
<condition id="2956">
<or_exp><and_exp><literal name="exitcond226" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7890" from="267" to="266">
<condition id="2954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7894" from="268" to="269">
<condition id="2961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7895" from="269" to="270">
<condition id="2963">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7902" from="269" to="273">
<condition id="2975">
<or_exp><and_exp><literal name="exitcond225" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7896" from="270" to="271">
<condition id="2965">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7901" from="270" to="269">
<condition id="2973">
<or_exp><and_exp><literal name="exitcond224" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7897" from="271" to="272">
<condition id="2966">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7900" from="271" to="270">
<condition id="2971">
<or_exp><and_exp><literal name="exitcond223" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7899" from="272" to="271">
<condition id="2969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7903" from="273" to="274">
<condition id="2977">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7911" from="273" to="278">
<condition id="2990">
<or_exp><and_exp><literal name="exitcond222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7904" from="274" to="275">
<condition id="2979">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7910" from="274" to="273">
<condition id="2988">
<or_exp><and_exp><literal name="exitcond221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7905" from="275" to="276">
<condition id="2980">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7909" from="275" to="274">
<condition id="2986">
<or_exp><and_exp><literal name="exitcond220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7907" from="276" to="277">
<condition id="2982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7908" from="277" to="275">
<condition id="2984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7912" from="278" to="282">
<condition id="2991">
<or_exp><and_exp><literal name="exitcond219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7913" from="278" to="279">
<condition id="2993">
<or_exp><and_exp><literal name="exitcond219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7914" from="279" to="280">
<condition id="2994">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7918" from="279" to="278">
<condition id="3000">
<or_exp><and_exp><literal name="exitcond218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7916" from="280" to="281">
<condition id="2996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7917" from="281" to="279">
<condition id="2998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7920" from="282" to="283">
<condition id="3003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7921" from="283" to="284">
<condition id="3005">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7932" from="283" to="290">
<condition id="3023">
<or_exp><and_exp><literal name="exitcond217" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7922" from="284" to="285">
<condition id="3007">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7931" from="284" to="283">
<condition id="3021">
<or_exp><and_exp><literal name="exitcond216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7923" from="285" to="286">
<condition id="3009">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7930" from="285" to="284">
<condition id="3019">
<or_exp><and_exp><literal name="exitcond215" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7924" from="286" to="287">
<condition id="3010">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7929" from="286" to="285">
<condition id="3017">
<or_exp><and_exp><literal name="exitcond214" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7926" from="287" to="288">
<condition id="3012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7927" from="288" to="289">
<condition id="3013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7928" from="289" to="286">
<condition id="3015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7933" from="290" to="294">
<condition id="3024">
<or_exp><and_exp><literal name="exitcond213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7934" from="290" to="291">
<condition id="3026">
<or_exp><and_exp><literal name="exitcond213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7935" from="291" to="292">
<condition id="3027">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7939" from="291" to="290">
<condition id="3033">
<or_exp><and_exp><literal name="exitcond212" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7937" from="292" to="293">
<condition id="3029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7938" from="293" to="291">
<condition id="3031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7941" from="294" to="295">
<condition id="3036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7942" from="295" to="296">
<condition id="3038">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7950" from="295" to="300">
<condition id="3051">
<or_exp><and_exp><literal name="exitcond211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7943" from="296" to="297">
<condition id="3040">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7949" from="296" to="295">
<condition id="3049">
<or_exp><and_exp><literal name="exitcond210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7944" from="297" to="298">
<condition id="3041">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7948" from="297" to="296">
<condition id="3047">
<or_exp><and_exp><literal name="exitcond209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7946" from="298" to="299">
<condition id="3043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7947" from="299" to="297">
<condition id="3045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7951" from="300" to="304">
<condition id="3052">
<or_exp><and_exp><literal name="exitcond208" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7952" from="300" to="301">
<condition id="3054">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7953" from="301" to="302">
<condition id="3055">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7957" from="301" to="300">
<condition id="3061">
<or_exp><and_exp><literal name="exitcond207" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7955" from="302" to="303">
<condition id="3057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7956" from="303" to="301">
<condition id="3059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7959" from="304" to="305">
<condition id="3064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7960" from="305" to="309">
<condition id="3065">
<or_exp><and_exp><literal name="exitcond206" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7961" from="305" to="306">
<condition id="3067">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7962" from="306" to="307">
<condition id="3069">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7967" from="306" to="305">
<condition id="3077">
<or_exp><and_exp><literal name="exitcond205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7963" from="307" to="308">
<condition id="3070">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7966" from="307" to="306">
<condition id="3075">
<or_exp><and_exp><literal name="exitcond204" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7965" from="308" to="307">
<condition id="3073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7969" from="309" to="310">
<condition id="3080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7970" from="310" to="311">
<condition id="3082">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7977" from="310" to="314">
<condition id="3094">
<or_exp><and_exp><literal name="exitcond203" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7971" from="311" to="312">
<condition id="3084">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7976" from="311" to="310">
<condition id="3092">
<or_exp><and_exp><literal name="exitcond202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7972" from="312" to="313">
<condition id="3085">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7975" from="312" to="311">
<condition id="3090">
<or_exp><and_exp><literal name="exitcond201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7974" from="313" to="312">
<condition id="3088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7978" from="314" to="315">
<condition id="3096">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7986" from="314" to="319">
<condition id="3109">
<or_exp><and_exp><literal name="exitcond200" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7979" from="315" to="316">
<condition id="3098">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7985" from="315" to="314">
<condition id="3107">
<or_exp><and_exp><literal name="exitcond199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7980" from="316" to="317">
<condition id="3099">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7984" from="316" to="315">
<condition id="3105">
<or_exp><and_exp><literal name="exitcond198" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7982" from="317" to="318">
<condition id="3101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7983" from="318" to="316">
<condition id="3103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7987" from="319" to="323">
<condition id="3110">
<or_exp><and_exp><literal name="exitcond197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7988" from="319" to="320">
<condition id="3112">
<or_exp><and_exp><literal name="exitcond197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7989" from="320" to="321">
<condition id="3113">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7993" from="320" to="319">
<condition id="3119">
<or_exp><and_exp><literal name="exitcond196" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7991" from="321" to="322">
<condition id="3115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7992" from="322" to="320">
<condition id="3117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7995" from="323" to="324">
<condition id="3122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7996" from="324" to="325">
<condition id="3124">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8007" from="324" to="331">
<condition id="3142">
<or_exp><and_exp><literal name="exitcond195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7997" from="325" to="326">
<condition id="3126">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8006" from="325" to="324">
<condition id="3140">
<or_exp><and_exp><literal name="exitcond194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7998" from="326" to="327">
<condition id="3128">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8005" from="326" to="325">
<condition id="3138">
<or_exp><and_exp><literal name="exitcond193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7999" from="327" to="328">
<condition id="3129">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8004" from="327" to="326">
<condition id="3136">
<or_exp><and_exp><literal name="exitcond192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8001" from="328" to="329">
<condition id="3131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8002" from="329" to="330">
<condition id="3132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8003" from="330" to="327">
<condition id="3134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8008" from="331" to="335">
<condition id="3143">
<or_exp><and_exp><literal name="exitcond191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8009" from="331" to="332">
<condition id="3145">
<or_exp><and_exp><literal name="exitcond191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8010" from="332" to="333">
<condition id="3146">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8014" from="332" to="331">
<condition id="3152">
<or_exp><and_exp><literal name="exitcond190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8012" from="333" to="334">
<condition id="3148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8013" from="334" to="332">
<condition id="3150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8016" from="335" to="336">
<condition id="3155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8017" from="336" to="337">
<condition id="3157">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8025" from="336" to="341">
<condition id="3170">
<or_exp><and_exp><literal name="exitcond189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8018" from="337" to="338">
<condition id="3159">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8024" from="337" to="336">
<condition id="3168">
<or_exp><and_exp><literal name="exitcond188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8019" from="338" to="339">
<condition id="3160">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8023" from="338" to="337">
<condition id="3166">
<or_exp><and_exp><literal name="exitcond187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8021" from="339" to="340">
<condition id="3162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8022" from="340" to="338">
<condition id="3164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8026" from="341" to="345">
<condition id="3171">
<or_exp><and_exp><literal name="exitcond186" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8027" from="341" to="342">
<condition id="3173">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8028" from="342" to="343">
<condition id="3174">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8032" from="342" to="341">
<condition id="3180">
<or_exp><and_exp><literal name="exitcond185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8030" from="343" to="344">
<condition id="3176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8031" from="344" to="342">
<condition id="3178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8034" from="345" to="346">
<condition id="3183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8035" from="346" to="350">
<condition id="3184">
<or_exp><and_exp><literal name="exitcond184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8036" from="346" to="347">
<condition id="3186">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8037" from="347" to="348">
<condition id="3188">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8042" from="347" to="346">
<condition id="3196">
<or_exp><and_exp><literal name="exitcond183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8038" from="348" to="349">
<condition id="3189">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8041" from="348" to="347">
<condition id="3194">
<or_exp><and_exp><literal name="exitcond182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8040" from="349" to="348">
<condition id="3192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8044" from="350" to="351">
<condition id="3199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8045" from="351" to="352">
<condition id="3201">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8052" from="351" to="355">
<condition id="3213">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8046" from="352" to="353">
<condition id="3203">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8051" from="352" to="351">
<condition id="3211">
<or_exp><and_exp><literal name="exitcond180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8047" from="353" to="354">
<condition id="3204">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8050" from="353" to="352">
<condition id="3209">
<or_exp><and_exp><literal name="exitcond179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8049" from="354" to="353">
<condition id="3207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8053" from="355" to="356">
<condition id="3215">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8061" from="355" to="360">
<condition id="3228">
<or_exp><and_exp><literal name="exitcond178" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8054" from="356" to="357">
<condition id="3217">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8060" from="356" to="355">
<condition id="3226">
<or_exp><and_exp><literal name="exitcond177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8055" from="357" to="358">
<condition id="3218">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8059" from="357" to="356">
<condition id="3224">
<or_exp><and_exp><literal name="exitcond176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8057" from="358" to="359">
<condition id="3220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8058" from="359" to="357">
<condition id="3222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8062" from="360" to="364">
<condition id="3229">
<or_exp><and_exp><literal name="exitcond175" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8063" from="360" to="361">
<condition id="3231">
<or_exp><and_exp><literal name="exitcond175" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8064" from="361" to="362">
<condition id="3232">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8068" from="361" to="360">
<condition id="3238">
<or_exp><and_exp><literal name="exitcond174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8066" from="362" to="363">
<condition id="3234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8067" from="363" to="361">
<condition id="3236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8070" from="364" to="365">
<condition id="3241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8071" from="365" to="366">
<condition id="3243">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8082" from="365" to="372">
<condition id="3261">
<or_exp><and_exp><literal name="exitcond173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8072" from="366" to="367">
<condition id="3245">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8081" from="366" to="365">
<condition id="3259">
<or_exp><and_exp><literal name="exitcond172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8073" from="367" to="368">
<condition id="3247">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8080" from="367" to="366">
<condition id="3257">
<or_exp><and_exp><literal name="exitcond171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8074" from="368" to="369">
<condition id="3248">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8079" from="368" to="367">
<condition id="3255">
<or_exp><and_exp><literal name="exitcond170" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8076" from="369" to="370">
<condition id="3250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8077" from="370" to="371">
<condition id="3251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8078" from="371" to="368">
<condition id="3253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8083" from="372" to="376">
<condition id="3262">
<or_exp><and_exp><literal name="exitcond169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8084" from="372" to="373">
<condition id="3264">
<or_exp><and_exp><literal name="exitcond169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8085" from="373" to="374">
<condition id="3265">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8089" from="373" to="372">
<condition id="3271">
<or_exp><and_exp><literal name="exitcond168" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8087" from="374" to="375">
<condition id="3267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8088" from="375" to="373">
<condition id="3269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8091" from="376" to="377">
<condition id="3274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8092" from="377" to="378">
<condition id="3276">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8100" from="377" to="382">
<condition id="3289">
<or_exp><and_exp><literal name="exitcond167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8093" from="378" to="379">
<condition id="3278">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8099" from="378" to="377">
<condition id="3287">
<or_exp><and_exp><literal name="exitcond166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8094" from="379" to="380">
<condition id="3279">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8098" from="379" to="378">
<condition id="3285">
<or_exp><and_exp><literal name="exitcond165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8096" from="380" to="381">
<condition id="3281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8097" from="381" to="379">
<condition id="3283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8101" from="382" to="386">
<condition id="3290">
<or_exp><and_exp><literal name="exitcond164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8102" from="382" to="383">
<condition id="3292">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8103" from="383" to="384">
<condition id="3293">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8107" from="383" to="382">
<condition id="3299">
<or_exp><and_exp><literal name="exitcond163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8105" from="384" to="385">
<condition id="3295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8106" from="385" to="383">
<condition id="3297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8109" from="386" to="387">
<condition id="3302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8110" from="387" to="391">
<condition id="3303">
<or_exp><and_exp><literal name="exitcond162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8111" from="387" to="388">
<condition id="3305">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8112" from="388" to="389">
<condition id="3307">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8117" from="388" to="387">
<condition id="3315">
<or_exp><and_exp><literal name="exitcond161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8113" from="389" to="390">
<condition id="3308">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8116" from="389" to="388">
<condition id="3313">
<or_exp><and_exp><literal name="exitcond160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8115" from="390" to="389">
<condition id="3311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8119" from="391" to="392">
<condition id="3318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8120" from="392" to="393">
<condition id="3320">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8127" from="392" to="396">
<condition id="3332">
<or_exp><and_exp><literal name="exitcond159" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8121" from="393" to="394">
<condition id="3322">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8126" from="393" to="392">
<condition id="3330">
<or_exp><and_exp><literal name="exitcond158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8122" from="394" to="395">
<condition id="3323">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8125" from="394" to="393">
<condition id="3328">
<or_exp><and_exp><literal name="exitcond157" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8124" from="395" to="394">
<condition id="3326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8128" from="396" to="397">
<condition id="3334">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8136" from="396" to="401">
<condition id="3347">
<or_exp><and_exp><literal name="exitcond156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8129" from="397" to="398">
<condition id="3336">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8135" from="397" to="396">
<condition id="3345">
<or_exp><and_exp><literal name="exitcond155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8130" from="398" to="399">
<condition id="3337">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8134" from="398" to="397">
<condition id="3343">
<or_exp><and_exp><literal name="exitcond154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8132" from="399" to="400">
<condition id="3339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8133" from="400" to="398">
<condition id="3341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8137" from="401" to="405">
<condition id="3348">
<or_exp><and_exp><literal name="exitcond153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8138" from="401" to="402">
<condition id="3350">
<or_exp><and_exp><literal name="exitcond153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8139" from="402" to="403">
<condition id="3351">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8143" from="402" to="401">
<condition id="3357">
<or_exp><and_exp><literal name="exitcond152" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8141" from="403" to="404">
<condition id="3353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8142" from="404" to="402">
<condition id="3355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8145" from="405" to="406">
<condition id="3360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8146" from="406" to="407">
<condition id="3362">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8157" from="406" to="413">
<condition id="3380">
<or_exp><and_exp><literal name="exitcond151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8147" from="407" to="408">
<condition id="3364">
<or_exp><and_exp><literal name="exitcond150" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8156" from="407" to="406">
<condition id="3378">
<or_exp><and_exp><literal name="exitcond150" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8148" from="408" to="409">
<condition id="3366">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8155" from="408" to="407">
<condition id="3376">
<or_exp><and_exp><literal name="exitcond149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8149" from="409" to="410">
<condition id="3367">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8154" from="409" to="408">
<condition id="3374">
<or_exp><and_exp><literal name="exitcond148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8151" from="410" to="411">
<condition id="3369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8152" from="411" to="412">
<condition id="3370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8153" from="412" to="409">
<condition id="3372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8158" from="413" to="417">
<condition id="3381">
<or_exp><and_exp><literal name="exitcond147" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8159" from="413" to="414">
<condition id="3383">
<or_exp><and_exp><literal name="exitcond147" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8160" from="414" to="415">
<condition id="3384">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8164" from="414" to="413">
<condition id="3390">
<or_exp><and_exp><literal name="exitcond146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8162" from="415" to="416">
<condition id="3386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8163" from="416" to="414">
<condition id="3388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8166" from="417" to="418">
<condition id="3393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8167" from="418" to="419">
<condition id="3395">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8175" from="418" to="423">
<condition id="3408">
<or_exp><and_exp><literal name="exitcond145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8168" from="419" to="420">
<condition id="3397">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8174" from="419" to="418">
<condition id="3406">
<or_exp><and_exp><literal name="exitcond144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8169" from="420" to="421">
<condition id="3398">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8173" from="420" to="419">
<condition id="3404">
<or_exp><and_exp><literal name="exitcond143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8171" from="421" to="422">
<condition id="3400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8172" from="422" to="420">
<condition id="3402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8176" from="423" to="427">
<condition id="3409">
<or_exp><and_exp><literal name="exitcond142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8177" from="423" to="424">
<condition id="3411">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8178" from="424" to="425">
<condition id="3412">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8182" from="424" to="423">
<condition id="3418">
<or_exp><and_exp><literal name="exitcond141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8180" from="425" to="426">
<condition id="3414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8181" from="426" to="424">
<condition id="3416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8184" from="427" to="428">
<condition id="3421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8185" from="428" to="432">
<condition id="3422">
<or_exp><and_exp><literal name="exitcond140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8186" from="428" to="429">
<condition id="3424">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8187" from="429" to="430">
<condition id="3426">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8192" from="429" to="428">
<condition id="3434">
<or_exp><and_exp><literal name="exitcond139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8188" from="430" to="431">
<condition id="3427">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8191" from="430" to="429">
<condition id="3432">
<or_exp><and_exp><literal name="exitcond138" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8190" from="431" to="430">
<condition id="3430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8194" from="432" to="433">
<condition id="3437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8195" from="433" to="434">
<condition id="3439">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8202" from="433" to="437">
<condition id="3451">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8196" from="434" to="435">
<condition id="3441">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8201" from="434" to="433">
<condition id="3449">
<or_exp><and_exp><literal name="exitcond136" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8197" from="435" to="436">
<condition id="3442">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8200" from="435" to="434">
<condition id="3447">
<or_exp><and_exp><literal name="exitcond135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8199" from="436" to="435">
<condition id="3445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8203" from="437" to="438">
<condition id="3453">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8211" from="437" to="442">
<condition id="3466">
<or_exp><and_exp><literal name="exitcond134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8204" from="438" to="439">
<condition id="3455">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8210" from="438" to="437">
<condition id="3464">
<or_exp><and_exp><literal name="exitcond133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8205" from="439" to="440">
<condition id="3456">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8209" from="439" to="438">
<condition id="3462">
<or_exp><and_exp><literal name="exitcond132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8207" from="440" to="441">
<condition id="3458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8208" from="441" to="439">
<condition id="3460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8212" from="442" to="446">
<condition id="3467">
<or_exp><and_exp><literal name="exitcond131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8213" from="442" to="443">
<condition id="3469">
<or_exp><and_exp><literal name="exitcond131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8214" from="443" to="444">
<condition id="3470">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8218" from="443" to="442">
<condition id="3476">
<or_exp><and_exp><literal name="exitcond130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8216" from="444" to="445">
<condition id="3472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8217" from="445" to="443">
<condition id="3474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8220" from="446" to="447">
<condition id="3479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8221" from="447" to="448">
<condition id="3481">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8232" from="447" to="454">
<condition id="3499">
<or_exp><and_exp><literal name="exitcond129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8222" from="448" to="449">
<condition id="3483">
<or_exp><and_exp><literal name="exitcond128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8231" from="448" to="447">
<condition id="3497">
<or_exp><and_exp><literal name="exitcond128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8223" from="449" to="450">
<condition id="3485">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8230" from="449" to="448">
<condition id="3495">
<or_exp><and_exp><literal name="exitcond127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8224" from="450" to="451">
<condition id="3486">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8229" from="450" to="449">
<condition id="3493">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8226" from="451" to="452">
<condition id="3488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8227" from="452" to="453">
<condition id="3489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8228" from="453" to="450">
<condition id="3491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8233" from="454" to="458">
<condition id="3500">
<or_exp><and_exp><literal name="exitcond125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8234" from="454" to="455">
<condition id="3502">
<or_exp><and_exp><literal name="exitcond125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8235" from="455" to="456">
<condition id="3503">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8239" from="455" to="454">
<condition id="3509">
<or_exp><and_exp><literal name="exitcond124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8237" from="456" to="457">
<condition id="3505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8238" from="457" to="455">
<condition id="3507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8241" from="458" to="459">
<condition id="3512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8242" from="459" to="460">
<condition id="3514">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8250" from="459" to="464">
<condition id="3527">
<or_exp><and_exp><literal name="exitcond123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8243" from="460" to="461">
<condition id="3516">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8249" from="460" to="459">
<condition id="3525">
<or_exp><and_exp><literal name="exitcond122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8244" from="461" to="462">
<condition id="3517">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8248" from="461" to="460">
<condition id="3523">
<or_exp><and_exp><literal name="exitcond121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8246" from="462" to="463">
<condition id="3519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8247" from="463" to="461">
<condition id="3521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8251" from="464" to="468">
<condition id="3528">
<or_exp><and_exp><literal name="exitcond120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8252" from="464" to="465">
<condition id="3530">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8253" from="465" to="466">
<condition id="3531">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8257" from="465" to="464">
<condition id="3537">
<or_exp><and_exp><literal name="exitcond119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8255" from="466" to="467">
<condition id="3533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8256" from="467" to="465">
<condition id="3535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8259" from="468" to="469">
<condition id="3540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8260" from="469" to="473">
<condition id="3541">
<or_exp><and_exp><literal name="exitcond118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8261" from="469" to="470">
<condition id="3543">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8262" from="470" to="471">
<condition id="3545">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8267" from="470" to="469">
<condition id="3553">
<or_exp><and_exp><literal name="exitcond117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8263" from="471" to="472">
<condition id="3546">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8266" from="471" to="470">
<condition id="3551">
<or_exp><and_exp><literal name="exitcond116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8265" from="472" to="471">
<condition id="3549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8269" from="473" to="474">
<condition id="3556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8270" from="474" to="475">
<condition id="3558">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8277" from="474" to="478">
<condition id="3570">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8271" from="475" to="476">
<condition id="3560">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8276" from="475" to="474">
<condition id="3568">
<or_exp><and_exp><literal name="exitcond114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8272" from="476" to="477">
<condition id="3561">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8275" from="476" to="475">
<condition id="3566">
<or_exp><and_exp><literal name="exitcond113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8274" from="477" to="476">
<condition id="3564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8278" from="478" to="479">
<condition id="3572">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8286" from="478" to="483">
<condition id="3585">
<or_exp><and_exp><literal name="exitcond112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8279" from="479" to="480">
<condition id="3574">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8285" from="479" to="478">
<condition id="3583">
<or_exp><and_exp><literal name="exitcond111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8280" from="480" to="481">
<condition id="3575">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8284" from="480" to="479">
<condition id="3581">
<or_exp><and_exp><literal name="exitcond110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8282" from="481" to="482">
<condition id="3577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8283" from="482" to="480">
<condition id="3579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8287" from="483" to="487">
<condition id="3586">
<or_exp><and_exp><literal name="exitcond109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8288" from="483" to="484">
<condition id="3588">
<or_exp><and_exp><literal name="exitcond109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8289" from="484" to="485">
<condition id="3589">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8293" from="484" to="483">
<condition id="3595">
<or_exp><and_exp><literal name="exitcond108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8291" from="485" to="486">
<condition id="3591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8292" from="486" to="484">
<condition id="3593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8295" from="487" to="488">
<condition id="3598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8296" from="488" to="489">
<condition id="3600">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8307" from="488" to="495">
<condition id="3618">
<or_exp><and_exp><literal name="exitcond107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8297" from="489" to="490">
<condition id="3602">
<or_exp><and_exp><literal name="exitcond106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8306" from="489" to="488">
<condition id="3616">
<or_exp><and_exp><literal name="exitcond106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8298" from="490" to="491">
<condition id="3604">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8305" from="490" to="489">
<condition id="3614">
<or_exp><and_exp><literal name="exitcond105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8299" from="491" to="492">
<condition id="3605">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8304" from="491" to="490">
<condition id="3612">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8301" from="492" to="493">
<condition id="3607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8302" from="493" to="494">
<condition id="3608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8303" from="494" to="491">
<condition id="3610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8308" from="495" to="499">
<condition id="3619">
<or_exp><and_exp><literal name="exitcond103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8309" from="495" to="496">
<condition id="3621">
<or_exp><and_exp><literal name="exitcond103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8310" from="496" to="497">
<condition id="3622">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8314" from="496" to="495">
<condition id="3628">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8312" from="497" to="498">
<condition id="3624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8313" from="498" to="496">
<condition id="3626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8316" from="499" to="500">
<condition id="3631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8317" from="500" to="501">
<condition id="3633">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8325" from="500" to="505">
<condition id="3646">
<or_exp><and_exp><literal name="exitcond101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8318" from="501" to="502">
<condition id="3635">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8324" from="501" to="500">
<condition id="3644">
<or_exp><and_exp><literal name="exitcond100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8319" from="502" to="503">
<condition id="3636">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8323" from="502" to="501">
<condition id="3642">
<or_exp><and_exp><literal name="exitcond99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8321" from="503" to="504">
<condition id="3638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8322" from="504" to="502">
<condition id="3640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8326" from="505" to="509">
<condition id="3647">
<or_exp><and_exp><literal name="exitcond98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8327" from="505" to="506">
<condition id="3649">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8328" from="506" to="507">
<condition id="3650">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8332" from="506" to="505">
<condition id="3656">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8330" from="507" to="508">
<condition id="3652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8331" from="508" to="506">
<condition id="3654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8334" from="509" to="510">
<condition id="3659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8335" from="510" to="514">
<condition id="3660">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8336" from="510" to="511">
<condition id="3662">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8337" from="511" to="512">
<condition id="3664">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8342" from="511" to="510">
<condition id="3672">
<or_exp><and_exp><literal name="exitcond95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8338" from="512" to="513">
<condition id="3665">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8341" from="512" to="511">
<condition id="3670">
<or_exp><and_exp><literal name="exitcond94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8340" from="513" to="512">
<condition id="3668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8344" from="514" to="515">
<condition id="3675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8345" from="515" to="516">
<condition id="3677">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8353" from="515" to="520">
<condition id="3690">
<or_exp><and_exp><literal name="exitcond93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8346" from="516" to="517">
<condition id="3679">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8352" from="516" to="515">
<condition id="3688">
<or_exp><and_exp><literal name="exitcond92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8347" from="517" to="518">
<condition id="3680">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8351" from="517" to="516">
<condition id="3686">
<or_exp><and_exp><literal name="exitcond91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8349" from="518" to="519">
<condition id="3682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8350" from="519" to="517">
<condition id="3684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8354" from="520" to="524">
<condition id="3691">
<or_exp><and_exp><literal name="exitcond90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8355" from="520" to="521">
<condition id="3693">
<or_exp><and_exp><literal name="exitcond90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8356" from="521" to="522">
<condition id="3694">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8360" from="521" to="520">
<condition id="3700">
<or_exp><and_exp><literal name="exitcond89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8358" from="522" to="523">
<condition id="3696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8359" from="523" to="521">
<condition id="3698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8362" from="524" to="525">
<condition id="3703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8363" from="525" to="526">
<condition id="3705">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8374" from="525" to="532">
<condition id="3723">
<or_exp><and_exp><literal name="exitcond88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8364" from="526" to="527">
<condition id="3707">
<or_exp><and_exp><literal name="exitcond87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8373" from="526" to="525">
<condition id="3721">
<or_exp><and_exp><literal name="exitcond87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8365" from="527" to="528">
<condition id="3709">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8372" from="527" to="526">
<condition id="3719">
<or_exp><and_exp><literal name="exitcond86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8366" from="528" to="529">
<condition id="3710">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8371" from="528" to="527">
<condition id="3717">
<or_exp><and_exp><literal name="exitcond85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8368" from="529" to="530">
<condition id="3712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8369" from="530" to="531">
<condition id="3713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8370" from="531" to="528">
<condition id="3715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8375" from="532" to="536">
<condition id="3724">
<or_exp><and_exp><literal name="exitcond84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8376" from="532" to="533">
<condition id="3726">
<or_exp><and_exp><literal name="exitcond84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8377" from="533" to="534">
<condition id="3727">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8381" from="533" to="532">
<condition id="3733">
<or_exp><and_exp><literal name="exitcond83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8379" from="534" to="535">
<condition id="3729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8380" from="535" to="533">
<condition id="3731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8383" from="536" to="537">
<condition id="3736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8384" from="537" to="538">
<condition id="3738">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8392" from="537" to="542">
<condition id="3751">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8385" from="538" to="539">
<condition id="3740">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8391" from="538" to="537">
<condition id="3749">
<or_exp><and_exp><literal name="exitcond81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8386" from="539" to="540">
<condition id="3741">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8390" from="539" to="538">
<condition id="3747">
<or_exp><and_exp><literal name="exitcond80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8388" from="540" to="541">
<condition id="3743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8389" from="541" to="539">
<condition id="3745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8393" from="542" to="546">
<condition id="3752">
<or_exp><and_exp><literal name="exitcond79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8394" from="542" to="543">
<condition id="3754">
<or_exp><and_exp><literal name="exitcond79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8395" from="543" to="544">
<condition id="3755">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8399" from="543" to="542">
<condition id="3761">
<or_exp><and_exp><literal name="exitcond78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8397" from="544" to="545">
<condition id="3757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8398" from="545" to="543">
<condition id="3759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8401" from="546" to="547">
<condition id="3763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8402" from="547" to="548">
<condition id="3764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8403" from="548" to="549">
<condition id="3766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8404" from="549" to="550">
<condition id="3768">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8415" from="549" to="556">
<condition id="3786">
<or_exp><and_exp><literal name="exitcond77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8405" from="550" to="551">
<condition id="3770">
<or_exp><and_exp><literal name="exitcond76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8414" from="550" to="549">
<condition id="3784">
<or_exp><and_exp><literal name="exitcond76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8406" from="551" to="552">
<condition id="3772">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8413" from="551" to="550">
<condition id="3782">
<or_exp><and_exp><literal name="exitcond75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8407" from="552" to="553">
<condition id="3773">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8412" from="552" to="551">
<condition id="3780">
<or_exp><and_exp><literal name="exitcond74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8409" from="553" to="554">
<condition id="3775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8410" from="554" to="555">
<condition id="3776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8411" from="555" to="552">
<condition id="3778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8416" from="556" to="560">
<condition id="3787">
<or_exp><and_exp><literal name="exitcond73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8417" from="556" to="557">
<condition id="3789">
<or_exp><and_exp><literal name="exitcond73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8418" from="557" to="558">
<condition id="3790">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8422" from="557" to="556">
<condition id="3796">
<or_exp><and_exp><literal name="exitcond72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8420" from="558" to="559">
<condition id="3792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8421" from="559" to="557">
<condition id="3794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8424" from="560" to="561">
<condition id="3799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8425" from="561" to="562">
<condition id="3801">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8433" from="561" to="566">
<condition id="3814">
<or_exp><and_exp><literal name="exitcond71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8426" from="562" to="563">
<condition id="3803">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8432" from="562" to="561">
<condition id="3812">
<or_exp><and_exp><literal name="exitcond70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8427" from="563" to="564">
<condition id="3804">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8431" from="563" to="562">
<condition id="3810">
<or_exp><and_exp><literal name="exitcond69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8429" from="564" to="565">
<condition id="3806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8430" from="565" to="563">
<condition id="3808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8434" from="566" to="570">
<condition id="3815">
<or_exp><and_exp><literal name="exitcond68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8435" from="566" to="567">
<condition id="3817">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8436" from="567" to="568">
<condition id="3818">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8440" from="567" to="566">
<condition id="3824">
<or_exp><and_exp><literal name="exitcond67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8438" from="568" to="569">
<condition id="3820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8439" from="569" to="567">
<condition id="3822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8442" from="570" to="571">
<condition id="3826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8443" from="571" to="572">
<condition id="3827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8444" from="572" to="573">
<condition id="3829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8445" from="573" to="574">
<condition id="3831">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8452" from="573" to="577">
<condition id="3843">
<or_exp><and_exp><literal name="exitcond66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8446" from="574" to="575">
<condition id="3833">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8451" from="574" to="573">
<condition id="3841">
<or_exp><and_exp><literal name="exitcond65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8447" from="575" to="576">
<condition id="3834">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8450" from="575" to="574">
<condition id="3839">
<or_exp><and_exp><literal name="exitcond64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8449" from="576" to="575">
<condition id="3837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8453" from="577" to="578">
<condition id="3845">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8461" from="577" to="582">
<condition id="3858">
<or_exp><and_exp><literal name="exitcond63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8454" from="578" to="579">
<condition id="3847">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8460" from="578" to="577">
<condition id="3856">
<or_exp><and_exp><literal name="exitcond62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8455" from="579" to="580">
<condition id="3848">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8459" from="579" to="578">
<condition id="3854">
<or_exp><and_exp><literal name="exitcond61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8457" from="580" to="581">
<condition id="3850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8458" from="581" to="579">
<condition id="3852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8462" from="582" to="586">
<condition id="3859">
<or_exp><and_exp><literal name="exitcond60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8463" from="582" to="583">
<condition id="3861">
<or_exp><and_exp><literal name="exitcond60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8464" from="583" to="584">
<condition id="3862">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8468" from="583" to="582">
<condition id="3868">
<or_exp><and_exp><literal name="exitcond59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8466" from="584" to="585">
<condition id="3864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8467" from="585" to="583">
<condition id="3866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8470" from="586" to="587">
<condition id="3871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8471" from="587" to="588">
<condition id="3873">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8482" from="587" to="594">
<condition id="3891">
<or_exp><and_exp><literal name="exitcond58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8472" from="588" to="589">
<condition id="3875">
<or_exp><and_exp><literal name="exitcond57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8481" from="588" to="587">
<condition id="3889">
<or_exp><and_exp><literal name="exitcond57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8473" from="589" to="590">
<condition id="3877">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8480" from="589" to="588">
<condition id="3887">
<or_exp><and_exp><literal name="exitcond56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8474" from="590" to="591">
<condition id="3878">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8479" from="590" to="589">
<condition id="3885">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8476" from="591" to="592">
<condition id="3880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8477" from="592" to="593">
<condition id="3881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8478" from="593" to="590">
<condition id="3883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8483" from="594" to="598">
<condition id="3892">
<or_exp><and_exp><literal name="exitcond54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8484" from="594" to="595">
<condition id="3894">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8485" from="595" to="596">
<condition id="3895">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8489" from="595" to="594">
<condition id="3901">
<or_exp><and_exp><literal name="exitcond53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8487" from="596" to="597">
<condition id="3897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8488" from="597" to="595">
<condition id="3899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8491" from="598" to="599">
<condition id="3904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8492" from="599" to="600">
<condition id="3906">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8500" from="599" to="604">
<condition id="3919">
<or_exp><and_exp><literal name="exitcond52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8493" from="600" to="601">
<condition id="3908">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8499" from="600" to="599">
<condition id="3917">
<or_exp><and_exp><literal name="exitcond51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8494" from="601" to="602">
<condition id="3909">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8498" from="601" to="600">
<condition id="3915">
<or_exp><and_exp><literal name="exitcond50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8496" from="602" to="603">
<condition id="3911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8497" from="603" to="601">
<condition id="3913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8501" from="604" to="608">
<condition id="3920">
<or_exp><and_exp><literal name="exitcond49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8502" from="604" to="605">
<condition id="3922">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8503" from="605" to="606">
<condition id="3923">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8507" from="605" to="604">
<condition id="3929">
<or_exp><and_exp><literal name="exitcond48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8505" from="606" to="607">
<condition id="3925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8506" from="607" to="605">
<condition id="3927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8509" from="608" to="609">
<condition id="3932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8510" from="609" to="613">
<condition id="3933">
<or_exp><and_exp><literal name="exitcond47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8511" from="609" to="610">
<condition id="3935">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8512" from="610" to="611">
<condition id="3937">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8517" from="610" to="609">
<condition id="3945">
<or_exp><and_exp><literal name="exitcond46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8513" from="611" to="612">
<condition id="3938">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8516" from="611" to="610">
<condition id="3943">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8515" from="612" to="611">
<condition id="3941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8519" from="613" to="614">
<condition id="3948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8520" from="614" to="615">
<condition id="3950">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8527" from="614" to="618">
<condition id="3962">
<or_exp><and_exp><literal name="exitcond44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8521" from="615" to="616">
<condition id="3952">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8526" from="615" to="614">
<condition id="3960">
<or_exp><and_exp><literal name="exitcond43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8522" from="616" to="617">
<condition id="3953">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8525" from="616" to="615">
<condition id="3958">
<or_exp><and_exp><literal name="exitcond42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8524" from="617" to="616">
<condition id="3956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8528" from="618" to="619">
<condition id="3964">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8536" from="618" to="623">
<condition id="3977">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8529" from="619" to="620">
<condition id="3966">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8535" from="619" to="618">
<condition id="3975">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8530" from="620" to="621">
<condition id="3967">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8534" from="620" to="619">
<condition id="3973">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8532" from="621" to="622">
<condition id="3969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8533" from="622" to="620">
<condition id="3971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8537" from="623" to="627">
<condition id="3978">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8538" from="623" to="624">
<condition id="3980">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8539" from="624" to="625">
<condition id="3981">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8543" from="624" to="623">
<condition id="3987">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8541" from="625" to="626">
<condition id="3983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8542" from="626" to="624">
<condition id="3985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8545" from="627" to="628">
<condition id="3990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8546" from="628" to="629">
<condition id="3992">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8557" from="628" to="635">
<condition id="4010">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8547" from="629" to="630">
<condition id="3994">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8556" from="629" to="628">
<condition id="4008">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8548" from="630" to="631">
<condition id="3996">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8555" from="630" to="629">
<condition id="4006">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8549" from="631" to="632">
<condition id="3997">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8554" from="631" to="630">
<condition id="4004">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8551" from="632" to="633">
<condition id="3999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8552" from="633" to="634">
<condition id="4000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8553" from="634" to="631">
<condition id="4002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8558" from="635" to="639">
<condition id="4011">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8559" from="635" to="636">
<condition id="4013">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8560" from="636" to="637">
<condition id="4014">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8564" from="636" to="635">
<condition id="4020">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8562" from="637" to="638">
<condition id="4016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8563" from="638" to="636">
<condition id="4018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8566" from="639" to="640">
<condition id="4023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8567" from="640" to="641">
<condition id="4025">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8575" from="640" to="645">
<condition id="4038">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8568" from="641" to="642">
<condition id="4027">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8574" from="641" to="640">
<condition id="4036">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8569" from="642" to="643">
<condition id="4028">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8573" from="642" to="641">
<condition id="4034">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8571" from="643" to="644">
<condition id="4030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8572" from="644" to="642">
<condition id="4032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8576" from="645" to="649">
<condition id="4039">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8577" from="645" to="646">
<condition id="4041">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8578" from="646" to="647">
<condition id="4042">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8582" from="646" to="645">
<condition id="4048">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8580" from="647" to="648">
<condition id="4044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8581" from="648" to="646">
<condition id="4046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8584" from="649" to="650">
<condition id="4051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8585" from="650" to="654">
<condition id="4052">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8586" from="650" to="651">
<condition id="4054">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8587" from="651" to="652">
<condition id="4056">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8592" from="651" to="650">
<condition id="4064">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8588" from="652" to="653">
<condition id="4057">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8591" from="652" to="651">
<condition id="4062">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8590" from="653" to="652">
<condition id="4060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8594" from="654" to="655">
<condition id="4067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8595" from="655" to="656">
<condition id="4069">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8602" from="655" to="659">
<condition id="4081">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8596" from="656" to="657">
<condition id="4071">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8601" from="656" to="655">
<condition id="4079">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8597" from="657" to="658">
<condition id="4072">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8600" from="657" to="656">
<condition id="4077">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8599" from="658" to="657">
<condition id="4075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8603" from="659" to="660">
<condition id="4083">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8611" from="659" to="664">
<condition id="4096">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8604" from="660" to="661">
<condition id="4085">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8610" from="660" to="659">
<condition id="4094">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8605" from="661" to="662">
<condition id="4086">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8609" from="661" to="660">
<condition id="4092">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8607" from="662" to="663">
<condition id="4088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8608" from="663" to="661">
<condition id="4090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8612" from="664" to="668">
<condition id="4097">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8613" from="664" to="665">
<condition id="4099">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8614" from="665" to="666">
<condition id="4100">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8618" from="665" to="664">
<condition id="4106">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8616" from="666" to="667">
<condition id="4102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8617" from="667" to="665">
<condition id="4104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8620" from="668" to="669">
<condition id="4109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8621" from="669" to="670">
<condition id="4111">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8632" from="669" to="676">
<condition id="4129">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8622" from="670" to="671">
<condition id="4113">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8631" from="670" to="669">
<condition id="4127">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8623" from="671" to="672">
<condition id="4115">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8630" from="671" to="670">
<condition id="4125">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8624" from="672" to="673">
<condition id="4116">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8629" from="672" to="671">
<condition id="4123">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8626" from="673" to="674">
<condition id="4118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8627" from="674" to="675">
<condition id="4119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8628" from="675" to="672">
<condition id="4121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8633" from="676" to="680">
<condition id="4130">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8634" from="676" to="677">
<condition id="4132">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8635" from="677" to="678">
<condition id="4133">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8639" from="677" to="676">
<condition id="4139">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8637" from="678" to="679">
<condition id="4135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8638" from="679" to="677">
<condition id="4137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8641" from="680" to="681">
<condition id="4142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8642" from="681" to="682">
<condition id="4144">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8650" from="681" to="686">
<condition id="4157">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8643" from="682" to="683">
<condition id="4146">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8649" from="682" to="681">
<condition id="4155">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8644" from="683" to="684">
<condition id="4147">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8648" from="683" to="682">
<condition id="4153">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8646" from="684" to="685">
<condition id="4149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8647" from="685" to="683">
<condition id="4151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8651" from="686" to="690">
<condition id="4158">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8652" from="686" to="687">
<condition id="4160">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8653" from="687" to="688">
<condition id="4161">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8657" from="687" to="686">
<condition id="4167">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8655" from="688" to="689">
<condition id="4163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8656" from="689" to="687">
<condition id="4165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8659" from="690" to="691">
<condition id="4170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8660" from="691" to="695">
<condition id="4171">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8661" from="691" to="692">
<condition id="4173">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8662" from="692" to="693">
<condition id="4175">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8667" from="692" to="691">
<condition id="4183">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8663" from="693" to="694">
<condition id="4176">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8666" from="693" to="692">
<condition id="4181">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8665" from="694" to="693">
<condition id="4179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8669" from="695" to="696">
<condition id="4185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8670" from="696" to="697">
<condition id="4186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8671" from="697" to="698">
<condition id="4187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8672" from="698" to="699">
<condition id="4188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8673" from="699" to="700">
<condition id="4190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8674" from="700" to="701">
<condition id="4192">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8675" from="701" to="702">
<condition id="4194">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8676" from="701" to="712">
<condition id="4193">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8678" from="702" to="703">
<condition id="4196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8679" from="703" to="704">
<condition id="4197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8680" from="704" to="705">
<condition id="4198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8681" from="705" to="706">
<condition id="4199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8682" from="706" to="707">
<condition id="4200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8683" from="707" to="708">
<condition id="4201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8684" from="708" to="709">
<condition id="4202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8685" from="709" to="710">
<condition id="4203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8686" from="710" to="711">
<condition id="4204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8687" from="711" to="701">
<condition id="4206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8689" from="712" to="713">
<condition id="4208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8690" from="713" to="714">
<condition id="4209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8691" from="714" to="715">
<condition id="4210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8692" from="715" to="716">
<condition id="4211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8693" from="716" to="717">
<condition id="4212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8694" from="717" to="718">
<condition id="4213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8695" from="718" to="700">
<condition id="4215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader673.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([3072 x float]* %image_r) nounwind, !map !349

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader673.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([648 x float]* %conv1_weight) nounwind, !map !354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader673.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([9720 x float]* %shuffle_conv_3x3) nounwind, !map !359

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader673.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([131904 x float]* %shuffle_conv_1x1) nounwind, !map !365

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader673.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([98304 x float]* %conv_last_weight) nounwind, !map !371

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader673.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([5120 x float]* %fc_weight) nounwind, !map !376

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader673.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap([3618 x float]* %bias) nounwind, !map !381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader673.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap([1000 x float]* %fc_output) nounwind, !map !387

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader673.preheader:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ShuffleNetV2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader673.preheader:9  br label %.preheader668

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="729" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader668:0  %i5 = phi i5 [ %i, %.preheader667.preheader ], [ 0, %.preheader673.preheader ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader668:1  %exitcond = icmp eq i5 %i5, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader668:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader668:3  %i = add i5 %i5, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader668:4  br i1 %exitcond, label %.preheader666.preheader, label %.preheader667.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
.preheader667.preheader:0  %tmp = zext i5 %i5 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader667.preheader:1  %bias_addr = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="12">
<![CDATA[
.preheader667.preheader:2  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.preheader666.preheader:0  br label %.preheader666

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="738" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="12">
<![CDATA[
.preheader667.preheader:2  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader667.preheader:3  %conv1_bias_addr = getelementptr inbounds [24 x float]* @conv1_bias, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="conv1_bias_addr"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader667.preheader:4  store float %bias_load, float* %conv1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader667.preheader:5  br label %.preheader668

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="742" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader666:0  %i7 = phi i10 [ %i_1, %0 ], [ 0, %.preheader666.preheader ]

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="10">
<![CDATA[
.preheader666:1  %i7_cast760_cast = zext i10 %i7 to i11

]]></Node>
<StgValue><ssdm name="i7_cast760_cast"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader666:2  %exitcond363 = icmp eq i10 %i7, -512

]]></Node>
<StgValue><ssdm name="exitcond363"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader666:3  %empty_277 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader666:4  %i_1 = add i10 %i7, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader666:5  br i1 %exitcond363, label %.preheader665.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_s = add i11 %i7_cast760_cast, -1000

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_cast = sext i11 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_125 = zext i12 %tmp_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_1 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="bias_addr_1"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_1 = load float* %bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.preheader665.preheader:0  br label %.preheader665

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="754" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_1 = load float* %bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_126 = zext i10 %i7 to i64

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %conv_last_bias_addr = getelementptr inbounds [512 x float]* @conv_last_bias, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="conv_last_bias_addr"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:7  store float %bias_load_1, float* %conv_last_bias_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader666

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader665:0  %i8 = phi i4 [ %i_2, %1 ], [ 0, %.preheader665.preheader ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="4">
<![CDATA[
.preheader665:1  %i8_cast758_cast = zext i4 %i8 to i10

]]></Node>
<StgValue><ssdm name="i8_cast758_cast"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader665:2  %exitcond362 = icmp eq i4 %i8, -6

]]></Node>
<StgValue><ssdm name="exitcond362"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader665:3  %empty_278 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader665:4  %i_2 = add i4 %i8, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader665:5  br i1 %exitcond362, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_127 = add i10 %i8_cast758_cast, -488

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="10">
<![CDATA[
:1  %tmp_179_cast = sext i10 %tmp_127 to i12

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_128 = zext i12 %tmp_179_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_2 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="bias_addr_2"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_2 = load float* %bias_addr_2, align 4

]]></Node>
<StgValue><ssdm name="bias_load_2"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @conv1([3072 x float]* %image_r, [648 x float]* %conv1_weight, [24 x float]* @conv1_bias, [24576 x float]* @conv1_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="771" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_2 = load float* %bias_addr_2, align 4

]]></Node>
<StgValue><ssdm name="bias_load_2"/></StgValue>
</operation>

<operation id="772" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="4">
<![CDATA[
:5  %tmp_129 = zext i4 %i8 to i64

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="773" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc_bias_addr = getelementptr inbounds [10 x float]* @fc_bias, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="fc_bias_addr"/></StgValue>
</operation>

<operation id="774" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store float %bias_load_2, float* %fc_bias_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader665

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="776" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @conv1([3072 x float]* %image_r, [648 x float]* %conv1_weight, [24 x float]* @conv1_bias, [24576 x float]* @conv1_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit739

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="778" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit739:0  %co9 = phi i5 [ 0, %2 ], [ %co, %.loopexit739.loopexit ]

]]></Node>
<StgValue><ssdm name="co9"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit739:1  %exitcond361 = icmp eq i5 %co9, -8

]]></Node>
<StgValue><ssdm name="exitcond361"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit739:2  %empty_279 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit739:3  %co = add i5 %co9, 1

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit739:4  br i1 %exitcond361, label %.preheader663.preheader, label %.preheader664.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader664.preheader:0  %tmp_210 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co9, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="10">
<![CDATA[
.preheader664.preheader:1  %p_shl275_cast = zext i10 %tmp_210 to i11

]]></Node>
<StgValue><ssdm name="p_shl275_cast"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader664.preheader:2  %tmp_212 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="8">
<![CDATA[
.preheader664.preheader:3  %p_shl276_cast = zext i8 %tmp_212 to i11

]]></Node>
<StgValue><ssdm name="p_shl276_cast"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader664.preheader:4  %tmp_213 = sub i11 %p_shl275_cast, %p_shl276_cast

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="11">
<![CDATA[
.preheader664.preheader:5  %tmp_387_cast = sext i11 %tmp_213 to i12

]]></Node>
<StgValue><ssdm name="tmp_387_cast"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.preheader664.preheader:6  br label %.preheader664

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader663.preheader:0  br label %.preheader663

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="791" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader664:0  %ci9 = phi i5 [ %ci, %3 ], [ 0, %.preheader664.preheader ]

]]></Node>
<StgValue><ssdm name="ci9"/></StgValue>
</operation>

<operation id="792" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader664:1  %exitcond360 = icmp eq i5 %ci9, -8

]]></Node>
<StgValue><ssdm name="exitcond360"/></StgValue>
</operation>

<operation id="793" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader664:2  %empty_280 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="794" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader664:3  %ci = add i5 %ci9, 1

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="795" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader664:4  br i1 %exitcond360, label %.loopexit739.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="5">
<![CDATA[
:0  %tmp_133_cast = zext i5 %ci9 to i12

]]></Node>
<StgValue><ssdm name="tmp_133_cast"/></StgValue>
</operation>

<operation id="797" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_217 = add i12 %tmp_387_cast, %tmp_133_cast

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="798" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_389_cast1 = sext i12 %tmp_217 to i64

]]></Node>
<StgValue><ssdm name="tmp_389_cast1"/></StgValue>
</operation>

<operation id="799" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffle_conv_1x1_add = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_389_cast1

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add"/></StgValue>
</operation>

<operation id="800" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="18">
<![CDATA[
:5  %shuffle_conv_1x1_loa = load float* %shuffle_conv_1x1_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa"/></StgValue>
</operation>

<operation id="801" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond360" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.loopexit739.loopexit:0  br label %.loopexit739

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="802" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights_24_24_1x1_ad = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_389_cast1

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="18">
<![CDATA[
:5  %shuffle_conv_1x1_loa = load float* %shuffle_conv_1x1_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store float %shuffle_conv_1x1_loa, float* %weights_24_24_1x1_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader664

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="806" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader663:0  %i3 = phi i5 [ %i_3, %4 ], [ 0, %.preheader663.preheader ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="807" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="5">
<![CDATA[
.preheader663:1  %i3_cast = zext i5 %i3 to i6

]]></Node>
<StgValue><ssdm name="i3_cast"/></StgValue>
</operation>

<operation id="808" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader663:2  %exitcond359 = icmp eq i5 %i3, -8

]]></Node>
<StgValue><ssdm name="exitcond359"/></StgValue>
</operation>

<operation id="809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader663:3  %empty_281 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="810" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader663:4  %i_3 = add i5 %i3, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="811" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader663:5  br i1 %exitcond359, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_130 = add i6 %i3_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="813" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_131 = zext i6 %tmp_130 to i64

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="814" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_3 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="bias_addr_3"/></StgValue>
</operation>

<operation id="815" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_3 = load float* %bias_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bias_load_3"/></StgValue>
</operation>

<operation id="816" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_32([576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="817" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_3 = load float* %bias_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bias_load_3"/></StgValue>
</operation>

<operation id="818" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_132 = zext i5 %i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="819" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="bias_24_addr"/></StgValue>
</operation>

<operation id="820" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_3, float* %bias_24_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader663

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="822" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_32([576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit738

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="824" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit738:0  %co12 = phi i5 [ 0, %5 ], [ %co_25, %.loopexit738.loopexit ]

]]></Node>
<StgValue><ssdm name="co12"/></StgValue>
</operation>

<operation id="825" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit738:1  %exitcond358 = icmp eq i5 %co12, -8

]]></Node>
<StgValue><ssdm name="exitcond358"/></StgValue>
</operation>

<operation id="826" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit738:2  %empty_282 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="827" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit738:3  %co_25 = add i5 %co12, 1

]]></Node>
<StgValue><ssdm name="co_25"/></StgValue>
</operation>

<operation id="828" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit738:4  br i1 %exitcond358, label %.preheader660.preheader, label %.preheader662.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="5">
<![CDATA[
.preheader662.preheader:0  %tmp_134_cast = zext i5 %co12 to i8

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="830" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader662.preheader:1  %tmp_218 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co12, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="831" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="7">
<![CDATA[
.preheader662.preheader:2  %p_shl277_cast = zext i7 %tmp_218 to i8

]]></Node>
<StgValue><ssdm name="p_shl277_cast"/></StgValue>
</operation>

<operation id="832" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader662.preheader:3  %tmp_222 = sub i8 %p_shl277_cast, %tmp_134_cast

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="833" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="8">
<![CDATA[
.preheader662.preheader:4  %tmp_406_cast = sext i8 %tmp_222 to i9

]]></Node>
<StgValue><ssdm name="tmp_406_cast"/></StgValue>
</operation>

<operation id="834" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.preheader662.preheader:5  br label %.preheader662

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond358" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.preheader660.preheader:0  br label %.preheader660

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="836" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader662:0  %w13 = phi i2 [ 0, %.preheader662.preheader ], [ %w, %.preheader662.loopexit ]

]]></Node>
<StgValue><ssdm name="w13"/></StgValue>
</operation>

<operation id="837" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader662:1  %exitcond357 = icmp eq i2 %w13, -1

]]></Node>
<StgValue><ssdm name="exitcond357"/></StgValue>
</operation>

<operation id="838" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader662:2  %empty_283 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="839" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader662:3  %w = add i2 %w13, 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="840" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader662:4  br i1 %exitcond357, label %.loopexit738.loopexit, label %.preheader661.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="2">
<![CDATA[
.preheader661.preheader:0  %tmp_138_cast = zext i2 %w13 to i9

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="842" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader661.preheader:1  %tmp_224 = add i9 %tmp_138_cast, %tmp_406_cast

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="843" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="9">
<![CDATA[
.preheader661.preheader:2  %tmp_409_cast1 = sext i9 %tmp_224 to i15

]]></Node>
<StgValue><ssdm name="tmp_409_cast1"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader661.preheader:3  %tmp_111 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_224, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="845" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="11">
<![CDATA[
.preheader661.preheader:4  %p_shl278_cast = sext i11 %tmp_111 to i15

]]></Node>
<StgValue><ssdm name="p_shl278_cast"/></StgValue>
</operation>

<operation id="846" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader661.preheader:5  %tmp_225 = sub i15 %p_shl278_cast, %tmp_409_cast1

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="847" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.preheader661.preheader:6  br label %.preheader661

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.loopexit738.loopexit:0  br label %.loopexit738

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="849" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader661:0  %h14 = phi i2 [ %h, %6 ], [ 0, %.preheader661.preheader ]

]]></Node>
<StgValue><ssdm name="h14"/></StgValue>
</operation>

<operation id="850" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader661:1  %exitcond356 = icmp eq i2 %h14, -1

]]></Node>
<StgValue><ssdm name="exitcond356"/></StgValue>
</operation>

<operation id="851" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader661:2  %empty_284 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="852" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader661:3  %h = add i2 %h14, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="853" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader661:4  br i1 %exitcond356, label %.preheader662.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="15" op_0_bw="2">
<![CDATA[
:0  %tmp_140_cast = zext i2 %h14 to i15

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="855" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_251 = add i15 %tmp_225, %tmp_140_cast

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="856" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_484_cast1 = zext i15 %tmp_251 to i64

]]></Node>
<StgValue><ssdm name="tmp_484_cast1"/></StgValue>
</operation>

<operation id="857" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffle_conv_3x3_add = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_484_cast1

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add"/></StgValue>
</operation>

<operation id="858" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffle_conv_3x3_loa = load float* %shuffle_conv_3x3_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa"/></StgValue>
</operation>

<operation id="859" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.preheader662.loopexit:0  br label %.preheader662

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="860" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights_24_1_3x3_add = getelementptr [216 x float]* @weights_24_1_3x3, i64 0, i64 %tmp_484_cast1

]]></Node>
<StgValue><ssdm name="weights_24_1_3x3_add"/></StgValue>
</operation>

<operation id="861" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffle_conv_3x3_loa = load float* %shuffle_conv_3x3_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa"/></StgValue>
</operation>

<operation id="862" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:6  store float %shuffle_conv_3x3_loa, float* %weights_24_1_3x3_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader661

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="864" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader660:0  %i4 = phi i5 [ %i_4, %7 ], [ 0, %.preheader660.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="865" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="5">
<![CDATA[
.preheader660:1  %i4_cast = zext i5 %i4 to i7

]]></Node>
<StgValue><ssdm name="i4_cast"/></StgValue>
</operation>

<operation id="866" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader660:2  %exitcond355 = icmp eq i5 %i4, -8

]]></Node>
<StgValue><ssdm name="exitcond355"/></StgValue>
</operation>

<operation id="867" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader660:3  %empty_285 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="868" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader660:4  %i_4 = add i5 %i4, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="869" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader660:5  br i1 %exitcond355, label %8, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_135 = add i7 %i4_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="871" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_136 = zext i7 %tmp_135 to i64

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="872" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_4 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="bias_addr_4"/></StgValue>
</operation>

<operation id="873" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_4 = load float* %bias_addr_4, align 4

]]></Node>
<StgValue><ssdm name="bias_load_4"/></StgValue>
</operation>

<operation id="874" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_32_strid([24576 x float]* @ShuffleConvs_0_Downs, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [6144 x float]* @buffer0_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="875" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_4 = load float* %bias_addr_4, align 4

]]></Node>
<StgValue><ssdm name="bias_load_4"/></StgValue>
</operation>

<operation id="876" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_137 = zext i5 %i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="877" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_1 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="bias_24_addr_1"/></StgValue>
</operation>

<operation id="878" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_4, float* %bias_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader660

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="880" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_32_strid([24576 x float]* @ShuffleConvs_0_Downs, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [6144 x float]* @buffer0_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit737

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="882" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit737:0  %co16 = phi i5 [ 0, %8 ], [ %co_26, %.loopexit737.loopexit ]

]]></Node>
<StgValue><ssdm name="co16"/></StgValue>
</operation>

<operation id="883" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="5">
<![CDATA[
.loopexit737:1  %co16_cast = zext i5 %co16 to i6

]]></Node>
<StgValue><ssdm name="co16_cast"/></StgValue>
</operation>

<operation id="884" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit737:2  %exitcond354 = icmp eq i5 %co16, -8

]]></Node>
<StgValue><ssdm name="exitcond354"/></StgValue>
</operation>

<operation id="885" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit737:3  %empty_286 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="886" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit737:4  %co_26 = add i5 %co16, 1

]]></Node>
<StgValue><ssdm name="co_26"/></StgValue>
</operation>

<operation id="887" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit737:5  br i1 %exitcond354, label %.preheader658.preheader, label %.preheader659.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader659.preheader:0  %tmp_139 = add i6 %co16_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="889" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader659.preheader:1  %tmp_227 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_139, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="890" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="11">
<![CDATA[
.preheader659.preheader:2  %p_shl281_cast = zext i11 %tmp_227 to i12

]]></Node>
<StgValue><ssdm name="p_shl281_cast"/></StgValue>
</operation>

<operation id="891" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader659.preheader:3  %tmp_228 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_139, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="892" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="9">
<![CDATA[
.preheader659.preheader:4  %p_shl282_cast = zext i9 %tmp_228 to i12

]]></Node>
<StgValue><ssdm name="p_shl282_cast"/></StgValue>
</operation>

<operation id="893" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader659.preheader:5  %tmp_238 = sub i12 %p_shl281_cast, %p_shl282_cast

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="894" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="12">
<![CDATA[
.preheader659.preheader:6  %tmp_440_cast = sext i12 %tmp_238 to i13

]]></Node>
<StgValue><ssdm name="tmp_440_cast"/></StgValue>
</operation>

<operation id="895" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader659.preheader:7  %tmp_245 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co16, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="896" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="10">
<![CDATA[
.preheader659.preheader:8  %p_shl279_cast = zext i10 %tmp_245 to i11

]]></Node>
<StgValue><ssdm name="p_shl279_cast"/></StgValue>
</operation>

<operation id="897" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader659.preheader:9  %tmp_246 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co16, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="898" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="8">
<![CDATA[
.preheader659.preheader:10  %p_shl280_cast = zext i8 %tmp_246 to i11

]]></Node>
<StgValue><ssdm name="p_shl280_cast"/></StgValue>
</operation>

<operation id="899" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader659.preheader:11  %tmp_248 = sub i11 %p_shl279_cast, %p_shl280_cast

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="900" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
.preheader659.preheader:12  br label %.preheader659

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.preheader658.preheader:0  br label %.preheader658

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="902" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader659:0  %ci10 = phi i5 [ %ci_11, %9 ], [ 0, %.preheader659.preheader ]

]]></Node>
<StgValue><ssdm name="ci10"/></StgValue>
</operation>

<operation id="903" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader659:1  %exitcond353 = icmp eq i5 %ci10, -8

]]></Node>
<StgValue><ssdm name="exitcond353"/></StgValue>
</operation>

<operation id="904" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader659:2  %empty_287 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="905" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader659:3  %ci_11 = add i5 %ci10, 1

]]></Node>
<StgValue><ssdm name="ci_11"/></StgValue>
</operation>

<operation id="906" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader659:4  br i1 %exitcond353, label %.loopexit737.loopexit, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_144_cast1 = zext i5 %ci10 to i11

]]></Node>
<StgValue><ssdm name="tmp_144_cast1"/></StgValue>
</operation>

<operation id="908" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="5">
<![CDATA[
:1  %tmp_144_cast = zext i5 %ci10 to i13

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="909" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_253 = add i13 %tmp_440_cast, %tmp_144_cast

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="910" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="13">
<![CDATA[
:3  %tmp_487_cast = sext i13 %tmp_253 to i64

]]></Node>
<StgValue><ssdm name="tmp_487_cast"/></StgValue>
</operation>

<operation id="911" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_1 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_487_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_1"/></StgValue>
</operation>

<operation id="912" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_263 = add i11 %tmp_248, %tmp_144_cast1

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="913" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_1 = load float* %shuffle_conv_1x1_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_1"/></StgValue>
</operation>

<operation id="914" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.loopexit737.loopexit:0  br label %.loopexit737

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="915" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_489_cast = sext i11 %tmp_263 to i64

]]></Node>
<StgValue><ssdm name="tmp_489_cast"/></StgValue>
</operation>

<operation id="916" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_1 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_489_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_1"/></StgValue>
</operation>

<operation id="917" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_1 = load float* %shuffle_conv_1x1_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_1"/></StgValue>
</operation>

<operation id="918" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_1, float* %weights_24_24_1x1_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="919" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader659

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="920" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader658:0  %i6 = phi i5 [ %i_5, %10 ], [ 0, %.preheader658.preheader ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="921" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="5">
<![CDATA[
.preheader658:1  %i6_cast = zext i5 %i6 to i7

]]></Node>
<StgValue><ssdm name="i6_cast"/></StgValue>
</operation>

<operation id="922" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader658:2  %exitcond352 = icmp eq i5 %i6, -8

]]></Node>
<StgValue><ssdm name="exitcond352"/></StgValue>
</operation>

<operation id="923" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader658:3  %empty_288 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="924" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader658:4  %i_5 = add i5 %i6, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="925" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader658:5  br i1 %exitcond352, label %11, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_141 = add i7 %i6_cast, -56

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="927" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_142 = zext i7 %tmp_141 to i64

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="928" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_5 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="bias_addr_5"/></StgValue>
</operation>

<operation id="929" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_5 = load float* %bias_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bias_load_5"/></StgValue>
</operation>

<operation id="930" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond352" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="931" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_5 = load float* %bias_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bias_load_5"/></StgValue>
</operation>

<operation id="932" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_143 = zext i5 %i6 to i64

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="933" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_2 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="bias_24_addr_2"/></StgValue>
</operation>

<operation id="934" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_5, float* %bias_24_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader658

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="936" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="937" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_24_l([6144 x float]* @buffer1_1_24_16x16, [12288 x float]* @downsampleunit0_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="938" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_24_l([6144 x float]* @buffer1_1_24_16x16, [12288 x float]* @downsampleunit0_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit736

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="940" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit736:0  %co19 = phi i5 [ 0, %11 ], [ %co_27, %.loopexit736.loopexit ]

]]></Node>
<StgValue><ssdm name="co19"/></StgValue>
</operation>

<operation id="941" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="5">
<![CDATA[
.loopexit736:1  %co19_cast = zext i5 %co19 to i6

]]></Node>
<StgValue><ssdm name="co19_cast"/></StgValue>
</operation>

<operation id="942" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit736:2  %exitcond351 = icmp eq i5 %co19, -8

]]></Node>
<StgValue><ssdm name="exitcond351"/></StgValue>
</operation>

<operation id="943" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit736:3  %empty_289 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="944" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit736:4  %co_27 = add i5 %co19, 1

]]></Node>
<StgValue><ssdm name="co_27"/></StgValue>
</operation>

<operation id="945" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit736:5  br i1 %exitcond351, label %.preheader655.preheader, label %.preheader657.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader657.preheader:0  %tmp_145 = add i6 %co19_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="947" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="6">
<![CDATA[
.preheader657.preheader:1  %tmp_146_cast = zext i6 %tmp_145 to i9

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="948" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader657.preheader:2  %tmp_270 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_145, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="949" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="8">
<![CDATA[
.preheader657.preheader:3  %p_shl284_cast = zext i8 %tmp_270 to i9

]]></Node>
<StgValue><ssdm name="p_shl284_cast"/></StgValue>
</operation>

<operation id="950" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader657.preheader:4  %tmp_271 = sub i9 %p_shl284_cast, %tmp_146_cast

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="951" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="5">
<![CDATA[
.preheader657.preheader:5  %tmp_147_cast = zext i5 %co19 to i8

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="952" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader657.preheader:6  %tmp_273 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co19, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="953" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="7">
<![CDATA[
.preheader657.preheader:7  %p_shl283_cast = zext i7 %tmp_273 to i8

]]></Node>
<StgValue><ssdm name="p_shl283_cast"/></StgValue>
</operation>

<operation id="954" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader657.preheader:8  %tmp_276 = sub i8 %p_shl283_cast, %tmp_147_cast

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="955" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="8">
<![CDATA[
.preheader657.preheader:9  %tmp_526_cast = sext i8 %tmp_276 to i9

]]></Node>
<StgValue><ssdm name="tmp_526_cast"/></StgValue>
</operation>

<operation id="956" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.preheader657.preheader:10  br label %.preheader657

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
.preheader655.preheader:0  br label %.preheader655

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="958" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader657:0  %w20 = phi i2 [ 0, %.preheader657.preheader ], [ %w_25, %.preheader657.loopexit ]

]]></Node>
<StgValue><ssdm name="w20"/></StgValue>
</operation>

<operation id="959" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader657:1  %exitcond350 = icmp eq i2 %w20, -1

]]></Node>
<StgValue><ssdm name="exitcond350"/></StgValue>
</operation>

<operation id="960" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader657:2  %empty_290 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="961" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader657:3  %w_25 = add i2 %w20, 1

]]></Node>
<StgValue><ssdm name="w_25"/></StgValue>
</operation>

<operation id="962" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader657:4  br i1 %exitcond350, label %.loopexit736.loopexit, label %.preheader656.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="2">
<![CDATA[
.preheader656.preheader:0  %tmp_151_cast = zext i2 %w20 to i9

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="964" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader656.preheader:1  %tmp_278 = add i9 %tmp_271, %tmp_151_cast

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="965" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="15" op_0_bw="9">
<![CDATA[
.preheader656.preheader:2  %tmp_534_cast = sext i9 %tmp_278 to i15

]]></Node>
<StgValue><ssdm name="tmp_534_cast"/></StgValue>
</operation>

<operation id="966" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader656.preheader:3  %tmp_112 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_278, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="967" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="15" op_0_bw="11">
<![CDATA[
.preheader656.preheader:4  %p_shl286_cast = sext i11 %tmp_112 to i15

]]></Node>
<StgValue><ssdm name="p_shl286_cast"/></StgValue>
</operation>

<operation id="968" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader656.preheader:5  %tmp_290 = sub i15 %p_shl286_cast, %tmp_534_cast

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="969" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader656.preheader:6  %tmp_291 = add i9 %tmp_526_cast, %tmp_151_cast

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="970" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader656.preheader:7  %tmp_113 = shl i9 %tmp_291, 2

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="971" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader656.preheader:8  %tmp_293 = sub i9 %tmp_113, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="972" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
.preheader656.preheader:9  br label %.preheader656

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
.loopexit736.loopexit:0  br label %.loopexit736

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="974" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader656:0  %h21 = phi i2 [ %h_25, %12 ], [ 0, %.preheader656.preheader ]

]]></Node>
<StgValue><ssdm name="h21"/></StgValue>
</operation>

<operation id="975" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader656:1  %exitcond349 = icmp eq i2 %h21, -1

]]></Node>
<StgValue><ssdm name="exitcond349"/></StgValue>
</operation>

<operation id="976" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader656:2  %empty_291 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="977" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader656:3  %h_25 = add i2 %h21, 1

]]></Node>
<StgValue><ssdm name="h_25"/></StgValue>
</operation>

<operation id="978" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader656:4  br i1 %exitcond349, label %.preheader657.loopexit, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="979" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="2">
<![CDATA[
:0  %tmp_153_cast1 = zext i2 %h21 to i9

]]></Node>
<StgValue><ssdm name="tmp_153_cast1"/></StgValue>
</operation>

<operation id="980" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="2">
<![CDATA[
:1  %tmp_153_cast = zext i2 %h21 to i15

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="981" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_319 = add i15 %tmp_290, %tmp_153_cast

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="982" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_609_cast = zext i15 %tmp_319 to i64

]]></Node>
<StgValue><ssdm name="tmp_609_cast"/></StgValue>
</operation>

<operation id="983" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_3x3_add_1 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_609_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_1"/></StgValue>
</operation>

<operation id="984" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_330 = add i9 %tmp_293, %tmp_153_cast1

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="985" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_1 = load float* %shuffle_conv_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_1"/></StgValue>
</operation>

<operation id="986" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
.preheader657.loopexit:0  br label %.preheader657

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="987" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_626_cast = zext i9 %tmp_330 to i64

]]></Node>
<StgValue><ssdm name="tmp_626_cast"/></StgValue>
</operation>

<operation id="988" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_1_3x3_add_1 = getelementptr [216 x float]* @weights_24_1_3x3, i64 0, i64 %tmp_626_cast

]]></Node>
<StgValue><ssdm name="weights_24_1_3x3_add_1"/></StgValue>
</operation>

<operation id="989" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_1 = load float* %shuffle_conv_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_1"/></StgValue>
</operation>

<operation id="990" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store float %shuffle_conv_3x3_loa_1, float* %weights_24_1_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader656

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="992" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader655:0  %i9 = phi i5 [ %i_6, %13 ], [ 0, %.preheader655.preheader ]

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="993" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader655:1  %exitcond348 = icmp eq i5 %i9, -8

]]></Node>
<StgValue><ssdm name="exitcond348"/></StgValue>
</operation>

<operation id="994" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader655:2  %empty_292 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="995" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader655:3  %i_6 = add i5 %i9, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="996" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader655:4  br i1 %exitcond348, label %14, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:0  %tmp_148 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %i9)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="998" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="6">
<![CDATA[
:1  %tmp_203_cast = sext i6 %tmp_148 to i7

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="999" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_149 = zext i7 %tmp_203_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1000" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_6 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="bias_addr_6"/></StgValue>
</operation>

<operation id="1001" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_6 = load float* %bias_addr_6, align 4

]]></Node>
<StgValue><ssdm name="bias_load_6"/></StgValue>
</operation>

<operation id="1002" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_32_strid([24576 x float]* @conv1_output, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [6144 x float]* @buffer0_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1003" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_6 = load float* %bias_addr_6, align 4

]]></Node>
<StgValue><ssdm name="bias_load_6"/></StgValue>
</operation>

<operation id="1004" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="5">
<![CDATA[
:5  %tmp_150 = zext i5 %i9 to i64

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1005" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bias_24_addr_3 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="bias_24_addr_3"/></StgValue>
</operation>

<operation id="1006" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store float %bias_load_6, float* %bias_24_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader655

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1008" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_32_strid([24576 x float]* @conv1_output, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [6144 x float]* @buffer0_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1010" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit735:0  %co23 = phi i5 [ 0, %14 ], [ %co_28, %.loopexit735.loopexit ]

]]></Node>
<StgValue><ssdm name="co23"/></StgValue>
</operation>

<operation id="1011" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="5">
<![CDATA[
.loopexit735:1  %co23_cast = zext i5 %co23 to i7

]]></Node>
<StgValue><ssdm name="co23_cast"/></StgValue>
</operation>

<operation id="1012" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit735:2  %exitcond347 = icmp eq i5 %co23, -8

]]></Node>
<StgValue><ssdm name="exitcond347"/></StgValue>
</operation>

<operation id="1013" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit735:3  %empty_293 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="1014" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit735:4  %co_28 = add i5 %co23, 1

]]></Node>
<StgValue><ssdm name="co_28"/></StgValue>
</operation>

<operation id="1015" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit735:5  br i1 %exitcond347, label %.preheader653.preheader, label %.preheader654.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader654.preheader:0  %tmp_152 = add i7 %co23_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1017" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader654.preheader:1  %tmp_294 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_152, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1018" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="12">
<![CDATA[
.preheader654.preheader:2  %p_shl289_cast = zext i12 %tmp_294 to i13

]]></Node>
<StgValue><ssdm name="p_shl289_cast"/></StgValue>
</operation>

<operation id="1019" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader654.preheader:3  %tmp_304 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_152, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1020" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="13" op_0_bw="10">
<![CDATA[
.preheader654.preheader:4  %p_shl290_cast = zext i10 %tmp_304 to i13

]]></Node>
<StgValue><ssdm name="p_shl290_cast"/></StgValue>
</operation>

<operation id="1021" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader654.preheader:5  %tmp_311 = sub i13 %p_shl289_cast, %p_shl290_cast

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1022" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="13">
<![CDATA[
.preheader654.preheader:6  %tmp_587_cast = sext i13 %tmp_311 to i14

]]></Node>
<StgValue><ssdm name="tmp_587_cast"/></StgValue>
</operation>

<operation id="1023" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader654.preheader:7  %tmp_312 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co23, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1024" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="10">
<![CDATA[
.preheader654.preheader:8  %p_shl287_cast = zext i10 %tmp_312 to i11

]]></Node>
<StgValue><ssdm name="p_shl287_cast"/></StgValue>
</operation>

<operation id="1025" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader654.preheader:9  %tmp_314 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co23, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1026" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="8">
<![CDATA[
.preheader654.preheader:10  %p_shl288_cast = zext i8 %tmp_314 to i11

]]></Node>
<StgValue><ssdm name="p_shl288_cast"/></StgValue>
</operation>

<operation id="1027" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader654.preheader:11  %tmp_317 = sub i11 %p_shl287_cast, %p_shl288_cast

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1028" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
.preheader654.preheader:12  br label %.preheader654

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond347" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
.preheader653.preheader:0  br label %.preheader653

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1030" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader654:0  %ci12 = phi i5 [ %ci_13, %15 ], [ 0, %.preheader654.preheader ]

]]></Node>
<StgValue><ssdm name="ci12"/></StgValue>
</operation>

<operation id="1031" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader654:1  %exitcond346 = icmp eq i5 %ci12, -8

]]></Node>
<StgValue><ssdm name="exitcond346"/></StgValue>
</operation>

<operation id="1032" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader654:2  %empty_294 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="1033" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader654:3  %ci_13 = add i5 %ci12, 1

]]></Node>
<StgValue><ssdm name="ci_13"/></StgValue>
</operation>

<operation id="1034" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader654:4  br i1 %exitcond346, label %.loopexit735.loopexit, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_157_cast1 = zext i5 %ci12 to i11

]]></Node>
<StgValue><ssdm name="tmp_157_cast1"/></StgValue>
</operation>

<operation id="1036" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_157_cast = zext i5 %ci12 to i14

]]></Node>
<StgValue><ssdm name="tmp_157_cast"/></StgValue>
</operation>

<operation id="1037" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_332 = add i14 %tmp_587_cast, %tmp_157_cast

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1038" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_634_cast1 = sext i14 %tmp_332 to i64

]]></Node>
<StgValue><ssdm name="tmp_634_cast1"/></StgValue>
</operation>

<operation id="1039" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_2 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_634_cast1

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_2"/></StgValue>
</operation>

<operation id="1040" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_333 = add i11 %tmp_317, %tmp_157_cast1

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1041" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_2 = load float* %shuffle_conv_1x1_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_2"/></StgValue>
</operation>

<operation id="1042" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
.loopexit735.loopexit:0  br label %.loopexit735

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1043" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_637_cast = sext i11 %tmp_333 to i64

]]></Node>
<StgValue><ssdm name="tmp_637_cast"/></StgValue>
</operation>

<operation id="1044" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_2 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_637_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_2"/></StgValue>
</operation>

<operation id="1045" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_2 = load float* %shuffle_conv_1x1_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_2"/></StgValue>
</operation>

<operation id="1046" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_2, float* %weights_24_24_1x1_ad_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader654

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1048" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader653:0  %i10 = phi i5 [ %i_7, %16 ], [ 0, %.preheader653.preheader ]

]]></Node>
<StgValue><ssdm name="i10"/></StgValue>
</operation>

<operation id="1049" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="5">
<![CDATA[
.preheader653:1  %i10_cast = zext i5 %i10 to i8

]]></Node>
<StgValue><ssdm name="i10_cast"/></StgValue>
</operation>

<operation id="1050" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader653:2  %exitcond345 = icmp eq i5 %i10, -8

]]></Node>
<StgValue><ssdm name="exitcond345"/></StgValue>
</operation>

<operation id="1051" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader653:3  %empty_295 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="1052" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader653:4  %i_7 = add i5 %i10, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="1053" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader653:5  br i1 %exitcond345, label %17, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_154 = add i8 %i10_cast, 120

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1055" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_155 = zext i8 %tmp_154 to i64

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1056" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_7 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="bias_addr_7"/></StgValue>
</operation>

<operation id="1057" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_7 = load float* %bias_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bias_load_7"/></StgValue>
</operation>

<operation id="1058" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1059" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_7 = load float* %bias_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bias_load_7"/></StgValue>
</operation>

<operation id="1060" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_156 = zext i5 %i10 to i64

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1061" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_4 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_156

]]></Node>
<StgValue><ssdm name="bias_24_addr_4"/></StgValue>
</operation>

<operation id="1062" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_7, float* %bias_24_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader653

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1064" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1065" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_24_r([6144 x float]* @buffer1_1_24_16x16, [12288 x float]* @downsampleunit0_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1066" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_24_r([6144 x float]* @buffer1_1_24_16x16, [12288 x float]* @downsampleunit0_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1068" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit734:0  %co26 = phi i5 [ 0, %17 ], [ %co_29, %.loopexit734.loopexit ]

]]></Node>
<StgValue><ssdm name="co26"/></StgValue>
</operation>

<operation id="1069" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="5">
<![CDATA[
.loopexit734:1  %co26_cast = zext i5 %co26 to i6

]]></Node>
<StgValue><ssdm name="co26_cast"/></StgValue>
</operation>

<operation id="1070" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit734:2  %exitcond344 = icmp eq i5 %co26, -8

]]></Node>
<StgValue><ssdm name="exitcond344"/></StgValue>
</operation>

<operation id="1071" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit734:3  %empty_296 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="1072" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit734:4  %co_29 = add i5 %co26, 1

]]></Node>
<StgValue><ssdm name="co_29"/></StgValue>
</operation>

<operation id="1073" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit734:5  br i1 %exitcond344, label %.preheader650.preheader, label %.preheader652.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader652.preheader:0  %tmp_158 = add i6 %co26_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1075" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader652.preheader:1  %tmp_334 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_158, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1076" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="10">
<![CDATA[
.preheader652.preheader:2  %tmp_640_cast = zext i10 %tmp_334 to i11

]]></Node>
<StgValue><ssdm name="tmp_640_cast"/></StgValue>
</operation>

<operation id="1077" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader652.preheader:3  %tmp_336 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co26, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1078" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="9">
<![CDATA[
.preheader652.preheader:4  %tmp_659_cast = zext i9 %tmp_336 to i10

]]></Node>
<StgValue><ssdm name="tmp_659_cast"/></StgValue>
</operation>

<operation id="1079" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
.preheader652.preheader:5  br label %.preheader652

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
.preheader650.preheader:0  br label %.preheader650

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1081" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader652:0  %h26 = phi i5 [ 0, %.preheader652.preheader ], [ %h_27, %.preheader652.loopexit ]

]]></Node>
<StgValue><ssdm name="h26"/></StgValue>
</operation>

<operation id="1082" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader652:1  %exitcond343 = icmp eq i5 %h26, -16

]]></Node>
<StgValue><ssdm name="exitcond343"/></StgValue>
</operation>

<operation id="1083" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader652:2  %empty_297 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="1084" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader652:3  %h_27 = add i5 %h26, 1

]]></Node>
<StgValue><ssdm name="h_27"/></StgValue>
</operation>

<operation id="1085" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader652:4  br i1 %exitcond343, label %.loopexit734.loopexit, label %.preheader651.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="5">
<![CDATA[
.preheader651.preheader:0  %tmp_160_cast1 = zext i5 %h26 to i11

]]></Node>
<StgValue><ssdm name="tmp_160_cast1"/></StgValue>
</operation>

<operation id="1087" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="5">
<![CDATA[
.preheader651.preheader:1  %tmp_160_cast = zext i5 %h26 to i10

]]></Node>
<StgValue><ssdm name="tmp_160_cast"/></StgValue>
</operation>

<operation id="1088" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader651.preheader:2  %tmp_362 = add i10 %tmp_160_cast, %tmp_659_cast

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1089" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader651.preheader:3  %tmp_734_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_362, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_734_cast"/></StgValue>
</operation>

<operation id="1090" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader651.preheader:4  %tmp_373 = add i11 %tmp_160_cast1, %tmp_640_cast

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1091" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader651.preheader:5  %tmp_754_cast1 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_373, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_754_cast1"/></StgValue>
</operation>

<operation id="1092" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
.preheader651.preheader:6  br label %.preheader651

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
.loopexit734.loopexit:0  br label %.loopexit734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1094" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader651:0  %w26 = phi i5 [ %w_27, %18 ], [ 0, %.preheader651.preheader ]

]]></Node>
<StgValue><ssdm name="w26"/></StgValue>
</operation>

<operation id="1095" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader651:1  %exitcond342 = icmp eq i5 %w26, -16

]]></Node>
<StgValue><ssdm name="exitcond342"/></StgValue>
</operation>

<operation id="1096" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader651:2  %empty_298 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="1097" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader651:3  %w_27 = add i5 %w26, 1

]]></Node>
<StgValue><ssdm name="w_27"/></StgValue>
</operation>

<operation id="1098" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader651:4  br i1 %exitcond342, label %.preheader652.loopexit, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_165_cast1 = zext i5 %w26 to i15

]]></Node>
<StgValue><ssdm name="tmp_165_cast1"/></StgValue>
</operation>

<operation id="1100" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_165_cast = zext i5 %w26 to i14

]]></Node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="1101" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_377 = add i14 %tmp_734_cast, %tmp_165_cast

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1102" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_378 = add i15 %tmp_754_cast1, %tmp_165_cast1

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1103" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_800_cast = zext i15 %tmp_378 to i64

]]></Node>
<StgValue><ssdm name="tmp_800_cast"/></StgValue>
</operation>

<operation id="1104" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %downsampleunit0_outp = getelementptr [12288 x float]* @downsampleunit0_outp, i64 0, i64 %tmp_800_cast

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp"/></StgValue>
</operation>

<operation id="1105" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="14">
<![CDATA[
:8  %downsampleunit0_outp_1 = load float* %downsampleunit0_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp_1"/></StgValue>
</operation>

<operation id="1106" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
.preheader652.loopexit:0  br label %.preheader652

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1107" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_799_cast1 = zext i14 %tmp_377 to i64

]]></Node>
<StgValue><ssdm name="tmp_799_cast1"/></StgValue>
</operation>

<operation id="1108" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_24_16x16_a = getelementptr [6144 x float]* @buffer0_1_24_16x16, i64 0, i64 %tmp_799_cast1

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_a"/></StgValue>
</operation>

<operation id="1109" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="14">
<![CDATA[
:8  %downsampleunit0_outp_1 = load float* %downsampleunit0_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp_1"/></StgValue>
</operation>

<operation id="1110" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %downsampleunit0_outp_1, float* %buffer0_1_24_16x16_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader651

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1112" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader650:0  %co29 = phi i5 [ %co_30, %.preheader650.loopexit ], [ 0, %.preheader650.preheader ]

]]></Node>
<StgValue><ssdm name="co29"/></StgValue>
</operation>

<operation id="1113" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="5">
<![CDATA[
.preheader650:1  %co29_cast = zext i5 %co29 to i7

]]></Node>
<StgValue><ssdm name="co29_cast"/></StgValue>
</operation>

<operation id="1114" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader650:2  %exitcond341 = icmp eq i5 %co29, -8

]]></Node>
<StgValue><ssdm name="exitcond341"/></StgValue>
</operation>

<operation id="1115" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader650:3  %empty_299 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="1116" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader650:4  %co_30 = add i5 %co29, 1

]]></Node>
<StgValue><ssdm name="co_30"/></StgValue>
</operation>

<operation id="1117" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader650:5  br i1 %exitcond341, label %.preheader648.preheader, label %.preheader649.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1118" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader649.preheader:0  %tmp_159 = add i7 %co29_cast, -56

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1119" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader649.preheader:1  %tmp_337 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_159, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1120" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="13" op_0_bw="12">
<![CDATA[
.preheader649.preheader:2  %p_shl293_cast = zext i12 %tmp_337 to i13

]]></Node>
<StgValue><ssdm name="p_shl293_cast"/></StgValue>
</operation>

<operation id="1121" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader649.preheader:3  %tmp_347 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_159, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1122" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="13" op_0_bw="10">
<![CDATA[
.preheader649.preheader:4  %p_shl294_cast = zext i10 %tmp_347 to i13

]]></Node>
<StgValue><ssdm name="p_shl294_cast"/></StgValue>
</operation>

<operation id="1123" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader649.preheader:5  %tmp_354 = sub i13 %p_shl293_cast, %p_shl294_cast

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1124" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="13">
<![CDATA[
.preheader649.preheader:6  %tmp_687_cast = sext i13 %tmp_354 to i14

]]></Node>
<StgValue><ssdm name="tmp_687_cast"/></StgValue>
</operation>

<operation id="1125" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader649.preheader:7  %tmp_355 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co29, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1126" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="10">
<![CDATA[
.preheader649.preheader:8  %p_shl291_cast = zext i10 %tmp_355 to i11

]]></Node>
<StgValue><ssdm name="p_shl291_cast"/></StgValue>
</operation>

<operation id="1127" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader649.preheader:9  %tmp_357 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co29, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1128" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="11" op_0_bw="8">
<![CDATA[
.preheader649.preheader:10  %p_shl292_cast = zext i8 %tmp_357 to i11

]]></Node>
<StgValue><ssdm name="p_shl292_cast"/></StgValue>
</operation>

<operation id="1129" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader649.preheader:11  %tmp_360 = sub i11 %p_shl291_cast, %p_shl292_cast

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1130" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
.preheader649.preheader:12  br label %.preheader649

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
.preheader648.preheader:0  br label %.preheader648

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1132" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader649:0  %ci14 = phi i5 [ %ci_15, %19 ], [ 0, %.preheader649.preheader ]

]]></Node>
<StgValue><ssdm name="ci14"/></StgValue>
</operation>

<operation id="1133" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader649:1  %exitcond340 = icmp eq i5 %ci14, -8

]]></Node>
<StgValue><ssdm name="exitcond340"/></StgValue>
</operation>

<operation id="1134" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader649:2  %empty_300 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="1135" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader649:3  %ci_15 = add i5 %ci14, 1

]]></Node>
<StgValue><ssdm name="ci_15"/></StgValue>
</operation>

<operation id="1136" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader649:4  br i1 %exitcond340, label %.preheader650.loopexit, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1137" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_164_cast1 = zext i5 %ci14 to i11

]]></Node>
<StgValue><ssdm name="tmp_164_cast1"/></StgValue>
</operation>

<operation id="1138" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_164_cast = zext i5 %ci14 to i14

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="1139" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_375 = add i14 %tmp_687_cast, %tmp_164_cast

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1140" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_778_cast = sext i14 %tmp_375 to i64

]]></Node>
<StgValue><ssdm name="tmp_778_cast"/></StgValue>
</operation>

<operation id="1141" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_3 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_778_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_3"/></StgValue>
</operation>

<operation id="1142" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_376 = add i11 %tmp_360, %tmp_164_cast1

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1143" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_3 = load float* %shuffle_conv_1x1_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_3"/></StgValue>
</operation>

<operation id="1144" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond340" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
.preheader650.loopexit:0  br label %.preheader650

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1145" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_781_cast = sext i11 %tmp_376 to i64

]]></Node>
<StgValue><ssdm name="tmp_781_cast"/></StgValue>
</operation>

<operation id="1146" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_3 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_781_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_3"/></StgValue>
</operation>

<operation id="1147" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_3 = load float* %shuffle_conv_1x1_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_3"/></StgValue>
</operation>

<operation id="1148" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_3, float* %weights_24_24_1x1_ad_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1149" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader649

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1150" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader648:0  %i11 = phi i5 [ %i_8, %20 ], [ 0, %.preheader648.preheader ]

]]></Node>
<StgValue><ssdm name="i11"/></StgValue>
</operation>

<operation id="1151" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="5">
<![CDATA[
.preheader648:1  %i11_cast = zext i5 %i11 to i8

]]></Node>
<StgValue><ssdm name="i11_cast"/></StgValue>
</operation>

<operation id="1152" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader648:2  %exitcond339 = icmp eq i5 %i11, -8

]]></Node>
<StgValue><ssdm name="exitcond339"/></StgValue>
</operation>

<operation id="1153" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader648:3  %empty_301 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="1154" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader648:4  %i_8 = add i5 %i11, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="1155" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader648:5  br i1 %exitcond339, label %21, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1156" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_161 = add i8 %i11_cast, -112

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1157" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_162 = zext i8 %tmp_161 to i64

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1158" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_8 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_162

]]></Node>
<StgValue><ssdm name="bias_addr_8"/></StgValue>
</operation>

<operation id="1159" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_8 = load float* %bias_addr_8, align 4

]]></Node>
<StgValue><ssdm name="bias_load_8"/></StgValue>
</operation>

<operation id="1160" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1161" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_8 = load float* %bias_addr_8, align 4

]]></Node>
<StgValue><ssdm name="bias_load_8"/></StgValue>
</operation>

<operation id="1162" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_163 = zext i5 %i11 to i64

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1163" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_5 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_163

]]></Node>
<StgValue><ssdm name="bias_24_addr_5"/></StgValue>
</operation>

<operation id="1164" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_8, float* %bias_24_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1165" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader648

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1166" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1168" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit733:0  %co31 = phi i5 [ 0, %21 ], [ %co_32, %.loopexit733.loopexit ]

]]></Node>
<StgValue><ssdm name="co31"/></StgValue>
</operation>

<operation id="1169" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="5">
<![CDATA[
.loopexit733:1  %co31_cast = zext i5 %co31 to i7

]]></Node>
<StgValue><ssdm name="co31_cast"/></StgValue>
</operation>

<operation id="1170" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit733:2  %exitcond338 = icmp eq i5 %co31, -8

]]></Node>
<StgValue><ssdm name="exitcond338"/></StgValue>
</operation>

<operation id="1171" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit733:3  %empty_302 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="1172" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit733:4  %co_32 = add i5 %co31, 1

]]></Node>
<StgValue><ssdm name="co_32"/></StgValue>
</operation>

<operation id="1173" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit733:5  br i1 %exitcond338, label %.preheader645.preheader, label %.preheader647.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1174" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader647.preheader:0  %tmp_166 = add i7 %co31_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1175" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="7">
<![CDATA[
.preheader647.preheader:1  %tmp_167_cast = zext i7 %tmp_166 to i10

]]></Node>
<StgValue><ssdm name="tmp_167_cast"/></StgValue>
</operation>

<operation id="1176" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader647.preheader:2  %tmp_380 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_166, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1177" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="9">
<![CDATA[
.preheader647.preheader:3  %p_shl296_cast = zext i9 %tmp_380 to i10

]]></Node>
<StgValue><ssdm name="p_shl296_cast"/></StgValue>
</operation>

<operation id="1178" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader647.preheader:4  %tmp_381 = sub i10 %p_shl296_cast, %tmp_167_cast

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="1179" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="5">
<![CDATA[
.preheader647.preheader:5  %tmp_168_cast = zext i5 %co31 to i8

]]></Node>
<StgValue><ssdm name="tmp_168_cast"/></StgValue>
</operation>

<operation id="1180" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader647.preheader:6  %tmp_384 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co31, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1181" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="7">
<![CDATA[
.preheader647.preheader:7  %p_shl295_cast = zext i7 %tmp_384 to i8

]]></Node>
<StgValue><ssdm name="p_shl295_cast"/></StgValue>
</operation>

<operation id="1182" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader647.preheader:8  %tmp_387 = sub i8 %p_shl295_cast, %tmp_168_cast

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="1183" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="8">
<![CDATA[
.preheader647.preheader:9  %tmp_828_cast = sext i8 %tmp_387 to i9

]]></Node>
<StgValue><ssdm name="tmp_828_cast"/></StgValue>
</operation>

<operation id="1184" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
.preheader647.preheader:10  br label %.preheader647

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1185" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
.preheader645.preheader:0  br label %.preheader645

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1186" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader647:0  %w28 = phi i2 [ 0, %.preheader647.preheader ], [ %w_29, %.preheader647.loopexit ]

]]></Node>
<StgValue><ssdm name="w28"/></StgValue>
</operation>

<operation id="1187" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader647:1  %exitcond337 = icmp eq i2 %w28, -1

]]></Node>
<StgValue><ssdm name="exitcond337"/></StgValue>
</operation>

<operation id="1188" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader647:2  %empty_303 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="1189" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader647:3  %w_29 = add i2 %w28, 1

]]></Node>
<StgValue><ssdm name="w_29"/></StgValue>
</operation>

<operation id="1190" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader647:4  br i1 %exitcond337, label %.loopexit733.loopexit, label %.preheader646.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1191" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="2">
<![CDATA[
.preheader646.preheader:0  %tmp_172_cast1 = zext i2 %w28 to i9

]]></Node>
<StgValue><ssdm name="tmp_172_cast1"/></StgValue>
</operation>

<operation id="1192" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="2">
<![CDATA[
.preheader646.preheader:1  %tmp_172_cast = zext i2 %w28 to i10

]]></Node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="1193" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader646.preheader:2  %tmp_389 = add i10 %tmp_381, %tmp_172_cast

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1194" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="15" op_0_bw="10">
<![CDATA[
.preheader646.preheader:3  %tmp_845_cast = sext i10 %tmp_389 to i15

]]></Node>
<StgValue><ssdm name="tmp_845_cast"/></StgValue>
</operation>

<operation id="1195" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader646.preheader:4  %tmp_114 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_389, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1196" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="15" op_0_bw="12">
<![CDATA[
.preheader646.preheader:5  %p_shl298_cast = sext i12 %tmp_114 to i15

]]></Node>
<StgValue><ssdm name="p_shl298_cast"/></StgValue>
</operation>

<operation id="1197" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader646.preheader:6  %tmp_390 = sub i15 %p_shl298_cast, %tmp_845_cast

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1198" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader646.preheader:7  %tmp_395 = add i9 %tmp_828_cast, %tmp_172_cast1

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1199" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader646.preheader:8  %tmp_115 = shl i9 %tmp_395, 2

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1200" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader646.preheader:9  %tmp_402 = sub i9 %tmp_115, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="1201" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
.preheader646.preheader:10  br label %.preheader646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
.loopexit733.loopexit:0  br label %.loopexit733

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1203" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader646:0  %h28 = phi i2 [ %h_29, %22 ], [ 0, %.preheader646.preheader ]

]]></Node>
<StgValue><ssdm name="h28"/></StgValue>
</operation>

<operation id="1204" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader646:1  %exitcond336 = icmp eq i2 %h28, -1

]]></Node>
<StgValue><ssdm name="exitcond336"/></StgValue>
</operation>

<operation id="1205" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader646:2  %empty_304 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="1206" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader646:3  %h_29 = add i2 %h28, 1

]]></Node>
<StgValue><ssdm name="h_29"/></StgValue>
</operation>

<operation id="1207" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader646:4  br i1 %exitcond336, label %.preheader647.loopexit, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="2">
<![CDATA[
:0  %tmp_173_cast1 = zext i2 %h28 to i9

]]></Node>
<StgValue><ssdm name="tmp_173_cast1"/></StgValue>
</operation>

<operation id="1209" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="15" op_0_bw="2">
<![CDATA[
:1  %tmp_173_cast = zext i2 %h28 to i15

]]></Node>
<StgValue><ssdm name="tmp_173_cast"/></StgValue>
</operation>

<operation id="1210" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_426 = add i15 %tmp_390, %tmp_173_cast

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="1211" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_945_cast = zext i15 %tmp_426 to i64

]]></Node>
<StgValue><ssdm name="tmp_945_cast"/></StgValue>
</operation>

<operation id="1212" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_3x3_add_2 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_945_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_2"/></StgValue>
</operation>

<operation id="1213" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_427 = add i9 %tmp_402, %tmp_173_cast1

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="1214" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond336" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_2 = load float* %shuffle_conv_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_2"/></StgValue>
</operation>

<operation id="1215" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
.preheader647.loopexit:0  br label %.preheader647

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1216" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_953_cast = zext i9 %tmp_427 to i64

]]></Node>
<StgValue><ssdm name="tmp_953_cast"/></StgValue>
</operation>

<operation id="1217" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_1_3x3_add_2 = getelementptr [216 x float]* @weights_24_1_3x3, i64 0, i64 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weights_24_1_3x3_add_2"/></StgValue>
</operation>

<operation id="1218" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_2 = load float* %shuffle_conv_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_2"/></StgValue>
</operation>

<operation id="1219" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store float %shuffle_conv_3x3_loa_2, float* %weights_24_1_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1221" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader645:0  %i12 = phi i5 [ %i_9, %23 ], [ 0, %.preheader645.preheader ]

]]></Node>
<StgValue><ssdm name="i12"/></StgValue>
</operation>

<operation id="1222" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="5">
<![CDATA[
.preheader645:1  %i12_cast = zext i5 %i12 to i8

]]></Node>
<StgValue><ssdm name="i12_cast"/></StgValue>
</operation>

<operation id="1223" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader645:2  %exitcond335 = icmp eq i5 %i12, -8

]]></Node>
<StgValue><ssdm name="exitcond335"/></StgValue>
</operation>

<operation id="1224" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader645:3  %empty_305 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="1225" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader645:4  %i_9 = add i5 %i12, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="1226" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader645:5  br i1 %exitcond335, label %24, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1227" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_169 = add i8 %i12_cast, -88

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1228" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_170 = zext i8 %tmp_169 to i64

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1229" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_9 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_170

]]></Node>
<StgValue><ssdm name="bias_addr_9"/></StgValue>
</operation>

<operation id="1230" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_9 = load float* %bias_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bias_load_9"/></StgValue>
</operation>

<operation id="1231" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([6144 x float]* @buffer1_1_24_16x16, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [6144 x float]* @buffer0_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1232" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_9 = load float* %bias_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bias_load_9"/></StgValue>
</operation>

<operation id="1233" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_171 = zext i5 %i12 to i64

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1234" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_6 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_171

]]></Node>
<StgValue><ssdm name="bias_24_addr_6"/></StgValue>
</operation>

<operation id="1235" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_9, float* %bias_24_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader645

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1237" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([6144 x float]* @buffer1_1_24_16x16, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [6144 x float]* @buffer0_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit732

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1239" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit732:0  %co33 = phi i5 [ 0, %24 ], [ %co_34, %.loopexit732.loopexit ]

]]></Node>
<StgValue><ssdm name="co33"/></StgValue>
</operation>

<operation id="1240" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit732:1  %exitcond334 = icmp eq i5 %co33, -8

]]></Node>
<StgValue><ssdm name="exitcond334"/></StgValue>
</operation>

<operation id="1241" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit732:2  %empty_306 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="1242" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit732:3  %co_34 = add i5 %co33, 1

]]></Node>
<StgValue><ssdm name="co_34"/></StgValue>
</operation>

<operation id="1243" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit732:4  br i1 %exitcond334, label %.preheader643.preheader, label %.preheader644.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader644.preheader:0  %tmp_403 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i5(i1 true, i5 %co33, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1245" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="11">
<![CDATA[
.preheader644.preheader:1  %tmp_405 = sext i11 %tmp_403 to i12

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="1246" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="13" op_0_bw="12">
<![CDATA[
.preheader644.preheader:2  %p_shl301_cast = zext i12 %tmp_405 to i13

]]></Node>
<StgValue><ssdm name="p_shl301_cast"/></StgValue>
</operation>

<operation id="1247" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="5" op_3_bw="3">
<![CDATA[
.preheader644.preheader:3  %tmp_406 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i5.i3(i1 true, i5 %co33, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="1248" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="9">
<![CDATA[
.preheader644.preheader:4  %tmp_409 = sext i9 %tmp_406 to i10

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="1249" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="13" op_0_bw="10">
<![CDATA[
.preheader644.preheader:5  %p_shl302_cast = zext i10 %tmp_409 to i13

]]></Node>
<StgValue><ssdm name="p_shl302_cast"/></StgValue>
</operation>

<operation id="1250" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader644.preheader:6  %tmp_410 = sub i13 %p_shl301_cast, %p_shl302_cast

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1251" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="13">
<![CDATA[
.preheader644.preheader:7  %tmp_908_cast = sext i13 %tmp_410 to i14

]]></Node>
<StgValue><ssdm name="tmp_908_cast"/></StgValue>
</operation>

<operation id="1252" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader644.preheader:8  %tmp_412 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co33, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1253" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="10">
<![CDATA[
.preheader644.preheader:9  %p_shl299_cast = zext i10 %tmp_412 to i11

]]></Node>
<StgValue><ssdm name="p_shl299_cast"/></StgValue>
</operation>

<operation id="1254" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader644.preheader:10  %tmp_423 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co33, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="1255" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="8">
<![CDATA[
.preheader644.preheader:11  %p_shl300_cast = zext i8 %tmp_423 to i11

]]></Node>
<StgValue><ssdm name="p_shl300_cast"/></StgValue>
</operation>

<operation id="1256" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader644.preheader:12  %tmp_425 = sub i11 %p_shl299_cast, %p_shl300_cast

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="1257" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
.preheader644.preheader:13  br label %.preheader644

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
.preheader643.preheader:0  br label %.preheader643

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1259" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader644:0  %ci16 = phi i5 [ %ci_17, %25 ], [ 0, %.preheader644.preheader ]

]]></Node>
<StgValue><ssdm name="ci16"/></StgValue>
</operation>

<operation id="1260" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader644:1  %exitcond333 = icmp eq i5 %ci16, -8

]]></Node>
<StgValue><ssdm name="exitcond333"/></StgValue>
</operation>

<operation id="1261" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader644:2  %empty_307 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="1262" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader644:3  %ci_17 = add i5 %ci16, 1

]]></Node>
<StgValue><ssdm name="ci_17"/></StgValue>
</operation>

<operation id="1263" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader644:4  br i1 %exitcond333, label %.loopexit732.loopexit, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_177_cast1 = zext i5 %ci16 to i11

]]></Node>
<StgValue><ssdm name="tmp_177_cast1"/></StgValue>
</operation>

<operation id="1265" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_177_cast = zext i5 %ci16 to i14

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="1266" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_428 = add i14 %tmp_908_cast, %tmp_177_cast

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="1267" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_956_cast = sext i14 %tmp_428 to i64

]]></Node>
<StgValue><ssdm name="tmp_956_cast"/></StgValue>
</operation>

<operation id="1268" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_4 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_956_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_4"/></StgValue>
</operation>

<operation id="1269" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_430 = add i11 %tmp_425, %tmp_177_cast1

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="1270" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_4 = load float* %shuffle_conv_1x1_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_4"/></StgValue>
</operation>

<operation id="1271" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
.loopexit732.loopexit:0  br label %.loopexit732

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1272" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_959_cast = sext i11 %tmp_430 to i64

]]></Node>
<StgValue><ssdm name="tmp_959_cast"/></StgValue>
</operation>

<operation id="1273" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_4 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_959_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_4"/></StgValue>
</operation>

<operation id="1274" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_4 = load float* %shuffle_conv_1x1_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_4"/></StgValue>
</operation>

<operation id="1275" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_4, float* %weights_24_24_1x1_ad_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1276" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader644

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1277" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader643:0  %i13 = phi i5 [ %i_14, %26 ], [ 0, %.preheader643.preheader ]

]]></Node>
<StgValue><ssdm name="i13"/></StgValue>
</operation>

<operation id="1278" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader643:1  %exitcond332 = icmp eq i5 %i13, -8

]]></Node>
<StgValue><ssdm name="exitcond332"/></StgValue>
</operation>

<operation id="1279" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader643:2  %empty_308 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="1280" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader643:3  %i_14 = add i5 %i13, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="1281" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader643:4  br i1 %exitcond332, label %27, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1282" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:0  %tmp_174 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 -2, i5 %i13)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1283" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="7">
<![CDATA[
:1  %tmp_238_cast = sext i7 %tmp_174 to i8

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="1284" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_175 = zext i8 %tmp_238_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1285" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_10 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_175

]]></Node>
<StgValue><ssdm name="bias_addr_10"/></StgValue>
</operation>

<operation id="1286" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_10 = load float* %bias_addr_10, align 4

]]></Node>
<StgValue><ssdm name="bias_load_10"/></StgValue>
</operation>

<operation id="1287" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1288" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_10 = load float* %bias_addr_10, align 4

]]></Node>
<StgValue><ssdm name="bias_load_10"/></StgValue>
</operation>

<operation id="1289" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="5">
<![CDATA[
:5  %tmp_176 = zext i5 %i13 to i64

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1290" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bias_24_addr_7 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_176

]]></Node>
<StgValue><ssdm name="bias_24_addr_7"/></StgValue>
</operation>

<operation id="1291" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store float %bias_load_10, float* %bias_24_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader643

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1293" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit731

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1295" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit731:0  %co35 = phi i5 [ 0, %27 ], [ %co_36, %.loopexit731.loopexit ]

]]></Node>
<StgValue><ssdm name="co35"/></StgValue>
</operation>

<operation id="1296" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit731:1  %exitcond331 = icmp eq i5 %co35, -8

]]></Node>
<StgValue><ssdm name="exitcond331"/></StgValue>
</operation>

<operation id="1297" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit731:2  %empty_309 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="1298" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit731:3  %co_36 = add i5 %co35, 1

]]></Node>
<StgValue><ssdm name="co_36"/></StgValue>
</operation>

<operation id="1299" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit731:4  br i1 %exitcond331, label %29, label %.preheader642.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1300" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader642.preheader:0  %tmp_431 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co35, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="1301" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="9">
<![CDATA[
.preheader642.preheader:1  %tmp_961_cast = zext i9 %tmp_431 to i10

]]></Node>
<StgValue><ssdm name="tmp_961_cast"/></StgValue>
</operation>

<operation id="1302" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
.preheader642.preheader:2  br label %.preheader642

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1303" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24([6144 x float]* @buffer0_1_24_16x16, [12288 x float]* @shuffleunit0_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1304" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader642:0  %h30 = phi i5 [ 0, %.preheader642.preheader ], [ %h_31, %.preheader642.loopexit ]

]]></Node>
<StgValue><ssdm name="h30"/></StgValue>
</operation>

<operation id="1305" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader642:1  %exitcond330 = icmp eq i5 %h30, -16

]]></Node>
<StgValue><ssdm name="exitcond330"/></StgValue>
</operation>

<operation id="1306" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader642:2  %empty_310 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="1307" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader642:3  %h_31 = add i5 %h30, 1

]]></Node>
<StgValue><ssdm name="h_31"/></StgValue>
</operation>

<operation id="1308" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader642:4  br i1 %exitcond330, label %.loopexit731.loopexit, label %.preheader641.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="5">
<![CDATA[
.preheader641.preheader:0  %tmp_179_cast1 = zext i5 %h30 to i10

]]></Node>
<StgValue><ssdm name="tmp_179_cast1"/></StgValue>
</operation>

<operation id="1310" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader641.preheader:1  %tmp_439 = add i10 %tmp_961_cast, %tmp_179_cast1

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="1311" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader641.preheader:2  %tmp_116 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_439, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1312" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="15" op_0_bw="14">
<![CDATA[
.preheader641.preheader:3  %tmp_968_cast = zext i14 %tmp_116 to i15

]]></Node>
<StgValue><ssdm name="tmp_968_cast"/></StgValue>
</operation>

<operation id="1313" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
.preheader641.preheader:4  br label %.preheader641

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1314" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
.loopexit731.loopexit:0  br label %.loopexit731

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1315" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader641:0  %w30 = phi i5 [ %w_31, %28 ], [ 0, %.preheader641.preheader ]

]]></Node>
<StgValue><ssdm name="w30"/></StgValue>
</operation>

<operation id="1316" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader641:1  %exitcond329 = icmp eq i5 %w30, -16

]]></Node>
<StgValue><ssdm name="exitcond329"/></StgValue>
</operation>

<operation id="1317" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader641:2  %empty_311 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="1318" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader641:3  %w_31 = add i5 %w30, 1

]]></Node>
<StgValue><ssdm name="w_31"/></StgValue>
</operation>

<operation id="1319" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader641:4  br i1 %exitcond329, label %.preheader642.loopexit, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1320" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_182_cast = zext i5 %w30 to i15

]]></Node>
<StgValue><ssdm name="tmp_182_cast"/></StgValue>
</operation>

<operation id="1321" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_462 = add i15 %tmp_968_cast, %tmp_182_cast

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="1322" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_981_cast1 = zext i15 %tmp_462 to i64

]]></Node>
<StgValue><ssdm name="tmp_981_cast1"/></StgValue>
</operation>

<operation id="1323" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %downsampleunit0_outp_2 = getelementptr [12288 x float]* @downsampleunit0_outp, i64 0, i64 %tmp_981_cast1

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp_2"/></StgValue>
</operation>

<operation id="1324" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="14">
<![CDATA[
:5  %downsampleunit0_outp_3 = load float* %downsampleunit0_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp_3"/></StgValue>
</operation>

<operation id="1325" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
.preheader642.loopexit:0  br label %.preheader642

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1326" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_24_16x16_a_1 = getelementptr [6144 x float]* @buffer0_1_24_16x16, i64 0, i64 %tmp_981_cast1

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_a_1"/></StgValue>
</operation>

<operation id="1327" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="14">
<![CDATA[
:5  %downsampleunit0_outp_3 = load float* %downsampleunit0_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit0_outp_3"/></StgValue>
</operation>

<operation id="1328" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %downsampleunit0_outp_3, float* %buffer0_1_24_16x16_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader641

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1330" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24([6144 x float]* @buffer0_1_24_16x16, [12288 x float]* @shuffleunit0_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1331" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit730

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1332" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit730:0  %co36 = phi i5 [ 0, %29 ], [ %co_37, %.loopexit730.loopexit ]

]]></Node>
<StgValue><ssdm name="co36"/></StgValue>
</operation>

<operation id="1333" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="6" op_0_bw="5">
<![CDATA[
.loopexit730:1  %co36_cast = zext i5 %co36 to i6

]]></Node>
<StgValue><ssdm name="co36_cast"/></StgValue>
</operation>

<operation id="1334" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit730:2  %exitcond328 = icmp eq i5 %co36, -8

]]></Node>
<StgValue><ssdm name="exitcond328"/></StgValue>
</operation>

<operation id="1335" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit730:3  %empty_312 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="1336" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit730:4  %co_37 = add i5 %co36, 1

]]></Node>
<StgValue><ssdm name="co_37"/></StgValue>
</operation>

<operation id="1337" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit730:5  br i1 %exitcond328, label %.preheader638.preheader, label %.preheader640.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1338" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader640.preheader:0  %tmp_178 = add i6 %co36_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1339" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader640.preheader:1  %tmp_434 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_178, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="1340" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="11" op_0_bw="10">
<![CDATA[
.preheader640.preheader:2  %tmp_963_cast1 = zext i10 %tmp_434 to i11

]]></Node>
<StgValue><ssdm name="tmp_963_cast1"/></StgValue>
</operation>

<operation id="1341" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader640.preheader:3  %tmp_437 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co36, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1342" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="9">
<![CDATA[
.preheader640.preheader:4  %tmp_965_cast = zext i9 %tmp_437 to i10

]]></Node>
<StgValue><ssdm name="tmp_965_cast"/></StgValue>
</operation>

<operation id="1343" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
.preheader640.preheader:5  br label %.preheader640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1344" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
.preheader638.preheader:0  br label %.preheader638

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1345" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader640:0  %h31 = phi i5 [ 0, %.preheader640.preheader ], [ %h_32, %.preheader640.loopexit ]

]]></Node>
<StgValue><ssdm name="h31"/></StgValue>
</operation>

<operation id="1346" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader640:1  %exitcond327 = icmp eq i5 %h31, -16

]]></Node>
<StgValue><ssdm name="exitcond327"/></StgValue>
</operation>

<operation id="1347" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader640:2  %empty_313 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="1348" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader640:3  %h_32 = add i5 %h31, 1

]]></Node>
<StgValue><ssdm name="h_32"/></StgValue>
</operation>

<operation id="1349" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader640:4  br i1 %exitcond327, label %.loopexit730.loopexit, label %.preheader639.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1350" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="11" op_0_bw="5">
<![CDATA[
.preheader639.preheader:0  %tmp_181_cast1 = zext i5 %h31 to i11

]]></Node>
<StgValue><ssdm name="tmp_181_cast1"/></StgValue>
</operation>

<operation id="1351" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="10" op_0_bw="5">
<![CDATA[
.preheader639.preheader:1  %tmp_181_cast = zext i5 %h31 to i10

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="1352" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader639.preheader:2  %tmp_459 = add i10 %tmp_181_cast, %tmp_965_cast

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="1353" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader639.preheader:3  %tmp_977_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_459, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_977_cast"/></StgValue>
</operation>

<operation id="1354" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader639.preheader:4  %tmp_460 = add i11 %tmp_181_cast1, %tmp_963_cast1

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="1355" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader639.preheader:5  %tmp_980_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_460, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_980_cast"/></StgValue>
</operation>

<operation id="1356" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0">
<![CDATA[
.preheader639.preheader:6  br label %.preheader639

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
.loopexit730.loopexit:0  br label %.loopexit730

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1358" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader639:0  %w32 = phi i5 [ %w_33, %30 ], [ 0, %.preheader639.preheader ]

]]></Node>
<StgValue><ssdm name="w32"/></StgValue>
</operation>

<operation id="1359" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader639:1  %exitcond326 = icmp eq i5 %w32, -16

]]></Node>
<StgValue><ssdm name="exitcond326"/></StgValue>
</operation>

<operation id="1360" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader639:2  %empty_314 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="1361" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader639:3  %w_33 = add i5 %w32, 1

]]></Node>
<StgValue><ssdm name="w_33"/></StgValue>
</operation>

<operation id="1362" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader639:4  br i1 %exitcond326, label %.preheader640.loopexit, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1363" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_187_cast1 = zext i5 %w32 to i15

]]></Node>
<StgValue><ssdm name="tmp_187_cast1"/></StgValue>
</operation>

<operation id="1364" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_187_cast = zext i5 %w32 to i14

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="1365" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_476 = add i14 %tmp_977_cast, %tmp_187_cast

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="1366" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_477 = add i15 %tmp_980_cast, %tmp_187_cast1

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="1367" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_985_cast1 = zext i15 %tmp_477 to i64

]]></Node>
<StgValue><ssdm name="tmp_985_cast1"/></StgValue>
</operation>

<operation id="1368" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %shuffleunit0_0_outpu = getelementptr [12288 x float]* @shuffleunit0_0_outpu, i64 0, i64 %tmp_985_cast1

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu"/></StgValue>
</operation>

<operation id="1369" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit0_0_outpu_1 = load float* %shuffleunit0_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu_1"/></StgValue>
</operation>

<operation id="1370" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
.preheader640.loopexit:0  br label %.preheader640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1371" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_984_cast = zext i14 %tmp_476 to i64

]]></Node>
<StgValue><ssdm name="tmp_984_cast"/></StgValue>
</operation>

<operation id="1372" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_24_16x16_a_2 = getelementptr [6144 x float]* @buffer0_1_24_16x16, i64 0, i64 %tmp_984_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_a_2"/></StgValue>
</operation>

<operation id="1373" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit0_0_outpu_1 = load float* %shuffleunit0_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu_1"/></StgValue>
</operation>

<operation id="1374" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit0_0_outpu_1, float* %buffer0_1_24_16x16_a_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1375" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader639

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1376" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader638:0  %co38 = phi i5 [ %co_39, %.preheader638.loopexit ], [ 0, %.preheader638.preheader ]

]]></Node>
<StgValue><ssdm name="co38"/></StgValue>
</operation>

<operation id="1377" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="5">
<![CDATA[
.preheader638:1  %co38_cast = zext i5 %co38 to i8

]]></Node>
<StgValue><ssdm name="co38_cast"/></StgValue>
</operation>

<operation id="1378" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader638:2  %exitcond325 = icmp eq i5 %co38, -8

]]></Node>
<StgValue><ssdm name="exitcond325"/></StgValue>
</operation>

<operation id="1379" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader638:3  %empty_315 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="1380" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader638:4  %co_39 = add i5 %co38, 1

]]></Node>
<StgValue><ssdm name="co_39"/></StgValue>
</operation>

<operation id="1381" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader638:5  br i1 %exitcond325, label %.preheader636.preheader, label %.preheader637.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader637.preheader:0  %tmp_180 = add i8 %co38_cast, 120

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1383" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader637.preheader:1  %tmp_440 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_180, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="1384" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="14" op_0_bw="13">
<![CDATA[
.preheader637.preheader:2  %p_shl305_cast = zext i13 %tmp_440 to i14

]]></Node>
<StgValue><ssdm name="p_shl305_cast"/></StgValue>
</operation>

<operation id="1385" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader637.preheader:3  %tmp_445 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_180, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="1386" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="14" op_0_bw="11">
<![CDATA[
.preheader637.preheader:4  %p_shl306_cast = zext i11 %tmp_445 to i14

]]></Node>
<StgValue><ssdm name="p_shl306_cast"/></StgValue>
</operation>

<operation id="1387" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader637.preheader:5  %tmp_452 = sub i14 %p_shl305_cast, %p_shl306_cast

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="1388" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="15" op_0_bw="14">
<![CDATA[
.preheader637.preheader:6  %tmp_971_cast = sext i14 %tmp_452 to i15

]]></Node>
<StgValue><ssdm name="tmp_971_cast"/></StgValue>
</operation>

<operation id="1389" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader637.preheader:7  %tmp_453 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co38, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="1390" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="11" op_0_bw="10">
<![CDATA[
.preheader637.preheader:8  %p_shl303_cast = zext i10 %tmp_453 to i11

]]></Node>
<StgValue><ssdm name="p_shl303_cast"/></StgValue>
</operation>

<operation id="1391" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader637.preheader:9  %tmp_455 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co38, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="1392" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="8">
<![CDATA[
.preheader637.preheader:10  %p_shl304_cast = zext i8 %tmp_455 to i11

]]></Node>
<StgValue><ssdm name="p_shl304_cast"/></StgValue>
</operation>

<operation id="1393" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader637.preheader:11  %tmp_456 = sub i11 %p_shl303_cast, %p_shl304_cast

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="1394" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
.preheader637.preheader:12  br label %.preheader637

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1395" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond325" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
.preheader636.preheader:0  br label %.preheader636

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1396" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader637:0  %ci18 = phi i5 [ %ci_19, %31 ], [ 0, %.preheader637.preheader ]

]]></Node>
<StgValue><ssdm name="ci18"/></StgValue>
</operation>

<operation id="1397" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader637:1  %exitcond324 = icmp eq i5 %ci18, -8

]]></Node>
<StgValue><ssdm name="exitcond324"/></StgValue>
</operation>

<operation id="1398" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader637:2  %empty_316 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="1399" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader637:3  %ci_19 = add i5 %ci18, 1

]]></Node>
<StgValue><ssdm name="ci_19"/></StgValue>
</operation>

<operation id="1400" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader637:4  br i1 %exitcond324, label %.preheader638.loopexit, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_186_cast1 = zext i5 %ci18 to i11

]]></Node>
<StgValue><ssdm name="tmp_186_cast1"/></StgValue>
</operation>

<operation id="1402" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="15" op_0_bw="5">
<![CDATA[
:1  %tmp_186_cast = zext i5 %ci18 to i15

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="1403" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_473 = add i15 %tmp_971_cast, %tmp_186_cast

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="1404" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_982_cast = sext i15 %tmp_473 to i64

]]></Node>
<StgValue><ssdm name="tmp_982_cast"/></StgValue>
</operation>

<operation id="1405" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_5 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_982_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_5"/></StgValue>
</operation>

<operation id="1406" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_475 = add i11 %tmp_456, %tmp_186_cast1

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="1407" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_5 = load float* %shuffle_conv_1x1_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_5"/></StgValue>
</operation>

<operation id="1408" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
.preheader638.loopexit:0  br label %.preheader638

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1409" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_983_cast = sext i11 %tmp_475 to i64

]]></Node>
<StgValue><ssdm name="tmp_983_cast"/></StgValue>
</operation>

<operation id="1410" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_5 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_983_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_5"/></StgValue>
</operation>

<operation id="1411" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_5 = load float* %shuffle_conv_1x1_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_5"/></StgValue>
</operation>

<operation id="1412" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_5, float* %weights_24_24_1x1_ad_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader637

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1414" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader636:0  %i15 = phi i5 [ %i_16, %32 ], [ 0, %.preheader636.preheader ]

]]></Node>
<StgValue><ssdm name="i15"/></StgValue>
</operation>

<operation id="1415" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="7" op_0_bw="5">
<![CDATA[
.preheader636:1  %i15_cast706_cast = zext i5 %i15 to i7

]]></Node>
<StgValue><ssdm name="i15_cast706_cast"/></StgValue>
</operation>

<operation id="1416" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader636:2  %exitcond323 = icmp eq i5 %i15, -8

]]></Node>
<StgValue><ssdm name="exitcond323"/></StgValue>
</operation>

<operation id="1417" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader636:3  %empty_317 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="1418" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader636:4  %i_16 = add i5 %i15, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="1419" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader636:5  br i1 %exitcond323, label %33, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1420" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_183 = add i7 %i15_cast706_cast, -40

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1421" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="7">
<![CDATA[
:1  %tmp_251_cast = sext i7 %tmp_183 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="1422" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_184 = zext i8 %tmp_251_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1423" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_11 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_184

]]></Node>
<StgValue><ssdm name="bias_addr_11"/></StgValue>
</operation>

<operation id="1424" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_11 = load float* %bias_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bias_load_11"/></StgValue>
</operation>

<operation id="1425" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1426" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_11 = load float* %bias_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bias_load_11"/></StgValue>
</operation>

<operation id="1427" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="5">
<![CDATA[
:5  %tmp_185 = zext i5 %i15 to i64

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1428" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bias_24_addr_8 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_185

]]></Node>
<StgValue><ssdm name="bias_24_addr_8"/></StgValue>
</operation>

<operation id="1429" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store float %bias_load_11, float* %bias_24_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader636

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1431" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1432" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit729

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1433" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit729:0  %co40 = phi i5 [ 0, %33 ], [ %co_41, %.loopexit729.loopexit ]

]]></Node>
<StgValue><ssdm name="co40"/></StgValue>
</operation>

<operation id="1434" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="5">
<![CDATA[
.loopexit729:1  %co41_cast = zext i5 %co40 to i7

]]></Node>
<StgValue><ssdm name="co41_cast"/></StgValue>
</operation>

<operation id="1435" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit729:2  %exitcond322 = icmp eq i5 %co40, -8

]]></Node>
<StgValue><ssdm name="exitcond322"/></StgValue>
</operation>

<operation id="1436" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit729:3  %empty_318 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="1437" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit729:4  %co_41 = add i5 %co40, 1

]]></Node>
<StgValue><ssdm name="co_41"/></StgValue>
</operation>

<operation id="1438" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit729:5  br i1 %exitcond322, label %.preheader633.preheader, label %.preheader635.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1439" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader635.preheader:0  %tmp_188 = add i7 %co41_cast, -56

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1440" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="7">
<![CDATA[
.preheader635.preheader:1  %tmp_189_cast = zext i7 %tmp_188 to i10

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="1441" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader635.preheader:2  %tmp_478 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_188, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="1442" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="9">
<![CDATA[
.preheader635.preheader:3  %p_shl308_cast = zext i9 %tmp_478 to i10

]]></Node>
<StgValue><ssdm name="p_shl308_cast"/></StgValue>
</operation>

<operation id="1443" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader635.preheader:4  %tmp_480 = sub i10 %p_shl308_cast, %tmp_189_cast

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="1444" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="5">
<![CDATA[
.preheader635.preheader:5  %tmp_190_cast = zext i5 %co40 to i8

]]></Node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="1445" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader635.preheader:6  %tmp_481 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co40, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1446" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="7">
<![CDATA[
.preheader635.preheader:7  %p_shl307_cast = zext i7 %tmp_481 to i8

]]></Node>
<StgValue><ssdm name="p_shl307_cast"/></StgValue>
</operation>

<operation id="1447" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader635.preheader:8  %tmp_484 = sub i8 %p_shl307_cast, %tmp_190_cast

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="1448" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="9" op_0_bw="8">
<![CDATA[
.preheader635.preheader:9  %tmp_989_cast1 = sext i8 %tmp_484 to i9

]]></Node>
<StgValue><ssdm name="tmp_989_cast1"/></StgValue>
</operation>

<operation id="1449" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
.preheader635.preheader:10  br label %.preheader635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1450" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="exitcond322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
.preheader633.preheader:0  br label %.preheader633

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1451" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader635:0  %w34 = phi i2 [ 0, %.preheader635.preheader ], [ %w_35, %.preheader635.loopexit ]

]]></Node>
<StgValue><ssdm name="w34"/></StgValue>
</operation>

<operation id="1452" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader635:1  %exitcond321 = icmp eq i2 %w34, -1

]]></Node>
<StgValue><ssdm name="exitcond321"/></StgValue>
</operation>

<operation id="1453" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader635:2  %empty_319 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="1454" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader635:3  %w_35 = add i2 %w34, 1

]]></Node>
<StgValue><ssdm name="w_35"/></StgValue>
</operation>

<operation id="1455" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader635:4  br i1 %exitcond321, label %.loopexit729.loopexit, label %.preheader634.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1456" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="2">
<![CDATA[
.preheader634.preheader:0  %tmp_194_cast1 = zext i2 %w34 to i9

]]></Node>
<StgValue><ssdm name="tmp_194_cast1"/></StgValue>
</operation>

<operation id="1457" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="2">
<![CDATA[
.preheader634.preheader:1  %tmp_194_cast = zext i2 %w34 to i10

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="1458" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader634.preheader:2  %tmp_487 = add i10 %tmp_480, %tmp_194_cast

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="1459" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="15" op_0_bw="10">
<![CDATA[
.preheader634.preheader:3  %tmp_990_cast = sext i10 %tmp_487 to i15

]]></Node>
<StgValue><ssdm name="tmp_990_cast"/></StgValue>
</operation>

<operation id="1460" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader634.preheader:4  %tmp_117 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_487, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1461" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="15" op_0_bw="12">
<![CDATA[
.preheader634.preheader:5  %p_shl310_cast = sext i12 %tmp_117 to i15

]]></Node>
<StgValue><ssdm name="p_shl310_cast"/></StgValue>
</operation>

<operation id="1462" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader634.preheader:6  %tmp_489 = sub i15 %p_shl310_cast, %tmp_990_cast

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="1463" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader634.preheader:7  %tmp_490 = add i9 %tmp_989_cast1, %tmp_194_cast1

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="1464" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader634.preheader:8  %tmp_118 = shl i9 %tmp_490, 2

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1465" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader634.preheader:9  %tmp_495 = sub i9 %tmp_118, %tmp_490

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="1466" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
.preheader634.preheader:10  br label %.preheader634

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
.loopexit729.loopexit:0  br label %.loopexit729

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1468" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader634:0  %h33 = phi i2 [ %h_34, %34 ], [ 0, %.preheader634.preheader ]

]]></Node>
<StgValue><ssdm name="h33"/></StgValue>
</operation>

<operation id="1469" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader634:1  %exitcond320 = icmp eq i2 %h33, -1

]]></Node>
<StgValue><ssdm name="exitcond320"/></StgValue>
</operation>

<operation id="1470" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader634:2  %empty_320 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="1471" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader634:3  %h_34 = add i2 %h33, 1

]]></Node>
<StgValue><ssdm name="h_34"/></StgValue>
</operation>

<operation id="1472" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader634:4  br i1 %exitcond320, label %.preheader635.loopexit, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1473" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="9" op_0_bw="2">
<![CDATA[
:0  %tmp_196_cast1 = zext i2 %h33 to i9

]]></Node>
<StgValue><ssdm name="tmp_196_cast1"/></StgValue>
</operation>

<operation id="1474" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="15" op_0_bw="2">
<![CDATA[
:1  %tmp_196_cast = zext i2 %h33 to i15

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="1475" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_512 = add i15 %tmp_489, %tmp_196_cast

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="1476" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1002_cast = zext i15 %tmp_512 to i64

]]></Node>
<StgValue><ssdm name="tmp_1002_cast"/></StgValue>
</operation>

<operation id="1477" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_3x3_add_3 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1002_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_3"/></StgValue>
</operation>

<operation id="1478" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_523 = add i9 %tmp_495, %tmp_196_cast1

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="1479" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_3 = load float* %shuffle_conv_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_3"/></StgValue>
</operation>

<operation id="1480" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
.preheader635.loopexit:0  br label %.preheader635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1481" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_1003_cast = zext i9 %tmp_523 to i64

]]></Node>
<StgValue><ssdm name="tmp_1003_cast"/></StgValue>
</operation>

<operation id="1482" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_1_3x3_add_3 = getelementptr [216 x float]* @weights_24_1_3x3, i64 0, i64 %tmp_1003_cast

]]></Node>
<StgValue><ssdm name="weights_24_1_3x3_add_3"/></StgValue>
</operation>

<operation id="1483" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_3 = load float* %shuffle_conv_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_3"/></StgValue>
</operation>

<operation id="1484" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store float %shuffle_conv_3x3_loa_3, float* %weights_24_1_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader634

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1486" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader633:0  %i17 = phi i5 [ %i_18, %35 ], [ 0, %.preheader633.preheader ]

]]></Node>
<StgValue><ssdm name="i17"/></StgValue>
</operation>

<operation id="1487" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="9" op_0_bw="5">
<![CDATA[
.preheader633:1  %i17_cast = zext i5 %i17 to i9

]]></Node>
<StgValue><ssdm name="i17_cast"/></StgValue>
</operation>

<operation id="1488" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader633:2  %exitcond319 = icmp eq i5 %i17, -8

]]></Node>
<StgValue><ssdm name="exitcond319"/></StgValue>
</operation>

<operation id="1489" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader633:3  %empty_321 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="1490" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader633:4  %i_18 = add i5 %i17, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="1491" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader633:5  br i1 %exitcond319, label %36, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_191 = add i9 %i17_cast, 240

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1493" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_192 = zext i9 %tmp_191 to i64

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1494" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_12 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_192

]]></Node>
<StgValue><ssdm name="bias_addr_12"/></StgValue>
</operation>

<operation id="1495" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_12 = load float* %bias_addr_12, align 4

]]></Node>
<StgValue><ssdm name="bias_load_12"/></StgValue>
</operation>

<operation id="1496" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([6144 x float]* @buffer1_1_24_16x16, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [6144 x float]* @buffer0_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1497" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_12 = load float* %bias_addr_12, align 4

]]></Node>
<StgValue><ssdm name="bias_load_12"/></StgValue>
</operation>

<operation id="1498" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_193 = zext i5 %i17 to i64

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1499" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_9 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_193

]]></Node>
<StgValue><ssdm name="bias_24_addr_9"/></StgValue>
</operation>

<operation id="1500" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_12, float* %bias_24_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1501" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader633

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1502" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([6144 x float]* @buffer1_1_24_16x16, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [6144 x float]* @buffer0_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1503" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1504" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit728:0  %co42 = phi i5 [ 0, %36 ], [ %co_43, %.loopexit728.loopexit ]

]]></Node>
<StgValue><ssdm name="co42"/></StgValue>
</operation>

<operation id="1505" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="5">
<![CDATA[
.loopexit728:1  %co43_cast = zext i5 %co42 to i8

]]></Node>
<StgValue><ssdm name="co43_cast"/></StgValue>
</operation>

<operation id="1506" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit728:2  %exitcond318 = icmp eq i5 %co42, -8

]]></Node>
<StgValue><ssdm name="exitcond318"/></StgValue>
</operation>

<operation id="1507" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit728:3  %empty_322 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="1508" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit728:4  %co_43 = add i5 %co42, 1

]]></Node>
<StgValue><ssdm name="co_43"/></StgValue>
</operation>

<operation id="1509" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit728:5  br i1 %exitcond318, label %.preheader631.preheader, label %.preheader632.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1510" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader632.preheader:0  %tmp_195 = add i8 %co43_cast, -112

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1511" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader632.preheader:1  %tmp_502 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_195, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="1512" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="14" op_0_bw="13">
<![CDATA[
.preheader632.preheader:2  %p_shl313_cast = zext i13 %tmp_502 to i14

]]></Node>
<StgValue><ssdm name="p_shl313_cast"/></StgValue>
</operation>

<operation id="1513" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader632.preheader:3  %tmp_503 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_195, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="1514" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="14" op_0_bw="11">
<![CDATA[
.preheader632.preheader:4  %p_shl314_cast = zext i11 %tmp_503 to i14

]]></Node>
<StgValue><ssdm name="p_shl314_cast"/></StgValue>
</operation>

<operation id="1515" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader632.preheader:5  %tmp_505 = sub i14 %p_shl313_cast, %p_shl314_cast

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="1516" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="15" op_0_bw="14">
<![CDATA[
.preheader632.preheader:6  %tmp_998_cast = sext i14 %tmp_505 to i15

]]></Node>
<StgValue><ssdm name="tmp_998_cast"/></StgValue>
</operation>

<operation id="1517" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader632.preheader:7  %tmp_506 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co42, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="1518" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="11" op_0_bw="10">
<![CDATA[
.preheader632.preheader:8  %p_shl311_cast = zext i10 %tmp_506 to i11

]]></Node>
<StgValue><ssdm name="p_shl311_cast"/></StgValue>
</operation>

<operation id="1519" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader632.preheader:9  %tmp_509 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co42, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="1520" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="8">
<![CDATA[
.preheader632.preheader:10  %p_shl312_cast = zext i8 %tmp_509 to i11

]]></Node>
<StgValue><ssdm name="p_shl312_cast"/></StgValue>
</operation>

<operation id="1521" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader632.preheader:11  %tmp_510 = sub i11 %p_shl311_cast, %p_shl312_cast

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="1522" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
.preheader632.preheader:12  br label %.preheader632

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
.preheader631.preheader:0  br label %.preheader631

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1524" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader632:0  %ci20 = phi i5 [ %ci_21, %37 ], [ 0, %.preheader632.preheader ]

]]></Node>
<StgValue><ssdm name="ci20"/></StgValue>
</operation>

<operation id="1525" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader632:1  %exitcond317 = icmp eq i5 %ci20, -8

]]></Node>
<StgValue><ssdm name="exitcond317"/></StgValue>
</operation>

<operation id="1526" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader632:2  %empty_323 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="1527" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader632:3  %ci_21 = add i5 %ci20, 1

]]></Node>
<StgValue><ssdm name="ci_21"/></StgValue>
</operation>

<operation id="1528" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader632:4  br i1 %exitcond317, label %.loopexit728.loopexit, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1529" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_200_cast1 = zext i5 %ci20 to i11

]]></Node>
<StgValue><ssdm name="tmp_200_cast1"/></StgValue>
</operation>

<operation id="1530" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="15" op_0_bw="5">
<![CDATA[
:1  %tmp_200_cast = zext i5 %ci20 to i15

]]></Node>
<StgValue><ssdm name="tmp_200_cast"/></StgValue>
</operation>

<operation id="1531" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_525 = add i15 %tmp_998_cast, %tmp_200_cast

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="1532" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1004_cast1 = sext i15 %tmp_525 to i64

]]></Node>
<StgValue><ssdm name="tmp_1004_cast1"/></StgValue>
</operation>

<operation id="1533" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_6 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1004_cast1

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_6"/></StgValue>
</operation>

<operation id="1534" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_526 = add i11 %tmp_510, %tmp_200_cast1

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="1535" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_6 = load float* %shuffle_conv_1x1_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_6"/></StgValue>
</operation>

<operation id="1536" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="exitcond317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
.loopexit728.loopexit:0  br label %.loopexit728

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1537" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1005_cast = sext i11 %tmp_526 to i64

]]></Node>
<StgValue><ssdm name="tmp_1005_cast"/></StgValue>
</operation>

<operation id="1538" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_6 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_1005_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_6"/></StgValue>
</operation>

<operation id="1539" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_6 = load float* %shuffle_conv_1x1_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_6"/></StgValue>
</operation>

<operation id="1540" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_6, float* %weights_24_24_1x1_ad_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1541" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader632

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1542" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader631:0  %i19 = phi i5 [ %i_20, %38 ], [ 0, %.preheader631.preheader ]

]]></Node>
<StgValue><ssdm name="i19"/></StgValue>
</operation>

<operation id="1543" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="9" op_0_bw="5">
<![CDATA[
.preheader631:1  %i19_cast = zext i5 %i19 to i9

]]></Node>
<StgValue><ssdm name="i19_cast"/></StgValue>
</operation>

<operation id="1544" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader631:2  %exitcond316 = icmp eq i5 %i19, -8

]]></Node>
<StgValue><ssdm name="exitcond316"/></StgValue>
</operation>

<operation id="1545" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader631:3  %empty_324 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="1546" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader631:4  %i_20 = add i5 %i19, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="1547" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader631:5  br i1 %exitcond316, label %39, label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1548" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_197 = add i9 %i19_cast, -248

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1549" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_198 = zext i9 %tmp_197 to i64

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1550" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_13 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_198

]]></Node>
<StgValue><ssdm name="bias_addr_13"/></StgValue>
</operation>

<operation id="1551" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_13 = load float* %bias_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bias_load_13"/></StgValue>
</operation>

<operation id="1552" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1553" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_13 = load float* %bias_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bias_load_13"/></StgValue>
</operation>

<operation id="1554" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_199 = zext i5 %i19 to i64

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1555" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_10 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_199

]]></Node>
<StgValue><ssdm name="bias_24_addr_10"/></StgValue>
</operation>

<operation id="1556" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_13, float* %bias_24_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1557" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader631

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1558" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit727

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1560" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit727:0  %co44 = phi i5 [ 0, %39 ], [ %co_45, %.loopexit727.loopexit ]

]]></Node>
<StgValue><ssdm name="co44"/></StgValue>
</operation>

<operation id="1561" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit727:1  %exitcond315 = icmp eq i5 %co44, -8

]]></Node>
<StgValue><ssdm name="exitcond315"/></StgValue>
</operation>

<operation id="1562" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit727:2  %empty_325 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="1563" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit727:3  %co_45 = add i5 %co44, 1

]]></Node>
<StgValue><ssdm name="co_45"/></StgValue>
</operation>

<operation id="1564" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit727:4  br i1 %exitcond315, label %41, label %.preheader630.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1565" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader630.preheader:0  %tmp_527 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co44, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="1566" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="10" op_0_bw="9">
<![CDATA[
.preheader630.preheader:1  %tmp_1007_cast = zext i9 %tmp_527 to i10

]]></Node>
<StgValue><ssdm name="tmp_1007_cast"/></StgValue>
</operation>

<operation id="1567" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
.preheader630.preheader:2  br label %.preheader630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1568" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24([6144 x float]* @buffer0_1_24_16x16, [12288 x float]* @shuffleunit0_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1569" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader630:0  %h35 = phi i5 [ 0, %.preheader630.preheader ], [ %h_36, %.preheader630.loopexit ]

]]></Node>
<StgValue><ssdm name="h35"/></StgValue>
</operation>

<operation id="1570" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader630:1  %exitcond314 = icmp eq i5 %h35, -16

]]></Node>
<StgValue><ssdm name="exitcond314"/></StgValue>
</operation>

<operation id="1571" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader630:2  %empty_326 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="1572" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader630:3  %h_36 = add i5 %h35, 1

]]></Node>
<StgValue><ssdm name="h_36"/></StgValue>
</operation>

<operation id="1573" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader630:4  br i1 %exitcond314, label %.loopexit727.loopexit, label %.preheader629.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1574" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="10" op_0_bw="5">
<![CDATA[
.preheader629.preheader:0  %tmp_202_cast = zext i5 %h35 to i10

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="1575" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader629.preheader:1  %tmp_531 = add i10 %tmp_1007_cast, %tmp_202_cast

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="1576" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader629.preheader:2  %tmp_119 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_531, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1577" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="15" op_0_bw="14">
<![CDATA[
.preheader629.preheader:3  %tmp_1014_cast = zext i14 %tmp_119 to i15

]]></Node>
<StgValue><ssdm name="tmp_1014_cast"/></StgValue>
</operation>

<operation id="1578" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
.preheader629.preheader:4  br label %.preheader629

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1579" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
.loopexit727.loopexit:0  br label %.loopexit727

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1580" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader629:0  %w36 = phi i5 [ %w_37, %40 ], [ 0, %.preheader629.preheader ]

]]></Node>
<StgValue><ssdm name="w36"/></StgValue>
</operation>

<operation id="1581" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader629:1  %exitcond313 = icmp eq i5 %w36, -16

]]></Node>
<StgValue><ssdm name="exitcond313"/></StgValue>
</operation>

<operation id="1582" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader629:2  %empty_327 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="1583" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader629:3  %w_37 = add i5 %w36, 1

]]></Node>
<StgValue><ssdm name="w_37"/></StgValue>
</operation>

<operation id="1584" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader629:4  br i1 %exitcond313, label %.preheader630.loopexit, label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1585" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_205_cast = zext i5 %w36 to i15

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="1586" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_556 = add i15 %tmp_1014_cast, %tmp_205_cast

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="1587" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1027_cast1 = zext i15 %tmp_556 to i64

]]></Node>
<StgValue><ssdm name="tmp_1027_cast1"/></StgValue>
</operation>

<operation id="1588" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit0_0_outpu_2 = getelementptr [12288 x float]* @shuffleunit0_0_outpu, i64 0, i64 %tmp_1027_cast1

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu_2"/></StgValue>
</operation>

<operation id="1589" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit0_0_outpu_3 = load float* %shuffleunit0_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu_3"/></StgValue>
</operation>

<operation id="1590" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
.preheader630.loopexit:0  br label %.preheader630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1591" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_24_16x16_a_3 = getelementptr [6144 x float]* @buffer0_1_24_16x16, i64 0, i64 %tmp_1027_cast1

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_a_3"/></StgValue>
</operation>

<operation id="1592" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit0_0_outpu_3 = load float* %shuffleunit0_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_0_outpu_3"/></StgValue>
</operation>

<operation id="1593" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit0_0_outpu_3, float* %buffer0_1_24_16x16_a_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1594" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader629

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1595" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24([6144 x float]* @buffer0_1_24_16x16, [12288 x float]* @shuffleunit0_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1596" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit726

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1597" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit726:0  %co46 = phi i5 [ 0, %41 ], [ %co_47, %.loopexit726.loopexit ]

]]></Node>
<StgValue><ssdm name="co46"/></StgValue>
</operation>

<operation id="1598" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="6" op_0_bw="5">
<![CDATA[
.loopexit726:1  %co46_cast = zext i5 %co46 to i6

]]></Node>
<StgValue><ssdm name="co46_cast"/></StgValue>
</operation>

<operation id="1599" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit726:2  %exitcond312 = icmp eq i5 %co46, -8

]]></Node>
<StgValue><ssdm name="exitcond312"/></StgValue>
</operation>

<operation id="1600" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit726:3  %empty_328 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="1601" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit726:4  %co_47 = add i5 %co46, 1

]]></Node>
<StgValue><ssdm name="co_47"/></StgValue>
</operation>

<operation id="1602" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit726:5  br i1 %exitcond312, label %.preheader626.preheader, label %.preheader628.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader628.preheader:0  %tmp_201 = add i6 %co46_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1604" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader628.preheader:1  %tmp_528 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_201, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="1605" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="11" op_0_bw="10">
<![CDATA[
.preheader628.preheader:2  %tmp_1009_cast = zext i10 %tmp_528 to i11

]]></Node>
<StgValue><ssdm name="tmp_1009_cast"/></StgValue>
</operation>

<operation id="1606" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader628.preheader:3  %tmp_530 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co46, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="1607" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="10" op_0_bw="9">
<![CDATA[
.preheader628.preheader:4  %tmp_1011_cast = zext i9 %tmp_530 to i10

]]></Node>
<StgValue><ssdm name="tmp_1011_cast"/></StgValue>
</operation>

<operation id="1608" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
.preheader628.preheader:5  br label %.preheader628

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1609" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="exitcond312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0">
<![CDATA[
.preheader626.preheader:0  br label %.preheader626

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1610" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader628:0  %h37 = phi i5 [ 0, %.preheader628.preheader ], [ %h_38, %.preheader628.loopexit ]

]]></Node>
<StgValue><ssdm name="h37"/></StgValue>
</operation>

<operation id="1611" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader628:1  %exitcond311 = icmp eq i5 %h37, -16

]]></Node>
<StgValue><ssdm name="exitcond311"/></StgValue>
</operation>

<operation id="1612" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader628:2  %empty_329 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="1613" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader628:3  %h_38 = add i5 %h37, 1

]]></Node>
<StgValue><ssdm name="h_38"/></StgValue>
</operation>

<operation id="1614" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader628:4  br i1 %exitcond311, label %.loopexit726.loopexit, label %.preheader627.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="11" op_0_bw="5">
<![CDATA[
.preheader627.preheader:0  %tmp_204_cast1 = zext i5 %h37 to i11

]]></Node>
<StgValue><ssdm name="tmp_204_cast1"/></StgValue>
</operation>

<operation id="1616" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="10" op_0_bw="5">
<![CDATA[
.preheader627.preheader:1  %tmp_204_cast = zext i5 %h37 to i10

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="1617" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader627.preheader:2  %tmp_553 = add i10 %tmp_204_cast, %tmp_1011_cast

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="1618" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader627.preheader:3  %tmp_1023_cast1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_553, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1023_cast1"/></StgValue>
</operation>

<operation id="1619" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader627.preheader:4  %tmp_555 = add i11 %tmp_204_cast1, %tmp_1009_cast

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="1620" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader627.preheader:5  %tmp_1026_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_555, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1026_cast"/></StgValue>
</operation>

<operation id="1621" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0">
<![CDATA[
.preheader627.preheader:6  br label %.preheader627

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1622" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0">
<![CDATA[
.loopexit726.loopexit:0  br label %.loopexit726

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1623" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader627:0  %w38 = phi i5 [ %w_39, %42 ], [ 0, %.preheader627.preheader ]

]]></Node>
<StgValue><ssdm name="w38"/></StgValue>
</operation>

<operation id="1624" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader627:1  %exitcond310 = icmp eq i5 %w38, -16

]]></Node>
<StgValue><ssdm name="exitcond310"/></StgValue>
</operation>

<operation id="1625" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader627:2  %empty_330 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="1626" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader627:3  %w_39 = add i5 %w38, 1

]]></Node>
<StgValue><ssdm name="w_39"/></StgValue>
</operation>

<operation id="1627" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader627:4  br i1 %exitcond310, label %.preheader628.loopexit, label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1628" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_210_cast1 = zext i5 %w38 to i15

]]></Node>
<StgValue><ssdm name="tmp_210_cast1"/></StgValue>
</operation>

<operation id="1629" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_210_cast = zext i5 %w38 to i14

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="1630" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_562 = add i14 %tmp_1023_cast1, %tmp_210_cast

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="1631" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_573 = add i15 %tmp_1026_cast, %tmp_210_cast1

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="1632" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_1031_cast = zext i15 %tmp_573 to i64

]]></Node>
<StgValue><ssdm name="tmp_1031_cast"/></StgValue>
</operation>

<operation id="1633" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %shuffleunit0_1_outpu = getelementptr [12288 x float]* @shuffleunit0_1_outpu, i64 0, i64 %tmp_1031_cast

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu"/></StgValue>
</operation>

<operation id="1634" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit0_1_outpu_1 = load float* %shuffleunit0_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu_1"/></StgValue>
</operation>

<operation id="1635" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="exitcond310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
.preheader628.loopexit:0  br label %.preheader628

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1636" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1030_cast = zext i14 %tmp_562 to i64

]]></Node>
<StgValue><ssdm name="tmp_1030_cast"/></StgValue>
</operation>

<operation id="1637" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_24_16x16_a_4 = getelementptr [6144 x float]* @buffer0_1_24_16x16, i64 0, i64 %tmp_1030_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_a_4"/></StgValue>
</operation>

<operation id="1638" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffleunit0_1_outpu_1 = load float* %shuffleunit0_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu_1"/></StgValue>
</operation>

<operation id="1639" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %shuffleunit0_1_outpu_1, float* %buffer0_1_24_16x16_a_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1640" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader627

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1641" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader626:0  %co48 = phi i5 [ %co_49, %.preheader626.loopexit ], [ 0, %.preheader626.preheader ]

]]></Node>
<StgValue><ssdm name="co48"/></StgValue>
</operation>

<operation id="1642" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="5">
<![CDATA[
.preheader626:1  %co48_cast = zext i5 %co48 to i8

]]></Node>
<StgValue><ssdm name="co48_cast"/></StgValue>
</operation>

<operation id="1643" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader626:2  %exitcond309 = icmp eq i5 %co48, -8

]]></Node>
<StgValue><ssdm name="exitcond309"/></StgValue>
</operation>

<operation id="1644" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader626:3  %empty_331 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="1645" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader626:4  %co_49 = add i5 %co48, 1

]]></Node>
<StgValue><ssdm name="co_49"/></StgValue>
</operation>

<operation id="1646" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader626:5  br i1 %exitcond309, label %.preheader624.preheader, label %.preheader625.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1647" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader625.preheader:0  %tmp_203 = add i8 %co48_cast, -88

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1648" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader625.preheader:1  %tmp_534 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_203, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="1649" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="14" op_0_bw="13">
<![CDATA[
.preheader625.preheader:2  %p_shl317_cast = zext i13 %tmp_534 to i14

]]></Node>
<StgValue><ssdm name="p_shl317_cast"/></StgValue>
</operation>

<operation id="1650" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader625.preheader:3  %tmp_537 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_203, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="1651" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="14" op_0_bw="11">
<![CDATA[
.preheader625.preheader:4  %p_shl318_cast = zext i11 %tmp_537 to i14

]]></Node>
<StgValue><ssdm name="p_shl318_cast"/></StgValue>
</operation>

<operation id="1652" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader625.preheader:5  %tmp_539 = sub i14 %p_shl317_cast, %p_shl318_cast

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="1653" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="15" op_0_bw="14">
<![CDATA[
.preheader625.preheader:6  %tmp_1017_cast = sext i14 %tmp_539 to i15

]]></Node>
<StgValue><ssdm name="tmp_1017_cast"/></StgValue>
</operation>

<operation id="1654" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader625.preheader:7  %tmp_540 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co48, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="1655" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="11" op_0_bw="10">
<![CDATA[
.preheader625.preheader:8  %p_shl315_cast = zext i10 %tmp_540 to i11

]]></Node>
<StgValue><ssdm name="p_shl315_cast"/></StgValue>
</operation>

<operation id="1656" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader625.preheader:9  %tmp_545 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co48, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="1657" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="11" op_0_bw="8">
<![CDATA[
.preheader625.preheader:10  %p_shl316_cast = zext i8 %tmp_545 to i11

]]></Node>
<StgValue><ssdm name="p_shl316_cast"/></StgValue>
</operation>

<operation id="1658" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader625.preheader:11  %tmp_552 = sub i11 %p_shl315_cast, %p_shl316_cast

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="1659" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0">
<![CDATA[
.preheader625.preheader:12  br label %.preheader625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1660" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0">
<![CDATA[
.preheader624.preheader:0  br label %.preheader624

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1661" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader625:0  %ci22 = phi i5 [ %ci_23, %43 ], [ 0, %.preheader625.preheader ]

]]></Node>
<StgValue><ssdm name="ci22"/></StgValue>
</operation>

<operation id="1662" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader625:1  %exitcond308 = icmp eq i5 %ci22, -8

]]></Node>
<StgValue><ssdm name="exitcond308"/></StgValue>
</operation>

<operation id="1663" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader625:2  %empty_332 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="1664" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader625:3  %ci_23 = add i5 %ci22, 1

]]></Node>
<StgValue><ssdm name="ci_23"/></StgValue>
</operation>

<operation id="1665" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader625:4  br i1 %exitcond308, label %.preheader626.loopexit, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1666" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_209_cast1 = zext i5 %ci22 to i11

]]></Node>
<StgValue><ssdm name="tmp_209_cast1"/></StgValue>
</operation>

<operation id="1667" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="15" op_0_bw="5">
<![CDATA[
:1  %tmp_209_cast = zext i5 %ci22 to i15

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="1668" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_559 = add i15 %tmp_1017_cast, %tmp_209_cast

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="1669" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1028_cast = sext i15 %tmp_559 to i64

]]></Node>
<StgValue><ssdm name="tmp_1028_cast"/></StgValue>
</operation>

<operation id="1670" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_7 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1028_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_7"/></StgValue>
</operation>

<operation id="1671" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_560 = add i11 %tmp_552, %tmp_209_cast1

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="1672" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_7 = load float* %shuffle_conv_1x1_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_7"/></StgValue>
</operation>

<operation id="1673" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0">
<![CDATA[
.preheader626.loopexit:0  br label %.preheader626

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1674" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1029_cast = sext i11 %tmp_560 to i64

]]></Node>
<StgValue><ssdm name="tmp_1029_cast"/></StgValue>
</operation>

<operation id="1675" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_7 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_1029_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_7"/></StgValue>
</operation>

<operation id="1676" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_7 = load float* %shuffle_conv_1x1_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_7"/></StgValue>
</operation>

<operation id="1677" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_7, float* %weights_24_24_1x1_ad_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1678" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1679" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader624:0  %i21 = phi i5 [ %i_22, %44 ], [ 0, %.preheader624.preheader ]

]]></Node>
<StgValue><ssdm name="i21"/></StgValue>
</operation>

<operation id="1680" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader624:1  %exitcond307 = icmp eq i5 %i21, -8

]]></Node>
<StgValue><ssdm name="exitcond307"/></StgValue>
</operation>

<operation id="1681" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader624:2  %empty_333 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="1682" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader624:3  %i_22 = add i5 %i21, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="1683" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader624:4  br i1 %exitcond307, label %45, label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1684" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:0  %tmp_206 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 -7, i5 %i21)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1685" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_207 = zext i9 %tmp_206 to i64

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1686" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_14 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_207

]]></Node>
<StgValue><ssdm name="bias_addr_14"/></StgValue>
</operation>

<operation id="1687" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_14 = load float* %bias_addr_14, align 4

]]></Node>
<StgValue><ssdm name="bias_load_14"/></StgValue>
</operation>

<operation id="1688" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond307" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1689" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_14 = load float* %bias_addr_14, align 4

]]></Node>
<StgValue><ssdm name="bias_load_14"/></StgValue>
</operation>

<operation id="1690" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_208 = zext i5 %i21 to i64

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1691" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_11 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="bias_24_addr_11"/></StgValue>
</operation>

<operation id="1692" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_14, float* %bias_24_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1693" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader624

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1694" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1695" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit725

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1696" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit725:0  %co50 = phi i5 [ 0, %45 ], [ %co_51, %.loopexit725.loopexit ]

]]></Node>
<StgValue><ssdm name="co50"/></StgValue>
</operation>

<operation id="1697" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit725:1  %exitcond306 = icmp eq i5 %co50, -8

]]></Node>
<StgValue><ssdm name="exitcond306"/></StgValue>
</operation>

<operation id="1698" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit725:2  %empty_334 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="1699" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit725:3  %co_51 = add i5 %co50, 1

]]></Node>
<StgValue><ssdm name="co_51"/></StgValue>
</operation>

<operation id="1700" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit725:4  br i1 %exitcond306, label %.preheader621.preheader, label %.preheader623.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1701" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader623.preheader:0  %tmp_211 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %co50)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1702" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="7" op_0_bw="6">
<![CDATA[
.preheader623.preheader:1  %tmp_287_cast = sext i6 %tmp_211 to i7

]]></Node>
<StgValue><ssdm name="tmp_287_cast"/></StgValue>
</operation>

<operation id="1703" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="10" op_0_bw="7">
<![CDATA[
.preheader623.preheader:2  %tmp_212_cast = zext i7 %tmp_287_cast to i10

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="1704" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="5" op_3_bw="2">
<![CDATA[
.preheader623.preheader:3  %tmp_575 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i5.i2(i1 true, i5 %co50, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="1705" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="9" op_0_bw="8">
<![CDATA[
.preheader623.preheader:4  %tmp_576 = sext i8 %tmp_575 to i9

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="1706" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="10" op_0_bw="9">
<![CDATA[
.preheader623.preheader:5  %p_shl320_cast = zext i9 %tmp_576 to i10

]]></Node>
<StgValue><ssdm name="p_shl320_cast"/></StgValue>
</operation>

<operation id="1707" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader623.preheader:6  %tmp_577 = sub i10 %p_shl320_cast, %tmp_212_cast

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="1708" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="11" op_0_bw="10">
<![CDATA[
.preheader623.preheader:7  %tmp_1034_cast1 = sext i10 %tmp_577 to i11

]]></Node>
<StgValue><ssdm name="tmp_1034_cast1"/></StgValue>
</operation>

<operation id="1709" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="5">
<![CDATA[
.preheader623.preheader:8  %tmp_213_cast = zext i5 %co50 to i8

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="1710" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader623.preheader:9  %tmp_578 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co50, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="1711" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="7">
<![CDATA[
.preheader623.preheader:10  %p_shl319_cast = zext i7 %tmp_578 to i8

]]></Node>
<StgValue><ssdm name="p_shl319_cast"/></StgValue>
</operation>

<operation id="1712" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader623.preheader:11  %tmp_580 = sub i8 %p_shl319_cast, %tmp_213_cast

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="1713" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="9" op_0_bw="8">
<![CDATA[
.preheader623.preheader:12  %tmp_1036_cast = sext i8 %tmp_580 to i9

]]></Node>
<StgValue><ssdm name="tmp_1036_cast"/></StgValue>
</operation>

<operation id="1714" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0">
<![CDATA[
.preheader623.preheader:13  br label %.preheader623

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0">
<![CDATA[
.preheader621.preheader:0  br label %.preheader621

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1716" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader623:0  %w40 = phi i2 [ 0, %.preheader623.preheader ], [ %w_41, %.preheader623.loopexit ]

]]></Node>
<StgValue><ssdm name="w40"/></StgValue>
</operation>

<operation id="1717" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader623:1  %exitcond305 = icmp eq i2 %w40, -1

]]></Node>
<StgValue><ssdm name="exitcond305"/></StgValue>
</operation>

<operation id="1718" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader623:2  %empty_335 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="1719" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader623:3  %w_41 = add i2 %w40, 1

]]></Node>
<StgValue><ssdm name="w_41"/></StgValue>
</operation>

<operation id="1720" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader623:4  br i1 %exitcond305, label %.loopexit725.loopexit, label %.preheader622.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1721" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="9" op_0_bw="2">
<![CDATA[
.preheader622.preheader:0  %tmp_217_cast1 = zext i2 %w40 to i9

]]></Node>
<StgValue><ssdm name="tmp_217_cast1"/></StgValue>
</operation>

<operation id="1722" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="11" op_0_bw="2">
<![CDATA[
.preheader622.preheader:1  %tmp_217_cast = zext i2 %w40 to i11

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="1723" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader622.preheader:2  %tmp_581 = add i11 %tmp_1034_cast1, %tmp_217_cast

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="1724" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="15" op_0_bw="11">
<![CDATA[
.preheader622.preheader:3  %tmp_1037_cast = sext i11 %tmp_581 to i15

]]></Node>
<StgValue><ssdm name="tmp_1037_cast"/></StgValue>
</operation>

<operation id="1725" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader622.preheader:4  %tmp_120 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_581, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1726" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="15" op_0_bw="13">
<![CDATA[
.preheader622.preheader:5  %p_shl322_cast = sext i13 %tmp_120 to i15

]]></Node>
<StgValue><ssdm name="p_shl322_cast"/></StgValue>
</operation>

<operation id="1727" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader622.preheader:6  %tmp_584 = sub i15 %p_shl322_cast, %tmp_1037_cast

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="1728" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader622.preheader:7  %tmp_587 = add i9 %tmp_1036_cast, %tmp_217_cast1

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="1729" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader622.preheader:8  %tmp_121 = shl i9 %tmp_587, 2

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1730" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader622.preheader:9  %tmp_589 = sub i9 %tmp_121, %tmp_587

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="1731" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0">
<![CDATA[
.preheader622.preheader:10  br label %.preheader622

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1732" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="exitcond305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0">
<![CDATA[
.loopexit725.loopexit:0  br label %.loopexit725

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1733" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader622:0  %h39 = phi i2 [ %h_40, %46 ], [ 0, %.preheader622.preheader ]

]]></Node>
<StgValue><ssdm name="h39"/></StgValue>
</operation>

<operation id="1734" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader622:1  %exitcond304 = icmp eq i2 %h39, -1

]]></Node>
<StgValue><ssdm name="exitcond304"/></StgValue>
</operation>

<operation id="1735" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader622:2  %empty_336 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="1736" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader622:3  %h_40 = add i2 %h39, 1

]]></Node>
<StgValue><ssdm name="h_40"/></StgValue>
</operation>

<operation id="1737" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader622:4  br i1 %exitcond304, label %.preheader623.loopexit, label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1738" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="9" op_0_bw="2">
<![CDATA[
:0  %tmp_218_cast1 = zext i2 %h39 to i9

]]></Node>
<StgValue><ssdm name="tmp_218_cast1"/></StgValue>
</operation>

<operation id="1739" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="15" op_0_bw="2">
<![CDATA[
:1  %tmp_218_cast = zext i2 %h39 to i15

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="1740" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_612 = add i15 %tmp_584, %tmp_218_cast

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="1741" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1051_cast1 = zext i15 %tmp_612 to i64

]]></Node>
<StgValue><ssdm name="tmp_1051_cast1"/></StgValue>
</operation>

<operation id="1742" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_3x3_add_4 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1051_cast1

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_4"/></StgValue>
</operation>

<operation id="1743" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_623 = add i9 %tmp_589, %tmp_218_cast1

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="1744" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_4 = load float* %shuffle_conv_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_4"/></StgValue>
</operation>

<operation id="1745" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0">
<![CDATA[
.preheader623.loopexit:0  br label %.preheader623

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1746" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_1052_cast = zext i9 %tmp_623 to i64

]]></Node>
<StgValue><ssdm name="tmp_1052_cast"/></StgValue>
</operation>

<operation id="1747" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_1_3x3_add_4 = getelementptr [216 x float]* @weights_24_1_3x3, i64 0, i64 %tmp_1052_cast

]]></Node>
<StgValue><ssdm name="weights_24_1_3x3_add_4"/></StgValue>
</operation>

<operation id="1748" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="14">
<![CDATA[
:8  %shuffle_conv_3x3_loa_4 = load float* %shuffle_conv_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_4"/></StgValue>
</operation>

<operation id="1749" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store float %shuffle_conv_3x3_loa_4, float* %weights_24_1_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1750" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader622

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1751" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader621:0  %i23 = phi i5 [ %i_24, %47 ], [ 0, %.preheader621.preheader ]

]]></Node>
<StgValue><ssdm name="i23"/></StgValue>
</operation>

<operation id="1752" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="9" op_0_bw="5">
<![CDATA[
.preheader621:1  %i23_cast = zext i5 %i23 to i9

]]></Node>
<StgValue><ssdm name="i23_cast"/></StgValue>
</operation>

<operation id="1753" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader621:2  %exitcond303 = icmp eq i5 %i23, -8

]]></Node>
<StgValue><ssdm name="exitcond303"/></StgValue>
</operation>

<operation id="1754" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader621:3  %empty_337 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="1755" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader621:4  %i_24 = add i5 %i23, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="1756" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader621:5  br i1 %exitcond303, label %48, label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1757" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_214 = add i9 %i23_cast, -200

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1758" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_215 = zext i9 %tmp_214 to i64

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1759" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_15 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_215

]]></Node>
<StgValue><ssdm name="bias_addr_15"/></StgValue>
</operation>

<operation id="1760" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_15 = load float* %bias_addr_15, align 4

]]></Node>
<StgValue><ssdm name="bias_load_15"/></StgValue>
</operation>

<operation id="1761" st_id="115" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([6144 x float]* @buffer1_1_24_16x16, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [6144 x float]* @buffer0_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1762" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_15 = load float* %bias_addr_15, align 4

]]></Node>
<StgValue><ssdm name="bias_load_15"/></StgValue>
</operation>

<operation id="1763" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_216 = zext i5 %i23 to i64

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1764" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_12 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_216

]]></Node>
<StgValue><ssdm name="bias_24_addr_12"/></StgValue>
</operation>

<operation id="1765" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_15, float* %bias_24_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1766" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader621

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1767" st_id="117" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_no_re([6144 x float]* @buffer1_1_24_16x16, [216 x float]* @weights_24_1_3x3, [24 x float]* @bias_24, [6144 x float]* @buffer0_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1768" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit724

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1769" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit724:0  %co52 = phi i5 [ 0, %48 ], [ %co_53, %.loopexit724.loopexit ]

]]></Node>
<StgValue><ssdm name="co52"/></StgValue>
</operation>

<operation id="1770" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit724:1  %exitcond302 = icmp eq i5 %co52, -8

]]></Node>
<StgValue><ssdm name="exitcond302"/></StgValue>
</operation>

<operation id="1771" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit724:2  %empty_338 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="1772" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit724:3  %co_53 = add i5 %co52, 1

]]></Node>
<StgValue><ssdm name="co_53"/></StgValue>
</operation>

<operation id="1773" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit724:4  br i1 %exitcond302, label %.preheader619.preheader, label %.preheader620.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1774" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader620.preheader:0  %tmp_590 = call i12 @_ssdm_op_BitConcatenate.i12.i2.i5.i5(i2 -2, i5 %co52, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="1775" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="13" op_0_bw="12">
<![CDATA[
.preheader620.preheader:1  %tmp_595 = sext i12 %tmp_590 to i13

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="1776" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="14" op_0_bw="13">
<![CDATA[
.preheader620.preheader:2  %p_shl325_cast = zext i13 %tmp_595 to i14

]]></Node>
<StgValue><ssdm name="p_shl325_cast"/></StgValue>
</operation>

<operation id="1777" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="5" op_3_bw="3">
<![CDATA[
.preheader620.preheader:3  %tmp_602 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3(i2 -2, i5 %co52, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="1778" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="11" op_0_bw="10">
<![CDATA[
.preheader620.preheader:4  %tmp_603 = sext i10 %tmp_602 to i11

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="1779" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="11">
<![CDATA[
.preheader620.preheader:5  %p_shl326_cast = zext i11 %tmp_603 to i14

]]></Node>
<StgValue><ssdm name="p_shl326_cast"/></StgValue>
</operation>

<operation id="1780" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader620.preheader:6  %tmp_605 = sub i14 %p_shl325_cast, %p_shl326_cast

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="1781" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="15" op_0_bw="14">
<![CDATA[
.preheader620.preheader:7  %tmp_1047_cast = sext i14 %tmp_605 to i15

]]></Node>
<StgValue><ssdm name="tmp_1047_cast"/></StgValue>
</operation>

<operation id="1782" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader620.preheader:8  %tmp_606 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co52, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="1783" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="11" op_0_bw="10">
<![CDATA[
.preheader620.preheader:9  %p_shl323_cast = zext i10 %tmp_606 to i11

]]></Node>
<StgValue><ssdm name="p_shl323_cast"/></StgValue>
</operation>

<operation id="1784" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader620.preheader:10  %tmp_609 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co52, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="1785" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="11" op_0_bw="8">
<![CDATA[
.preheader620.preheader:11  %p_shl324_cast = zext i8 %tmp_609 to i11

]]></Node>
<StgValue><ssdm name="p_shl324_cast"/></StgValue>
</operation>

<operation id="1786" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader620.preheader:12  %tmp_610 = sub i11 %p_shl323_cast, %p_shl324_cast

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="1787" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
.preheader620.preheader:13  br label %.preheader620

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1788" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="exitcond302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
.preheader619.preheader:0  br label %.preheader619

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1789" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader620:0  %ci24 = phi i5 [ %ci_25, %49 ], [ 0, %.preheader620.preheader ]

]]></Node>
<StgValue><ssdm name="ci24"/></StgValue>
</operation>

<operation id="1790" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader620:1  %exitcond301 = icmp eq i5 %ci24, -8

]]></Node>
<StgValue><ssdm name="exitcond301"/></StgValue>
</operation>

<operation id="1791" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader620:2  %empty_339 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="1792" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader620:3  %ci_25 = add i5 %ci24, 1

]]></Node>
<StgValue><ssdm name="ci_25"/></StgValue>
</operation>

<operation id="1793" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader620:4  br i1 %exitcond301, label %.loopexit724.loopexit, label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1794" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_222_cast1 = zext i5 %ci24 to i11

]]></Node>
<StgValue><ssdm name="tmp_222_cast1"/></StgValue>
</operation>

<operation id="1795" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="15" op_0_bw="5">
<![CDATA[
:1  %tmp_222_cast = zext i5 %ci24 to i15

]]></Node>
<StgValue><ssdm name="tmp_222_cast"/></StgValue>
</operation>

<operation id="1796" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_625 = add i15 %tmp_1047_cast, %tmp_222_cast

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="1797" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_1053_cast = sext i15 %tmp_625 to i64

]]></Node>
<StgValue><ssdm name="tmp_1053_cast"/></StgValue>
</operation>

<operation id="1798" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffle_conv_1x1_add_8 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1053_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_8"/></StgValue>
</operation>

<operation id="1799" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_626 = add i11 %tmp_610, %tmp_222_cast1

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="1800" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_8 = load float* %shuffle_conv_1x1_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_8"/></StgValue>
</operation>

<operation id="1801" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="exitcond301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
.loopexit724.loopexit:0  br label %.loopexit724

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1802" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1054_cast = sext i11 %tmp_626 to i64

]]></Node>
<StgValue><ssdm name="tmp_1054_cast"/></StgValue>
</operation>

<operation id="1803" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_24_24_1x1_ad_8 = getelementptr [576 x float]* @weights_24_24_1x1, i64 0, i64 %tmp_1054_cast

]]></Node>
<StgValue><ssdm name="weights_24_24_1x1_ad_8"/></StgValue>
</operation>

<operation id="1804" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="18">
<![CDATA[
:8  %shuffle_conv_1x1_loa_8 = load float* %shuffle_conv_1x1_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_8"/></StgValue>
</operation>

<operation id="1805" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %shuffle_conv_1x1_loa_8, float* %weights_24_24_1x1_ad_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1806" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader620

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1807" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader619:0  %i25 = phi i5 [ %i_26, %50 ], [ 0, %.preheader619.preheader ]

]]></Node>
<StgValue><ssdm name="i25"/></StgValue>
</operation>

<operation id="1808" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="9" op_0_bw="5">
<![CDATA[
.preheader619:1  %i25_cast = zext i5 %i25 to i9

]]></Node>
<StgValue><ssdm name="i25_cast"/></StgValue>
</operation>

<operation id="1809" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader619:2  %exitcond300 = icmp eq i5 %i25, -8

]]></Node>
<StgValue><ssdm name="exitcond300"/></StgValue>
</operation>

<operation id="1810" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader619:3  %empty_340 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="1811" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader619:4  %i_26 = add i5 %i25, 1

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="1812" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader619:5  br i1 %exitcond300, label %51, label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1813" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_219 = add i9 %i25_cast, -176

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1814" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_220 = zext i9 %tmp_219 to i64

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1815" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_addr_16 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_220

]]></Node>
<StgValue><ssdm name="bias_addr_16"/></StgValue>
</operation>

<operation id="1816" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_16 = load float* %bias_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bias_load_16"/></StgValue>
</operation>

<operation id="1817" st_id="121" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="exitcond300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1818" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="12">
<![CDATA[
:3  %bias_load_16 = load float* %bias_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bias_load_16"/></StgValue>
</operation>

<operation id="1819" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_221 = zext i5 %i25 to i64

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1820" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_24_addr_13 = getelementptr inbounds [24 x float]* @bias_24, i64 0, i64 %tmp_221

]]></Node>
<StgValue><ssdm name="bias_24_addr_13"/></StgValue>
</operation>

<operation id="1821" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %bias_load_16, float* %bias_24_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1822" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader619

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1823" st_id="123" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16([6144 x float]* @buffer0_1_24_16x16, [576 x float]* @weights_24_24_1x1, [24 x float]* @bias_24, [6144 x float]* @buffer1_1_24_16x16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1824" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1825" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit723:0  %co54 = phi i5 [ 0, %51 ], [ %co_55, %.loopexit723.loopexit ]

]]></Node>
<StgValue><ssdm name="co54"/></StgValue>
</operation>

<operation id="1826" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit723:1  %exitcond299 = icmp eq i5 %co54, -8

]]></Node>
<StgValue><ssdm name="exitcond299"/></StgValue>
</operation>

<operation id="1827" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit723:2  %empty_341 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="1828" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit723:3  %co_55 = add i5 %co54, 1

]]></Node>
<StgValue><ssdm name="co_55"/></StgValue>
</operation>

<operation id="1829" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit723:4  br i1 %exitcond299, label %53, label %.preheader618.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1830" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader618.preheader:0  %tmp_627 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co54, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="1831" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="10" op_0_bw="9">
<![CDATA[
.preheader618.preheader:1  %tmp_1056_cast = zext i9 %tmp_627 to i10

]]></Node>
<StgValue><ssdm name="tmp_1056_cast"/></StgValue>
</operation>

<operation id="1832" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0">
<![CDATA[
.preheader618.preheader:2  br label %.preheader618

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1833" st_id="124" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24([6144 x float]* @buffer0_1_24_16x16, [12288 x float]* @shuffleunit0_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1834" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader618:0  %h41 = phi i5 [ 0, %.preheader618.preheader ], [ %h_42, %.preheader618.loopexit ]

]]></Node>
<StgValue><ssdm name="h41"/></StgValue>
</operation>

<operation id="1835" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader618:1  %exitcond298 = icmp eq i5 %h41, -16

]]></Node>
<StgValue><ssdm name="exitcond298"/></StgValue>
</operation>

<operation id="1836" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader618:2  %empty_342 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="1837" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader618:3  %h_42 = add i5 %h41, 1

]]></Node>
<StgValue><ssdm name="h_42"/></StgValue>
</operation>

<operation id="1838" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader618:4  br i1 %exitcond298, label %.loopexit723.loopexit, label %.preheader617.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1839" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="10" op_0_bw="5">
<![CDATA[
.preheader617.preheader:0  %tmp_224_cast = zext i5 %h41 to i10

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="1840" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader617.preheader:1  %tmp_628 = add i10 %tmp_1056_cast, %tmp_224_cast

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="1841" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader617.preheader:2  %tmp_123 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_628, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1842" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="15" op_0_bw="14">
<![CDATA[
.preheader617.preheader:3  %tmp_1061_cast = zext i14 %tmp_123 to i15

]]></Node>
<StgValue><ssdm name="tmp_1061_cast"/></StgValue>
</operation>

<operation id="1843" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0">
<![CDATA[
.preheader617.preheader:4  br label %.preheader617

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1844" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
.loopexit723.loopexit:0  br label %.loopexit723

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1845" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader617:0  %w42 = phi i5 [ %w_43, %52 ], [ 0, %.preheader617.preheader ]

]]></Node>
<StgValue><ssdm name="w42"/></StgValue>
</operation>

<operation id="1846" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader617:1  %exitcond297 = icmp eq i5 %w42, -16

]]></Node>
<StgValue><ssdm name="exitcond297"/></StgValue>
</operation>

<operation id="1847" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader617:2  %empty_343 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="1848" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader617:3  %w_43 = add i5 %w42, 1

]]></Node>
<StgValue><ssdm name="w_43"/></StgValue>
</operation>

<operation id="1849" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader617:4  br i1 %exitcond297, label %.preheader618.loopexit, label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1850" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_228_cast = zext i5 %w42 to i15

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="1851" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_630 = add i15 %tmp_1061_cast, %tmp_228_cast

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="1852" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_1062_cast1 = zext i15 %tmp_630 to i64

]]></Node>
<StgValue><ssdm name="tmp_1062_cast1"/></StgValue>
</operation>

<operation id="1853" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit0_1_outpu_2 = getelementptr [12288 x float]* @shuffleunit0_1_outpu, i64 0, i64 %tmp_1062_cast1

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu_2"/></StgValue>
</operation>

<operation id="1854" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit0_1_outpu_3 = load float* %shuffleunit0_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu_3"/></StgValue>
</operation>

<operation id="1855" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0">
<![CDATA[
.preheader618.loopexit:0  br label %.preheader618

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1856" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_24_16x16_a_5 = getelementptr [6144 x float]* @buffer0_1_24_16x16, i64 0, i64 %tmp_1062_cast1

]]></Node>
<StgValue><ssdm name="buffer0_1_24_16x16_a_5"/></StgValue>
</operation>

<operation id="1857" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="14">
<![CDATA[
:5  %shuffleunit0_1_outpu_3 = load float* %shuffleunit0_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit0_1_outpu_3"/></StgValue>
</operation>

<operation id="1858" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store float %shuffleunit0_1_outpu_3, float* %buffer0_1_24_16x16_a_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1859" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader617

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1860" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_24([6144 x float]* @buffer0_1_24_16x16, [12288 x float]* @shuffleunit0_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1861" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit722

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1862" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit722:0  %co56 = phi i5 [ 0, %53 ], [ %co_57, %.loopexit722.loopexit ]

]]></Node>
<StgValue><ssdm name="co56"/></StgValue>
</operation>

<operation id="1863" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="9" op_0_bw="5">
<![CDATA[
.loopexit722:1  %co56_cast = zext i5 %co56 to i9

]]></Node>
<StgValue><ssdm name="co56_cast"/></StgValue>
</operation>

<operation id="1864" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit722:2  %exitcond296 = icmp eq i5 %co56, -8

]]></Node>
<StgValue><ssdm name="exitcond296"/></StgValue>
</operation>

<operation id="1865" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit722:3  %empty_344 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="1866" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit722:4  %co_57 = add i5 %co56, 1

]]></Node>
<StgValue><ssdm name="co_57"/></StgValue>
</operation>

<operation id="1867" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit722:5  br i1 %exitcond296, label %.preheader614.preheader, label %.preheader616.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1868" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="5">
<![CDATA[
.preheader616.preheader:0  %tmp_122 = trunc i5 %co56 to i1

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1869" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader616.preheader:1  %p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_122, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="1870" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="7" op_0_bw="6">
<![CDATA[
.preheader616.preheader:2  %p_shl_cast = zext i6 %p_shl to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="1871" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader616.preheader:3  %p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_122, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="1872" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="7" op_0_bw="4">
<![CDATA[
.preheader616.preheader:4  %p_shl1_cast = zext i4 %p_shl1 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="1873" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader616.preheader:5  %tmp_223 = sub i7 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1874" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader616.preheader:6  %p_lshr_f_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co56, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="1875" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="7" op_0_bw="4">
<![CDATA[
.preheader616.preheader:7  %tmp_305_cast = zext i4 %p_lshr_f_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_305_cast"/></StgValue>
</operation>

<operation id="1876" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
.preheader616.preheader:8  br label %.preheader616

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1877" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="exitcond296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0">
<![CDATA[
.preheader614.preheader:0  br label %.preheader614

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1878" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader616:0  %ci26 = phi i5 [ 0, %.preheader616.preheader ], [ %ci_27, %.preheader616.loopexit ]

]]></Node>
<StgValue><ssdm name="ci26"/></StgValue>
</operation>

<operation id="1879" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="7" op_0_bw="5">
<![CDATA[
.preheader616:1  %ci26_cast = zext i5 %ci26 to i7

]]></Node>
<StgValue><ssdm name="ci26_cast"/></StgValue>
</operation>

<operation id="1880" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader616:2  %exitcond295 = icmp eq i5 %ci26, -8

]]></Node>
<StgValue><ssdm name="exitcond295"/></StgValue>
</operation>

<operation id="1881" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader616:3  %empty_345 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="1882" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader616:4  %ci_27 = add i5 %ci26, 1

]]></Node>
<StgValue><ssdm name="ci_27"/></StgValue>
</operation>

<operation id="1883" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader616:5  br i1 %exitcond295, label %.loopexit722.loopexit, label %.preheader615.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1884" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="5">
<![CDATA[
.preheader615.preheader:0  %tmp_225_cast = zext i5 %ci26 to i16

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="1885" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader615.preheader:1  %tmp_226 = add i7 %tmp_223, %ci26_cast

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1886" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="13" op_0_bw="7">
<![CDATA[
.preheader615.preheader:2  %tmp_227_cast = sext i7 %tmp_226 to i13

]]></Node>
<StgValue><ssdm name="tmp_227_cast"/></StgValue>
</operation>

<operation id="1887" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="exitcond295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0">
<![CDATA[
.preheader615.preheader:3  br label %.preheader615

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1888" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="exitcond295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
.loopexit722.loopexit:0  br label %.loopexit722

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1889" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader615:0  %i28 = phi i3 [ %i_29, %54 ], [ 0, %.preheader615.preheader ]

]]></Node>
<StgValue><ssdm name="i28"/></StgValue>
</operation>

<operation id="1890" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader615:1  %exitcond294 = icmp eq i3 %i28, -4

]]></Node>
<StgValue><ssdm name="exitcond294"/></StgValue>
</operation>

<operation id="1891" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader615:2  %empty_346 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="1892" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader615:3  %i_29 = add i3 %i28, 1

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="1893" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader615:4  br i1 %exitcond294, label %.preheader616.loopexit, label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1894" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_133 = trunc i3 %i28 to i2

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1895" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_133, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="1896" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl4_cast = zext i7 %p_shl4 to i8

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="1897" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_133, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="1898" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl5_cast = zext i5 %p_shl5 to i8

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="1899" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_234 = sub i8 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1900" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_319_cast = sext i8 %tmp_234 to i9

]]></Node>
<StgValue><ssdm name="tmp_319_cast"/></StgValue>
</operation>

<operation id="1901" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp1 = add i9 216, %tmp_319_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1902" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_235 = add i9 %tmp1, %co56_cast

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1903" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl6 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_133, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="1904" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl6_cast = zext i6 %p_shl6 to i7

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="1905" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_133, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="1906" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl7_cast = zext i4 %p_shl7 to i7

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="1907" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_236 = sub i7 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1908" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_237 = add i7 %tmp_236, %tmp_305_cast

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1909" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_640 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_237, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="1910" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_645 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_237, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="1911" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl328_cast = sext i11 %tmp_645 to i13

]]></Node>
<StgValue><ssdm name="p_shl328_cast"/></StgValue>
</operation>

<operation id="1912" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_652 = sub i13 %tmp_640, %p_shl328_cast

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="1913" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_653 = add i13 %tmp_227_cast, %tmp_652

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="1914" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="exitcond294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
.preheader616.loopexit:0  br label %.preheader616

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1915" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:9  %tmp_631 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_235, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="1916" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="15" op_0_bw="14">
<![CDATA[
:10  %p_shl329_cast = zext i14 %tmp_631 to i15

]]></Node>
<StgValue><ssdm name="p_shl329_cast"/></StgValue>
</operation>

<operation id="1917" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:11  %tmp_634 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_235, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="1918" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="15" op_0_bw="12">
<![CDATA[
:12  %p_shl330_cast = zext i12 %tmp_634 to i15

]]></Node>
<StgValue><ssdm name="p_shl330_cast"/></StgValue>
</operation>

<operation id="1919" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:13  %tmp_637 = sub i15 %p_shl329_cast, %p_shl330_cast

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="1920" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="15">
<![CDATA[
:14  %tmp_1069_cast = sext i15 %tmp_637 to i16

]]></Node>
<StgValue><ssdm name="tmp_1069_cast"/></StgValue>
</operation>

<operation id="1921" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_639 = add i16 %tmp_225_cast, %tmp_1069_cast

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="1922" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="16">
<![CDATA[
:16  %tmp_1070_cast = sext i16 %tmp_639 to i64

]]></Node>
<StgValue><ssdm name="tmp_1070_cast"/></StgValue>
</operation>

<operation id="1923" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_9 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1070_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_9"/></StgValue>
</operation>

<operation id="1924" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_9 = load float* %shuffle_conv_1x1_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_9"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1925" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_9 = load float* %shuffle_conv_1x1_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_9"/></StgValue>
</operation>

<operation id="1926" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1078_cast = sext i13 %tmp_653 to i64

]]></Node>
<StgValue><ssdm name="tmp_1078_cast"/></StgValue>
</operation>

<operation id="1927" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1078_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad"/></StgValue>
</operation>

<operation id="1928" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_9, float* %weights_48_48_1x1_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1929" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader615

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1930" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader614:0  %i27 = phi i5 [ %i_28, %.preheader614.loopexit ], [ 0, %.preheader614.preheader ]

]]></Node>
<StgValue><ssdm name="i27"/></StgValue>
</operation>

<operation id="1931" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="7" op_0_bw="5">
<![CDATA[
.preheader614:1  %i27_cast = zext i5 %i27 to i7

]]></Node>
<StgValue><ssdm name="i27_cast"/></StgValue>
</operation>

<operation id="1932" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="9" op_0_bw="5">
<![CDATA[
.preheader614:2  %i27_cast1 = zext i5 %i27 to i9

]]></Node>
<StgValue><ssdm name="i27_cast1"/></StgValue>
</operation>

<operation id="1933" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader614:3  %exitcond293 = icmp eq i5 %i27, -8

]]></Node>
<StgValue><ssdm name="exitcond293"/></StgValue>
</operation>

<operation id="1934" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader614:4  %empty_347 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="1935" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader614:5  %i_28 = add i5 %i27, 1

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="1936" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader614:6  br i1 %exitcond293, label %56, label %.preheader613.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1937" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0">
<![CDATA[
.preheader613.preheader:0  br label %.preheader613

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1938" st_id="134" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16p([2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1939" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader613:0  %k1 = phi i2 [ %k, %55 ], [ 0, %.preheader613.preheader ]

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="1940" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader613:1  %exitcond292 = icmp eq i2 %k1, -2

]]></Node>
<StgValue><ssdm name="exitcond292"/></StgValue>
</operation>

<operation id="1941" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader613:2  %empty_348 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="1942" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader613:3  %k = add i2 %k1, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="1943" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader613:4  br i1 %exitcond292, label %.preheader614.loopexit, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1944" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_124 = trunc i2 %k1 to i1

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1945" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl2 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_124, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="1946" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl2_cast = zext i6 %p_shl2 to i7

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="1947" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_124, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="1948" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl3_cast = zext i4 %p_shl3 to i7

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="1949" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_229 = sub i7 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1950" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_308_cast = sext i7 %tmp_229 to i9

]]></Node>
<StgValue><ssdm name="tmp_308_cast"/></StgValue>
</operation>

<operation id="1951" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp2 = add i9 -152, %tmp_308_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1952" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_230 = add i9 %i27_cast1, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1953" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_232 = add i7 %tmp_229, %i27_cast

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1954" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="0">
<![CDATA[
.preheader614.loopexit:0  br label %.preheader614

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1955" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="9">
<![CDATA[
:9  %tmp_231 = zext i9 %tmp_230 to i64

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1956" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_17 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_231

]]></Node>
<StgValue><ssdm name="bias_addr_17"/></StgValue>
</operation>

<operation id="1957" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_17 = load float* %bias_addr_17, align 4

]]></Node>
<StgValue><ssdm name="bias_load_17"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1958" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_17 = load float* %bias_addr_17, align 4

]]></Node>
<StgValue><ssdm name="bias_load_17"/></StgValue>
</operation>

<operation id="1959" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_312_cast = sext i7 %tmp_232 to i32

]]></Node>
<StgValue><ssdm name="tmp_312_cast"/></StgValue>
</operation>

<operation id="1960" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_233 = zext i32 %tmp_312_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1961" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_233

]]></Node>
<StgValue><ssdm name="bias_48_addr"/></StgValue>
</operation>

<operation id="1962" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_17, float* %bias_48_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1963" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader613

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1964" st_id="138" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_16p([2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1965" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit721

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1966" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit721:0  %co58 = phi i5 [ 0, %56 ], [ %co_59, %.loopexit721.loopexit ]

]]></Node>
<StgValue><ssdm name="co58"/></StgValue>
</operation>

<operation id="1967" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="7" op_0_bw="5">
<![CDATA[
.loopexit721:1  %co59_cast = zext i5 %co58 to i7

]]></Node>
<StgValue><ssdm name="co59_cast"/></StgValue>
</operation>

<operation id="1968" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="5">
<![CDATA[
.loopexit721:2  %co59_cast1 = zext i5 %co58 to i8

]]></Node>
<StgValue><ssdm name="co59_cast1"/></StgValue>
</operation>

<operation id="1969" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit721:3  %exitcond291 = icmp eq i5 %co58, -8

]]></Node>
<StgValue><ssdm name="exitcond291"/></StgValue>
</operation>

<operation id="1970" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit721:4  %empty_349 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="1971" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit721:5  %co_59 = add i5 %co58, 1

]]></Node>
<StgValue><ssdm name="co_59"/></StgValue>
</operation>

<operation id="1972" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit721:6  br i1 %exitcond291, label %.preheader609.preheader, label %.preheader612.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1973" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0">
<![CDATA[
.preheader612.preheader:0  br label %.preheader612

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1974" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="0">
<![CDATA[
.preheader609.preheader:0  br label %.preheader609

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1975" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader612:0  %w44 = phi i2 [ %w_45, %.preheader612.loopexit ], [ 0, %.preheader612.preheader ]

]]></Node>
<StgValue><ssdm name="w44"/></StgValue>
</operation>

<operation id="1976" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader612:1  %exitcond290 = icmp eq i2 %w44, -1

]]></Node>
<StgValue><ssdm name="exitcond290"/></StgValue>
</operation>

<operation id="1977" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader612:2  %empty_350 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="1978" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader612:3  %w_45 = add i2 %w44, 1

]]></Node>
<StgValue><ssdm name="w_45"/></StgValue>
</operation>

<operation id="1979" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader612:4  br i1 %exitcond290, label %.loopexit721.loopexit, label %.preheader611.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1980" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="36" op_0_bw="2">
<![CDATA[
.preheader611.preheader:0  %tmp_238_cast1 = zext i2 %w44 to i36

]]></Node>
<StgValue><ssdm name="tmp_238_cast1"/></StgValue>
</operation>

<operation id="1981" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="12" op_0_bw="2">
<![CDATA[
.preheader611.preheader:1  %tmp_238_cast2 = zext i2 %w44 to i12

]]></Node>
<StgValue><ssdm name="tmp_238_cast2"/></StgValue>
</operation>

<operation id="1982" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0">
<![CDATA[
.preheader611.preheader:2  br label %.preheader611

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1983" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="0">
<![CDATA[
.loopexit721.loopexit:0  br label %.loopexit721

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1984" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader611:0  %h43 = phi i2 [ 0, %.preheader611.preheader ], [ %h_44, %.preheader611.loopexit ]

]]></Node>
<StgValue><ssdm name="h43"/></StgValue>
</operation>

<operation id="1985" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader611:1  %exitcond289 = icmp eq i2 %h43, -1

]]></Node>
<StgValue><ssdm name="exitcond289"/></StgValue>
</operation>

<operation id="1986" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader611:2  %empty_351 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="1987" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader611:3  %h_44 = add i2 %h43, 1

]]></Node>
<StgValue><ssdm name="h_44"/></StgValue>
</operation>

<operation id="1988" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader611:4  br i1 %exitcond289, label %.preheader612.loopexit, label %.preheader610.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1989" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="10" op_0_bw="2">
<![CDATA[
.preheader610.preheader:0  %tmp_245_cast1 = zext i2 %h43 to i10

]]></Node>
<StgValue><ssdm name="tmp_245_cast1"/></StgValue>
</operation>

<operation id="1990" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="15" op_0_bw="2">
<![CDATA[
.preheader610.preheader:1  %tmp_245_cast = zext i2 %h43 to i15

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="1991" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0">
<![CDATA[
.preheader610.preheader:2  br label %.preheader610

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1992" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0">
<![CDATA[
.preheader612.loopexit:0  br label %.preheader612

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1993" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader610:0  %i33 = phi i2 [ %i_34, %57 ], [ 0, %.preheader610.preheader ]

]]></Node>
<StgValue><ssdm name="i33"/></StgValue>
</operation>

<operation id="1994" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader610:1  %exitcond288 = icmp eq i2 %i33, -2

]]></Node>
<StgValue><ssdm name="exitcond288"/></StgValue>
</operation>

<operation id="1995" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader610:2  %empty_352 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="1996" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader610:3  %i_34 = add i2 %i33, 1

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="1997" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader610:4  br i1 %exitcond288, label %.preheader611.loopexit, label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_140 = trunc i2 %i33 to i1

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1999" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl14 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_140, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="2000" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl14_cast = zext i6 %p_shl14 to i7

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="2001" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl15 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_140, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="2002" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl15_cast = zext i4 %p_shl15 to i7

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="2003" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_249 = sub i7 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="2004" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_345_cast = sext i7 %tmp_249 to i8

]]></Node>
<StgValue><ssdm name="tmp_345_cast"/></StgValue>
</operation>

<operation id="2005" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp3 = add i8 120, %tmp_345_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="2006" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_250 = add i8 %tmp3, %co59_cast1

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="2007" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_252 = add i7 %co59_cast, %tmp_249

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="2008" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0">
<![CDATA[
.preheader611.loopexit:0  br label %.preheader611

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2009" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="11" op_0_bw="8">
<![CDATA[
:9  %tmp_251_cast1 = zext i8 %tmp_250 to i11

]]></Node>
<StgValue><ssdm name="tmp_251_cast1"/></StgValue>
</operation>

<operation id="2010" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:10  %tmp_655 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_250, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="2011" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="11" op_0_bw="10">
<![CDATA[
:11  %p_shl334_cast = zext i10 %tmp_655 to i11

]]></Node>
<StgValue><ssdm name="p_shl334_cast"/></StgValue>
</operation>

<operation id="2012" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %tmp_656 = sub i11 %p_shl334_cast, %tmp_251_cast1

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="2013" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="12" op_0_bw="11">
<![CDATA[
:13  %tmp_1086_cast = sext i11 %tmp_656 to i12

]]></Node>
<StgValue><ssdm name="tmp_1086_cast"/></StgValue>
</operation>

<operation id="2014" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %tmp_659 = add i12 %tmp_238_cast2, %tmp_1086_cast

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="2015" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="15" op_0_bw="12">
<![CDATA[
:15  %tmp_1087_cast1 = sext i12 %tmp_659 to i15

]]></Node>
<StgValue><ssdm name="tmp_1087_cast1"/></StgValue>
</operation>

<operation id="2016" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:16  %tmp_144 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_659, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2017" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="15" op_0_bw="14">
<![CDATA[
:17  %p_shl333_cast = sext i14 %tmp_144 to i15

]]></Node>
<StgValue><ssdm name="p_shl333_cast"/></StgValue>
</operation>

<operation id="2018" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_660 = sub i15 %p_shl333_cast, %tmp_1087_cast1

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="2019" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_662 = add i15 %tmp_245_cast, %tmp_660

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="2020" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="7">
<![CDATA[
:24  %tmp_349_cast = sext i7 %tmp_252 to i32

]]></Node>
<StgValue><ssdm name="tmp_349_cast"/></StgValue>
</operation>

<operation id="2021" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="35" op_0_bw="32">
<![CDATA[
:25  %tmp_253_cast = zext i32 %tmp_349_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="2022" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:26  %tmp_673 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_252, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="2023" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="34" op_0_bw="9">
<![CDATA[
:27  %tmp_674 = sext i9 %tmp_673 to i34

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="2024" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="35" op_0_bw="34">
<![CDATA[
:28  %p_shl332_cast = zext i34 %tmp_674 to i35

]]></Node>
<StgValue><ssdm name="p_shl332_cast"/></StgValue>
</operation>

<operation id="2025" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:29  %tmp_676 = sub i35 %p_shl332_cast, %tmp_253_cast

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="2026" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="36" op_0_bw="35">
<![CDATA[
:30  %tmp_1093_cast = sext i35 %tmp_676 to i36

]]></Node>
<StgValue><ssdm name="tmp_1093_cast"/></StgValue>
</operation>

<operation id="2027" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:31  %tmp_677 = add i36 %tmp_238_cast1, %tmp_1093_cast

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="2028" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="10" op_0_bw="36">
<![CDATA[
:32  %tmp_146 = trunc i36 %tmp_677 to i10

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2029" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="8" op_0_bw="36">
<![CDATA[
:33  %tmp_147 = trunc i36 %tmp_677 to i8

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2030" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="15">
<![CDATA[
:20  %tmp_1090_cast = zext i15 %tmp_662 to i64

]]></Node>
<StgValue><ssdm name="tmp_1090_cast"/></StgValue>
</operation>

<operation id="2031" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %shuffle_conv_3x3_add_5 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1090_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_5"/></StgValue>
</operation>

<operation id="2032" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_5 = load float* %shuffle_conv_3x3_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_5"/></StgValue>
</operation>

<operation id="2033" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:34  %p_shl331_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_147, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl331_cast"/></StgValue>
</operation>

<operation id="2034" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_678 = sub i10 %p_shl331_cast, %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="2035" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_684 = add i10 %tmp_245_cast1, %tmp_678

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2036" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_5 = load float* %shuffle_conv_3x3_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_5"/></StgValue>
</operation>

<operation id="2037" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="10">
<![CDATA[
:37  %tmp_1097_cast = zext i10 %tmp_684 to i64

]]></Node>
<StgValue><ssdm name="tmp_1097_cast"/></StgValue>
</operation>

<operation id="2038" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %weights_48_1_3x3_add = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1097_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add"/></StgValue>
</operation>

<operation id="2039" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:39  store float %shuffle_conv_3x3_loa_5, float* %weights_48_1_3x3_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2040" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %.preheader610

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2041" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader609:0  %i29 = phi i5 [ %i_30, %.preheader609.loopexit ], [ 0, %.preheader609.preheader ]

]]></Node>
<StgValue><ssdm name="i29"/></StgValue>
</operation>

<operation id="2042" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="7" op_0_bw="5">
<![CDATA[
.preheader609:1  %i29_cast = zext i5 %i29 to i7

]]></Node>
<StgValue><ssdm name="i29_cast"/></StgValue>
</operation>

<operation id="2043" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="5">
<![CDATA[
.preheader609:2  %i29_cast648_cast = zext i5 %i29 to i8

]]></Node>
<StgValue><ssdm name="i29_cast648_cast"/></StgValue>
</operation>

<operation id="2044" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader609:3  %exitcond287 = icmp eq i5 %i29, -8

]]></Node>
<StgValue><ssdm name="exitcond287"/></StgValue>
</operation>

<operation id="2045" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader609:4  %empty_353 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="2046" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader609:5  %i_30 = add i5 %i29, 1

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="2047" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader609:6  br i1 %exitcond287, label %59, label %.preheader608.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2048" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="0">
<![CDATA[
.preheader608.preheader:0  br label %.preheader608

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2049" st_id="146" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_strid([12288 x float]* @ShuffleConvs_1_Downs, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2050" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader608:0  %k2 = phi i2 [ %k_1, %58 ], [ 0, %.preheader608.preheader ]

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="2051" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader608:1  %exitcond286 = icmp eq i2 %k2, -2

]]></Node>
<StgValue><ssdm name="exitcond286"/></StgValue>
</operation>

<operation id="2052" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader608:2  %empty_354 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="2053" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader608:3  %k_1 = add i2 %k2, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="2054" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader608:4  br i1 %exitcond286, label %.preheader609.loopexit, label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2055" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_138 = trunc i2 %k2 to i1

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="2056" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl8 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_138, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="2057" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl8_cast = zext i6 %p_shl8 to i7

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="2058" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl9 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_138, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="2059" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl9_cast = zext i4 %p_shl9 to i7

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="2060" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_240 = sub i7 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2061" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_326_cast_cast = sext i7 %tmp_240 to i8

]]></Node>
<StgValue><ssdm name="tmp_326_cast_cast"/></StgValue>
</operation>

<operation id="2062" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp4 = add i8 -104, %tmp_326_cast_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="2063" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_241 = add i8 %i29_cast648_cast, %tmp4

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2064" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_243 = add i7 %tmp_240, %i29_cast

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2065" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0">
<![CDATA[
.preheader609.loopexit:0  br label %.preheader609

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2066" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_328_cast = sext i8 %tmp_241 to i9

]]></Node>
<StgValue><ssdm name="tmp_328_cast"/></StgValue>
</operation>

<operation id="2067" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="9">
<![CDATA[
:10  %tmp_242 = zext i9 %tmp_328_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2068" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_18 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_242

]]></Node>
<StgValue><ssdm name="bias_addr_18"/></StgValue>
</operation>

<operation id="2069" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_18 = load float* %bias_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bias_load_18"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2070" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_18 = load float* %bias_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bias_load_18"/></StgValue>
</operation>

<operation id="2071" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_330_cast = sext i7 %tmp_243 to i32

]]></Node>
<StgValue><ssdm name="tmp_330_cast"/></StgValue>
</operation>

<operation id="2072" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_244 = zext i32 %tmp_330_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2073" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_1 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_244

]]></Node>
<StgValue><ssdm name="bias_48_addr_1"/></StgValue>
</operation>

<operation id="2074" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_18, float* %bias_48_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader608

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2076" st_id="150" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_strid([12288 x float]* @ShuffleConvs_1_Downs, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2077" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit720

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2078" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit720:0  %co60 = phi i5 [ 0, %59 ], [ %co_61, %.loopexit720.loopexit ]

]]></Node>
<StgValue><ssdm name="co60"/></StgValue>
</operation>

<operation id="2079" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="9" op_0_bw="5">
<![CDATA[
.loopexit720:1  %co61_cast = zext i5 %co60 to i9

]]></Node>
<StgValue><ssdm name="co61_cast"/></StgValue>
</operation>

<operation id="2080" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit720:2  %exitcond285 = icmp eq i5 %co60, -8

]]></Node>
<StgValue><ssdm name="exitcond285"/></StgValue>
</operation>

<operation id="2081" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit720:3  %empty_355 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="2082" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit720:4  %co_61 = add i5 %co60, 1

]]></Node>
<StgValue><ssdm name="co_61"/></StgValue>
</operation>

<operation id="2083" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit720:5  br i1 %exitcond285, label %.preheader605.preheader, label %.preheader607.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="5">
<![CDATA[
.preheader607.preheader:0  %tmp_134 = trunc i5 %co60 to i1

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2085" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader607.preheader:1  %p_shl10 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_134, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="2086" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="7" op_0_bw="6">
<![CDATA[
.preheader607.preheader:2  %p_shl10_cast = zext i6 %p_shl10 to i7

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="2087" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader607.preheader:3  %p_shl11 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_134, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="2088" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="7" op_0_bw="4">
<![CDATA[
.preheader607.preheader:4  %p_shl11_cast = zext i4 %p_shl11 to i7

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="2089" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader607.preheader:5  %tmp_239 = sub i7 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2090" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader607.preheader:6  %p_lshr_f1_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co60, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f1_cast"/></StgValue>
</operation>

<operation id="2091" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="7" op_0_bw="4">
<![CDATA[
.preheader607.preheader:7  %tmp_334_cast = zext i4 %p_lshr_f1_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_334_cast"/></StgValue>
</operation>

<operation id="2092" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
.preheader607.preheader:8  br label %.preheader607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2093" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0">
<![CDATA[
.preheader605.preheader:0  br label %.preheader605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2094" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader607:0  %ci28 = phi i5 [ 0, %.preheader607.preheader ], [ %ci_29, %.preheader607.loopexit ]

]]></Node>
<StgValue><ssdm name="ci28"/></StgValue>
</operation>

<operation id="2095" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="7" op_0_bw="5">
<![CDATA[
.preheader607:1  %ci28_cast = zext i5 %ci28 to i7

]]></Node>
<StgValue><ssdm name="ci28_cast"/></StgValue>
</operation>

<operation id="2096" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader607:2  %exitcond284 = icmp eq i5 %ci28, -8

]]></Node>
<StgValue><ssdm name="exitcond284"/></StgValue>
</operation>

<operation id="2097" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader607:3  %empty_356 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="2098" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader607:4  %ci_29 = add i5 %ci28, 1

]]></Node>
<StgValue><ssdm name="ci_29"/></StgValue>
</operation>

<operation id="2099" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader607:5  br i1 %exitcond284, label %.loopexit720.loopexit, label %.preheader606.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2100" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="5">
<![CDATA[
.preheader606.preheader:0  %tmp_246_cast = zext i5 %ci28 to i16

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="2101" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader606.preheader:1  %tmp_247 = add i7 %tmp_239, %ci28_cast

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="2102" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="13" op_0_bw="7">
<![CDATA[
.preheader606.preheader:2  %tmp_248_cast = sext i7 %tmp_247 to i13

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="2103" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0">
<![CDATA[
.preheader606.preheader:3  br label %.preheader606

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2104" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0">
<![CDATA[
.loopexit720.loopexit:0  br label %.loopexit720

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2105" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader606:0  %i35 = phi i3 [ %i_36, %60 ], [ 0, %.preheader606.preheader ]

]]></Node>
<StgValue><ssdm name="i35"/></StgValue>
</operation>

<operation id="2106" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader606:1  %exitcond283 = icmp eq i3 %i35, -4

]]></Node>
<StgValue><ssdm name="exitcond283"/></StgValue>
</operation>

<operation id="2107" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader606:2  %empty_357 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="2108" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader606:3  %i_36 = add i3 %i35, 1

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="2109" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader606:4  br i1 %exitcond283, label %.preheader607.loopexit, label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2110" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_153 = trunc i3 %i35 to i2

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2111" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl16 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_153, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="2112" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl16_cast = zext i7 %p_shl16 to i8

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="2113" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl17 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_153, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="2114" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl17_cast = zext i5 %p_shl17 to i8

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="2115" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_259 = sub i8 %p_shl16_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2116" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_352_cast = sext i8 %tmp_259 to i9

]]></Node>
<StgValue><ssdm name="tmp_352_cast"/></StgValue>
</operation>

<operation id="2117" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp5 = add i9 -200, %tmp_352_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="2118" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_260 = add i9 %tmp5, %co61_cast

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2119" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl18 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_153, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="2120" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl18_cast = zext i6 %p_shl18 to i7

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="2121" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl19 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_153, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="2122" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl19_cast = zext i4 %p_shl19 to i7

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="2123" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_261 = sub i7 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2124" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_262 = add i7 %tmp_261, %tmp_334_cast

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="2125" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_699 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_262, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="2126" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_700 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_262, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="2127" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl336_cast = sext i11 %tmp_700 to i13

]]></Node>
<StgValue><ssdm name="p_shl336_cast"/></StgValue>
</operation>

<operation id="2128" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_702 = sub i13 %tmp_699, %p_shl336_cast

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="2129" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_705 = add i13 %tmp_248_cast, %tmp_702

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="2130" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="exitcond283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0">
<![CDATA[
.preheader607.loopexit:0  br label %.preheader607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2131" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:9  %tmp_687 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_260, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="2132" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="15" op_0_bw="14">
<![CDATA[
:10  %p_shl337_cast = zext i14 %tmp_687 to i15

]]></Node>
<StgValue><ssdm name="p_shl337_cast"/></StgValue>
</operation>

<operation id="2133" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:11  %tmp_689 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_260, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="2134" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="15" op_0_bw="12">
<![CDATA[
:12  %p_shl338_cast = zext i12 %tmp_689 to i15

]]></Node>
<StgValue><ssdm name="p_shl338_cast"/></StgValue>
</operation>

<operation id="2135" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:13  %tmp_690 = sub i15 %p_shl337_cast, %p_shl338_cast

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="2136" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="15">
<![CDATA[
:14  %tmp_1104_cast = sext i15 %tmp_690 to i16

]]></Node>
<StgValue><ssdm name="tmp_1104_cast"/></StgValue>
</operation>

<operation id="2137" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_692 = add i16 %tmp_246_cast, %tmp_1104_cast

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="2138" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="16">
<![CDATA[
:16  %tmp_1105_cast1 = sext i16 %tmp_692 to i64

]]></Node>
<StgValue><ssdm name="tmp_1105_cast1"/></StgValue>
</operation>

<operation id="2139" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_10 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1105_cast1

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_10"/></StgValue>
</operation>

<operation id="2140" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_10 = load float* %shuffle_conv_1x1_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_10"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2141" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_10 = load float* %shuffle_conv_1x1_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_10"/></StgValue>
</operation>

<operation id="2142" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1113_cast = sext i13 %tmp_705 to i64

]]></Node>
<StgValue><ssdm name="tmp_1113_cast"/></StgValue>
</operation>

<operation id="2143" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_1 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1113_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_1"/></StgValue>
</operation>

<operation id="2144" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_10, float* %weights_48_48_1x1_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2145" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader606

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2146" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader605:0  %i31 = phi i5 [ %i_32, %.preheader605.loopexit ], [ 0, %.preheader605.preheader ]

]]></Node>
<StgValue><ssdm name="i31"/></StgValue>
</operation>

<operation id="2147" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="7" op_0_bw="5">
<![CDATA[
.preheader605:1  %i32_cast = zext i5 %i31 to i7

]]></Node>
<StgValue><ssdm name="i32_cast"/></StgValue>
</operation>

<operation id="2148" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="5">
<![CDATA[
.preheader605:2  %i32_cast635_cast = zext i5 %i31 to i8

]]></Node>
<StgValue><ssdm name="i32_cast635_cast"/></StgValue>
</operation>

<operation id="2149" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader605:3  %exitcond282 = icmp eq i5 %i31, -8

]]></Node>
<StgValue><ssdm name="exitcond282"/></StgValue>
</operation>

<operation id="2150" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader605:4  %empty_358 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="2151" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader605:5  %i_32 = add i5 %i31, 1

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="2152" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader605:6  br i1 %exitcond282, label %62, label %.preheader604.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2153" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="exitcond282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0">
<![CDATA[
.preheader604.preheader:0  br label %.preheader604

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2154" st_id="156" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="exitcond282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2155" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader604:0  %k3 = phi i2 [ %k_2, %61 ], [ 0, %.preheader604.preheader ]

]]></Node>
<StgValue><ssdm name="k3"/></StgValue>
</operation>

<operation id="2156" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader604:1  %exitcond281 = icmp eq i2 %k3, -2

]]></Node>
<StgValue><ssdm name="exitcond281"/></StgValue>
</operation>

<operation id="2157" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader604:2  %empty_359 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="2158" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader604:3  %k_2 = add i2 %k3, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="2159" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader604:4  br i1 %exitcond281, label %.preheader605.loopexit, label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2160" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_151 = trunc i2 %k3 to i1

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2161" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl12 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_151, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="2162" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl12_cast = zext i6 %p_shl12 to i7

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="2163" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl13 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_151, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="2164" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl13_cast = zext i4 %p_shl13 to i7

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="2165" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_254 = sub i7 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="2166" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_336_cast_cast = sext i7 %tmp_254 to i8

]]></Node>
<StgValue><ssdm name="tmp_336_cast_cast"/></StgValue>
</operation>

<operation id="2167" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp6 = add i8 -56, %tmp_336_cast_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="2168" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_255 = add i8 %i32_cast635_cast, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2169" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_257 = add i7 %tmp_254, %i32_cast

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="2170" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="exitcond281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0">
<![CDATA[
.preheader605.loopexit:0  br label %.preheader605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2171" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_338_cast = sext i8 %tmp_255 to i9

]]></Node>
<StgValue><ssdm name="tmp_338_cast"/></StgValue>
</operation>

<operation id="2172" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="9">
<![CDATA[
:10  %tmp_256 = zext i9 %tmp_338_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2173" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_19 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_256

]]></Node>
<StgValue><ssdm name="bias_addr_19"/></StgValue>
</operation>

<operation id="2174" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_19 = load float* %bias_addr_19, align 4

]]></Node>
<StgValue><ssdm name="bias_load_19"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2175" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_19 = load float* %bias_addr_19, align 4

]]></Node>
<StgValue><ssdm name="bias_load_19"/></StgValue>
</operation>

<operation id="2176" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_340_cast = sext i7 %tmp_257 to i32

]]></Node>
<StgValue><ssdm name="tmp_340_cast"/></StgValue>
</operation>

<operation id="2177" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_258 = zext i32 %tmp_340_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="2178" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_2 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_258

]]></Node>
<StgValue><ssdm name="bias_48_addr_2"/></StgValue>
</operation>

<operation id="2179" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_19, float* %bias_48_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2180" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader604

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2181" st_id="160" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2182" st_id="161" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_48_l([3072 x float]* @buffer1_1_48_8x8, [6144 x float]* @downsampleunit1_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2183" st_id="162" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_48_l([3072 x float]* @buffer1_1_48_8x8, [6144 x float]* @downsampleunit1_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2184" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit719

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2185" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit719:0  %co62 = phi i5 [ 0, %62 ], [ %co_63, %.loopexit719.loopexit ]

]]></Node>
<StgValue><ssdm name="co62"/></StgValue>
</operation>

<operation id="2186" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="7" op_0_bw="5">
<![CDATA[
.loopexit719:1  %co63_cast = zext i5 %co62 to i7

]]></Node>
<StgValue><ssdm name="co63_cast"/></StgValue>
</operation>

<operation id="2187" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="5">
<![CDATA[
.loopexit719:2  %co63_cast1 = zext i5 %co62 to i8

]]></Node>
<StgValue><ssdm name="co63_cast1"/></StgValue>
</operation>

<operation id="2188" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit719:3  %exitcond280 = icmp eq i5 %co62, -8

]]></Node>
<StgValue><ssdm name="exitcond280"/></StgValue>
</operation>

<operation id="2189" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit719:4  %empty_360 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="2190" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit719:5  %co_63 = add i5 %co62, 1

]]></Node>
<StgValue><ssdm name="co_63"/></StgValue>
</operation>

<operation id="2191" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit719:6  br i1 %exitcond280, label %.preheader600.preheader, label %.preheader603.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2192" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="exitcond280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="0">
<![CDATA[
.preheader603.preheader:0  br label %.preheader603

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2193" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="exitcond280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0">
<![CDATA[
.preheader600.preheader:0  br label %.preheader600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2194" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader603:0  %w46 = phi i2 [ %w_47, %.preheader603.loopexit ], [ 0, %.preheader603.preheader ]

]]></Node>
<StgValue><ssdm name="w46"/></StgValue>
</operation>

<operation id="2195" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader603:1  %exitcond279 = icmp eq i2 %w46, -1

]]></Node>
<StgValue><ssdm name="exitcond279"/></StgValue>
</operation>

<operation id="2196" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader603:2  %empty_361 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="2197" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader603:3  %w_47 = add i2 %w46, 1

]]></Node>
<StgValue><ssdm name="w_47"/></StgValue>
</operation>

<operation id="2198" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader603:4  br i1 %exitcond279, label %.loopexit719.loopexit, label %.preheader602.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2199" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="36" op_0_bw="2">
<![CDATA[
.preheader602.preheader:0  %tmp_263_cast1 = zext i2 %w46 to i36

]]></Node>
<StgValue><ssdm name="tmp_263_cast1"/></StgValue>
</operation>

<operation id="2200" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="11" op_0_bw="2">
<![CDATA[
.preheader602.preheader:1  %tmp_263_cast = zext i2 %w46 to i11

]]></Node>
<StgValue><ssdm name="tmp_263_cast"/></StgValue>
</operation>

<operation id="2201" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="0">
<![CDATA[
.preheader602.preheader:2  br label %.preheader602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2202" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0">
<![CDATA[
.loopexit719.loopexit:0  br label %.loopexit719

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2203" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader602:0  %h45 = phi i2 [ 0, %.preheader602.preheader ], [ %h_46, %.preheader602.loopexit ]

]]></Node>
<StgValue><ssdm name="h45"/></StgValue>
</operation>

<operation id="2204" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader602:1  %exitcond278 = icmp eq i2 %h45, -1

]]></Node>
<StgValue><ssdm name="exitcond278"/></StgValue>
</operation>

<operation id="2205" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader602:2  %empty_362 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="2206" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader602:3  %h_46 = add i2 %h45, 1

]]></Node>
<StgValue><ssdm name="h_46"/></StgValue>
</operation>

<operation id="2207" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader602:4  br i1 %exitcond278, label %.preheader603.loopexit, label %.preheader601.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2208" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="10" op_0_bw="2">
<![CDATA[
.preheader601.preheader:0  %tmp_270_cast1 = zext i2 %h45 to i10

]]></Node>
<StgValue><ssdm name="tmp_270_cast1"/></StgValue>
</operation>

<operation id="2209" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="15" op_0_bw="2">
<![CDATA[
.preheader601.preheader:1  %tmp_270_cast = zext i2 %h45 to i15

]]></Node>
<StgValue><ssdm name="tmp_270_cast"/></StgValue>
</operation>

<operation id="2210" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="0">
<![CDATA[
.preheader601.preheader:2  br label %.preheader601

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2211" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0">
<![CDATA[
.preheader603.loopexit:0  br label %.preheader603

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2212" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader601:0  %i40 = phi i2 [ %i_41, %63 ], [ 0, %.preheader601.preheader ]

]]></Node>
<StgValue><ssdm name="i40"/></StgValue>
</operation>

<operation id="2213" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader601:1  %exitcond277 = icmp eq i2 %i40, -2

]]></Node>
<StgValue><ssdm name="exitcond277"/></StgValue>
</operation>

<operation id="2214" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader601:2  %empty_363 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="2215" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader601:3  %i_41 = add i2 %i40, 1

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="2216" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader601:4  br i1 %exitcond277, label %.preheader602.loopexit, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2217" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_164 = trunc i2 %i40 to i1

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2218" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl26 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_164, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl26"/></StgValue>
</operation>

<operation id="2219" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl26_cast = zext i6 %p_shl26 to i7

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="2220" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl27 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_164, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl27"/></StgValue>
</operation>

<operation id="2221" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl27_cast = zext i4 %p_shl27 to i7

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="2222" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_274 = sub i7 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2223" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_378_cast = sext i7 %tmp_274 to i8

]]></Node>
<StgValue><ssdm name="tmp_378_cast"/></StgValue>
</operation>

<operation id="2224" st_id="166" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp7 = add i8 -88, %tmp_378_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="2225" st_id="166" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_275 = add i8 %tmp7, %co63_cast1

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2226" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_277 = add i7 %co63_cast, %tmp_274

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="2227" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0">
<![CDATA[
.preheader602.loopexit:0  br label %.preheader602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2228" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="11" op_0_bw="8">
<![CDATA[
:9  %tmp_276_cast = zext i8 %tmp_275 to i11

]]></Node>
<StgValue><ssdm name="tmp_276_cast"/></StgValue>
</operation>

<operation id="2229" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:10  %tmp_706 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_275, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="2230" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="11" op_0_bw="10">
<![CDATA[
:11  %p_shl342_cast = zext i10 %tmp_706 to i11

]]></Node>
<StgValue><ssdm name="p_shl342_cast"/></StgValue>
</operation>

<operation id="2231" st_id="167" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %tmp_708 = sub i11 %p_shl342_cast, %tmp_276_cast

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="2232" st_id="167" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:13  %tmp_709 = add i11 %tmp_263_cast, %tmp_708

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="2233" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="15" op_0_bw="11">
<![CDATA[
:14  %tmp_1122_cast = sext i11 %tmp_709 to i15

]]></Node>
<StgValue><ssdm name="tmp_1122_cast"/></StgValue>
</operation>

<operation id="2234" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:15  %tmp_165 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_709, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2235" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="15" op_0_bw="13">
<![CDATA[
:16  %p_shl341_cast = sext i13 %tmp_165 to i15

]]></Node>
<StgValue><ssdm name="p_shl341_cast"/></StgValue>
</operation>

<operation id="2236" st_id="167" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_719 = sub i15 %p_shl341_cast, %tmp_1122_cast

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="2237" st_id="167" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_726 = add i15 %tmp_270_cast, %tmp_719

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="2238" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="7">
<![CDATA[
:23  %tmp_382_cast = sext i7 %tmp_277 to i32

]]></Node>
<StgValue><ssdm name="tmp_382_cast"/></StgValue>
</operation>

<operation id="2239" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="35" op_0_bw="32">
<![CDATA[
:24  %tmp_278_cast = zext i32 %tmp_382_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="2240" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:25  %tmp_727 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_277, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="2241" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="34" op_0_bw="9">
<![CDATA[
:26  %tmp_728 = sext i9 %tmp_727 to i34

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="2242" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="35" op_0_bw="34">
<![CDATA[
:27  %p_shl340_cast = zext i34 %tmp_728 to i35

]]></Node>
<StgValue><ssdm name="p_shl340_cast"/></StgValue>
</operation>

<operation id="2243" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:28  %tmp_730 = sub i35 %p_shl340_cast, %tmp_278_cast

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="2244" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="36" op_0_bw="35">
<![CDATA[
:29  %tmp_1128_cast = sext i35 %tmp_730 to i36

]]></Node>
<StgValue><ssdm name="tmp_1128_cast"/></StgValue>
</operation>

<operation id="2245" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:30  %tmp_733 = add i36 %tmp_263_cast1, %tmp_1128_cast

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="2246" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="10" op_0_bw="36">
<![CDATA[
:31  %tmp_167 = trunc i36 %tmp_733 to i10

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2247" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="8" op_0_bw="36">
<![CDATA[
:32  %tmp_168 = trunc i36 %tmp_733 to i8

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2248" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="15">
<![CDATA[
:19  %tmp_1125_cast = zext i15 %tmp_726 to i64

]]></Node>
<StgValue><ssdm name="tmp_1125_cast"/></StgValue>
</operation>

<operation id="2249" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_3x3_add_6 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1125_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_6"/></StgValue>
</operation>

<operation id="2250" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_6 = load float* %shuffle_conv_3x3_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_6"/></StgValue>
</operation>

<operation id="2251" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:33  %p_shl339_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_168, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl339_cast"/></StgValue>
</operation>

<operation id="2252" st_id="168" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_734 = sub i10 %p_shl339_cast, %tmp_167

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="2253" st_id="168" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_736 = add i10 %tmp_270_cast1, %tmp_734

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2254" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_6 = load float* %shuffle_conv_3x3_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_6"/></StgValue>
</operation>

<operation id="2255" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="10">
<![CDATA[
:36  %tmp_1132_cast = zext i10 %tmp_736 to i64

]]></Node>
<StgValue><ssdm name="tmp_1132_cast"/></StgValue>
</operation>

<operation id="2256" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %weights_48_1_3x3_add_1 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1132_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_1"/></StgValue>
</operation>

<operation id="2257" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:38  store float %shuffle_conv_3x3_loa_6, float* %weights_48_1_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2258" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %.preheader601

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2259" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader600:0  %i37 = phi i5 [ %i_38, %.preheader600.loopexit ], [ 0, %.preheader600.preheader ]

]]></Node>
<StgValue><ssdm name="i37"/></StgValue>
</operation>

<operation id="2260" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="7" op_0_bw="5">
<![CDATA[
.preheader600:1  %i37_cast = zext i5 %i37 to i7

]]></Node>
<StgValue><ssdm name="i37_cast"/></StgValue>
</operation>

<operation id="2261" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="10" op_0_bw="5">
<![CDATA[
.preheader600:2  %i37_cast1 = zext i5 %i37 to i10

]]></Node>
<StgValue><ssdm name="i37_cast1"/></StgValue>
</operation>

<operation id="2262" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader600:3  %exitcond276 = icmp eq i5 %i37, -8

]]></Node>
<StgValue><ssdm name="exitcond276"/></StgValue>
</operation>

<operation id="2263" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader600:4  %empty_364 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="2264" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader600:5  %i_38 = add i5 %i37, 1

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="2265" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader600:6  br i1 %exitcond276, label %65, label %.preheader599.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2266" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="0">
<![CDATA[
.preheader599.preheader:0  br label %.preheader599

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2267" st_id="170" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_strid([12288 x float]* @shuffleunit0_2_outpu, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2268" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader599:0  %k4 = phi i2 [ %k_3, %64 ], [ 0, %.preheader599.preheader ]

]]></Node>
<StgValue><ssdm name="k4"/></StgValue>
</operation>

<operation id="2269" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader599:1  %exitcond275 = icmp eq i2 %k4, -2

]]></Node>
<StgValue><ssdm name="exitcond275"/></StgValue>
</operation>

<operation id="2270" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader599:2  %empty_365 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="2271" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader599:3  %k_3 = add i2 %k4, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="2272" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader599:4  br i1 %exitcond275, label %.preheader600.loopexit, label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2273" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_160 = trunc i2 %k4 to i1

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2274" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl20 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_160, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="2275" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl20_cast = zext i6 %p_shl20 to i7

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="2276" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl21 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_160, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="2277" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl21_cast = zext i4 %p_shl21 to i7

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="2278" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_265 = sub i7 %p_shl20_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="2279" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_359_cast = sext i7 %tmp_265 to i10

]]></Node>
<StgValue><ssdm name="tmp_359_cast"/></StgValue>
</operation>

<operation id="2280" st_id="171" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp8 = add i10 504, %tmp_359_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="2281" st_id="171" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_266 = add i10 %i37_cast1, %tmp8

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="2282" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_268 = add i7 %tmp_265, %i37_cast

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="2283" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="exitcond275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="0">
<![CDATA[
.preheader600.loopexit:0  br label %.preheader600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2284" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_267 = zext i10 %tmp_266 to i64

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="2285" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_20 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="bias_addr_20"/></StgValue>
</operation>

<operation id="2286" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_20 = load float* %bias_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bias_load_20"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2287" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_20 = load float* %bias_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bias_load_20"/></StgValue>
</operation>

<operation id="2288" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_363_cast = sext i7 %tmp_268 to i32

]]></Node>
<StgValue><ssdm name="tmp_363_cast"/></StgValue>
</operation>

<operation id="2289" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_269 = zext i32 %tmp_363_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="2290" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_3 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_269

]]></Node>
<StgValue><ssdm name="bias_48_addr_3"/></StgValue>
</operation>

<operation id="2291" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_20, float* %bias_48_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2292" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader599

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2293" st_id="174" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_16_strid([12288 x float]* @shuffleunit0_2_outpu, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2294" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2295" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit718:0  %co64 = phi i5 [ 0, %65 ], [ %co_65, %.loopexit718.loopexit ]

]]></Node>
<StgValue><ssdm name="co64"/></StgValue>
</operation>

<operation id="2296" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="10" op_0_bw="5">
<![CDATA[
.loopexit718:1  %co65_cast = zext i5 %co64 to i10

]]></Node>
<StgValue><ssdm name="co65_cast"/></StgValue>
</operation>

<operation id="2297" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit718:2  %exitcond274 = icmp eq i5 %co64, -8

]]></Node>
<StgValue><ssdm name="exitcond274"/></StgValue>
</operation>

<operation id="2298" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit718:3  %empty_366 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="2299" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit718:4  %co_65 = add i5 %co64, 1

]]></Node>
<StgValue><ssdm name="co_65"/></StgValue>
</operation>

<operation id="2300" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit718:5  br i1 %exitcond274, label %.preheader596.preheader, label %.preheader598.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2301" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="5">
<![CDATA[
.preheader598.preheader:0  %tmp_157 = trunc i5 %co64 to i1

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2302" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader598.preheader:1  %p_shl22 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_157, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="2303" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="7" op_0_bw="6">
<![CDATA[
.preheader598.preheader:2  %p_shl22_cast = zext i6 %p_shl22 to i7

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="2304" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader598.preheader:3  %p_shl23 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_157, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="2305" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="7" op_0_bw="4">
<![CDATA[
.preheader598.preheader:4  %p_shl23_cast = zext i4 %p_shl23 to i7

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="2306" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader598.preheader:5  %tmp_264 = sub i7 %p_shl22_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="2307" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader598.preheader:6  %p_lshr_f2_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co64, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f2_cast"/></StgValue>
</operation>

<operation id="2308" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="7" op_0_bw="4">
<![CDATA[
.preheader598.preheader:7  %tmp_367_cast = zext i4 %p_lshr_f2_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_367_cast"/></StgValue>
</operation>

<operation id="2309" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0">
<![CDATA[
.preheader598.preheader:8  br label %.preheader598

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2310" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="exitcond274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="0">
<![CDATA[
.preheader596.preheader:0  br label %.preheader596

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2311" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader598:0  %ci30 = phi i5 [ 0, %.preheader598.preheader ], [ %ci_31, %.preheader598.loopexit ]

]]></Node>
<StgValue><ssdm name="ci30"/></StgValue>
</operation>

<operation id="2312" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="7" op_0_bw="5">
<![CDATA[
.preheader598:1  %ci30_cast = zext i5 %ci30 to i7

]]></Node>
<StgValue><ssdm name="ci30_cast"/></StgValue>
</operation>

<operation id="2313" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader598:2  %exitcond273 = icmp eq i5 %ci30, -8

]]></Node>
<StgValue><ssdm name="exitcond273"/></StgValue>
</operation>

<operation id="2314" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader598:3  %empty_367 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="2315" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader598:4  %ci_31 = add i5 %ci30, 1

]]></Node>
<StgValue><ssdm name="ci_31"/></StgValue>
</operation>

<operation id="2316" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader598:5  br i1 %exitcond273, label %.loopexit718.loopexit, label %.preheader597.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2317" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="17" op_0_bw="5">
<![CDATA[
.preheader597.preheader:0  %tmp_271_cast = zext i5 %ci30 to i17

]]></Node>
<StgValue><ssdm name="tmp_271_cast"/></StgValue>
</operation>

<operation id="2318" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader597.preheader:1  %tmp_272 = add i7 %tmp_264, %ci30_cast

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2319" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="13" op_0_bw="7">
<![CDATA[
.preheader597.preheader:2  %tmp_273_cast = sext i7 %tmp_272 to i13

]]></Node>
<StgValue><ssdm name="tmp_273_cast"/></StgValue>
</operation>

<operation id="2320" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="exitcond273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
.preheader597.preheader:3  br label %.preheader597

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2321" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="exitcond273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="0">
<![CDATA[
.loopexit718.loopexit:0  br label %.loopexit718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2322" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader597:0  %i42 = phi i3 [ %i_43, %66 ], [ 0, %.preheader597.preheader ]

]]></Node>
<StgValue><ssdm name="i42"/></StgValue>
</operation>

<operation id="2323" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader597:1  %exitcond272 = icmp eq i3 %i42, -4

]]></Node>
<StgValue><ssdm name="exitcond272"/></StgValue>
</operation>

<operation id="2324" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader597:2  %empty_368 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="2325" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader597:3  %i_43 = add i3 %i42, 1

]]></Node>
<StgValue><ssdm name="i_43"/></StgValue>
</operation>

<operation id="2326" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader597:4  br i1 %exitcond272, label %.preheader598.loopexit, label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2327" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_173 = trunc i3 %i42 to i2

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2328" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl30 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_173, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl30"/></StgValue>
</operation>

<operation id="2329" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl30_cast = zext i7 %p_shl30 to i8

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="2330" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl31 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_173, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl31"/></StgValue>
</operation>

<operation id="2331" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl31_cast = zext i5 %p_shl31 to i8

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="2332" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_285 = sub i8 %p_shl30_cast, %p_shl31_cast

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="2333" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_390_cast = sext i8 %tmp_285 to i9

]]></Node>
<StgValue><ssdm name="tmp_390_cast"/></StgValue>
</operation>

<operation id="2334" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp9 = add i9 -104, %tmp_390_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="2335" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="10" op_0_bw="9">
<![CDATA[
:8  %tmp9_cast = zext i9 %tmp9 to i10

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="2336" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %tmp_286 = add i10 %tmp9_cast, %co65_cast

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="2337" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:20  %p_shl32 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_173, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl32"/></StgValue>
</operation>

<operation id="2338" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="7" op_0_bw="6">
<![CDATA[
:21  %p_shl32_cast = zext i6 %p_shl32 to i7

]]></Node>
<StgValue><ssdm name="p_shl32_cast"/></StgValue>
</operation>

<operation id="2339" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:22  %p_shl33 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_173, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl33"/></StgValue>
</operation>

<operation id="2340" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="7" op_0_bw="4">
<![CDATA[
:23  %p_shl33_cast = zext i4 %p_shl33 to i7

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="2341" st_id="177" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_287 = sub i7 %p_shl32_cast, %p_shl33_cast

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="2342" st_id="177" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_288 = add i7 %tmp_287, %tmp_367_cast

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="2343" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:26  %tmp_755 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_288, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="2344" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:27  %tmp_765 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_288, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="2345" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="13" op_0_bw="11">
<![CDATA[
:28  %p_shl344_cast = sext i11 %tmp_765 to i13

]]></Node>
<StgValue><ssdm name="p_shl344_cast"/></StgValue>
</operation>

<operation id="2346" st_id="177" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_772 = sub i13 %tmp_755, %p_shl344_cast

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="2347" st_id="177" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_773 = add i13 %tmp_273_cast, %tmp_772

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="2348" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="0">
<![CDATA[
.preheader598.loopexit:0  br label %.preheader598

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2349" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:10  %tmp_750 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_286, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="2350" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="15">
<![CDATA[
:11  %p_shl345_cast = zext i15 %tmp_750 to i16

]]></Node>
<StgValue><ssdm name="p_shl345_cast"/></StgValue>
</operation>

<operation id="2351" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:12  %tmp_751 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_286, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="2352" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="13">
<![CDATA[
:13  %p_shl346_cast = zext i13 %tmp_751 to i16

]]></Node>
<StgValue><ssdm name="p_shl346_cast"/></StgValue>
</operation>

<operation id="2353" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %tmp_753 = sub i16 %p_shl345_cast, %p_shl346_cast

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="2354" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="17" op_0_bw="16">
<![CDATA[
:15  %tmp_1143_cast = sext i16 %tmp_753 to i17

]]></Node>
<StgValue><ssdm name="tmp_1143_cast"/></StgValue>
</operation>

<operation id="2355" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:16  %tmp_754 = add i17 %tmp_271_cast, %tmp_1143_cast

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="2356" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="64" op_0_bw="17">
<![CDATA[
:17  %tmp_1144_cast = sext i17 %tmp_754 to i64

]]></Node>
<StgValue><ssdm name="tmp_1144_cast"/></StgValue>
</operation>

<operation id="2357" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %shuffle_conv_1x1_add_11 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1144_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_11"/></StgValue>
</operation>

<operation id="2358" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_11 = load float* %shuffle_conv_1x1_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_11"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2359" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_11 = load float* %shuffle_conv_1x1_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_11"/></StgValue>
</operation>

<operation id="2360" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="13">
<![CDATA[
:31  %tmp_1152_cast = sext i13 %tmp_773 to i64

]]></Node>
<StgValue><ssdm name="tmp_1152_cast"/></StgValue>
</operation>

<operation id="2361" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %weights_48_48_1x1_ad_2 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1152_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_2"/></StgValue>
</operation>

<operation id="2362" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:33  store float %shuffle_conv_1x1_loa_11, float* %weights_48_48_1x1_ad_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2363" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %.preheader597

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2364" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader596:0  %i39 = phi i5 [ %i_40, %.preheader596.loopexit ], [ 0, %.preheader596.preheader ]

]]></Node>
<StgValue><ssdm name="i39"/></StgValue>
</operation>

<operation id="2365" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="7" op_0_bw="5">
<![CDATA[
.preheader596:1  %i39_cast = zext i5 %i39 to i7

]]></Node>
<StgValue><ssdm name="i39_cast"/></StgValue>
</operation>

<operation id="2366" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="10" op_0_bw="5">
<![CDATA[
.preheader596:2  %i39_cast1 = zext i5 %i39 to i10

]]></Node>
<StgValue><ssdm name="i39_cast1"/></StgValue>
</operation>

<operation id="2367" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader596:3  %exitcond271 = icmp eq i5 %i39, -8

]]></Node>
<StgValue><ssdm name="exitcond271"/></StgValue>
</operation>

<operation id="2368" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader596:4  %empty_369 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="2369" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader596:5  %i_40 = add i5 %i39, 1

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="2370" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader596:6  br i1 %exitcond271, label %68, label %.preheader595.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2371" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="0">
<![CDATA[
.preheader595.preheader:0  br label %.preheader595

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2372" st_id="180" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="exitcond271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2373" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader595:0  %k5 = phi i2 [ %k_4, %67 ], [ 0, %.preheader595.preheader ]

]]></Node>
<StgValue><ssdm name="k5"/></StgValue>
</operation>

<operation id="2374" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader595:1  %exitcond270 = icmp eq i2 %k5, -2

]]></Node>
<StgValue><ssdm name="exitcond270"/></StgValue>
</operation>

<operation id="2375" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader595:2  %empty_370 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="2376" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader595:3  %k_4 = add i2 %k5, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="2377" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader595:4  br i1 %exitcond270, label %.preheader596.loopexit, label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2378" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_172 = trunc i2 %k5 to i1

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2379" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl24 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_172, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="2380" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl24_cast = zext i6 %p_shl24 to i7

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="2381" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl25 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_172, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl25"/></StgValue>
</operation>

<operation id="2382" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl25_cast = zext i4 %p_shl25 to i7

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="2383" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_280 = sub i7 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="2384" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_369_cast = sext i7 %tmp_280 to i10

]]></Node>
<StgValue><ssdm name="tmp_369_cast"/></StgValue>
</operation>

<operation id="2385" st_id="181" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp10 = add i10 -472, %tmp_369_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="2386" st_id="181" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_281 = add i10 %i39_cast1, %tmp10

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="2387" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_283 = add i7 %tmp_280, %i39_cast

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2388" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="exitcond270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="0">
<![CDATA[
.preheader596.loopexit:0  br label %.preheader596

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2389" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_282 = zext i10 %tmp_281 to i64

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="2390" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_21 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_282

]]></Node>
<StgValue><ssdm name="bias_addr_21"/></StgValue>
</operation>

<operation id="2391" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_21 = load float* %bias_addr_21, align 4

]]></Node>
<StgValue><ssdm name="bias_load_21"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2392" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_21 = load float* %bias_addr_21, align 4

]]></Node>
<StgValue><ssdm name="bias_load_21"/></StgValue>
</operation>

<operation id="2393" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_373_cast = sext i7 %tmp_283 to i32

]]></Node>
<StgValue><ssdm name="tmp_373_cast"/></StgValue>
</operation>

<operation id="2394" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_284 = zext i32 %tmp_373_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="2395" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_4 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_284

]]></Node>
<StgValue><ssdm name="bias_48_addr_4"/></StgValue>
</operation>

<operation id="2396" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_21, float* %bias_48_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2397" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader595

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2398" st_id="184" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2399" st_id="185" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_48_r([3072 x float]* @buffer1_1_48_8x8, [6144 x float]* @downsampleunit1_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2400" st_id="186" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_48_r([3072 x float]* @buffer1_1_48_8x8, [6144 x float]* @downsampleunit1_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2401" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2402" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit717:0  %co66 = phi i6 [ 0, %68 ], [ %co_67, %.loopexit717.loopexit ]

]]></Node>
<StgValue><ssdm name="co66"/></StgValue>
</operation>

<operation id="2403" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="7" op_0_bw="6">
<![CDATA[
.loopexit717:1  %co67_cast = zext i6 %co66 to i7

]]></Node>
<StgValue><ssdm name="co67_cast"/></StgValue>
</operation>

<operation id="2404" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit717:2  %exitcond269 = icmp eq i6 %co66, -16

]]></Node>
<StgValue><ssdm name="exitcond269"/></StgValue>
</operation>

<operation id="2405" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit717:3  %empty_371 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="2406" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit717:4  %co_67 = add i6 %co66, 1

]]></Node>
<StgValue><ssdm name="co_67"/></StgValue>
</operation>

<operation id="2407" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit717:5  br i1 %exitcond269, label %.preheader592.preheader, label %.preheader594.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2408" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader594.preheader:0  %tmp_279 = add i7 %co67_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="2409" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader594.preheader:1  %tmp_737 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_279, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="2410" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="11" op_0_bw="10">
<![CDATA[
.preheader594.preheader:2  %tmp_1134_cast = zext i10 %tmp_737 to i11

]]></Node>
<StgValue><ssdm name="tmp_1134_cast"/></StgValue>
</operation>

<operation id="2411" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader594.preheader:3  %tmp_749 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co66, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="2412" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="10" op_0_bw="9">
<![CDATA[
.preheader594.preheader:4  %tmp_1136_cast = zext i9 %tmp_749 to i10

]]></Node>
<StgValue><ssdm name="tmp_1136_cast"/></StgValue>
</operation>

<operation id="2413" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="0" op_0_bw="0">
<![CDATA[
.preheader594.preheader:5  br label %.preheader594

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2414" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="exitcond269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0">
<![CDATA[
.preheader592.preheader:0  br label %.preheader592

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2415" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader594:0  %h47 = phi i4 [ 0, %.preheader594.preheader ], [ %h_48, %.preheader594.loopexit ]

]]></Node>
<StgValue><ssdm name="h47"/></StgValue>
</operation>

<operation id="2416" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader594:1  %exitcond268 = icmp eq i4 %h47, -8

]]></Node>
<StgValue><ssdm name="exitcond268"/></StgValue>
</operation>

<operation id="2417" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader594:2  %empty_372 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="2418" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader594:3  %h_48 = add i4 %h47, 1

]]></Node>
<StgValue><ssdm name="h_48"/></StgValue>
</operation>

<operation id="2419" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader594:4  br i1 %exitcond268, label %.loopexit717.loopexit, label %.preheader593.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2420" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="10" op_0_bw="4">
<![CDATA[
.preheader593.preheader:0  %tmp_290_cast1 = zext i4 %h47 to i10

]]></Node>
<StgValue><ssdm name="tmp_290_cast1"/></StgValue>
</operation>

<operation id="2421" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="11" op_0_bw="4">
<![CDATA[
.preheader593.preheader:1  %tmp_290_cast = zext i4 %h47 to i11

]]></Node>
<StgValue><ssdm name="tmp_290_cast"/></StgValue>
</operation>

<operation id="2422" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader593.preheader:2  %tmp_775 = add i11 %tmp_290_cast, %tmp_1134_cast

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="2423" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader593.preheader:3  %tmp_1157_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_775, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1157_cast"/></StgValue>
</operation>

<operation id="2424" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader593.preheader:4  %tmp_778 = add i10 %tmp_290_cast1, %tmp_1136_cast

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="2425" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader593.preheader:5  %tmp_1160_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_778, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1160_cast"/></StgValue>
</operation>

<operation id="2426" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
.preheader593.preheader:6  br label %.preheader593

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2427" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="exitcond268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0">
<![CDATA[
.loopexit717.loopexit:0  br label %.loopexit717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2428" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader593:0  %w48 = phi i4 [ %w_49, %69 ], [ 0, %.preheader593.preheader ]

]]></Node>
<StgValue><ssdm name="w48"/></StgValue>
</operation>

<operation id="2429" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader593:1  %exitcond267 = icmp eq i4 %w48, -8

]]></Node>
<StgValue><ssdm name="exitcond267"/></StgValue>
</operation>

<operation id="2430" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader593:2  %empty_373 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="2431" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader593:3  %w_49 = add i4 %w48, 1

]]></Node>
<StgValue><ssdm name="w_49"/></StgValue>
</operation>

<operation id="2432" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader593:4  br i1 %exitcond267, label %.preheader594.loopexit, label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2433" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="13" op_0_bw="4">
<![CDATA[
:0  %tmp_294_cast1 = zext i4 %w48 to i13

]]></Node>
<StgValue><ssdm name="tmp_294_cast1"/></StgValue>
</operation>

<operation id="2434" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_294_cast = zext i4 %w48 to i14

]]></Node>
<StgValue><ssdm name="tmp_294_cast"/></StgValue>
</operation>

<operation id="2435" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_779 = add i14 %tmp_1157_cast, %tmp_294_cast

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="2436" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1161_cast = zext i14 %tmp_779 to i64

]]></Node>
<StgValue><ssdm name="tmp_1161_cast"/></StgValue>
</operation>

<operation id="2437" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %downsampleunit1_outp = getelementptr [6144 x float]* @downsampleunit1_outp, i64 0, i64 %tmp_1161_cast

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp"/></StgValue>
</operation>

<operation id="2438" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_781 = add i13 %tmp_1160_cast, %tmp_294_cast1

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="2439" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="exitcond267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="13">
<![CDATA[
:8  %downsampleunit1_outp_1 = load float* %downsampleunit1_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp_1"/></StgValue>
</operation>

<operation id="2440" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="exitcond267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="0">
<![CDATA[
.preheader594.loopexit:0  br label %.preheader594

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2441" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_1162_cast = zext i13 %tmp_781 to i64

]]></Node>
<StgValue><ssdm name="tmp_1162_cast"/></StgValue>
</operation>

<operation id="2442" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_add = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1162_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add"/></StgValue>
</operation>

<operation id="2443" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="13">
<![CDATA[
:8  %downsampleunit1_outp_1 = load float* %downsampleunit1_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp_1"/></StgValue>
</operation>

<operation id="2444" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %downsampleunit1_outp_1, float* %buffer0_1_48_8x8_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2445" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader593

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2446" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader592:0  %co68 = phi i5 [ %co_69, %.preheader592.loopexit ], [ 0, %.preheader592.preheader ]

]]></Node>
<StgValue><ssdm name="co68"/></StgValue>
</operation>

<operation id="2447" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="10" op_0_bw="5">
<![CDATA[
.preheader592:1  %co68_cast = zext i5 %co68 to i10

]]></Node>
<StgValue><ssdm name="co68_cast"/></StgValue>
</operation>

<operation id="2448" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader592:2  %exitcond266 = icmp eq i5 %co68, -8

]]></Node>
<StgValue><ssdm name="exitcond266"/></StgValue>
</operation>

<operation id="2449" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader592:3  %empty_374 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="2450" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader592:4  %co_69 = add i5 %co68, 1

]]></Node>
<StgValue><ssdm name="co_69"/></StgValue>
</operation>

<operation id="2451" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader592:5  br i1 %exitcond266, label %.preheader589.preheader, label %.preheader591.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2452" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="5">
<![CDATA[
.preheader591.preheader:0  %tmp_177 = trunc i5 %co68 to i1

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2453" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader591.preheader:1  %p_shl28 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_177, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl28"/></StgValue>
</operation>

<operation id="2454" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="7" op_0_bw="6">
<![CDATA[
.preheader591.preheader:2  %p_shl28_cast = zext i6 %p_shl28 to i7

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="2455" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader591.preheader:3  %p_shl29 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_177, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl29"/></StgValue>
</operation>

<operation id="2456" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="7" op_0_bw="4">
<![CDATA[
.preheader591.preheader:4  %p_shl29_cast = zext i4 %p_shl29 to i7

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="2457" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader591.preheader:5  %tmp_289 = sub i7 %p_shl28_cast, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2458" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader591.preheader:6  %p_lshr_f3_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co68, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f3_cast"/></StgValue>
</operation>

<operation id="2459" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="7" op_0_bw="4">
<![CDATA[
.preheader591.preheader:7  %tmp_389_cast = zext i4 %p_lshr_f3_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_389_cast"/></StgValue>
</operation>

<operation id="2460" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="exitcond266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="0">
<![CDATA[
.preheader591.preheader:8  br label %.preheader591

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2461" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="exitcond266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0">
<![CDATA[
.preheader589.preheader:0  br label %.preheader589

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2462" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader591:0  %ci32 = phi i5 [ 0, %.preheader591.preheader ], [ %ci_33, %.preheader591.loopexit ]

]]></Node>
<StgValue><ssdm name="ci32"/></StgValue>
</operation>

<operation id="2463" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="7" op_0_bw="5">
<![CDATA[
.preheader591:1  %ci32_cast = zext i5 %ci32 to i7

]]></Node>
<StgValue><ssdm name="ci32_cast"/></StgValue>
</operation>

<operation id="2464" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader591:2  %exitcond265 = icmp eq i5 %ci32, -8

]]></Node>
<StgValue><ssdm name="exitcond265"/></StgValue>
</operation>

<operation id="2465" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader591:3  %empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="2466" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader591:4  %ci_33 = add i5 %ci32, 1

]]></Node>
<StgValue><ssdm name="ci_33"/></StgValue>
</operation>

<operation id="2467" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader591:5  br i1 %exitcond265, label %.preheader592.loopexit, label %.preheader590.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2468" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="17" op_0_bw="5">
<![CDATA[
.preheader590.preheader:0  %tmp_291_cast = zext i5 %ci32 to i17

]]></Node>
<StgValue><ssdm name="tmp_291_cast"/></StgValue>
</operation>

<operation id="2469" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader590.preheader:1  %tmp_292 = add i7 %tmp_289, %ci32_cast

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="2470" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="13" op_0_bw="7">
<![CDATA[
.preheader590.preheader:2  %tmp_293_cast = sext i7 %tmp_292 to i13

]]></Node>
<StgValue><ssdm name="tmp_293_cast"/></StgValue>
</operation>

<operation id="2471" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="0">
<![CDATA[
.preheader590.preheader:3  br label %.preheader590

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2472" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="exitcond265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="0">
<![CDATA[
.preheader592.loopexit:0  br label %.preheader592

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2473" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader590:0  %i46 = phi i3 [ %i_47, %70 ], [ 0, %.preheader590.preheader ]

]]></Node>
<StgValue><ssdm name="i46"/></StgValue>
</operation>

<operation id="2474" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader590:1  %exitcond264 = icmp eq i3 %i46, -4

]]></Node>
<StgValue><ssdm name="exitcond264"/></StgValue>
</operation>

<operation id="2475" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader590:2  %empty_376 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="2476" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader590:3  %i_47 = add i3 %i46, 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="2477" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader590:4  br i1 %exitcond264, label %.preheader591.loopexit, label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2478" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_181 = trunc i3 %i46 to i2

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2479" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl36 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_181, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl36"/></StgValue>
</operation>

<operation id="2480" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl36_cast = zext i7 %p_shl36 to i8

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="2481" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl37 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_181, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl37"/></StgValue>
</operation>

<operation id="2482" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl37_cast = zext i5 %p_shl37 to i8

]]></Node>
<StgValue><ssdm name="p_shl37_cast"/></StgValue>
</operation>

<operation id="2483" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_300 = sub i8 %p_shl36_cast, %p_shl37_cast

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2484" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_409_cast = sext i8 %tmp_300 to i10

]]></Node>
<StgValue><ssdm name="tmp_409_cast"/></StgValue>
</operation>

<operation id="2485" st_id="193" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp11 = add i10 504, %tmp_409_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="2486" st_id="193" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_301 = add i10 %tmp11, %co68_cast

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2487" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl38 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_181, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl38"/></StgValue>
</operation>

<operation id="2488" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl38_cast = zext i6 %p_shl38 to i7

]]></Node>
<StgValue><ssdm name="p_shl38_cast"/></StgValue>
</operation>

<operation id="2489" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl39 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_181, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl39"/></StgValue>
</operation>

<operation id="2490" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl39_cast = zext i4 %p_shl39 to i7

]]></Node>
<StgValue><ssdm name="p_shl39_cast"/></StgValue>
</operation>

<operation id="2491" st_id="193" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_302 = sub i7 %p_shl38_cast, %p_shl39_cast

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2492" st_id="193" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_303 = add i7 %tmp_302, %tmp_389_cast

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2493" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_797 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_303, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="2494" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_799 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_303, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="2495" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl348_cast = sext i11 %tmp_799 to i13

]]></Node>
<StgValue><ssdm name="p_shl348_cast"/></StgValue>
</operation>

<operation id="2496" st_id="193" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_800 = sub i13 %tmp_797, %p_shl348_cast

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="2497" st_id="193" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="exitcond264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_801 = add i13 %tmp_293_cast, %tmp_800

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="2498" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="exitcond264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="0">
<![CDATA[
.preheader591.loopexit:0  br label %.preheader591

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2499" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_782 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_301, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_782"/></StgValue>
</operation>

<operation id="2500" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="15">
<![CDATA[
:10  %p_shl349_cast = zext i15 %tmp_782 to i16

]]></Node>
<StgValue><ssdm name="p_shl349_cast"/></StgValue>
</operation>

<operation id="2501" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:11  %tmp_793 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_301, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="2502" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="16" op_0_bw="13">
<![CDATA[
:12  %p_shl350_cast = zext i13 %tmp_793 to i16

]]></Node>
<StgValue><ssdm name="p_shl350_cast"/></StgValue>
</operation>

<operation id="2503" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_795 = sub i16 %p_shl349_cast, %p_shl350_cast

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="2504" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="17" op_0_bw="16">
<![CDATA[
:14  %tmp_1169_cast = sext i16 %tmp_795 to i17

]]></Node>
<StgValue><ssdm name="tmp_1169_cast"/></StgValue>
</operation>

<operation id="2505" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_796 = add i17 %tmp_291_cast, %tmp_1169_cast

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="2506" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="64" op_0_bw="17">
<![CDATA[
:16  %tmp_1170_cast = sext i17 %tmp_796 to i64

]]></Node>
<StgValue><ssdm name="tmp_1170_cast"/></StgValue>
</operation>

<operation id="2507" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_12 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1170_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_12"/></StgValue>
</operation>

<operation id="2508" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_12 = load float* %shuffle_conv_1x1_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_12"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2509" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_12 = load float* %shuffle_conv_1x1_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_12"/></StgValue>
</operation>

<operation id="2510" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1178_cast = sext i13 %tmp_801 to i64

]]></Node>
<StgValue><ssdm name="tmp_1178_cast"/></StgValue>
</operation>

<operation id="2511" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_3 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1178_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_3"/></StgValue>
</operation>

<operation id="2512" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_12, float* %weights_48_48_1x1_ad_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2513" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader590

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2514" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader589:0  %i44 = phi i5 [ %i_45, %.preheader589.loopexit ], [ 0, %.preheader589.preheader ]

]]></Node>
<StgValue><ssdm name="i44"/></StgValue>
</operation>

<operation id="2515" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="7" op_0_bw="5">
<![CDATA[
.preheader589:1  %i45_cast = zext i5 %i44 to i7

]]></Node>
<StgValue><ssdm name="i45_cast"/></StgValue>
</operation>

<operation id="2516" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="10" op_0_bw="5">
<![CDATA[
.preheader589:2  %i45_cast1 = zext i5 %i44 to i10

]]></Node>
<StgValue><ssdm name="i45_cast1"/></StgValue>
</operation>

<operation id="2517" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader589:3  %exitcond263 = icmp eq i5 %i44, -8

]]></Node>
<StgValue><ssdm name="exitcond263"/></StgValue>
</operation>

<operation id="2518" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader589:4  %empty_377 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="2519" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader589:5  %i_45 = add i5 %i44, 1

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="2520" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader589:6  br i1 %exitcond263, label %72, label %.preheader588.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2521" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="exitcond263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="0">
<![CDATA[
.preheader588.preheader:0  br label %.preheader588

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2522" st_id="196" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="exitcond263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2523" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader588:0  %k6 = phi i2 [ %k_5, %71 ], [ 0, %.preheader588.preheader ]

]]></Node>
<StgValue><ssdm name="k6"/></StgValue>
</operation>

<operation id="2524" st_id="197" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader588:1  %exitcond262 = icmp eq i2 %k6, -2

]]></Node>
<StgValue><ssdm name="exitcond262"/></StgValue>
</operation>

<operation id="2525" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader588:2  %empty_378 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="2526" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader588:3  %k_5 = add i2 %k6, 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="2527" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader588:4  br i1 %exitcond262, label %.preheader589.loopexit, label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2528" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_179 = trunc i2 %k6 to i1

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2529" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl34 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_179, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl34"/></StgValue>
</operation>

<operation id="2530" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl34_cast = zext i6 %p_shl34 to i7

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="2531" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl35 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_179, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl35"/></StgValue>
</operation>

<operation id="2532" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl35_cast = zext i4 %p_shl35 to i7

]]></Node>
<StgValue><ssdm name="p_shl35_cast"/></StgValue>
</operation>

<operation id="2533" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_295 = sub i7 %p_shl34_cast, %p_shl35_cast

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2534" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_398_cast = sext i7 %tmp_295 to i10

]]></Node>
<StgValue><ssdm name="tmp_398_cast"/></StgValue>
</operation>

<operation id="2535" st_id="197" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp12 = add i10 -424, %tmp_398_cast

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2536" st_id="197" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_296 = add i10 %i45_cast1, %tmp12

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="2537" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_298 = add i7 %tmp_295, %i45_cast

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="2538" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="exitcond262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="0">
<![CDATA[
.preheader589.loopexit:0  br label %.preheader589

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2539" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_297 = zext i10 %tmp_296 to i64

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="2540" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_22 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_297

]]></Node>
<StgValue><ssdm name="bias_addr_22"/></StgValue>
</operation>

<operation id="2541" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_22 = load float* %bias_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bias_load_22"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2542" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_22 = load float* %bias_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bias_load_22"/></StgValue>
</operation>

<operation id="2543" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_402_cast = sext i7 %tmp_298 to i32

]]></Node>
<StgValue><ssdm name="tmp_402_cast"/></StgValue>
</operation>

<operation id="2544" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_299 = zext i32 %tmp_402_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="2545" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_5 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_299

]]></Node>
<StgValue><ssdm name="bias_48_addr_5"/></StgValue>
</operation>

<operation id="2546" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_22, float* %bias_48_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2547" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader588

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2548" st_id="200" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2549" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit716

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2550" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit716:0  %co70 = phi i5 [ 0, %72 ], [ %co_71, %.loopexit716.loopexit ]

]]></Node>
<StgValue><ssdm name="co70"/></StgValue>
</operation>

<operation id="2551" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="7" op_0_bw="5">
<![CDATA[
.loopexit716:1  %co71_cast = zext i5 %co70 to i7

]]></Node>
<StgValue><ssdm name="co71_cast"/></StgValue>
</operation>

<operation id="2552" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="9" op_0_bw="5">
<![CDATA[
.loopexit716:2  %co71_cast1 = zext i5 %co70 to i9

]]></Node>
<StgValue><ssdm name="co71_cast1"/></StgValue>
</operation>

<operation id="2553" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit716:3  %exitcond261 = icmp eq i5 %co70, -8

]]></Node>
<StgValue><ssdm name="exitcond261"/></StgValue>
</operation>

<operation id="2554" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit716:4  %empty_379 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="2555" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit716:5  %co_71 = add i5 %co70, 1

]]></Node>
<StgValue><ssdm name="co_71"/></StgValue>
</operation>

<operation id="2556" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit716:6  br i1 %exitcond261, label %.preheader584.preheader, label %.preheader587.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2557" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="exitcond261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="0">
<![CDATA[
.preheader587.preheader:0  br label %.preheader587

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2558" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="exitcond261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="0">
<![CDATA[
.preheader584.preheader:0  br label %.preheader584

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2559" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader587:0  %w49 = phi i2 [ %w_50, %.preheader587.loopexit ], [ 0, %.preheader587.preheader ]

]]></Node>
<StgValue><ssdm name="w49"/></StgValue>
</operation>

<operation id="2560" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader587:1  %exitcond260 = icmp eq i2 %w49, -1

]]></Node>
<StgValue><ssdm name="exitcond260"/></StgValue>
</operation>

<operation id="2561" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader587:2  %empty_380 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="2562" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader587:3  %w_50 = add i2 %w49, 1

]]></Node>
<StgValue><ssdm name="w_50"/></StgValue>
</operation>

<operation id="2563" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader587:4  br i1 %exitcond260, label %.loopexit716.loopexit, label %.preheader586.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2564" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="exitcond260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="36" op_0_bw="2">
<![CDATA[
.preheader586.preheader:0  %tmp_304_cast1 = zext i2 %w49 to i36

]]></Node>
<StgValue><ssdm name="tmp_304_cast1"/></StgValue>
</operation>

<operation id="2565" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="exitcond260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="13" op_0_bw="2">
<![CDATA[
.preheader586.preheader:1  %tmp_304_cast = zext i2 %w49 to i13

]]></Node>
<StgValue><ssdm name="tmp_304_cast"/></StgValue>
</operation>

<operation id="2566" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="exitcond260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="0">
<![CDATA[
.preheader586.preheader:2  br label %.preheader586

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2567" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp><literal name="exitcond260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="0">
<![CDATA[
.loopexit716.loopexit:0  br label %.loopexit716

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2568" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader586:0  %h49 = phi i2 [ 0, %.preheader586.preheader ], [ %h_50, %.preheader586.loopexit ]

]]></Node>
<StgValue><ssdm name="h49"/></StgValue>
</operation>

<operation id="2569" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader586:1  %exitcond259 = icmp eq i2 %h49, -1

]]></Node>
<StgValue><ssdm name="exitcond259"/></StgValue>
</operation>

<operation id="2570" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader586:2  %empty_381 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="2571" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader586:3  %h_50 = add i2 %h49, 1

]]></Node>
<StgValue><ssdm name="h_50"/></StgValue>
</operation>

<operation id="2572" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader586:4  br i1 %exitcond259, label %.preheader587.loopexit, label %.preheader585.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2573" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="10" op_0_bw="2">
<![CDATA[
.preheader585.preheader:0  %tmp_311_cast1 = zext i2 %h49 to i10

]]></Node>
<StgValue><ssdm name="tmp_311_cast1"/></StgValue>
</operation>

<operation id="2574" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="15" op_0_bw="2">
<![CDATA[
.preheader585.preheader:1  %tmp_311_cast = zext i2 %h49 to i15

]]></Node>
<StgValue><ssdm name="tmp_311_cast"/></StgValue>
</operation>

<operation id="2575" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="exitcond259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="0">
<![CDATA[
.preheader585.preheader:2  br label %.preheader585

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2576" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="exitcond259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="0">
<![CDATA[
.preheader587.loopexit:0  br label %.preheader587

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2577" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader585:0  %i52 = phi i2 [ %i_53, %73 ], [ 0, %.preheader585.preheader ]

]]></Node>
<StgValue><ssdm name="i52"/></StgValue>
</operation>

<operation id="2578" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader585:1  %exitcond258 = icmp eq i2 %i52, -2

]]></Node>
<StgValue><ssdm name="exitcond258"/></StgValue>
</operation>

<operation id="2579" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader585:2  %empty_382 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="2580" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader585:3  %i_53 = add i2 %i52, 1

]]></Node>
<StgValue><ssdm name="i_53"/></StgValue>
</operation>

<operation id="2581" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader585:4  br i1 %exitcond258, label %.preheader586.loopexit, label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2582" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_187 = trunc i2 %i52 to i1

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2583" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl46 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_187, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl46"/></StgValue>
</operation>

<operation id="2584" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl46_cast = zext i6 %p_shl46 to i7

]]></Node>
<StgValue><ssdm name="p_shl46_cast"/></StgValue>
</operation>

<operation id="2585" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl47 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_187, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl47"/></StgValue>
</operation>

<operation id="2586" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl47_cast = zext i4 %p_shl47 to i7

]]></Node>
<StgValue><ssdm name="p_shl47_cast"/></StgValue>
</operation>

<operation id="2587" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_315 = sub i7 %p_shl46_cast, %p_shl47_cast

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2588" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp13 = add i7 -40, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="2589" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="7">
<![CDATA[
:7  %tmp13_cast1 = sext i7 %tmp13 to i8

]]></Node>
<StgValue><ssdm name="tmp13_cast1"/></StgValue>
</operation>

<operation id="2590" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="9" op_0_bw="8">
<![CDATA[
:8  %tmp13_cast = zext i8 %tmp13_cast1 to i9

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="2591" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp_316 = add i9 %co71_cast1, %tmp13_cast

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2592" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_318 = add i7 %tmp_315, %co71_cast

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="2593" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="exitcond258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="0">
<![CDATA[
.preheader586.loopexit:0  br label %.preheader586

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2594" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="12" op_0_bw="9">
<![CDATA[
:10  %tmp_317_cast = zext i9 %tmp_316 to i12

]]></Node>
<StgValue><ssdm name="tmp_317_cast"/></StgValue>
</operation>

<operation id="2595" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:11  %tmp_802 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_316, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="2596" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="12" op_0_bw="11">
<![CDATA[
:12  %p_shl354_cast = zext i11 %tmp_802 to i12

]]></Node>
<StgValue><ssdm name="p_shl354_cast"/></StgValue>
</operation>

<operation id="2597" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %tmp_808 = sub i12 %p_shl354_cast, %tmp_317_cast

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="2598" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="13" op_0_bw="12">
<![CDATA[
:14  %tmp_1186_cast = sext i12 %tmp_808 to i13

]]></Node>
<StgValue><ssdm name="tmp_1186_cast"/></StgValue>
</operation>

<operation id="2599" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:15  %tmp_811 = add i13 %tmp_1186_cast, %tmp_304_cast

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="2600" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="15" op_0_bw="13">
<![CDATA[
:16  %tmp_1187_cast = sext i13 %tmp_811 to i15

]]></Node>
<StgValue><ssdm name="tmp_1187_cast"/></StgValue>
</operation>

<operation id="2601" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:17  %p_shl353_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_811, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl353_cast"/></StgValue>
</operation>

<operation id="2602" st_id="205" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_814 = sub i15 %p_shl353_cast, %tmp_1187_cast

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>

<operation id="2603" st_id="205" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_821 = add i15 %tmp_814, %tmp_311_cast

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="2604" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="7">
<![CDATA[
:24  %tmp_439_cast = sext i7 %tmp_318 to i32

]]></Node>
<StgValue><ssdm name="tmp_439_cast"/></StgValue>
</operation>

<operation id="2605" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="35" op_0_bw="32">
<![CDATA[
:25  %tmp_319_cast1 = zext i32 %tmp_439_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_319_cast1"/></StgValue>
</operation>

<operation id="2606" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:26  %tmp_822 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_318, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="2607" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="34" op_0_bw="9">
<![CDATA[
:27  %tmp_824 = sext i9 %tmp_822 to i34

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="2608" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="35" op_0_bw="34">
<![CDATA[
:28  %p_shl352_cast = zext i34 %tmp_824 to i35

]]></Node>
<StgValue><ssdm name="p_shl352_cast"/></StgValue>
</operation>

<operation id="2609" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:29  %tmp_825 = sub i35 %p_shl352_cast, %tmp_319_cast1

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="2610" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="36" op_0_bw="35">
<![CDATA[
:30  %tmp_1193_cast = sext i35 %tmp_825 to i36

]]></Node>
<StgValue><ssdm name="tmp_1193_cast"/></StgValue>
</operation>

<operation id="2611" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:31  %tmp_828 = add i36 %tmp_1193_cast, %tmp_304_cast1

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="2612" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="10" op_0_bw="36">
<![CDATA[
:32  %tmp_189 = trunc i36 %tmp_828 to i10

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2613" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="8" op_0_bw="36">
<![CDATA[
:33  %tmp_190 = trunc i36 %tmp_828 to i8

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2614" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="64" op_0_bw="15">
<![CDATA[
:20  %tmp_1190_cast = zext i15 %tmp_821 to i64

]]></Node>
<StgValue><ssdm name="tmp_1190_cast"/></StgValue>
</operation>

<operation id="2615" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %shuffle_conv_3x3_add_7 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1190_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_7"/></StgValue>
</operation>

<operation id="2616" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_7 = load float* %shuffle_conv_3x3_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_7"/></StgValue>
</operation>

<operation id="2617" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:34  %p_shl351_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_190, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl351_cast"/></StgValue>
</operation>

<operation id="2618" st_id="206" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_829 = sub i10 %p_shl351_cast, %tmp_189

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="2619" st_id="206" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_831 = add i10 %tmp_829, %tmp_311_cast1

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2620" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_7 = load float* %shuffle_conv_3x3_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_7"/></StgValue>
</operation>

<operation id="2621" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="64" op_0_bw="10">
<![CDATA[
:37  %tmp_1197_cast = zext i10 %tmp_831 to i64

]]></Node>
<StgValue><ssdm name="tmp_1197_cast"/></StgValue>
</operation>

<operation id="2622" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %weights_48_1_3x3_add_2 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1197_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_2"/></StgValue>
</operation>

<operation id="2623" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:39  store float %shuffle_conv_3x3_loa_7, float* %weights_48_1_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2624" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %.preheader585

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2625" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader584:0  %i48 = phi i5 [ %i_49, %.preheader584.loopexit ], [ 0, %.preheader584.preheader ]

]]></Node>
<StgValue><ssdm name="i48"/></StgValue>
</operation>

<operation id="2626" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="7" op_0_bw="5">
<![CDATA[
.preheader584:1  %i49_cast = zext i5 %i48 to i7

]]></Node>
<StgValue><ssdm name="i49_cast"/></StgValue>
</operation>

<operation id="2627" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="10" op_0_bw="5">
<![CDATA[
.preheader584:2  %i49_cast1 = zext i5 %i48 to i10

]]></Node>
<StgValue><ssdm name="i49_cast1"/></StgValue>
</operation>

<operation id="2628" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader584:3  %exitcond257 = icmp eq i5 %i48, -8

]]></Node>
<StgValue><ssdm name="exitcond257"/></StgValue>
</operation>

<operation id="2629" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader584:4  %empty_383 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="2630" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader584:5  %i_49 = add i5 %i48, 1

]]></Node>
<StgValue><ssdm name="i_49"/></StgValue>
</operation>

<operation id="2631" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader584:6  br i1 %exitcond257, label %75, label %.preheader583.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2632" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="exitcond257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="0">
<![CDATA[
.preheader583.preheader:0  br label %.preheader583

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2633" st_id="208" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="exitcond257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2634" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader583:0  %k7 = phi i2 [ %k_6, %74 ], [ 0, %.preheader583.preheader ]

]]></Node>
<StgValue><ssdm name="k7"/></StgValue>
</operation>

<operation id="2635" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader583:1  %exitcond256 = icmp eq i2 %k7, -2

]]></Node>
<StgValue><ssdm name="exitcond256"/></StgValue>
</operation>

<operation id="2636" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader583:2  %empty_384 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="2637" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader583:3  %k_6 = add i2 %k7, 1

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="2638" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader583:4  br i1 %exitcond256, label %.preheader584.loopexit, label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2639" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_186 = trunc i2 %k7 to i1

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2640" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl40 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_186, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl40"/></StgValue>
</operation>

<operation id="2641" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl40_cast = zext i6 %p_shl40 to i7

]]></Node>
<StgValue><ssdm name="p_shl40_cast"/></StgValue>
</operation>

<operation id="2642" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl41 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_186, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl41"/></StgValue>
</operation>

<operation id="2643" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl41_cast = zext i4 %p_shl41 to i7

]]></Node>
<StgValue><ssdm name="p_shl41_cast"/></StgValue>
</operation>

<operation id="2644" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_306 = sub i7 %p_shl40_cast, %p_shl41_cast

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2645" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_416_cast = sext i7 %tmp_306 to i10

]]></Node>
<StgValue><ssdm name="tmp_416_cast"/></StgValue>
</operation>

<operation id="2646" st_id="209" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp14 = add i10 -376, %tmp_416_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="2647" st_id="209" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_307 = add i10 %i49_cast1, %tmp14

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2648" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="exitcond256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_309 = add i7 %tmp_306, %i49_cast

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2649" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="exitcond256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="0" op_0_bw="0">
<![CDATA[
.preheader584.loopexit:0  br label %.preheader584

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2650" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_308 = zext i10 %tmp_307 to i64

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2651" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_23 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_308

]]></Node>
<StgValue><ssdm name="bias_addr_23"/></StgValue>
</operation>

<operation id="2652" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_23 = load float* %bias_addr_23, align 4

]]></Node>
<StgValue><ssdm name="bias_load_23"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2653" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_23 = load float* %bias_addr_23, align 4

]]></Node>
<StgValue><ssdm name="bias_load_23"/></StgValue>
</operation>

<operation id="2654" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_420_cast = sext i7 %tmp_309 to i32

]]></Node>
<StgValue><ssdm name="tmp_420_cast"/></StgValue>
</operation>

<operation id="2655" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_310 = zext i32 %tmp_420_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2656" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_6 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_310

]]></Node>
<StgValue><ssdm name="bias_48_addr_6"/></StgValue>
</operation>

<operation id="2657" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_23, float* %bias_48_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2658" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader583

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2659" st_id="212" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2660" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit715

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2661" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit715:0  %co72 = phi i5 [ 0, %75 ], [ %co_73, %.loopexit715.loopexit ]

]]></Node>
<StgValue><ssdm name="co72"/></StgValue>
</operation>

<operation id="2662" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="10" op_0_bw="5">
<![CDATA[
.loopexit715:1  %co73_cast = zext i5 %co72 to i10

]]></Node>
<StgValue><ssdm name="co73_cast"/></StgValue>
</operation>

<operation id="2663" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit715:2  %exitcond255 = icmp eq i5 %co72, -8

]]></Node>
<StgValue><ssdm name="exitcond255"/></StgValue>
</operation>

<operation id="2664" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit715:3  %empty_385 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="2665" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit715:4  %co_73 = add i5 %co72, 1

]]></Node>
<StgValue><ssdm name="co_73"/></StgValue>
</operation>

<operation id="2666" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit715:5  br i1 %exitcond255, label %.preheader580.preheader, label %.preheader582.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2667" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="5">
<![CDATA[
.preheader582.preheader:0  %tmp_182 = trunc i5 %co72 to i1

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2668" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader582.preheader:1  %p_shl42 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_182, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl42"/></StgValue>
</operation>

<operation id="2669" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="7" op_0_bw="6">
<![CDATA[
.preheader582.preheader:2  %p_shl42_cast = zext i6 %p_shl42 to i7

]]></Node>
<StgValue><ssdm name="p_shl42_cast"/></StgValue>
</operation>

<operation id="2670" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader582.preheader:3  %p_shl43 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_182, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl43"/></StgValue>
</operation>

<operation id="2671" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="7" op_0_bw="4">
<![CDATA[
.preheader582.preheader:4  %p_shl43_cast = zext i4 %p_shl43 to i7

]]></Node>
<StgValue><ssdm name="p_shl43_cast"/></StgValue>
</operation>

<operation id="2672" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader582.preheader:5  %tmp_305 = sub i7 %p_shl42_cast, %p_shl43_cast

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2673" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader582.preheader:6  %p_lshr_f4_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co72, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f4_cast"/></StgValue>
</operation>

<operation id="2674" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="7" op_0_bw="4">
<![CDATA[
.preheader582.preheader:7  %tmp_424_cast = zext i4 %p_lshr_f4_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_424_cast"/></StgValue>
</operation>

<operation id="2675" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="0" op_0_bw="0">
<![CDATA[
.preheader582.preheader:8  br label %.preheader582

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2676" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="0">
<![CDATA[
.preheader580.preheader:0  br label %.preheader580

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2677" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader582:0  %ci34 = phi i5 [ 0, %.preheader582.preheader ], [ %ci_35, %.preheader582.loopexit ]

]]></Node>
<StgValue><ssdm name="ci34"/></StgValue>
</operation>

<operation id="2678" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="7" op_0_bw="5">
<![CDATA[
.preheader582:1  %ci34_cast = zext i5 %ci34 to i7

]]></Node>
<StgValue><ssdm name="ci34_cast"/></StgValue>
</operation>

<operation id="2679" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader582:2  %exitcond254 = icmp eq i5 %ci34, -8

]]></Node>
<StgValue><ssdm name="exitcond254"/></StgValue>
</operation>

<operation id="2680" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader582:3  %empty_386 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="2681" st_id="214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader582:4  %ci_35 = add i5 %ci34, 1

]]></Node>
<StgValue><ssdm name="ci_35"/></StgValue>
</operation>

<operation id="2682" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader582:5  br i1 %exitcond254, label %.loopexit715.loopexit, label %.preheader581.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2683" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="17" op_0_bw="5">
<![CDATA[
.preheader581.preheader:0  %tmp_312_cast1 = zext i5 %ci34 to i17

]]></Node>
<StgValue><ssdm name="tmp_312_cast1"/></StgValue>
</operation>

<operation id="2684" st_id="214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader581.preheader:1  %tmp_313 = add i7 %tmp_305, %ci34_cast

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2685" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="13" op_0_bw="7">
<![CDATA[
.preheader581.preheader:2  %tmp_314_cast = sext i7 %tmp_313 to i13

]]></Node>
<StgValue><ssdm name="tmp_314_cast"/></StgValue>
</operation>

<operation id="2686" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="0">
<![CDATA[
.preheader581.preheader:3  br label %.preheader581

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2687" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="exitcond254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="0">
<![CDATA[
.loopexit715.loopexit:0  br label %.loopexit715

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2688" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader581:0  %i54 = phi i3 [ %i_55, %76 ], [ 0, %.preheader581.preheader ]

]]></Node>
<StgValue><ssdm name="i54"/></StgValue>
</operation>

<operation id="2689" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader581:1  %exitcond253 = icmp eq i3 %i54, -4

]]></Node>
<StgValue><ssdm name="exitcond253"/></StgValue>
</operation>

<operation id="2690" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader581:2  %empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="2691" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader581:3  %i_55 = add i3 %i54, 1

]]></Node>
<StgValue><ssdm name="i_55"/></StgValue>
</operation>

<operation id="2692" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader581:4  br i1 %exitcond253, label %.preheader582.loopexit, label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2693" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_196 = trunc i3 %i54 to i2

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2694" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl48 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_196, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl48"/></StgValue>
</operation>

<operation id="2695" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl48_cast = zext i7 %p_shl48 to i8

]]></Node>
<StgValue><ssdm name="p_shl48_cast"/></StgValue>
</operation>

<operation id="2696" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl49 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_196, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl49"/></StgValue>
</operation>

<operation id="2697" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl49_cast = zext i5 %p_shl49 to i8

]]></Node>
<StgValue><ssdm name="p_shl49_cast"/></StgValue>
</operation>

<operation id="2698" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_325 = sub i8 %p_shl48_cast, %p_shl49_cast

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="2699" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_442_cast = sext i8 %tmp_325 to i10

]]></Node>
<StgValue><ssdm name="tmp_442_cast"/></StgValue>
</operation>

<operation id="2700" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp15 = add i10 -424, %tmp_442_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="2701" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_326 = add i10 %tmp15, %co73_cast

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="2702" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl50 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_196, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl50"/></StgValue>
</operation>

<operation id="2703" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl50_cast = zext i6 %p_shl50 to i7

]]></Node>
<StgValue><ssdm name="p_shl50_cast"/></StgValue>
</operation>

<operation id="2704" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl51 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_196, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl51"/></StgValue>
</operation>

<operation id="2705" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl51_cast = zext i4 %p_shl51 to i7

]]></Node>
<StgValue><ssdm name="p_shl51_cast"/></StgValue>
</operation>

<operation id="2706" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_327 = sub i7 %p_shl50_cast, %p_shl51_cast

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="2707" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_328 = add i7 %tmp_327, %tmp_424_cast

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="2708" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_849 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_328, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="2709" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_850 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_328, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="2710" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl356_cast = sext i11 %tmp_850 to i13

]]></Node>
<StgValue><ssdm name="p_shl356_cast"/></StgValue>
</operation>

<operation id="2711" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_853 = sub i13 %tmp_849, %p_shl356_cast

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="2712" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_856 = add i13 %tmp_314_cast, %tmp_853

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="2713" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="exitcond253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0">
<![CDATA[
.preheader582.loopexit:0  br label %.preheader582

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2714" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_844 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_326, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="2715" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="16" op_0_bw="15">
<![CDATA[
:10  %p_shl357_cast = zext i15 %tmp_844 to i16

]]></Node>
<StgValue><ssdm name="p_shl357_cast"/></StgValue>
</operation>

<operation id="2716" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:11  %tmp_845 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_326, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="2717" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="16" op_0_bw="13">
<![CDATA[
:12  %p_shl358_cast = zext i13 %tmp_845 to i16

]]></Node>
<StgValue><ssdm name="p_shl358_cast"/></StgValue>
</operation>

<operation id="2718" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_846 = sub i16 %p_shl357_cast, %p_shl358_cast

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="2719" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="17" op_0_bw="16">
<![CDATA[
:14  %tmp_1206_cast = sext i16 %tmp_846 to i17

]]></Node>
<StgValue><ssdm name="tmp_1206_cast"/></StgValue>
</operation>

<operation id="2720" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_847 = add i17 %tmp_312_cast1, %tmp_1206_cast

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="2721" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="64" op_0_bw="17">
<![CDATA[
:16  %tmp_1207_cast = sext i17 %tmp_847 to i64

]]></Node>
<StgValue><ssdm name="tmp_1207_cast"/></StgValue>
</operation>

<operation id="2722" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_13 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1207_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_13"/></StgValue>
</operation>

<operation id="2723" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_13 = load float* %shuffle_conv_1x1_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_13"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2724" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_13 = load float* %shuffle_conv_1x1_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_13"/></StgValue>
</operation>

<operation id="2725" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1215_cast = sext i13 %tmp_856 to i64

]]></Node>
<StgValue><ssdm name="tmp_1215_cast"/></StgValue>
</operation>

<operation id="2726" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_4 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1215_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_4"/></StgValue>
</operation>

<operation id="2727" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_13, float* %weights_48_48_1x1_ad_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2728" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader581

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2729" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader580:0  %i50 = phi i5 [ %i_51, %.preheader580.loopexit ], [ 0, %.preheader580.preheader ]

]]></Node>
<StgValue><ssdm name="i50"/></StgValue>
</operation>

<operation id="2730" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="7" op_0_bw="5">
<![CDATA[
.preheader580:1  %i51_cast = zext i5 %i50 to i7

]]></Node>
<StgValue><ssdm name="i51_cast"/></StgValue>
</operation>

<operation id="2731" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="10" op_0_bw="5">
<![CDATA[
.preheader580:2  %i51_cast1 = zext i5 %i50 to i10

]]></Node>
<StgValue><ssdm name="i51_cast1"/></StgValue>
</operation>

<operation id="2732" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader580:3  %exitcond252 = icmp eq i5 %i50, -8

]]></Node>
<StgValue><ssdm name="exitcond252"/></StgValue>
</operation>

<operation id="2733" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader580:4  %empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="2734" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader580:5  %i_51 = add i5 %i50, 1

]]></Node>
<StgValue><ssdm name="i_51"/></StgValue>
</operation>

<operation id="2735" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader580:6  br i1 %exitcond252, label %78, label %.preheader579.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2736" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="exitcond252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="0" op_0_bw="0">
<![CDATA[
.preheader579.preheader:0  br label %.preheader579

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2737" st_id="218" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="exitcond252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2738" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader579:0  %k8 = phi i2 [ %k_7, %77 ], [ 0, %.preheader579.preheader ]

]]></Node>
<StgValue><ssdm name="k8"/></StgValue>
</operation>

<operation id="2739" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader579:1  %exitcond251 = icmp eq i2 %k8, -2

]]></Node>
<StgValue><ssdm name="exitcond251"/></StgValue>
</operation>

<operation id="2740" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader579:2  %empty_389 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="2741" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader579:3  %k_7 = add i2 %k8, 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="2742" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader579:4  br i1 %exitcond251, label %.preheader580.loopexit, label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2743" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_194 = trunc i2 %k8 to i1

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2744" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl44 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_194, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl44"/></StgValue>
</operation>

<operation id="2745" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl44_cast = zext i6 %p_shl44 to i7

]]></Node>
<StgValue><ssdm name="p_shl44_cast"/></StgValue>
</operation>

<operation id="2746" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl45 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_194, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl45"/></StgValue>
</operation>

<operation id="2747" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl45_cast = zext i4 %p_shl45 to i7

]]></Node>
<StgValue><ssdm name="p_shl45_cast"/></StgValue>
</operation>

<operation id="2748" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_320 = sub i7 %p_shl44_cast, %p_shl45_cast

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2749" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_426_cast = sext i7 %tmp_320 to i10

]]></Node>
<StgValue><ssdm name="tmp_426_cast"/></StgValue>
</operation>

<operation id="2750" st_id="219" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp16 = add i10 -328, %tmp_426_cast

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2751" st_id="219" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_321 = add i10 %i51_cast1, %tmp16

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="2752" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_323 = add i7 %tmp_320, %i51_cast

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2753" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="0">
<![CDATA[
.preheader580.loopexit:0  br label %.preheader580

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2754" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_322 = zext i10 %tmp_321 to i64

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2755" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_24 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_322

]]></Node>
<StgValue><ssdm name="bias_addr_24"/></StgValue>
</operation>

<operation id="2756" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_24 = load float* %bias_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bias_load_24"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2757" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_24 = load float* %bias_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bias_load_24"/></StgValue>
</operation>

<operation id="2758" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_430_cast = sext i7 %tmp_323 to i32

]]></Node>
<StgValue><ssdm name="tmp_430_cast"/></StgValue>
</operation>

<operation id="2759" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_324 = zext i32 %tmp_430_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2760" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_7 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_324

]]></Node>
<StgValue><ssdm name="bias_48_addr_7"/></StgValue>
</operation>

<operation id="2761" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_24, float* %bias_48_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2762" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader579

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2763" st_id="222" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2764" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit714

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2765" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit714:0  %co74 = phi i6 [ 0, %78 ], [ %co_75, %.loopexit714.loopexit ]

]]></Node>
<StgValue><ssdm name="co74"/></StgValue>
</operation>

<operation id="2766" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit714:1  %exitcond250 = icmp eq i6 %co74, -16

]]></Node>
<StgValue><ssdm name="exitcond250"/></StgValue>
</operation>

<operation id="2767" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit714:2  %empty_390 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="2768" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit714:3  %co_75 = add i6 %co74, 1

]]></Node>
<StgValue><ssdm name="co_75"/></StgValue>
</operation>

<operation id="2769" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit714:4  br i1 %exitcond250, label %80, label %.preheader578.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2770" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader578.preheader:0  %tmp_842 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co74, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="2771" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="10" op_0_bw="9">
<![CDATA[
.preheader578.preheader:1  %tmp_1199_cast = zext i9 %tmp_842 to i10

]]></Node>
<StgValue><ssdm name="tmp_1199_cast"/></StgValue>
</operation>

<operation id="2772" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="exitcond250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="0">
<![CDATA[
.preheader578.preheader:2  br label %.preheader578

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2773" st_id="223" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="exitcond250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2774" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader578:0  %h51 = phi i4 [ 0, %.preheader578.preheader ], [ %h_52, %.preheader578.loopexit ]

]]></Node>
<StgValue><ssdm name="h51"/></StgValue>
</operation>

<operation id="2775" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader578:1  %exitcond249 = icmp eq i4 %h51, -8

]]></Node>
<StgValue><ssdm name="exitcond249"/></StgValue>
</operation>

<operation id="2776" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader578:2  %empty_391 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="2777" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader578:3  %h_52 = add i4 %h51, 1

]]></Node>
<StgValue><ssdm name="h_52"/></StgValue>
</operation>

<operation id="2778" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader578:4  br i1 %exitcond249, label %.loopexit714.loopexit, label %.preheader577.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2779" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="10" op_0_bw="4">
<![CDATA[
.preheader577.preheader:0  %tmp_330_cast1 = zext i4 %h51 to i10

]]></Node>
<StgValue><ssdm name="tmp_330_cast1"/></StgValue>
</operation>

<operation id="2780" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader577.preheader:1  %tmp_864 = add i10 %tmp_1199_cast, %tmp_330_cast1

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="2781" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader577.preheader:2  %tmp_200 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_864, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2782" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="14" op_0_bw="13">
<![CDATA[
.preheader577.preheader:3  %tmp_1222_cast = zext i13 %tmp_200 to i14

]]></Node>
<StgValue><ssdm name="tmp_1222_cast"/></StgValue>
</operation>

<operation id="2783" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="exitcond249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="0" op_0_bw="0">
<![CDATA[
.preheader577.preheader:4  br label %.preheader577

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2784" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="exitcond249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="0" op_0_bw="0">
<![CDATA[
.loopexit714.loopexit:0  br label %.loopexit714

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2785" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader577:0  %w51 = phi i4 [ %w_52, %79 ], [ 0, %.preheader577.preheader ]

]]></Node>
<StgValue><ssdm name="w51"/></StgValue>
</operation>

<operation id="2786" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader577:1  %exitcond248 = icmp eq i4 %w51, -8

]]></Node>
<StgValue><ssdm name="exitcond248"/></StgValue>
</operation>

<operation id="2787" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader577:2  %empty_392 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="2788" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader577:3  %w_52 = add i4 %w51, 1

]]></Node>
<StgValue><ssdm name="w_52"/></StgValue>
</operation>

<operation id="2789" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader577:4  br i1 %exitcond248, label %.preheader578.loopexit, label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2790" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_333_cast = zext i4 %w51 to i14

]]></Node>
<StgValue><ssdm name="tmp_333_cast"/></StgValue>
</operation>

<operation id="2791" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_874 = add i14 %tmp_1222_cast, %tmp_333_cast

]]></Node>
<StgValue><ssdm name="tmp_874"/></StgValue>
</operation>

<operation id="2792" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_1231_cast = zext i14 %tmp_874 to i64

]]></Node>
<StgValue><ssdm name="tmp_1231_cast"/></StgValue>
</operation>

<operation id="2793" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %downsampleunit1_outp_2 = getelementptr [6144 x float]* @downsampleunit1_outp, i64 0, i64 %tmp_1231_cast

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp_2"/></StgValue>
</operation>

<operation id="2794" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="13">
<![CDATA[
:5  %downsampleunit1_outp_3 = load float* %downsampleunit1_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp_3"/></StgValue>
</operation>

<operation id="2795" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="exitcond248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="0" op_0_bw="0">
<![CDATA[
.preheader578.loopexit:0  br label %.preheader578

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2796" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_add_1 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1231_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_1"/></StgValue>
</operation>

<operation id="2797" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="13">
<![CDATA[
:5  %downsampleunit1_outp_3 = load float* %downsampleunit1_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit1_outp_3"/></StgValue>
</operation>

<operation id="2798" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %downsampleunit1_outp_3, float* %buffer0_1_48_8x8_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2799" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader577

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2800" st_id="227" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2801" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit713

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2802" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit713:0  %co76 = phi i6 [ 0, %80 ], [ %co_77, %.loopexit713.loopexit ]

]]></Node>
<StgValue><ssdm name="co76"/></StgValue>
</operation>

<operation id="2803" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="7" op_0_bw="6">
<![CDATA[
.loopexit713:1  %co76_cast = zext i6 %co76 to i7

]]></Node>
<StgValue><ssdm name="co76_cast"/></StgValue>
</operation>

<operation id="2804" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit713:2  %exitcond247 = icmp eq i6 %co76, -16

]]></Node>
<StgValue><ssdm name="exitcond247"/></StgValue>
</operation>

<operation id="2805" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit713:3  %empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="2806" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit713:4  %co_77 = add i6 %co76, 1

]]></Node>
<StgValue><ssdm name="co_77"/></StgValue>
</operation>

<operation id="2807" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit713:5  br i1 %exitcond247, label %.preheader574.preheader, label %.preheader576.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2808" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader576.preheader:0  %tmp_329 = add i7 %co76_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="2809" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader576.preheader:1  %tmp_858 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_329, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="2810" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="11" op_0_bw="10">
<![CDATA[
.preheader576.preheader:2  %tmp_1217_cast = zext i10 %tmp_858 to i11

]]></Node>
<StgValue><ssdm name="tmp_1217_cast"/></StgValue>
</operation>

<operation id="2811" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader576.preheader:3  %tmp_859 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co76, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="2812" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="10" op_0_bw="9">
<![CDATA[
.preheader576.preheader:4  %tmp_1219_cast = zext i9 %tmp_859 to i10

]]></Node>
<StgValue><ssdm name="tmp_1219_cast"/></StgValue>
</operation>

<operation id="2813" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="0">
<![CDATA[
.preheader576.preheader:5  br label %.preheader576

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2814" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="exitcond247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="0">
<![CDATA[
.preheader574.preheader:0  br label %.preheader574

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2815" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader576:0  %h53 = phi i4 [ 0, %.preheader576.preheader ], [ %h_54, %.preheader576.loopexit ]

]]></Node>
<StgValue><ssdm name="h53"/></StgValue>
</operation>

<operation id="2816" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader576:1  %exitcond246 = icmp eq i4 %h53, -8

]]></Node>
<StgValue><ssdm name="exitcond246"/></StgValue>
</operation>

<operation id="2817" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader576:2  %empty_394 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="2818" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader576:3  %h_54 = add i4 %h53, 1

]]></Node>
<StgValue><ssdm name="h_54"/></StgValue>
</operation>

<operation id="2819" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader576:4  br i1 %exitcond246, label %.loopexit713.loopexit, label %.preheader575.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2820" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="11" op_0_bw="4">
<![CDATA[
.preheader575.preheader:0  %tmp_332_cast1 = zext i4 %h53 to i11

]]></Node>
<StgValue><ssdm name="tmp_332_cast1"/></StgValue>
</operation>

<operation id="2821" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="10" op_0_bw="4">
<![CDATA[
.preheader575.preheader:1  %tmp_332_cast = zext i4 %h53 to i10

]]></Node>
<StgValue><ssdm name="tmp_332_cast"/></StgValue>
</operation>

<operation id="2822" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader575.preheader:2  %tmp_871 = add i10 %tmp_332_cast, %tmp_1219_cast

]]></Node>
<StgValue><ssdm name="tmp_871"/></StgValue>
</operation>

<operation id="2823" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader575.preheader:3  %tmp_1227_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_871, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1227_cast"/></StgValue>
</operation>

<operation id="2824" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader575.preheader:4  %tmp_872 = add i11 %tmp_332_cast1, %tmp_1217_cast

]]></Node>
<StgValue><ssdm name="tmp_872"/></StgValue>
</operation>

<operation id="2825" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader575.preheader:5  %tmp_1230_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_872, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1230_cast"/></StgValue>
</operation>

<operation id="2826" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="exitcond246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="0" op_0_bw="0">
<![CDATA[
.preheader575.preheader:6  br label %.preheader575

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2827" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="exitcond246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="0">
<![CDATA[
.loopexit713.loopexit:0  br label %.loopexit713

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2828" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader575:0  %w53 = phi i4 [ %w_54, %81 ], [ 0, %.preheader575.preheader ]

]]></Node>
<StgValue><ssdm name="w53"/></StgValue>
</operation>

<operation id="2829" st_id="230" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader575:1  %exitcond245 = icmp eq i4 %w53, -8

]]></Node>
<StgValue><ssdm name="exitcond245"/></StgValue>
</operation>

<operation id="2830" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader575:2  %empty_395 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="2831" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader575:3  %w_54 = add i4 %w53, 1

]]></Node>
<StgValue><ssdm name="w_54"/></StgValue>
</operation>

<operation id="2832" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader575:4  br i1 %exitcond245, label %.preheader576.loopexit, label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2833" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_337_cast1 = zext i4 %w53 to i14

]]></Node>
<StgValue><ssdm name="tmp_337_cast1"/></StgValue>
</operation>

<operation id="2834" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="13" op_0_bw="4">
<![CDATA[
:1  %tmp_337_cast = zext i4 %w53 to i13

]]></Node>
<StgValue><ssdm name="tmp_337_cast"/></StgValue>
</operation>

<operation id="2835" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_875 = add i13 %tmp_1227_cast, %tmp_337_cast

]]></Node>
<StgValue><ssdm name="tmp_875"/></StgValue>
</operation>

<operation id="2836" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_878 = add i14 %tmp_1230_cast, %tmp_337_cast1

]]></Node>
<StgValue><ssdm name="tmp_878"/></StgValue>
</operation>

<operation id="2837" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_1233_cast = zext i14 %tmp_878 to i64

]]></Node>
<StgValue><ssdm name="tmp_1233_cast"/></StgValue>
</operation>

<operation id="2838" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %shuffleunit1_0_outpu = getelementptr [6144 x float]* @shuffleunit1_0_outpu, i64 0, i64 %tmp_1233_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu"/></StgValue>
</operation>

<operation id="2839" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="exitcond245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_0_outpu_1 = load float* %shuffleunit1_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu_1"/></StgValue>
</operation>

<operation id="2840" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="exitcond245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="0" op_0_bw="0">
<![CDATA[
.preheader576.loopexit:0  br label %.preheader576

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2841" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="13">
<![CDATA[
:3  %tmp_1232_cast = zext i13 %tmp_875 to i64

]]></Node>
<StgValue><ssdm name="tmp_1232_cast"/></StgValue>
</operation>

<operation id="2842" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_add_2 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1232_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_2"/></StgValue>
</operation>

<operation id="2843" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_0_outpu_1 = load float* %shuffleunit1_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu_1"/></StgValue>
</operation>

<operation id="2844" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %shuffleunit1_0_outpu_1, float* %buffer0_1_48_8x8_add_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2845" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader575

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2846" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader574:0  %co78 = phi i5 [ %co_79, %.preheader574.loopexit ], [ 0, %.preheader574.preheader ]

]]></Node>
<StgValue><ssdm name="co78"/></StgValue>
</operation>

<operation id="2847" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="10" op_0_bw="5">
<![CDATA[
.preheader574:1  %co78_cast = zext i5 %co78 to i10

]]></Node>
<StgValue><ssdm name="co78_cast"/></StgValue>
</operation>

<operation id="2848" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader574:2  %exitcond244 = icmp eq i5 %co78, -8

]]></Node>
<StgValue><ssdm name="exitcond244"/></StgValue>
</operation>

<operation id="2849" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader574:3  %empty_396 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="2850" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader574:4  %co_79 = add i5 %co78, 1

]]></Node>
<StgValue><ssdm name="co_79"/></StgValue>
</operation>

<operation id="2851" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader574:5  br i1 %exitcond244, label %.preheader571.preheader, label %.preheader573.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2852" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="5">
<![CDATA[
.preheader573.preheader:0  %tmp_202 = trunc i5 %co78 to i1

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2853" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader573.preheader:1  %p_shl52 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_202, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl52"/></StgValue>
</operation>

<operation id="2854" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="7" op_0_bw="6">
<![CDATA[
.preheader573.preheader:2  %p_shl52_cast = zext i6 %p_shl52 to i7

]]></Node>
<StgValue><ssdm name="p_shl52_cast"/></StgValue>
</operation>

<operation id="2855" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader573.preheader:3  %p_shl53 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_202, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl53"/></StgValue>
</operation>

<operation id="2856" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="7" op_0_bw="4">
<![CDATA[
.preheader573.preheader:4  %p_shl53_cast = zext i4 %p_shl53 to i7

]]></Node>
<StgValue><ssdm name="p_shl53_cast"/></StgValue>
</operation>

<operation id="2857" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader573.preheader:5  %tmp_331 = sub i7 %p_shl52_cast, %p_shl53_cast

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2858" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader573.preheader:6  %p_lshr_f5_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co78, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f5_cast"/></StgValue>
</operation>

<operation id="2859" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="7" op_0_bw="4">
<![CDATA[
.preheader573.preheader:7  %tmp_454_cast = zext i4 %p_lshr_f5_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_454_cast"/></StgValue>
</operation>

<operation id="2860" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="0" op_0_bw="0">
<![CDATA[
.preheader573.preheader:8  br label %.preheader573

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2861" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="exitcond244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="0">
<![CDATA[
.preheader571.preheader:0  br label %.preheader571

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2862" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader573:0  %ci36 = phi i5 [ 0, %.preheader573.preheader ], [ %ci_37, %.preheader573.loopexit ]

]]></Node>
<StgValue><ssdm name="ci36"/></StgValue>
</operation>

<operation id="2863" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="7" op_0_bw="5">
<![CDATA[
.preheader573:1  %ci36_cast = zext i5 %ci36 to i7

]]></Node>
<StgValue><ssdm name="ci36_cast"/></StgValue>
</operation>

<operation id="2864" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader573:2  %exitcond243 = icmp eq i5 %ci36, -8

]]></Node>
<StgValue><ssdm name="exitcond243"/></StgValue>
</operation>

<operation id="2865" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader573:3  %empty_397 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="2866" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader573:4  %ci_37 = add i5 %ci36, 1

]]></Node>
<StgValue><ssdm name="ci_37"/></StgValue>
</operation>

<operation id="2867" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader573:5  br i1 %exitcond243, label %.preheader574.loopexit, label %.preheader572.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2868" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="17" op_0_bw="5">
<![CDATA[
.preheader572.preheader:0  %tmp_334_cast1 = zext i5 %ci36 to i17

]]></Node>
<StgValue><ssdm name="tmp_334_cast1"/></StgValue>
</operation>

<operation id="2869" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader572.preheader:1  %tmp_335 = add i7 %tmp_331, %ci36_cast

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2870" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="13" op_0_bw="7">
<![CDATA[
.preheader572.preheader:2  %tmp_336_cast = sext i7 %tmp_335 to i13

]]></Node>
<StgValue><ssdm name="tmp_336_cast"/></StgValue>
</operation>

<operation id="2871" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="0" op_0_bw="0">
<![CDATA[
.preheader572.preheader:3  br label %.preheader572

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2872" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="exitcond243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="0" op_0_bw="0">
<![CDATA[
.preheader574.loopexit:0  br label %.preheader574

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2873" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader572:0  %i58 = phi i3 [ %i_59, %82 ], [ 0, %.preheader572.preheader ]

]]></Node>
<StgValue><ssdm name="i58"/></StgValue>
</operation>

<operation id="2874" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader572:1  %exitcond242 = icmp eq i3 %i58, -4

]]></Node>
<StgValue><ssdm name="exitcond242"/></StgValue>
</operation>

<operation id="2875" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader572:2  %empty_398 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="2876" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader572:3  %i_59 = add i3 %i58, 1

]]></Node>
<StgValue><ssdm name="i_59"/></StgValue>
</operation>

<operation id="2877" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader572:4  br i1 %exitcond242, label %.preheader573.loopexit, label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2878" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_205 = trunc i3 %i58 to i2

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2879" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl56 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_205, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl56"/></StgValue>
</operation>

<operation id="2880" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl56_cast = zext i7 %p_shl56 to i8

]]></Node>
<StgValue><ssdm name="p_shl56_cast"/></StgValue>
</operation>

<operation id="2881" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl57 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_205, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl57"/></StgValue>
</operation>

<operation id="2882" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl57_cast = zext i5 %p_shl57 to i8

]]></Node>
<StgValue><ssdm name="p_shl57_cast"/></StgValue>
</operation>

<operation id="2883" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_343 = sub i8 %p_shl56_cast, %p_shl57_cast

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="2884" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_469_cast = sext i8 %tmp_343 to i10

]]></Node>
<StgValue><ssdm name="tmp_469_cast"/></StgValue>
</operation>

<operation id="2885" st_id="234" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp17 = add i10 -328, %tmp_469_cast

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="2886" st_id="234" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_344 = add i10 %tmp17, %co78_cast

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="2887" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl58 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_205, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl58"/></StgValue>
</operation>

<operation id="2888" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl58_cast = zext i6 %p_shl58 to i7

]]></Node>
<StgValue><ssdm name="p_shl58_cast"/></StgValue>
</operation>

<operation id="2889" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl59 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_205, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl59"/></StgValue>
</operation>

<operation id="2890" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl59_cast = zext i4 %p_shl59 to i7

]]></Node>
<StgValue><ssdm name="p_shl59_cast"/></StgValue>
</operation>

<operation id="2891" st_id="234" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_345 = sub i7 %p_shl58_cast, %p_shl59_cast

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="2892" st_id="234" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_346 = add i7 %tmp_345, %tmp_454_cast

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="2893" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_893 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_346, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="2894" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_894 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_346, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="2895" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl360_cast = sext i11 %tmp_894 to i13

]]></Node>
<StgValue><ssdm name="p_shl360_cast"/></StgValue>
</operation>

<operation id="2896" st_id="234" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_895 = sub i13 %tmp_893, %p_shl360_cast

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="2897" st_id="234" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_896 = add i13 %tmp_336_cast, %tmp_895

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="2898" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="exitcond242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="0">
<![CDATA[
.preheader573.loopexit:0  br label %.preheader573

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2899" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_879 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_344, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_879"/></StgValue>
</operation>

<operation id="2900" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="16" op_0_bw="15">
<![CDATA[
:10  %p_shl361_cast = zext i15 %tmp_879 to i16

]]></Node>
<StgValue><ssdm name="p_shl361_cast"/></StgValue>
</operation>

<operation id="2901" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:11  %tmp_881 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_344, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_881"/></StgValue>
</operation>

<operation id="2902" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="16" op_0_bw="13">
<![CDATA[
:12  %p_shl362_cast = zext i13 %tmp_881 to i16

]]></Node>
<StgValue><ssdm name="p_shl362_cast"/></StgValue>
</operation>

<operation id="2903" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_891 = sub i16 %p_shl361_cast, %p_shl362_cast

]]></Node>
<StgValue><ssdm name="tmp_891"/></StgValue>
</operation>

<operation id="2904" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="17" op_0_bw="16">
<![CDATA[
:14  %tmp_1240_cast = sext i16 %tmp_891 to i17

]]></Node>
<StgValue><ssdm name="tmp_1240_cast"/></StgValue>
</operation>

<operation id="2905" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_892 = add i17 %tmp_334_cast1, %tmp_1240_cast

]]></Node>
<StgValue><ssdm name="tmp_892"/></StgValue>
</operation>

<operation id="2906" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="64" op_0_bw="17">
<![CDATA[
:16  %tmp_1241_cast = sext i17 %tmp_892 to i64

]]></Node>
<StgValue><ssdm name="tmp_1241_cast"/></StgValue>
</operation>

<operation id="2907" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_14 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1241_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_14"/></StgValue>
</operation>

<operation id="2908" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_14 = load float* %shuffle_conv_1x1_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_14"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2909" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_14 = load float* %shuffle_conv_1x1_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_14"/></StgValue>
</operation>

<operation id="2910" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1249_cast = sext i13 %tmp_896 to i64

]]></Node>
<StgValue><ssdm name="tmp_1249_cast"/></StgValue>
</operation>

<operation id="2911" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_5 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1249_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_5"/></StgValue>
</operation>

<operation id="2912" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_14, float* %weights_48_48_1x1_ad_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2913" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader572

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2914" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader571:0  %i56 = phi i5 [ %i_57, %.preheader571.loopexit ], [ 0, %.preheader571.preheader ]

]]></Node>
<StgValue><ssdm name="i56"/></StgValue>
</operation>

<operation id="2915" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="7" op_0_bw="5">
<![CDATA[
.preheader571:1  %i57_cast = zext i5 %i56 to i7

]]></Node>
<StgValue><ssdm name="i57_cast"/></StgValue>
</operation>

<operation id="2916" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="10" op_0_bw="5">
<![CDATA[
.preheader571:2  %i57_cast1 = zext i5 %i56 to i10

]]></Node>
<StgValue><ssdm name="i57_cast1"/></StgValue>
</operation>

<operation id="2917" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader571:3  %exitcond241 = icmp eq i5 %i56, -8

]]></Node>
<StgValue><ssdm name="exitcond241"/></StgValue>
</operation>

<operation id="2918" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader571:4  %empty_399 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="2919" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader571:5  %i_57 = add i5 %i56, 1

]]></Node>
<StgValue><ssdm name="i_57"/></StgValue>
</operation>

<operation id="2920" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader571:6  br i1 %exitcond241, label %84, label %.preheader570.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2921" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="0" op_0_bw="0">
<![CDATA[
.preheader570.preheader:0  br label %.preheader570

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2922" st_id="237" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="exitcond241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2923" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader570:0  %k9 = phi i2 [ %k_8, %83 ], [ 0, %.preheader570.preheader ]

]]></Node>
<StgValue><ssdm name="k9"/></StgValue>
</operation>

<operation id="2924" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader570:1  %exitcond240 = icmp eq i2 %k9, -2

]]></Node>
<StgValue><ssdm name="exitcond240"/></StgValue>
</operation>

<operation id="2925" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader570:2  %empty_400 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="2926" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader570:3  %k_8 = add i2 %k9, 1

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="2927" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader570:4  br i1 %exitcond240, label %.preheader571.loopexit, label %83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2928" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_204 = trunc i2 %k9 to i1

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2929" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl54 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_204, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl54"/></StgValue>
</operation>

<operation id="2930" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl54_cast = zext i6 %p_shl54 to i7

]]></Node>
<StgValue><ssdm name="p_shl54_cast"/></StgValue>
</operation>

<operation id="2931" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl55 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_204, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl55"/></StgValue>
</operation>

<operation id="2932" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl55_cast = zext i4 %p_shl55 to i7

]]></Node>
<StgValue><ssdm name="p_shl55_cast"/></StgValue>
</operation>

<operation id="2933" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_338 = sub i7 %p_shl54_cast, %p_shl55_cast

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2934" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_458_cast = sext i7 %tmp_338 to i10

]]></Node>
<StgValue><ssdm name="tmp_458_cast"/></StgValue>
</operation>

<operation id="2935" st_id="238" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp18 = add i10 -280, %tmp_458_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="2936" st_id="238" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_339 = add i10 %i57_cast1, %tmp18

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="2937" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_341 = add i7 %tmp_338, %i57_cast

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="2938" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="exitcond240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="0" op_0_bw="0">
<![CDATA[
.preheader571.loopexit:0  br label %.preheader571

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2939" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_340 = zext i10 %tmp_339 to i64

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="2940" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_25 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_340

]]></Node>
<StgValue><ssdm name="bias_addr_25"/></StgValue>
</operation>

<operation id="2941" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_25 = load float* %bias_addr_25, align 4

]]></Node>
<StgValue><ssdm name="bias_load_25"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2942" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_25 = load float* %bias_addr_25, align 4

]]></Node>
<StgValue><ssdm name="bias_load_25"/></StgValue>
</operation>

<operation id="2943" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_462_cast = sext i7 %tmp_341 to i32

]]></Node>
<StgValue><ssdm name="tmp_462_cast"/></StgValue>
</operation>

<operation id="2944" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_342 = zext i32 %tmp_462_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="2945" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_8 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_342

]]></Node>
<StgValue><ssdm name="bias_48_addr_8"/></StgValue>
</operation>

<operation id="2946" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_25, float* %bias_48_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2947" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader570

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2948" st_id="241" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2949" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit712

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2950" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit712:0  %co80 = phi i5 [ 0, %84 ], [ %co_81, %.loopexit712.loopexit ]

]]></Node>
<StgValue><ssdm name="co80"/></StgValue>
</operation>

<operation id="2951" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="7" op_0_bw="5">
<![CDATA[
.loopexit712:1  %co81_cast = zext i5 %co80 to i7

]]></Node>
<StgValue><ssdm name="co81_cast"/></StgValue>
</operation>

<operation id="2952" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="9" op_0_bw="5">
<![CDATA[
.loopexit712:2  %co81_cast1 = zext i5 %co80 to i9

]]></Node>
<StgValue><ssdm name="co81_cast1"/></StgValue>
</operation>

<operation id="2953" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit712:3  %exitcond239 = icmp eq i5 %co80, -8

]]></Node>
<StgValue><ssdm name="exitcond239"/></StgValue>
</operation>

<operation id="2954" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit712:4  %empty_401 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="2955" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit712:5  %co_81 = add i5 %co80, 1

]]></Node>
<StgValue><ssdm name="co_81"/></StgValue>
</operation>

<operation id="2956" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit712:6  br i1 %exitcond239, label %.preheader566.preheader, label %.preheader569.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2957" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="exitcond239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="0">
<![CDATA[
.preheader569.preheader:0  br label %.preheader569

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2958" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="exitcond239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="0" op_0_bw="0">
<![CDATA[
.preheader566.preheader:0  br label %.preheader566

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2959" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader569:0  %w55 = phi i2 [ %w_56, %.preheader569.loopexit ], [ 0, %.preheader569.preheader ]

]]></Node>
<StgValue><ssdm name="w55"/></StgValue>
</operation>

<operation id="2960" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader569:1  %exitcond238 = icmp eq i2 %w55, -1

]]></Node>
<StgValue><ssdm name="exitcond238"/></StgValue>
</operation>

<operation id="2961" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader569:2  %empty_402 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="2962" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader569:3  %w_56 = add i2 %w55, 1

]]></Node>
<StgValue><ssdm name="w_56"/></StgValue>
</operation>

<operation id="2963" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader569:4  br i1 %exitcond238, label %.loopexit712.loopexit, label %.preheader568.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2964" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="36" op_0_bw="2">
<![CDATA[
.preheader568.preheader:0  %tmp_347_cast1 = zext i2 %w55 to i36

]]></Node>
<StgValue><ssdm name="tmp_347_cast1"/></StgValue>
</operation>

<operation id="2965" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="13" op_0_bw="2">
<![CDATA[
.preheader568.preheader:1  %tmp_347_cast = zext i2 %w55 to i13

]]></Node>
<StgValue><ssdm name="tmp_347_cast"/></StgValue>
</operation>

<operation id="2966" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="exitcond238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="0" op_0_bw="0">
<![CDATA[
.preheader568.preheader:2  br label %.preheader568

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2967" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="exitcond238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="0" op_0_bw="0">
<![CDATA[
.loopexit712.loopexit:0  br label %.loopexit712

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2968" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader568:0  %h55 = phi i2 [ 0, %.preheader568.preheader ], [ %h_56, %.preheader568.loopexit ]

]]></Node>
<StgValue><ssdm name="h55"/></StgValue>
</operation>

<operation id="2969" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader568:1  %exitcond237 = icmp eq i2 %h55, -1

]]></Node>
<StgValue><ssdm name="exitcond237"/></StgValue>
</operation>

<operation id="2970" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader568:2  %empty_403 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="2971" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader568:3  %h_56 = add i2 %h55, 1

]]></Node>
<StgValue><ssdm name="h_56"/></StgValue>
</operation>

<operation id="2972" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader568:4  br i1 %exitcond237, label %.preheader569.loopexit, label %.preheader567.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2973" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="10" op_0_bw="2">
<![CDATA[
.preheader567.preheader:0  %tmp_354_cast1 = zext i2 %h55 to i10

]]></Node>
<StgValue><ssdm name="tmp_354_cast1"/></StgValue>
</operation>

<operation id="2974" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="15" op_0_bw="2">
<![CDATA[
.preheader567.preheader:1  %tmp_354_cast = zext i2 %h55 to i15

]]></Node>
<StgValue><ssdm name="tmp_354_cast"/></StgValue>
</operation>

<operation id="2975" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="exitcond237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="0" op_0_bw="0">
<![CDATA[
.preheader567.preheader:2  br label %.preheader567

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2976" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="exitcond237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="0">
<![CDATA[
.preheader569.loopexit:0  br label %.preheader569

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2977" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader567:0  %i64 = phi i2 [ %i_65, %85 ], [ 0, %.preheader567.preheader ]

]]></Node>
<StgValue><ssdm name="i64"/></StgValue>
</operation>

<operation id="2978" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader567:1  %exitcond236 = icmp eq i2 %i64, -2

]]></Node>
<StgValue><ssdm name="exitcond236"/></StgValue>
</operation>

<operation id="2979" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader567:2  %empty_404 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="2980" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader567:3  %i_65 = add i2 %i64, 1

]]></Node>
<StgValue><ssdm name="i_65"/></StgValue>
</operation>

<operation id="2981" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader567:4  br i1 %exitcond236, label %.preheader568.loopexit, label %85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2982" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_898 = trunc i2 %i64 to i1

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="2983" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl66 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_898, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl66"/></StgValue>
</operation>

<operation id="2984" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl66_cast = zext i6 %p_shl66 to i7

]]></Node>
<StgValue><ssdm name="p_shl66_cast"/></StgValue>
</operation>

<operation id="2985" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl67 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_898, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl67"/></StgValue>
</operation>

<operation id="2986" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl67_cast = zext i4 %p_shl67 to i7

]]></Node>
<StgValue><ssdm name="p_shl67_cast"/></StgValue>
</operation>

<operation id="2987" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_358 = sub i7 %p_shl66_cast, %p_shl67_cast

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="2988" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_495_cast = sext i7 %tmp_358 to i9

]]></Node>
<StgValue><ssdm name="tmp_495_cast"/></StgValue>
</operation>

<operation id="2989" st_id="245" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp19 = add i9 -248, %tmp_495_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="2990" st_id="245" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_359 = add i9 %co81_cast1, %tmp19

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2991" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_361 = add i7 %tmp_358, %co81_cast

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2992" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="exitcond236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="0" op_0_bw="0">
<![CDATA[
.preheader568.loopexit:0  br label %.preheader568

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2993" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="12" op_0_bw="9">
<![CDATA[
:9  %tmp_360_cast = zext i9 %tmp_359 to i12

]]></Node>
<StgValue><ssdm name="tmp_360_cast"/></StgValue>
</operation>

<operation id="2994" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:10  %tmp_899 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_359, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="2995" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="12" op_0_bw="11">
<![CDATA[
:11  %p_shl366_cast = zext i11 %tmp_899 to i12

]]></Node>
<StgValue><ssdm name="p_shl366_cast"/></StgValue>
</operation>

<operation id="2996" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %tmp_900 = sub i12 %p_shl366_cast, %tmp_360_cast

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="2997" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="13" op_0_bw="12">
<![CDATA[
:13  %tmp_1257_cast = sext i12 %tmp_900 to i13

]]></Node>
<StgValue><ssdm name="tmp_1257_cast"/></StgValue>
</operation>

<operation id="2998" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %tmp_901 = add i13 %tmp_1257_cast, %tmp_347_cast

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="2999" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="15" op_0_bw="13">
<![CDATA[
:15  %tmp_1258_cast = sext i13 %tmp_901 to i15

]]></Node>
<StgValue><ssdm name="tmp_1258_cast"/></StgValue>
</operation>

<operation id="3000" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:16  %p_shl365_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_901, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl365_cast"/></StgValue>
</operation>

<operation id="3001" st_id="246" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_902 = sub i15 %p_shl365_cast, %tmp_1258_cast

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="3002" st_id="246" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_903 = add i15 %tmp_902, %tmp_354_cast

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="3003" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="7">
<![CDATA[
:23  %tmp_499_cast = sext i7 %tmp_361 to i32

]]></Node>
<StgValue><ssdm name="tmp_499_cast"/></StgValue>
</operation>

<operation id="3004" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="35" op_0_bw="32">
<![CDATA[
:24  %tmp_362_cast = zext i32 %tmp_499_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_362_cast"/></StgValue>
</operation>

<operation id="3005" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:25  %tmp_904 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_361, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="3006" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="34" op_0_bw="9">
<![CDATA[
:26  %tmp_905 = sext i9 %tmp_904 to i34

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="3007" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="35" op_0_bw="34">
<![CDATA[
:27  %p_shl364_cast = zext i34 %tmp_905 to i35

]]></Node>
<StgValue><ssdm name="p_shl364_cast"/></StgValue>
</operation>

<operation id="3008" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:28  %tmp_906 = sub i35 %p_shl364_cast, %tmp_362_cast

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="3009" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="36" op_0_bw="35">
<![CDATA[
:29  %tmp_1264_cast = sext i35 %tmp_906 to i36

]]></Node>
<StgValue><ssdm name="tmp_1264_cast"/></StgValue>
</operation>

<operation id="3010" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:30  %tmp_907 = add i36 %tmp_1264_cast, %tmp_347_cast1

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="3011" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="10" op_0_bw="36">
<![CDATA[
:31  %tmp_908 = trunc i36 %tmp_907 to i10

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="3012" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="8" op_0_bw="36">
<![CDATA[
:32  %tmp_909 = trunc i36 %tmp_907 to i8

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3013" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="15">
<![CDATA[
:19  %tmp_1261_cast = zext i15 %tmp_903 to i64

]]></Node>
<StgValue><ssdm name="tmp_1261_cast"/></StgValue>
</operation>

<operation id="3014" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_3x3_add_8 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1261_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_8"/></StgValue>
</operation>

<operation id="3015" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_8 = load float* %shuffle_conv_3x3_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_8"/></StgValue>
</operation>

<operation id="3016" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:33  %p_shl363_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_909, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl363_cast"/></StgValue>
</operation>

<operation id="3017" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_910 = sub i10 %p_shl363_cast, %tmp_908

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="3018" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_911 = add i10 %tmp_910, %tmp_354_cast1

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3019" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_8 = load float* %shuffle_conv_3x3_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_8"/></StgValue>
</operation>

<operation id="3020" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="10">
<![CDATA[
:36  %tmp_1268_cast = zext i10 %tmp_911 to i64

]]></Node>
<StgValue><ssdm name="tmp_1268_cast"/></StgValue>
</operation>

<operation id="3021" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %weights_48_1_3x3_add_3 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1268_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_3"/></StgValue>
</operation>

<operation id="3022" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:38  store float %shuffle_conv_3x3_loa_8, float* %weights_48_1_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3023" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %.preheader567

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3024" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader566:0  %i60 = phi i5 [ %i_61, %.preheader566.loopexit ], [ 0, %.preheader566.preheader ]

]]></Node>
<StgValue><ssdm name="i60"/></StgValue>
</operation>

<operation id="3025" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="7" op_0_bw="5">
<![CDATA[
.preheader566:1  %i61_cast = zext i5 %i60 to i7

]]></Node>
<StgValue><ssdm name="i61_cast"/></StgValue>
</operation>

<operation id="3026" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="9" op_0_bw="5">
<![CDATA[
.preheader566:2  %i61_cast544_cast = zext i5 %i60 to i9

]]></Node>
<StgValue><ssdm name="i61_cast544_cast"/></StgValue>
</operation>

<operation id="3027" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader566:3  %exitcond235 = icmp eq i5 %i60, -8

]]></Node>
<StgValue><ssdm name="exitcond235"/></StgValue>
</operation>

<operation id="3028" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader566:4  %empty_405 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="3029" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader566:5  %i_61 = add i5 %i60, 1

]]></Node>
<StgValue><ssdm name="i_61"/></StgValue>
</operation>

<operation id="3030" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader566:6  br i1 %exitcond235, label %87, label %.preheader565.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3031" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="0" op_0_bw="0">
<![CDATA[
.preheader565.preheader:0  br label %.preheader565

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3032" st_id="249" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp><literal name="exitcond235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3033" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader565:0  %k10 = phi i2 [ %k_9, %86 ], [ 0, %.preheader565.preheader ]

]]></Node>
<StgValue><ssdm name="k10"/></StgValue>
</operation>

<operation id="3034" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader565:1  %exitcond234 = icmp eq i2 %k10, -2

]]></Node>
<StgValue><ssdm name="exitcond234"/></StgValue>
</operation>

<operation id="3035" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader565:2  %empty_406 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="3036" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader565:3  %k_9 = add i2 %k10, 1

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="3037" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader565:4  br i1 %exitcond234, label %.preheader566.loopexit, label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3038" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_897 = trunc i2 %k10 to i1

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="3039" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl60 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_897, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl60"/></StgValue>
</operation>

<operation id="3040" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl60_cast = zext i6 %p_shl60 to i7

]]></Node>
<StgValue><ssdm name="p_shl60_cast"/></StgValue>
</operation>

<operation id="3041" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl61 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_897, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl61"/></StgValue>
</operation>

<operation id="3042" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl61_cast = zext i4 %p_shl61 to i7

]]></Node>
<StgValue><ssdm name="p_shl61_cast"/></StgValue>
</operation>

<operation id="3043" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_349 = sub i7 %p_shl60_cast, %p_shl61_cast

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="3044" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_476_cast_cast = sext i7 %tmp_349 to i9

]]></Node>
<StgValue><ssdm name="tmp_476_cast_cast"/></StgValue>
</operation>

<operation id="3045" st_id="250" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp20 = add i9 -232, %tmp_476_cast_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="3046" st_id="250" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_350 = add i9 %i61_cast544_cast, %tmp20

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="3047" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_352 = add i7 %tmp_349, %i61_cast

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="3048" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="exitcond234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="0" op_0_bw="0">
<![CDATA[
.preheader566.loopexit:0  br label %.preheader566

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3049" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="10" op_0_bw="9">
<![CDATA[
:9  %tmp_478_cast = sext i9 %tmp_350 to i10

]]></Node>
<StgValue><ssdm name="tmp_478_cast"/></StgValue>
</operation>

<operation id="3050" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="64" op_0_bw="10">
<![CDATA[
:10  %tmp_351 = zext i10 %tmp_478_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3051" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_26 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_351

]]></Node>
<StgValue><ssdm name="bias_addr_26"/></StgValue>
</operation>

<operation id="3052" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_26 = load float* %bias_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bias_load_26"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3053" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_26 = load float* %bias_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bias_load_26"/></StgValue>
</operation>

<operation id="3054" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_480_cast = sext i7 %tmp_352 to i32

]]></Node>
<StgValue><ssdm name="tmp_480_cast"/></StgValue>
</operation>

<operation id="3055" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_353 = zext i32 %tmp_480_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3056" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_9 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_353

]]></Node>
<StgValue><ssdm name="bias_48_addr_9"/></StgValue>
</operation>

<operation id="3057" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_26, float* %bias_48_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3058" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader565

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="3059" st_id="253" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3060" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit711

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="3061" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit711:0  %co82 = phi i5 [ 0, %87 ], [ %co_83, %.loopexit711.loopexit ]

]]></Node>
<StgValue><ssdm name="co82"/></StgValue>
</operation>

<operation id="3062" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="10" op_0_bw="5">
<![CDATA[
.loopexit711:1  %co83_cast = zext i5 %co82 to i10

]]></Node>
<StgValue><ssdm name="co83_cast"/></StgValue>
</operation>

<operation id="3063" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit711:2  %exitcond233 = icmp eq i5 %co82, -8

]]></Node>
<StgValue><ssdm name="exitcond233"/></StgValue>
</operation>

<operation id="3064" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit711:3  %empty_407 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="3065" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit711:4  %co_83 = add i5 %co82, 1

]]></Node>
<StgValue><ssdm name="co_83"/></StgValue>
</operation>

<operation id="3066" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit711:5  br i1 %exitcond233, label %.preheader562.preheader, label %.preheader564.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3067" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="5">
<![CDATA[
.preheader564.preheader:0  %tmp_209 = trunc i5 %co82 to i1

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="3068" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader564.preheader:1  %p_shl62 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_209, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl62"/></StgValue>
</operation>

<operation id="3069" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="7" op_0_bw="6">
<![CDATA[
.preheader564.preheader:2  %p_shl62_cast = zext i6 %p_shl62 to i7

]]></Node>
<StgValue><ssdm name="p_shl62_cast"/></StgValue>
</operation>

<operation id="3070" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader564.preheader:3  %p_shl63 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_209, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl63"/></StgValue>
</operation>

<operation id="3071" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="7" op_0_bw="4">
<![CDATA[
.preheader564.preheader:4  %p_shl63_cast = zext i4 %p_shl63 to i7

]]></Node>
<StgValue><ssdm name="p_shl63_cast"/></StgValue>
</operation>

<operation id="3072" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader564.preheader:5  %tmp_348 = sub i7 %p_shl62_cast, %p_shl63_cast

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="3073" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader564.preheader:6  %p_lshr_f6_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co82, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f6_cast"/></StgValue>
</operation>

<operation id="3074" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="7" op_0_bw="4">
<![CDATA[
.preheader564.preheader:7  %tmp_484_cast = zext i4 %p_lshr_f6_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_484_cast"/></StgValue>
</operation>

<operation id="3075" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="0">
<![CDATA[
.preheader564.preheader:8  br label %.preheader564

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3076" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="exitcond233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="0" op_0_bw="0">
<![CDATA[
.preheader562.preheader:0  br label %.preheader562

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="3077" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader564:0  %ci38 = phi i5 [ 0, %.preheader564.preheader ], [ %ci_39, %.preheader564.loopexit ]

]]></Node>
<StgValue><ssdm name="ci38"/></StgValue>
</operation>

<operation id="3078" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="7" op_0_bw="5">
<![CDATA[
.preheader564:1  %ci38_cast = zext i5 %ci38 to i7

]]></Node>
<StgValue><ssdm name="ci38_cast"/></StgValue>
</operation>

<operation id="3079" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader564:2  %exitcond232 = icmp eq i5 %ci38, -8

]]></Node>
<StgValue><ssdm name="exitcond232"/></StgValue>
</operation>

<operation id="3080" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader564:3  %empty_408 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="3081" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader564:4  %ci_39 = add i5 %ci38, 1

]]></Node>
<StgValue><ssdm name="ci_39"/></StgValue>
</operation>

<operation id="3082" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader564:5  br i1 %exitcond232, label %.loopexit711.loopexit, label %.preheader563.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3083" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="17" op_0_bw="5">
<![CDATA[
.preheader563.preheader:0  %tmp_355_cast = zext i5 %ci38 to i17

]]></Node>
<StgValue><ssdm name="tmp_355_cast"/></StgValue>
</operation>

<operation id="3084" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader563.preheader:1  %tmp_356 = add i7 %tmp_348, %ci38_cast

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="3085" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="13" op_0_bw="7">
<![CDATA[
.preheader563.preheader:2  %tmp_357_cast = sext i7 %tmp_356 to i13

]]></Node>
<StgValue><ssdm name="tmp_357_cast"/></StgValue>
</operation>

<operation id="3086" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="0">
<![CDATA[
.preheader563.preheader:3  br label %.preheader563

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3087" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="exitcond232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="0" op_0_bw="0">
<![CDATA[
.loopexit711.loopexit:0  br label %.loopexit711

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="3088" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader563:0  %i66 = phi i3 [ %i_67, %88 ], [ 0, %.preheader563.preheader ]

]]></Node>
<StgValue><ssdm name="i66"/></StgValue>
</operation>

<operation id="3089" st_id="256" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader563:1  %exitcond231 = icmp eq i3 %i66, -4

]]></Node>
<StgValue><ssdm name="exitcond231"/></StgValue>
</operation>

<operation id="3090" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader563:2  %empty_409 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="3091" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader563:3  %i_67 = add i3 %i66, 1

]]></Node>
<StgValue><ssdm name="i_67"/></StgValue>
</operation>

<operation id="3092" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader563:4  br i1 %exitcond231, label %.preheader564.loopexit, label %88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3093" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_914 = trunc i3 %i66 to i2

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="3094" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl68 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_914, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl68"/></StgValue>
</operation>

<operation id="3095" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl68_cast = zext i7 %p_shl68 to i8

]]></Node>
<StgValue><ssdm name="p_shl68_cast"/></StgValue>
</operation>

<operation id="3096" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl69 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_914, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl69"/></StgValue>
</operation>

<operation id="3097" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl69_cast = zext i5 %p_shl69 to i8

]]></Node>
<StgValue><ssdm name="p_shl69_cast"/></StgValue>
</operation>

<operation id="3098" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_368 = sub i8 %p_shl68_cast, %p_shl69_cast

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="3099" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_502_cast = sext i8 %tmp_368 to i10

]]></Node>
<StgValue><ssdm name="tmp_502_cast"/></StgValue>
</operation>

<operation id="3100" st_id="256" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp21 = add i10 -232, %tmp_502_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="3101" st_id="256" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_369 = add i10 %tmp21, %co83_cast

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3102" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl70 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_914, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl70"/></StgValue>
</operation>

<operation id="3103" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl70_cast = zext i6 %p_shl70 to i7

]]></Node>
<StgValue><ssdm name="p_shl70_cast"/></StgValue>
</operation>

<operation id="3104" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl71 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_914, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl71"/></StgValue>
</operation>

<operation id="3105" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl71_cast = zext i4 %p_shl71 to i7

]]></Node>
<StgValue><ssdm name="p_shl71_cast"/></StgValue>
</operation>

<operation id="3106" st_id="256" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_370 = sub i7 %p_shl70_cast, %p_shl71_cast

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="3107" st_id="256" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_371 = add i7 %tmp_370, %tmp_484_cast

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="3108" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_919 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_371, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="3109" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_920 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_371, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="3110" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl368_cast = sext i11 %tmp_920 to i13

]]></Node>
<StgValue><ssdm name="p_shl368_cast"/></StgValue>
</operation>

<operation id="3111" st_id="256" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_921 = sub i13 %tmp_919, %p_shl368_cast

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="3112" st_id="256" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_922 = add i13 %tmp_357_cast, %tmp_921

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="3113" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="0" op_0_bw="0">
<![CDATA[
.preheader564.loopexit:0  br label %.preheader564

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="3114" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_915 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_369, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="3115" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="16" op_0_bw="15">
<![CDATA[
:10  %p_shl369_cast = zext i15 %tmp_915 to i16

]]></Node>
<StgValue><ssdm name="p_shl369_cast"/></StgValue>
</operation>

<operation id="3116" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:11  %tmp_916 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_369, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="3117" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="16" op_0_bw="13">
<![CDATA[
:12  %p_shl370_cast = zext i13 %tmp_916 to i16

]]></Node>
<StgValue><ssdm name="p_shl370_cast"/></StgValue>
</operation>

<operation id="3118" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_917 = sub i16 %p_shl369_cast, %p_shl370_cast

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="3119" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="17" op_0_bw="16">
<![CDATA[
:14  %tmp_1277_cast = sext i16 %tmp_917 to i17

]]></Node>
<StgValue><ssdm name="tmp_1277_cast"/></StgValue>
</operation>

<operation id="3120" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_918 = add i17 %tmp_355_cast, %tmp_1277_cast

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="3121" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="17">
<![CDATA[
:16  %tmp_1278_cast = sext i17 %tmp_918 to i64

]]></Node>
<StgValue><ssdm name="tmp_1278_cast"/></StgValue>
</operation>

<operation id="3122" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_15 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1278_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_15"/></StgValue>
</operation>

<operation id="3123" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_15 = load float* %shuffle_conv_1x1_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_15"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="3124" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_15 = load float* %shuffle_conv_1x1_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_15"/></StgValue>
</operation>

<operation id="3125" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1286_cast = sext i13 %tmp_922 to i64

]]></Node>
<StgValue><ssdm name="tmp_1286_cast"/></StgValue>
</operation>

<operation id="3126" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_6 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1286_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_6"/></StgValue>
</operation>

<operation id="3127" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_15, float* %weights_48_48_1x1_ad_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3128" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader563

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="3129" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader562:0  %i62 = phi i5 [ %i_63, %.preheader562.loopexit ], [ 0, %.preheader562.preheader ]

]]></Node>
<StgValue><ssdm name="i62"/></StgValue>
</operation>

<operation id="3130" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="7" op_0_bw="5">
<![CDATA[
.preheader562:1  %i63_cast = zext i5 %i62 to i7

]]></Node>
<StgValue><ssdm name="i63_cast"/></StgValue>
</operation>

<operation id="3131" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="9" op_0_bw="5">
<![CDATA[
.preheader562:2  %i63_cast531_cast = zext i5 %i62 to i9

]]></Node>
<StgValue><ssdm name="i63_cast531_cast"/></StgValue>
</operation>

<operation id="3132" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader562:3  %exitcond230 = icmp eq i5 %i62, -8

]]></Node>
<StgValue><ssdm name="exitcond230"/></StgValue>
</operation>

<operation id="3133" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader562:4  %empty_410 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="3134" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader562:5  %i_63 = add i5 %i62, 1

]]></Node>
<StgValue><ssdm name="i_63"/></StgValue>
</operation>

<operation id="3135" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader562:6  br i1 %exitcond230, label %90, label %.preheader561.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3136" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="0" op_0_bw="0">
<![CDATA[
.preheader561.preheader:0  br label %.preheader561

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3137" st_id="259" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="exitcond230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="3138" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader561:0  %k11 = phi i2 [ %k_12, %89 ], [ 0, %.preheader561.preheader ]

]]></Node>
<StgValue><ssdm name="k11"/></StgValue>
</operation>

<operation id="3139" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader561:1  %exitcond229 = icmp eq i2 %k11, -2

]]></Node>
<StgValue><ssdm name="exitcond229"/></StgValue>
</operation>

<operation id="3140" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader561:2  %empty_411 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="3141" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader561:3  %k_12 = add i2 %k11, 1

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="3142" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader561:4  br i1 %exitcond229, label %.preheader562.loopexit, label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3143" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_913 = trunc i2 %k11 to i1

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="3144" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl64 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_913, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl64"/></StgValue>
</operation>

<operation id="3145" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl64_cast = zext i6 %p_shl64 to i7

]]></Node>
<StgValue><ssdm name="p_shl64_cast"/></StgValue>
</operation>

<operation id="3146" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl65 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_913, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl65"/></StgValue>
</operation>

<operation id="3147" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl65_cast = zext i4 %p_shl65 to i7

]]></Node>
<StgValue><ssdm name="p_shl65_cast"/></StgValue>
</operation>

<operation id="3148" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_363 = sub i7 %p_shl64_cast, %p_shl65_cast

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="3149" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_486_cast_cast = sext i7 %tmp_363 to i9

]]></Node>
<StgValue><ssdm name="tmp_486_cast_cast"/></StgValue>
</operation>

<operation id="3150" st_id="260" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp22 = add i9 -184, %tmp_486_cast_cast

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="3151" st_id="260" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_364 = add i9 %i63_cast531_cast, %tmp22

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="3152" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_366 = add i7 %tmp_363, %i63_cast

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="3153" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="exitcond229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="0" op_0_bw="0">
<![CDATA[
.preheader562.loopexit:0  br label %.preheader562

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="3154" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="10" op_0_bw="9">
<![CDATA[
:9  %tmp_488_cast = sext i9 %tmp_364 to i10

]]></Node>
<StgValue><ssdm name="tmp_488_cast"/></StgValue>
</operation>

<operation id="3155" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="10">
<![CDATA[
:10  %tmp_365 = zext i10 %tmp_488_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="3156" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_27 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_365

]]></Node>
<StgValue><ssdm name="bias_addr_27"/></StgValue>
</operation>

<operation id="3157" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_27 = load float* %bias_addr_27, align 4

]]></Node>
<StgValue><ssdm name="bias_load_27"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="3158" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_27 = load float* %bias_addr_27, align 4

]]></Node>
<StgValue><ssdm name="bias_load_27"/></StgValue>
</operation>

<operation id="3159" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_490_cast = sext i7 %tmp_366 to i32

]]></Node>
<StgValue><ssdm name="tmp_490_cast"/></StgValue>
</operation>

<operation id="3160" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_367 = zext i32 %tmp_490_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3161" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_10 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_367

]]></Node>
<StgValue><ssdm name="bias_48_addr_10"/></StgValue>
</operation>

<operation id="3162" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_27, float* %bias_48_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3163" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader561

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="3164" st_id="263" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3165" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit710

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="3166" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit710:0  %co84 = phi i6 [ 0, %90 ], [ %co_85, %.loopexit710.loopexit ]

]]></Node>
<StgValue><ssdm name="co84"/></StgValue>
</operation>

<operation id="3167" st_id="264" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit710:1  %exitcond228 = icmp eq i6 %co84, -16

]]></Node>
<StgValue><ssdm name="exitcond228"/></StgValue>
</operation>

<operation id="3168" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit710:2  %empty_412 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="3169" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit710:3  %co_85 = add i6 %co84, 1

]]></Node>
<StgValue><ssdm name="co_85"/></StgValue>
</operation>

<operation id="3170" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit710:4  br i1 %exitcond228, label %92, label %.preheader560.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3171" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader560.preheader:0  %tmp_912 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co84, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="3172" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="10" op_0_bw="9">
<![CDATA[
.preheader560.preheader:1  %tmp_1270_cast = zext i9 %tmp_912 to i10

]]></Node>
<StgValue><ssdm name="tmp_1270_cast"/></StgValue>
</operation>

<operation id="3173" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="exitcond228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="0" op_0_bw="0">
<![CDATA[
.preheader560.preheader:2  br label %.preheader560

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3174" st_id="264" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="exitcond228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="3175" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader560:0  %h57 = phi i4 [ 0, %.preheader560.preheader ], [ %h_58, %.preheader560.loopexit ]

]]></Node>
<StgValue><ssdm name="h57"/></StgValue>
</operation>

<operation id="3176" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader560:1  %exitcond227 = icmp eq i4 %h57, -8

]]></Node>
<StgValue><ssdm name="exitcond227"/></StgValue>
</operation>

<operation id="3177" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader560:2  %empty_413 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="3178" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader560:3  %h_58 = add i4 %h57, 1

]]></Node>
<StgValue><ssdm name="h_58"/></StgValue>
</operation>

<operation id="3179" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader560:4  br i1 %exitcond227, label %.loopexit710.loopexit, label %.preheader559.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3180" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="10" op_0_bw="4">
<![CDATA[
.preheader559.preheader:0  %tmp_373_cast1 = zext i4 %h57 to i10

]]></Node>
<StgValue><ssdm name="tmp_373_cast1"/></StgValue>
</operation>

<operation id="3181" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader559.preheader:1  %tmp_925 = add i10 %tmp_1270_cast, %tmp_373_cast1

]]></Node>
<StgValue><ssdm name="tmp_925"/></StgValue>
</operation>

<operation id="3182" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader559.preheader:2  %tmp_926 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_925, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="3183" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="14" op_0_bw="13">
<![CDATA[
.preheader559.preheader:3  %tmp_1293_cast = zext i13 %tmp_926 to i14

]]></Node>
<StgValue><ssdm name="tmp_1293_cast"/></StgValue>
</operation>

<operation id="3184" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="0" op_0_bw="0">
<![CDATA[
.preheader559.preheader:4  br label %.preheader559

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3185" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="exitcond227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="0">
<![CDATA[
.loopexit710.loopexit:0  br label %.loopexit710

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="3186" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader559:0  %w57 = phi i4 [ %w_58, %91 ], [ 0, %.preheader559.preheader ]

]]></Node>
<StgValue><ssdm name="w57"/></StgValue>
</operation>

<operation id="3187" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader559:1  %exitcond226 = icmp eq i4 %w57, -8

]]></Node>
<StgValue><ssdm name="exitcond226"/></StgValue>
</operation>

<operation id="3188" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader559:2  %empty_414 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="3189" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader559:3  %w_58 = add i4 %w57, 1

]]></Node>
<StgValue><ssdm name="w_58"/></StgValue>
</operation>

<operation id="3190" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader559:4  br i1 %exitcond226, label %.preheader560.loopexit, label %91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3191" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_377_cast = zext i4 %w57 to i14

]]></Node>
<StgValue><ssdm name="tmp_377_cast"/></StgValue>
</operation>

<operation id="3192" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_930 = add i14 %tmp_1293_cast, %tmp_377_cast

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="3193" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_1302_cast = zext i14 %tmp_930 to i64

]]></Node>
<StgValue><ssdm name="tmp_1302_cast"/></StgValue>
</operation>

<operation id="3194" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_0_outpu_2 = getelementptr [6144 x float]* @shuffleunit1_0_outpu, i64 0, i64 %tmp_1302_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu_2"/></StgValue>
</operation>

<operation id="3195" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_0_outpu_3 = load float* %shuffleunit1_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu_3"/></StgValue>
</operation>

<operation id="3196" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="exitcond226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="0" op_0_bw="0">
<![CDATA[
.preheader560.loopexit:0  br label %.preheader560

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="3197" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_48_8x8_add_3 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1302_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_3"/></StgValue>
</operation>

<operation id="3198" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_0_outpu_3 = load float* %shuffleunit1_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_0_outpu_3"/></StgValue>
</operation>

<operation id="3199" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %shuffleunit1_0_outpu_3, float* %buffer0_1_48_8x8_add_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3200" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader559

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="3201" st_id="268" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3202" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit709

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="3203" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit709:0  %co86 = phi i6 [ 0, %92 ], [ %co_87, %.loopexit709.loopexit ]

]]></Node>
<StgValue><ssdm name="co86"/></StgValue>
</operation>

<operation id="3204" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="7" op_0_bw="6">
<![CDATA[
.loopexit709:1  %co86_cast = zext i6 %co86 to i7

]]></Node>
<StgValue><ssdm name="co86_cast"/></StgValue>
</operation>

<operation id="3205" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit709:2  %exitcond225 = icmp eq i6 %co86, -16

]]></Node>
<StgValue><ssdm name="exitcond225"/></StgValue>
</operation>

<operation id="3206" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit709:3  %empty_415 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="3207" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit709:4  %co_87 = add i6 %co86, 1

]]></Node>
<StgValue><ssdm name="co_87"/></StgValue>
</operation>

<operation id="3208" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit709:5  br i1 %exitcond225, label %.preheader556.preheader, label %.preheader558.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3209" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader558.preheader:0  %tmp_372 = add i7 %co86_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="3210" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader558.preheader:1  %tmp_923 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_372, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="3211" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="11" op_0_bw="10">
<![CDATA[
.preheader558.preheader:2  %tmp_1288_cast = zext i10 %tmp_923 to i11

]]></Node>
<StgValue><ssdm name="tmp_1288_cast"/></StgValue>
</operation>

<operation id="3212" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader558.preheader:3  %tmp_924 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co86, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="3213" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="10" op_0_bw="9">
<![CDATA[
.preheader558.preheader:4  %tmp_1290_cast = zext i9 %tmp_924 to i10

]]></Node>
<StgValue><ssdm name="tmp_1290_cast"/></StgValue>
</operation>

<operation id="3214" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="exitcond225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="0" op_0_bw="0">
<![CDATA[
.preheader558.preheader:5  br label %.preheader558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3215" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="exitcond225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="0" op_0_bw="0">
<![CDATA[
.preheader556.preheader:0  br label %.preheader556

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="3216" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader558:0  %h59 = phi i4 [ 0, %.preheader558.preheader ], [ %h_60, %.preheader558.loopexit ]

]]></Node>
<StgValue><ssdm name="h59"/></StgValue>
</operation>

<operation id="3217" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader558:1  %exitcond224 = icmp eq i4 %h59, -8

]]></Node>
<StgValue><ssdm name="exitcond224"/></StgValue>
</operation>

<operation id="3218" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader558:2  %empty_416 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="3219" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader558:3  %h_60 = add i4 %h59, 1

]]></Node>
<StgValue><ssdm name="h_60"/></StgValue>
</operation>

<operation id="3220" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader558:4  br i1 %exitcond224, label %.loopexit709.loopexit, label %.preheader557.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3221" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="10" op_0_bw="4">
<![CDATA[
.preheader557.preheader:0  %tmp_375_cast1 = zext i4 %h59 to i10

]]></Node>
<StgValue><ssdm name="tmp_375_cast1"/></StgValue>
</operation>

<operation id="3222" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="11" op_0_bw="4">
<![CDATA[
.preheader557.preheader:1  %tmp_375_cast = zext i4 %h59 to i11

]]></Node>
<StgValue><ssdm name="tmp_375_cast"/></StgValue>
</operation>

<operation id="3223" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader557.preheader:2  %tmp_928 = add i11 %tmp_375_cast, %tmp_1288_cast

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>

<operation id="3224" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader557.preheader:3  %tmp_1298_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_928, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1298_cast"/></StgValue>
</operation>

<operation id="3225" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader557.preheader:4  %tmp_929 = add i10 %tmp_375_cast1, %tmp_1290_cast

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="3226" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader557.preheader:5  %tmp_1301_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_929, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1301_cast"/></StgValue>
</operation>

<operation id="3227" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="0">
<![CDATA[
.preheader557.preheader:6  br label %.preheader557

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3228" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp><literal name="exitcond224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="0" op_0_bw="0">
<![CDATA[
.loopexit709.loopexit:0  br label %.loopexit709

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="3229" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader557:0  %w59 = phi i4 [ %w_60, %93 ], [ 0, %.preheader557.preheader ]

]]></Node>
<StgValue><ssdm name="w59"/></StgValue>
</operation>

<operation id="3230" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader557:1  %exitcond223 = icmp eq i4 %w59, -8

]]></Node>
<StgValue><ssdm name="exitcond223"/></StgValue>
</operation>

<operation id="3231" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader557:2  %empty_417 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="3232" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader557:3  %w_60 = add i4 %w59, 1

]]></Node>
<StgValue><ssdm name="w_60"/></StgValue>
</operation>

<operation id="3233" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader557:4  br i1 %exitcond223, label %.preheader558.loopexit, label %93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3234" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="13" op_0_bw="4">
<![CDATA[
:0  %tmp_381_cast1 = zext i4 %w59 to i13

]]></Node>
<StgValue><ssdm name="tmp_381_cast1"/></StgValue>
</operation>

<operation id="3235" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_381_cast = zext i4 %w59 to i14

]]></Node>
<StgValue><ssdm name="tmp_381_cast"/></StgValue>
</operation>

<operation id="3236" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_931 = add i14 %tmp_1298_cast, %tmp_381_cast

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="3237" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1303_cast = zext i14 %tmp_931 to i64

]]></Node>
<StgValue><ssdm name="tmp_1303_cast"/></StgValue>
</operation>

<operation id="3238" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_1_outpu = getelementptr [6144 x float]* @shuffleunit1_1_outpu, i64 0, i64 %tmp_1303_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu"/></StgValue>
</operation>

<operation id="3239" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_932 = add i13 %tmp_1301_cast, %tmp_381_cast1

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="3240" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_1_outpu_1 = load float* %shuffleunit1_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu_1"/></StgValue>
</operation>

<operation id="3241" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="0" op_0_bw="0">
<![CDATA[
.preheader558.loopexit:0  br label %.preheader558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="3242" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_1304_cast = zext i13 %tmp_932 to i64

]]></Node>
<StgValue><ssdm name="tmp_1304_cast"/></StgValue>
</operation>

<operation id="3243" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_add_4 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1304_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_4"/></StgValue>
</operation>

<operation id="3244" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_1_outpu_1 = load float* %shuffleunit1_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu_1"/></StgValue>
</operation>

<operation id="3245" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %shuffleunit1_1_outpu_1, float* %buffer0_1_48_8x8_add_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3246" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader557

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="3247" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader556:0  %co88 = phi i5 [ %co_89, %.preheader556.loopexit ], [ 0, %.preheader556.preheader ]

]]></Node>
<StgValue><ssdm name="co88"/></StgValue>
</operation>

<operation id="3248" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="9" op_0_bw="5">
<![CDATA[
.preheader556:1  %co88_cast522_cast = zext i5 %co88 to i9

]]></Node>
<StgValue><ssdm name="co88_cast522_cast"/></StgValue>
</operation>

<operation id="3249" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader556:2  %exitcond222 = icmp eq i5 %co88, -8

]]></Node>
<StgValue><ssdm name="exitcond222"/></StgValue>
</operation>

<operation id="3250" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader556:3  %empty_418 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="3251" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader556:4  %co_89 = add i5 %co88, 1

]]></Node>
<StgValue><ssdm name="co_89"/></StgValue>
</operation>

<operation id="3252" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader556:5  br i1 %exitcond222, label %.preheader553.preheader, label %.preheader555.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3253" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="5">
<![CDATA[
.preheader555.preheader:0  %tmp_927 = trunc i5 %co88 to i1

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="3254" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader555.preheader:1  %p_shl72 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_927, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl72"/></StgValue>
</operation>

<operation id="3255" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="7" op_0_bw="6">
<![CDATA[
.preheader555.preheader:2  %p_shl72_cast = zext i6 %p_shl72 to i7

]]></Node>
<StgValue><ssdm name="p_shl72_cast"/></StgValue>
</operation>

<operation id="3256" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader555.preheader:3  %p_shl73 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_927, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl73"/></StgValue>
</operation>

<operation id="3257" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="7" op_0_bw="4">
<![CDATA[
.preheader555.preheader:4  %p_shl73_cast = zext i4 %p_shl73 to i7

]]></Node>
<StgValue><ssdm name="p_shl73_cast"/></StgValue>
</operation>

<operation id="3258" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader555.preheader:5  %tmp_374 = sub i7 %p_shl72_cast, %p_shl73_cast

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="3259" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader555.preheader:6  %p_lshr_f7_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co88, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f7_cast"/></StgValue>
</operation>

<operation id="3260" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="7" op_0_bw="4">
<![CDATA[
.preheader555.preheader:7  %tmp_514_cast = zext i4 %p_lshr_f7_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_514_cast"/></StgValue>
</operation>

<operation id="3261" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="0" op_0_bw="0">
<![CDATA[
.preheader555.preheader:8  br label %.preheader555

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3262" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="exitcond222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="0" op_0_bw="0">
<![CDATA[
.preheader553.preheader:0  br label %.preheader553

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="3263" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader555:0  %ci40 = phi i5 [ 0, %.preheader555.preheader ], [ %ci_41, %.preheader555.loopexit ]

]]></Node>
<StgValue><ssdm name="ci40"/></StgValue>
</operation>

<operation id="3264" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="7" op_0_bw="5">
<![CDATA[
.preheader555:1  %ci40_cast = zext i5 %ci40 to i7

]]></Node>
<StgValue><ssdm name="ci40_cast"/></StgValue>
</operation>

<operation id="3265" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader555:2  %exitcond221 = icmp eq i5 %ci40, -8

]]></Node>
<StgValue><ssdm name="exitcond221"/></StgValue>
</operation>

<operation id="3266" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader555:3  %empty_419 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="3267" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader555:4  %ci_41 = add i5 %ci40, 1

]]></Node>
<StgValue><ssdm name="ci_41"/></StgValue>
</operation>

<operation id="3268" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader555:5  br i1 %exitcond221, label %.preheader556.loopexit, label %.preheader554.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3269" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="17" op_0_bw="5">
<![CDATA[
.preheader554.preheader:0  %tmp_378_cast1 = zext i5 %ci40 to i17

]]></Node>
<StgValue><ssdm name="tmp_378_cast1"/></StgValue>
</operation>

<operation id="3270" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader554.preheader:1  %tmp_379 = add i7 %tmp_374, %ci40_cast

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3271" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="13" op_0_bw="7">
<![CDATA[
.preheader554.preheader:2  %tmp_380_cast = sext i7 %tmp_379 to i13

]]></Node>
<StgValue><ssdm name="tmp_380_cast"/></StgValue>
</operation>

<operation id="3272" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="0" op_0_bw="0">
<![CDATA[
.preheader554.preheader:3  br label %.preheader554

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3273" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="0">
<![CDATA[
.preheader556.loopexit:0  br label %.preheader556

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="3274" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader554:0  %i70 = phi i3 [ %i_71, %94 ], [ 0, %.preheader554.preheader ]

]]></Node>
<StgValue><ssdm name="i70"/></StgValue>
</operation>

<operation id="3275" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader554:1  %exitcond220 = icmp eq i3 %i70, -4

]]></Node>
<StgValue><ssdm name="exitcond220"/></StgValue>
</operation>

<operation id="3276" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader554:2  %empty_420 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="3277" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader554:3  %i_71 = add i3 %i70, 1

]]></Node>
<StgValue><ssdm name="i_71"/></StgValue>
</operation>

<operation id="3278" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader554:4  br i1 %exitcond220, label %.preheader555.loopexit, label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3279" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_934 = trunc i3 %i70 to i2

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="3280" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl76 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_934, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl76"/></StgValue>
</operation>

<operation id="3281" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl76_cast = zext i7 %p_shl76 to i8

]]></Node>
<StgValue><ssdm name="p_shl76_cast"/></StgValue>
</operation>

<operation id="3282" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl77 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_934, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl77"/></StgValue>
</operation>

<operation id="3283" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl77_cast = zext i5 %p_shl77 to i8

]]></Node>
<StgValue><ssdm name="p_shl77_cast"/></StgValue>
</operation>

<operation id="3284" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_391 = sub i8 %p_shl76_cast, %p_shl77_cast

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="3285" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_529_cast_cast = sext i8 %tmp_391 to i9

]]></Node>
<StgValue><ssdm name="tmp_529_cast_cast"/></StgValue>
</operation>

<operation id="3286" st_id="275" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp23 = add i9 -136, %tmp_529_cast_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="3287" st_id="275" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_392 = add i9 %tmp23, %co88_cast522_cast

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="3288" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl78 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_934, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl78"/></StgValue>
</operation>

<operation id="3289" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl78_cast = zext i6 %p_shl78 to i7

]]></Node>
<StgValue><ssdm name="p_shl78_cast"/></StgValue>
</operation>

<operation id="3290" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl79 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_934, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl79"/></StgValue>
</operation>

<operation id="3291" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl79_cast = zext i4 %p_shl79 to i7

]]></Node>
<StgValue><ssdm name="p_shl79_cast"/></StgValue>
</operation>

<operation id="3292" st_id="275" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_393 = sub i7 %p_shl78_cast, %p_shl79_cast

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="3293" st_id="275" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_394 = add i7 %tmp_393, %tmp_514_cast

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="3294" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_941 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_394, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="3295" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_942 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_394, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="3296" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl372_cast = sext i11 %tmp_942 to i13

]]></Node>
<StgValue><ssdm name="p_shl372_cast"/></StgValue>
</operation>

<operation id="3297" st_id="275" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_943 = sub i13 %tmp_941, %p_shl372_cast

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="3298" st_id="275" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_944 = add i13 %tmp_380_cast, %tmp_943

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="3299" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp><literal name="exitcond220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="0">
<![CDATA[
.preheader555.loopexit:0  br label %.preheader555

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="3300" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:9  %tmp_935 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_392, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="3301" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="15" op_0_bw="14">
<![CDATA[
:10  %tmp_936 = sext i14 %tmp_935 to i15

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="3302" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="16" op_0_bw="15">
<![CDATA[
:11  %p_shl373_cast = zext i15 %tmp_936 to i16

]]></Node>
<StgValue><ssdm name="p_shl373_cast"/></StgValue>
</operation>

<operation id="3303" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:12  %tmp_937 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_392, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="3304" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="13" op_0_bw="12">
<![CDATA[
:13  %tmp_938 = sext i12 %tmp_937 to i13

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="3305" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="16" op_0_bw="13">
<![CDATA[
:14  %p_shl374_cast = zext i13 %tmp_938 to i16

]]></Node>
<StgValue><ssdm name="p_shl374_cast"/></StgValue>
</operation>

<operation id="3306" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_939 = sub i16 %p_shl373_cast, %p_shl374_cast

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="3307" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="17" op_0_bw="16">
<![CDATA[
:16  %tmp_1313_cast = sext i16 %tmp_939 to i17

]]></Node>
<StgValue><ssdm name="tmp_1313_cast"/></StgValue>
</operation>

<operation id="3308" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:17  %tmp_940 = add i17 %tmp_378_cast1, %tmp_1313_cast

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="3309" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="64" op_0_bw="17">
<![CDATA[
:18  %tmp_1314_cast = sext i17 %tmp_940 to i64

]]></Node>
<StgValue><ssdm name="tmp_1314_cast"/></StgValue>
</operation>

<operation id="3310" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_16 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1314_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_16"/></StgValue>
</operation>

<operation id="3311" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_16 = load float* %shuffle_conv_1x1_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_16"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="3312" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_16 = load float* %shuffle_conv_1x1_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_16"/></StgValue>
</operation>

<operation id="3313" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_1322_cast = sext i13 %tmp_944 to i64

]]></Node>
<StgValue><ssdm name="tmp_1322_cast"/></StgValue>
</operation>

<operation id="3314" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_48_48_1x1_ad_7 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1322_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_7"/></StgValue>
</operation>

<operation id="3315" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store float %shuffle_conv_1x1_loa_16, float* %weights_48_48_1x1_ad_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3316" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader554

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="3317" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader553:0  %i68 = phi i5 [ %i_69, %.preheader553.loopexit ], [ 0, %.preheader553.preheader ]

]]></Node>
<StgValue><ssdm name="i68"/></StgValue>
</operation>

<operation id="3318" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="7" op_0_bw="5">
<![CDATA[
.preheader553:1  %i69_cast = zext i5 %i68 to i7

]]></Node>
<StgValue><ssdm name="i69_cast"/></StgValue>
</operation>

<operation id="3319" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="9" op_0_bw="5">
<![CDATA[
.preheader553:2  %i69_cast512_cast = zext i5 %i68 to i9

]]></Node>
<StgValue><ssdm name="i69_cast512_cast"/></StgValue>
</operation>

<operation id="3320" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader553:3  %exitcond219 = icmp eq i5 %i68, -8

]]></Node>
<StgValue><ssdm name="exitcond219"/></StgValue>
</operation>

<operation id="3321" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader553:4  %empty_421 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="3322" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader553:5  %i_69 = add i5 %i68, 1

]]></Node>
<StgValue><ssdm name="i_69"/></StgValue>
</operation>

<operation id="3323" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader553:6  br i1 %exitcond219, label %96, label %.preheader552.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3324" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="0" op_0_bw="0">
<![CDATA[
.preheader552.preheader:0  br label %.preheader552

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3325" st_id="278" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="3326" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader552:0  %k13 = phi i2 [ %k_14, %95 ], [ 0, %.preheader552.preheader ]

]]></Node>
<StgValue><ssdm name="k13"/></StgValue>
</operation>

<operation id="3327" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader552:1  %exitcond218 = icmp eq i2 %k13, -2

]]></Node>
<StgValue><ssdm name="exitcond218"/></StgValue>
</operation>

<operation id="3328" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader552:2  %empty_422 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="3329" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader552:3  %k_14 = add i2 %k13, 1

]]></Node>
<StgValue><ssdm name="k_14"/></StgValue>
</operation>

<operation id="3330" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader552:4  br i1 %exitcond218, label %.preheader553.loopexit, label %95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3331" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_933 = trunc i2 %k13 to i1

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="3332" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl74 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_933, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl74"/></StgValue>
</operation>

<operation id="3333" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl74_cast = zext i6 %p_shl74 to i7

]]></Node>
<StgValue><ssdm name="p_shl74_cast"/></StgValue>
</operation>

<operation id="3334" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl75 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_933, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl75"/></StgValue>
</operation>

<operation id="3335" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl75_cast = zext i4 %p_shl75 to i7

]]></Node>
<StgValue><ssdm name="p_shl75_cast"/></StgValue>
</operation>

<operation id="3336" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_382 = sub i7 %p_shl74_cast, %p_shl75_cast

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="3337" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_518_cast_cast = sext i7 %tmp_382 to i9

]]></Node>
<StgValue><ssdm name="tmp_518_cast_cast"/></StgValue>
</operation>

<operation id="3338" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp24 = add i9 -136, %tmp_518_cast_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="3339" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_383 = add i9 %i69_cast512_cast, %tmp24

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="3340" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_386 = add i7 %tmp_382, %i69_cast

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="3341" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp><literal name="exitcond218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="0" op_0_bw="0">
<![CDATA[
.preheader553.loopexit:0  br label %.preheader553

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="3342" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="10" op_0_bw="9">
<![CDATA[
:9  %tmp_520_cast = sext i9 %tmp_383 to i10

]]></Node>
<StgValue><ssdm name="tmp_520_cast"/></StgValue>
</operation>

<operation id="3343" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="64" op_0_bw="10">
<![CDATA[
:10  %tmp_385 = zext i10 %tmp_520_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="3344" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_28 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_385

]]></Node>
<StgValue><ssdm name="bias_addr_28"/></StgValue>
</operation>

<operation id="3345" st_id="280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_28 = load float* %bias_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bias_load_28"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="3346" st_id="281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_28 = load float* %bias_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bias_load_28"/></StgValue>
</operation>

<operation id="3347" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_522_cast = sext i7 %tmp_386 to i32

]]></Node>
<StgValue><ssdm name="tmp_522_cast"/></StgValue>
</operation>

<operation id="3348" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_388 = zext i32 %tmp_522_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="3349" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_11 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_388

]]></Node>
<StgValue><ssdm name="bias_48_addr_11"/></StgValue>
</operation>

<operation id="3350" st_id="281" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_28, float* %bias_48_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3351" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader552

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="3352" st_id="282" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3353" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit708

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="3354" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit708:0  %co90 = phi i5 [ 0, %96 ], [ %co_91, %.loopexit708.loopexit ]

]]></Node>
<StgValue><ssdm name="co90"/></StgValue>
</operation>

<operation id="3355" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="7" op_0_bw="5">
<![CDATA[
.loopexit708:1  %co91_cast = zext i5 %co90 to i7

]]></Node>
<StgValue><ssdm name="co91_cast"/></StgValue>
</operation>

<operation id="3356" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="9" op_0_bw="5">
<![CDATA[
.loopexit708:2  %co91_cast1 = zext i5 %co90 to i9

]]></Node>
<StgValue><ssdm name="co91_cast1"/></StgValue>
</operation>

<operation id="3357" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit708:3  %exitcond217 = icmp eq i5 %co90, -8

]]></Node>
<StgValue><ssdm name="exitcond217"/></StgValue>
</operation>

<operation id="3358" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit708:4  %empty_423 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="3359" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit708:5  %co_91 = add i5 %co90, 1

]]></Node>
<StgValue><ssdm name="co_91"/></StgValue>
</operation>

<operation id="3360" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit708:6  br i1 %exitcond217, label %.preheader548.preheader, label %.preheader551.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3361" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp><literal name="exitcond217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="0">
<![CDATA[
.preheader551.preheader:0  br label %.preheader551

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3362" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp><literal name="exitcond217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="0" op_0_bw="0">
<![CDATA[
.preheader548.preheader:0  br label %.preheader548

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="3363" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader551:0  %w61 = phi i2 [ %w_62, %.preheader551.loopexit ], [ 0, %.preheader551.preheader ]

]]></Node>
<StgValue><ssdm name="w61"/></StgValue>
</operation>

<operation id="3364" st_id="284" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader551:1  %exitcond216 = icmp eq i2 %w61, -1

]]></Node>
<StgValue><ssdm name="exitcond216"/></StgValue>
</operation>

<operation id="3365" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader551:2  %empty_424 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="3366" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader551:3  %w_62 = add i2 %w61, 1

]]></Node>
<StgValue><ssdm name="w_62"/></StgValue>
</operation>

<operation id="3367" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader551:4  br i1 %exitcond216, label %.loopexit708.loopexit, label %.preheader550.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3368" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="36" op_0_bw="2">
<![CDATA[
.preheader550.preheader:0  %tmp_395_cast1 = zext i2 %w61 to i36

]]></Node>
<StgValue><ssdm name="tmp_395_cast1"/></StgValue>
</operation>

<operation id="3369" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="12" op_0_bw="2">
<![CDATA[
.preheader550.preheader:1  %tmp_395_cast = zext i2 %w61 to i12

]]></Node>
<StgValue><ssdm name="tmp_395_cast"/></StgValue>
</operation>

<operation id="3370" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="exitcond216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="0" op_0_bw="0">
<![CDATA[
.preheader550.preheader:2  br label %.preheader550

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3371" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="0">
<![CDATA[
.loopexit708.loopexit:0  br label %.loopexit708

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="3372" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader550:0  %h61 = phi i2 [ 0, %.preheader550.preheader ], [ %h_62, %.preheader550.loopexit ]

]]></Node>
<StgValue><ssdm name="h61"/></StgValue>
</operation>

<operation id="3373" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader550:1  %exitcond215 = icmp eq i2 %h61, -1

]]></Node>
<StgValue><ssdm name="exitcond215"/></StgValue>
</operation>

<operation id="3374" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader550:2  %empty_425 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="3375" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader550:3  %h_62 = add i2 %h61, 1

]]></Node>
<StgValue><ssdm name="h_62"/></StgValue>
</operation>

<operation id="3376" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader550:4  br i1 %exitcond215, label %.preheader551.loopexit, label %.preheader549.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3377" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="10" op_0_bw="2">
<![CDATA[
.preheader549.preheader:0  %tmp_402_cast1 = zext i2 %h61 to i10

]]></Node>
<StgValue><ssdm name="tmp_402_cast1"/></StgValue>
</operation>

<operation id="3378" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="15" op_0_bw="2">
<![CDATA[
.preheader549.preheader:1  %tmp_402_cast2 = zext i2 %h61 to i15

]]></Node>
<StgValue><ssdm name="tmp_402_cast2"/></StgValue>
</operation>

<operation id="3379" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="0">
<![CDATA[
.preheader549.preheader:2  br label %.preheader549

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3380" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp><literal name="exitcond215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="0" op_0_bw="0">
<![CDATA[
.preheader551.loopexit:0  br label %.preheader551

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="3381" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader549:0  %i76 = phi i2 [ %i_77, %97 ], [ 0, %.preheader549.preheader ]

]]></Node>
<StgValue><ssdm name="i76"/></StgValue>
</operation>

<operation id="3382" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader549:1  %exitcond214 = icmp eq i2 %i76, -2

]]></Node>
<StgValue><ssdm name="exitcond214"/></StgValue>
</operation>

<operation id="3383" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader549:2  %empty_426 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="3384" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader549:3  %i_77 = add i2 %i76, 1

]]></Node>
<StgValue><ssdm name="i_77"/></StgValue>
</operation>

<operation id="3385" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader549:4  br i1 %exitcond214, label %.preheader550.loopexit, label %97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3386" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_947 = trunc i2 %i76 to i1

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="3387" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl86 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_947, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl86"/></StgValue>
</operation>

<operation id="3388" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl86_cast = zext i6 %p_shl86 to i7

]]></Node>
<StgValue><ssdm name="p_shl86_cast"/></StgValue>
</operation>

<operation id="3389" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl87 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_947, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl87"/></StgValue>
</operation>

<operation id="3390" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl87_cast = zext i4 %p_shl87 to i7

]]></Node>
<StgValue><ssdm name="p_shl87_cast"/></StgValue>
</operation>

<operation id="3391" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_407 = sub i7 %p_shl86_cast, %p_shl87_cast

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="3392" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_555_cast = sext i7 %tmp_407 to i9

]]></Node>
<StgValue><ssdm name="tmp_555_cast"/></StgValue>
</operation>

<operation id="3393" st_id="286" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp25 = add i9 -200, %tmp_555_cast

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="3394" st_id="286" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_408 = add i9 %tmp25, %co91_cast1

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="3395" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_411 = add i7 %co91_cast, %tmp_407

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="3396" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="exitcond214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="0" op_0_bw="0">
<![CDATA[
.preheader550.loopexit:0  br label %.preheader550

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="3397" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="12" op_0_bw="9">
<![CDATA[
:9  %tmp_410_cast = zext i9 %tmp_408 to i12

]]></Node>
<StgValue><ssdm name="tmp_410_cast"/></StgValue>
</operation>

<operation id="3398" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:10  %tmp_948 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_408, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="3399" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="12" op_0_bw="11">
<![CDATA[
:11  %p_shl378_cast = zext i11 %tmp_948 to i12

]]></Node>
<StgValue><ssdm name="p_shl378_cast"/></StgValue>
</operation>

<operation id="3400" st_id="287" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %tmp_949 = sub i12 %p_shl378_cast, %tmp_410_cast

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="3401" st_id="287" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %tmp_950 = add i12 %tmp_395_cast, %tmp_949

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="3402" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="15" op_0_bw="12">
<![CDATA[
:14  %tmp_1331_cast = sext i12 %tmp_950 to i15

]]></Node>
<StgValue><ssdm name="tmp_1331_cast"/></StgValue>
</operation>

<operation id="3403" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:15  %tmp_951 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_950, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="3404" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="15" op_0_bw="14">
<![CDATA[
:16  %p_shl377_cast = sext i14 %tmp_951 to i15

]]></Node>
<StgValue><ssdm name="p_shl377_cast"/></StgValue>
</operation>

<operation id="3405" st_id="287" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_952 = sub i15 %p_shl377_cast, %tmp_1331_cast

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="3406" st_id="287" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_953 = add i15 %tmp_402_cast2, %tmp_952

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="3407" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="7">
<![CDATA[
:23  %tmp_559_cast = sext i7 %tmp_411 to i32

]]></Node>
<StgValue><ssdm name="tmp_559_cast"/></StgValue>
</operation>

<operation id="3408" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="35" op_0_bw="32">
<![CDATA[
:24  %tmp_412_cast = zext i32 %tmp_559_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_412_cast"/></StgValue>
</operation>

<operation id="3409" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:25  %tmp_954 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_411, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="3410" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="34" op_0_bw="9">
<![CDATA[
:26  %tmp_955 = sext i9 %tmp_954 to i34

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="3411" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="35" op_0_bw="34">
<![CDATA[
:27  %p_shl376_cast = zext i34 %tmp_955 to i35

]]></Node>
<StgValue><ssdm name="p_shl376_cast"/></StgValue>
</operation>

<operation id="3412" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:28  %tmp_956 = sub i35 %p_shl376_cast, %tmp_412_cast

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="3413" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="36" op_0_bw="35">
<![CDATA[
:29  %tmp_1337_cast = sext i35 %tmp_956 to i36

]]></Node>
<StgValue><ssdm name="tmp_1337_cast"/></StgValue>
</operation>

<operation id="3414" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:30  %tmp_957 = add i36 %tmp_395_cast1, %tmp_1337_cast

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="3415" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="10" op_0_bw="36">
<![CDATA[
:31  %tmp_958 = trunc i36 %tmp_957 to i10

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="3416" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="8" op_0_bw="36">
<![CDATA[
:32  %tmp_959 = trunc i36 %tmp_957 to i8

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="3417" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="64" op_0_bw="15">
<![CDATA[
:19  %tmp_1334_cast = zext i15 %tmp_953 to i64

]]></Node>
<StgValue><ssdm name="tmp_1334_cast"/></StgValue>
</operation>

<operation id="3418" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_3x3_add_9 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1334_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_9"/></StgValue>
</operation>

<operation id="3419" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_9 = load float* %shuffle_conv_3x3_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_9"/></StgValue>
</operation>

<operation id="3420" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:33  %p_shl375_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_959, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl375_cast"/></StgValue>
</operation>

<operation id="3421" st_id="288" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_960 = sub i10 %p_shl375_cast, %tmp_958

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="3422" st_id="288" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_961 = add i10 %tmp_402_cast1, %tmp_960

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="3423" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_9 = load float* %shuffle_conv_3x3_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_9"/></StgValue>
</operation>

<operation id="3424" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="64" op_0_bw="10">
<![CDATA[
:36  %tmp_1341_cast = zext i10 %tmp_961 to i64

]]></Node>
<StgValue><ssdm name="tmp_1341_cast"/></StgValue>
</operation>

<operation id="3425" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %weights_48_1_3x3_add_4 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1341_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_4"/></StgValue>
</operation>

<operation id="3426" st_id="289" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:38  store float %shuffle_conv_3x3_loa_9, float* %weights_48_1_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3427" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %.preheader549

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="3428" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader548:0  %i72 = phi i5 [ %i_73, %.preheader548.loopexit ], [ 0, %.preheader548.preheader ]

]]></Node>
<StgValue><ssdm name="i72"/></StgValue>
</operation>

<operation id="3429" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="7" op_0_bw="5">
<![CDATA[
.preheader548:1  %i73_cast = zext i5 %i72 to i7

]]></Node>
<StgValue><ssdm name="i73_cast"/></StgValue>
</operation>

<operation id="3430" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="8" op_0_bw="5">
<![CDATA[
.preheader548:2  %i73_cast502_cast = zext i5 %i72 to i8

]]></Node>
<StgValue><ssdm name="i73_cast502_cast"/></StgValue>
</operation>

<operation id="3431" st_id="290" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader548:3  %exitcond213 = icmp eq i5 %i72, -8

]]></Node>
<StgValue><ssdm name="exitcond213"/></StgValue>
</operation>

<operation id="3432" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader548:4  %empty_427 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="3433" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader548:5  %i_73 = add i5 %i72, 1

]]></Node>
<StgValue><ssdm name="i_73"/></StgValue>
</operation>

<operation id="3434" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader548:6  br i1 %exitcond213, label %99, label %.preheader547.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3435" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="0" op_0_bw="0">
<![CDATA[
.preheader547.preheader:0  br label %.preheader547

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3436" st_id="290" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="3437" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader547:0  %k15 = phi i2 [ %k_16, %98 ], [ 0, %.preheader547.preheader ]

]]></Node>
<StgValue><ssdm name="k15"/></StgValue>
</operation>

<operation id="3438" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader547:1  %exitcond212 = icmp eq i2 %k15, -2

]]></Node>
<StgValue><ssdm name="exitcond212"/></StgValue>
</operation>

<operation id="3439" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader547:2  %empty_428 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="3440" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader547:3  %k_16 = add i2 %k15, 1

]]></Node>
<StgValue><ssdm name="k_16"/></StgValue>
</operation>

<operation id="3441" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader547:4  br i1 %exitcond212, label %.preheader548.loopexit, label %98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3442" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_946 = trunc i2 %k15 to i1

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="3443" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl80 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_946, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl80"/></StgValue>
</operation>

<operation id="3444" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl80_cast = zext i6 %p_shl80 to i7

]]></Node>
<StgValue><ssdm name="p_shl80_cast"/></StgValue>
</operation>

<operation id="3445" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl81 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_946, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl81"/></StgValue>
</operation>

<operation id="3446" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl81_cast = zext i4 %p_shl81 to i7

]]></Node>
<StgValue><ssdm name="p_shl81_cast"/></StgValue>
</operation>

<operation id="3447" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_397 = sub i7 %p_shl80_cast, %p_shl81_cast

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3448" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_536_cast_cast = sext i7 %tmp_397 to i8

]]></Node>
<StgValue><ssdm name="tmp_536_cast_cast"/></StgValue>
</operation>

<operation id="3449" st_id="291" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp26 = add i8 -88, %tmp_536_cast_cast

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="3450" st_id="291" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_398 = add i8 %i73_cast502_cast, %tmp26

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="3451" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_400 = add i7 %tmp_397, %i73_cast

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="3452" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="0">
<![CDATA[
.preheader548.loopexit:0  br label %.preheader548

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="3453" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="10" op_0_bw="8">
<![CDATA[
:9  %tmp_538_cast = sext i8 %tmp_398 to i10

]]></Node>
<StgValue><ssdm name="tmp_538_cast"/></StgValue>
</operation>

<operation id="3454" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="64" op_0_bw="10">
<![CDATA[
:10  %tmp_399 = zext i10 %tmp_538_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3455" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_29 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_399

]]></Node>
<StgValue><ssdm name="bias_addr_29"/></StgValue>
</operation>

<operation id="3456" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_29 = load float* %bias_addr_29, align 4

]]></Node>
<StgValue><ssdm name="bias_load_29"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="3457" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_29 = load float* %bias_addr_29, align 4

]]></Node>
<StgValue><ssdm name="bias_load_29"/></StgValue>
</operation>

<operation id="3458" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_540_cast = sext i7 %tmp_400 to i32

]]></Node>
<StgValue><ssdm name="tmp_540_cast"/></StgValue>
</operation>

<operation id="3459" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_401 = zext i32 %tmp_540_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="3460" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_12 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_401

]]></Node>
<StgValue><ssdm name="bias_48_addr_12"/></StgValue>
</operation>

<operation id="3461" st_id="293" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_29, float* %bias_48_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3462" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader547

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="3463" st_id="294" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3464" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit707

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="3465" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit707:0  %co92 = phi i5 [ 0, %99 ], [ %co_93, %.loopexit707.loopexit ]

]]></Node>
<StgValue><ssdm name="co92"/></StgValue>
</operation>

<operation id="3466" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="11" op_0_bw="5">
<![CDATA[
.loopexit707:1  %co93_cast = zext i5 %co92 to i11

]]></Node>
<StgValue><ssdm name="co93_cast"/></StgValue>
</operation>

<operation id="3467" st_id="295" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit707:2  %exitcond211 = icmp eq i5 %co92, -8

]]></Node>
<StgValue><ssdm name="exitcond211"/></StgValue>
</operation>

<operation id="3468" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit707:3  %empty_429 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="3469" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit707:4  %co_93 = add i5 %co92, 1

]]></Node>
<StgValue><ssdm name="co_93"/></StgValue>
</operation>

<operation id="3470" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit707:5  br i1 %exitcond211, label %.preheader544.preheader, label %.preheader546.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3471" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="5">
<![CDATA[
.preheader546.preheader:0  %tmp_945 = trunc i5 %co92 to i1

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="3472" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader546.preheader:1  %p_shl82 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_945, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl82"/></StgValue>
</operation>

<operation id="3473" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="7" op_0_bw="6">
<![CDATA[
.preheader546.preheader:2  %p_shl82_cast = zext i6 %p_shl82 to i7

]]></Node>
<StgValue><ssdm name="p_shl82_cast"/></StgValue>
</operation>

<operation id="3474" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader546.preheader:3  %p_shl83 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_945, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl83"/></StgValue>
</operation>

<operation id="3475" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="7" op_0_bw="4">
<![CDATA[
.preheader546.preheader:4  %p_shl83_cast = zext i4 %p_shl83 to i7

]]></Node>
<StgValue><ssdm name="p_shl83_cast"/></StgValue>
</operation>

<operation id="3476" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader546.preheader:5  %tmp_396 = sub i7 %p_shl82_cast, %p_shl83_cast

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="3477" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader546.preheader:6  %p_lshr_f8_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co92, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f8_cast"/></StgValue>
</operation>

<operation id="3478" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="7" op_0_bw="4">
<![CDATA[
.preheader546.preheader:7  %tmp_544_cast = zext i4 %p_lshr_f8_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_544_cast"/></StgValue>
</operation>

<operation id="3479" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="0">
<![CDATA[
.preheader546.preheader:8  br label %.preheader546

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3480" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="0">
<![CDATA[
.preheader544.preheader:0  br label %.preheader544

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="3481" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader546:0  %ci42 = phi i5 [ 0, %.preheader546.preheader ], [ %ci_43, %.preheader546.loopexit ]

]]></Node>
<StgValue><ssdm name="ci42"/></StgValue>
</operation>

<operation id="3482" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="7" op_0_bw="5">
<![CDATA[
.preheader546:1  %ci42_cast = zext i5 %ci42 to i7

]]></Node>
<StgValue><ssdm name="ci42_cast"/></StgValue>
</operation>

<operation id="3483" st_id="296" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader546:2  %exitcond210 = icmp eq i5 %ci42, -8

]]></Node>
<StgValue><ssdm name="exitcond210"/></StgValue>
</operation>

<operation id="3484" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader546:3  %empty_430 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="3485" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader546:4  %ci_43 = add i5 %ci42, 1

]]></Node>
<StgValue><ssdm name="ci_43"/></StgValue>
</operation>

<operation id="3486" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader546:5  br i1 %exitcond210, label %.loopexit707.loopexit, label %.preheader545.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3487" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="18" op_0_bw="5">
<![CDATA[
.preheader545.preheader:0  %tmp_403_cast = zext i5 %ci42 to i18

]]></Node>
<StgValue><ssdm name="tmp_403_cast"/></StgValue>
</operation>

<operation id="3488" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader545.preheader:1  %tmp_404 = add i7 %tmp_396, %ci42_cast

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="3489" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="13" op_0_bw="7">
<![CDATA[
.preheader545.preheader:2  %tmp_405_cast = sext i7 %tmp_404 to i13

]]></Node>
<StgValue><ssdm name="tmp_405_cast"/></StgValue>
</operation>

<operation id="3490" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="0">
<![CDATA[
.preheader545.preheader:3  br label %.preheader545

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3491" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="0">
<![CDATA[
.loopexit707.loopexit:0  br label %.loopexit707

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="3492" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader545:0  %i78 = phi i3 [ %i_79, %100 ], [ 0, %.preheader545.preheader ]

]]></Node>
<StgValue><ssdm name="i78"/></StgValue>
</operation>

<operation id="3493" st_id="297" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader545:1  %exitcond209 = icmp eq i3 %i78, -4

]]></Node>
<StgValue><ssdm name="exitcond209"/></StgValue>
</operation>

<operation id="3494" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader545:2  %empty_431 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="3495" st_id="297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader545:3  %i_79 = add i3 %i78, 1

]]></Node>
<StgValue><ssdm name="i_79"/></StgValue>
</operation>

<operation id="3496" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader545:4  br i1 %exitcond209, label %.preheader546.loopexit, label %100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3497" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_964 = trunc i3 %i78 to i2

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="3498" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl88 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_964, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl88"/></StgValue>
</operation>

<operation id="3499" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl88_cast = zext i7 %p_shl88 to i8

]]></Node>
<StgValue><ssdm name="p_shl88_cast"/></StgValue>
</operation>

<operation id="3500" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl89 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_964, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl89"/></StgValue>
</operation>

<operation id="3501" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl89_cast = zext i5 %p_shl89 to i8

]]></Node>
<StgValue><ssdm name="p_shl89_cast"/></StgValue>
</operation>

<operation id="3502" st_id="297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_418 = sub i8 %p_shl88_cast, %p_shl89_cast

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="3503" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_562_cast = sext i8 %tmp_418 to i11

]]></Node>
<StgValue><ssdm name="tmp_562_cast"/></StgValue>
</operation>

<operation id="3504" st_id="297" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp27 = add i11 984, %tmp_562_cast

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="3505" st_id="297" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_419 = add i11 %tmp27, %co93_cast

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="3506" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl90 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_964, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl90"/></StgValue>
</operation>

<operation id="3507" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl90_cast = zext i6 %p_shl90 to i7

]]></Node>
<StgValue><ssdm name="p_shl90_cast"/></StgValue>
</operation>

<operation id="3508" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl91 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_964, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl91"/></StgValue>
</operation>

<operation id="3509" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl91_cast = zext i4 %p_shl91 to i7

]]></Node>
<StgValue><ssdm name="p_shl91_cast"/></StgValue>
</operation>

<operation id="3510" st_id="297" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_420 = sub i7 %p_shl90_cast, %p_shl91_cast

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="3511" st_id="297" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_421 = add i7 %tmp_420, %tmp_544_cast

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="3512" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_969 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_421, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="3513" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_970 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_421, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="3514" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl380_cast = sext i11 %tmp_970 to i13

]]></Node>
<StgValue><ssdm name="p_shl380_cast"/></StgValue>
</operation>

<operation id="3515" st_id="297" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_971 = sub i13 %tmp_969, %p_shl380_cast

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="3516" st_id="297" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_972 = add i13 %tmp_405_cast, %tmp_971

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="3517" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="0">
<![CDATA[
.preheader546.loopexit:0  br label %.preheader546

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="3518" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_965 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_419, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="3519" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl381_cast = zext i16 %tmp_965 to i17

]]></Node>
<StgValue><ssdm name="p_shl381_cast"/></StgValue>
</operation>

<operation id="3520" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_966 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_419, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="3521" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl382_cast = zext i14 %tmp_966 to i17

]]></Node>
<StgValue><ssdm name="p_shl382_cast"/></StgValue>
</operation>

<operation id="3522" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_967 = sub i17 %p_shl381_cast, %p_shl382_cast

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="3523" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1350_cast = sext i17 %tmp_967 to i18

]]></Node>
<StgValue><ssdm name="tmp_1350_cast"/></StgValue>
</operation>

<operation id="3524" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_968 = add i18 %tmp_403_cast, %tmp_1350_cast

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="3525" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1351_cast = sext i18 %tmp_968 to i64

]]></Node>
<StgValue><ssdm name="tmp_1351_cast"/></StgValue>
</operation>

<operation id="3526" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_17 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1351_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_17"/></StgValue>
</operation>

<operation id="3527" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_17 = load float* %shuffle_conv_1x1_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_17"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="3528" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_17 = load float* %shuffle_conv_1x1_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_17"/></StgValue>
</operation>

<operation id="3529" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1359_cast = sext i13 %tmp_972 to i64

]]></Node>
<StgValue><ssdm name="tmp_1359_cast"/></StgValue>
</operation>

<operation id="3530" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_8 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1359_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_8"/></StgValue>
</operation>

<operation id="3531" st_id="299" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_17, float* %weights_48_48_1x1_ad_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3532" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader545

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="3533" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader544:0  %i74 = phi i5 [ %i_75, %.preheader544.loopexit ], [ 0, %.preheader544.preheader ]

]]></Node>
<StgValue><ssdm name="i74"/></StgValue>
</operation>

<operation id="3534" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="7" op_0_bw="5">
<![CDATA[
.preheader544:1  %i75_cast = zext i5 %i74 to i7

]]></Node>
<StgValue><ssdm name="i75_cast"/></StgValue>
</operation>

<operation id="3535" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="11" op_0_bw="5">
<![CDATA[
.preheader544:2  %i75_cast1 = zext i5 %i74 to i11

]]></Node>
<StgValue><ssdm name="i75_cast1"/></StgValue>
</operation>

<operation id="3536" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader544:3  %exitcond208 = icmp eq i5 %i74, -8

]]></Node>
<StgValue><ssdm name="exitcond208"/></StgValue>
</operation>

<operation id="3537" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader544:4  %empty_432 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="3538" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader544:5  %i_75 = add i5 %i74, 1

]]></Node>
<StgValue><ssdm name="i_75"/></StgValue>
</operation>

<operation id="3539" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader544:6  br i1 %exitcond208, label %102, label %.preheader543.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3540" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="exitcond208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="0">
<![CDATA[
.preheader543.preheader:0  br label %.preheader543

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3541" st_id="300" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="3542" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader543:0  %k17 = phi i2 [ %k_18, %101 ], [ 0, %.preheader543.preheader ]

]]></Node>
<StgValue><ssdm name="k17"/></StgValue>
</operation>

<operation id="3543" st_id="301" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader543:1  %exitcond207 = icmp eq i2 %k17, -2

]]></Node>
<StgValue><ssdm name="exitcond207"/></StgValue>
</operation>

<operation id="3544" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader543:2  %empty_433 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="3545" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader543:3  %k_18 = add i2 %k17, 1

]]></Node>
<StgValue><ssdm name="k_18"/></StgValue>
</operation>

<operation id="3546" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader543:4  br i1 %exitcond207, label %.preheader544.loopexit, label %101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3547" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_963 = trunc i2 %k17 to i1

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="3548" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl84 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_963, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl84"/></StgValue>
</operation>

<operation id="3549" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl84_cast = zext i6 %p_shl84 to i7

]]></Node>
<StgValue><ssdm name="p_shl84_cast"/></StgValue>
</operation>

<operation id="3550" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl85 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_963, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl85"/></StgValue>
</operation>

<operation id="3551" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl85_cast = zext i4 %p_shl85 to i7

]]></Node>
<StgValue><ssdm name="p_shl85_cast"/></StgValue>
</operation>

<operation id="3552" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_413 = sub i7 %p_shl84_cast, %p_shl85_cast

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="3553" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp28 = add i7 -40, %tmp_413

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="3554" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="10" op_0_bw="7">
<![CDATA[
:7  %tmp28_cast1 = sext i7 %tmp28 to i10

]]></Node>
<StgValue><ssdm name="tmp28_cast1"/></StgValue>
</operation>

<operation id="3555" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="11" op_0_bw="10">
<![CDATA[
:8  %tmp28_cast = zext i10 %tmp28_cast1 to i11

]]></Node>
<StgValue><ssdm name="tmp28_cast"/></StgValue>
</operation>

<operation id="3556" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %tmp_414 = add i11 %i75_cast1, %tmp28_cast

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="3557" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_416 = add i7 %tmp_413, %i75_cast

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="3558" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp><literal name="exitcond207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="0">
<![CDATA[
.preheader544.loopexit:0  br label %.preheader544

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="3559" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_415 = zext i11 %tmp_414 to i64

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="3560" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_30 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_415

]]></Node>
<StgValue><ssdm name="bias_addr_30"/></StgValue>
</operation>

<operation id="3561" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_30 = load float* %bias_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bias_load_30"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="3562" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_30 = load float* %bias_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bias_load_30"/></StgValue>
</operation>

<operation id="3563" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_550_cast = sext i7 %tmp_416 to i32

]]></Node>
<StgValue><ssdm name="tmp_550_cast"/></StgValue>
</operation>

<operation id="3564" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_417 = zext i32 %tmp_550_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="3565" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_13 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_417

]]></Node>
<StgValue><ssdm name="bias_48_addr_13"/></StgValue>
</operation>

<operation id="3566" st_id="303" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_30, float* %bias_48_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3567" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader543

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="3568" st_id="304" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3569" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="3570" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit706:0  %co94 = phi i6 [ 0, %102 ], [ %co_95, %.loopexit706.loopexit ]

]]></Node>
<StgValue><ssdm name="co94"/></StgValue>
</operation>

<operation id="3571" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit706:1  %exitcond206 = icmp eq i6 %co94, -16

]]></Node>
<StgValue><ssdm name="exitcond206"/></StgValue>
</operation>

<operation id="3572" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit706:2  %empty_434 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="3573" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit706:3  %co_95 = add i6 %co94, 1

]]></Node>
<StgValue><ssdm name="co_95"/></StgValue>
</operation>

<operation id="3574" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit706:4  br i1 %exitcond206, label %104, label %.preheader542.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3575" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader542.preheader:0  %tmp_962 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co94, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="3576" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="10" op_0_bw="9">
<![CDATA[
.preheader542.preheader:1  %tmp_1343_cast = zext i9 %tmp_962 to i10

]]></Node>
<StgValue><ssdm name="tmp_1343_cast"/></StgValue>
</operation>

<operation id="3577" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp><literal name="exitcond206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="0">
<![CDATA[
.preheader542.preheader:2  br label %.preheader542

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3578" st_id="305" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="940">
<or_exp><and_exp><literal name="exitcond206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="3579" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader542:0  %h63 = phi i4 [ 0, %.preheader542.preheader ], [ %h_64, %.preheader542.loopexit ]

]]></Node>
<StgValue><ssdm name="h63"/></StgValue>
</operation>

<operation id="3580" st_id="306" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader542:1  %exitcond205 = icmp eq i4 %h63, -8

]]></Node>
<StgValue><ssdm name="exitcond205"/></StgValue>
</operation>

<operation id="3581" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader542:2  %empty_435 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="3582" st_id="306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader542:3  %h_64 = add i4 %h63, 1

]]></Node>
<StgValue><ssdm name="h_64"/></StgValue>
</operation>

<operation id="3583" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader542:4  br i1 %exitcond205, label %.loopexit706.loopexit, label %.preheader541.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3584" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="10" op_0_bw="4">
<![CDATA[
.preheader541.preheader:0  %tmp_423_cast = zext i4 %h63 to i10

]]></Node>
<StgValue><ssdm name="tmp_423_cast"/></StgValue>
</operation>

<operation id="3585" st_id="306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader541.preheader:1  %tmp_975 = add i10 %tmp_1343_cast, %tmp_423_cast

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="3586" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader541.preheader:2  %tmp_976 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_975, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="3587" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="14" op_0_bw="13">
<![CDATA[
.preheader541.preheader:3  %tmp_1366_cast = zext i13 %tmp_976 to i14

]]></Node>
<StgValue><ssdm name="tmp_1366_cast"/></StgValue>
</operation>

<operation id="3588" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="exitcond205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="0">
<![CDATA[
.preheader541.preheader:4  br label %.preheader541

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3589" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp><literal name="exitcond205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="0" op_0_bw="0">
<![CDATA[
.loopexit706.loopexit:0  br label %.loopexit706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="3590" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader541:0  %w63 = phi i4 [ %w_64, %103 ], [ 0, %.preheader541.preheader ]

]]></Node>
<StgValue><ssdm name="w63"/></StgValue>
</operation>

<operation id="3591" st_id="307" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader541:1  %exitcond204 = icmp eq i4 %w63, -8

]]></Node>
<StgValue><ssdm name="exitcond204"/></StgValue>
</operation>

<operation id="3592" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader541:2  %empty_436 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="3593" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader541:3  %w_64 = add i4 %w63, 1

]]></Node>
<StgValue><ssdm name="w_64"/></StgValue>
</operation>

<operation id="3594" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader541:4  br i1 %exitcond204, label %.preheader542.loopexit, label %103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3595" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="948">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_427_cast = zext i4 %w63 to i14

]]></Node>
<StgValue><ssdm name="tmp_427_cast"/></StgValue>
</operation>

<operation id="3596" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="948">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_980 = add i14 %tmp_1366_cast, %tmp_427_cast

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="3597" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="948">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_1375_cast = zext i14 %tmp_980 to i64

]]></Node>
<StgValue><ssdm name="tmp_1375_cast"/></StgValue>
</operation>

<operation id="3598" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="948">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit1_1_outpu_2 = getelementptr [6144 x float]* @shuffleunit1_1_outpu, i64 0, i64 %tmp_1375_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu_2"/></StgValue>
</operation>

<operation id="3599" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="948">
<or_exp><and_exp><literal name="exitcond204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_1_outpu_3 = load float* %shuffleunit1_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu_3"/></StgValue>
</operation>

<operation id="3600" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp><literal name="exitcond204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="0">
<![CDATA[
.preheader542.loopexit:0  br label %.preheader542

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="3601" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_add_5 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1375_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_5"/></StgValue>
</operation>

<operation id="3602" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_1_outpu_3 = load float* %shuffleunit1_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_1_outpu_3"/></StgValue>
</operation>

<operation id="3603" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %shuffleunit1_1_outpu_3, float* %buffer0_1_48_8x8_add_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3604" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader541

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="3605" st_id="309" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3606" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit705

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="3607" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit705:0  %co96 = phi i6 [ 0, %104 ], [ %co_97, %.loopexit705.loopexit ]

]]></Node>
<StgValue><ssdm name="co96"/></StgValue>
</operation>

<operation id="3608" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="7" op_0_bw="6">
<![CDATA[
.loopexit705:1  %co96_cast = zext i6 %co96 to i7

]]></Node>
<StgValue><ssdm name="co96_cast"/></StgValue>
</operation>

<operation id="3609" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit705:2  %exitcond203 = icmp eq i6 %co96, -16

]]></Node>
<StgValue><ssdm name="exitcond203"/></StgValue>
</operation>

<operation id="3610" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit705:3  %empty_437 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="3611" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit705:4  %co_97 = add i6 %co96, 1

]]></Node>
<StgValue><ssdm name="co_97"/></StgValue>
</operation>

<operation id="3612" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit705:5  br i1 %exitcond203, label %.preheader538.preheader, label %.preheader540.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3613" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:0  %tmp_422 = add i7 %co96_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="3614" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader540.preheader:1  %tmp_973 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_422, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="3615" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:2  %tmp_1361_cast = zext i10 %tmp_973 to i11

]]></Node>
<StgValue><ssdm name="tmp_1361_cast"/></StgValue>
</operation>

<operation id="3616" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader540.preheader:3  %tmp_974 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co96, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="3617" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:4  %tmp_1363_cast = zext i9 %tmp_974 to i10

]]></Node>
<StgValue><ssdm name="tmp_1363_cast"/></StgValue>
</operation>

<operation id="3618" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="exitcond203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="0" op_0_bw="0">
<![CDATA[
.preheader540.preheader:5  br label %.preheader540

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3619" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp><literal name="exitcond203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="0">
<![CDATA[
.preheader538.preheader:0  br label %.preheader538

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="3620" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader540:0  %h65 = phi i4 [ 0, %.preheader540.preheader ], [ %h_66, %.preheader540.loopexit ]

]]></Node>
<StgValue><ssdm name="h65"/></StgValue>
</operation>

<operation id="3621" st_id="311" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader540:1  %exitcond202 = icmp eq i4 %h65, -8

]]></Node>
<StgValue><ssdm name="exitcond202"/></StgValue>
</operation>

<operation id="3622" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader540:2  %empty_438 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="3623" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader540:3  %h_66 = add i4 %h65, 1

]]></Node>
<StgValue><ssdm name="h_66"/></StgValue>
</operation>

<operation id="3624" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader540:4  br i1 %exitcond202, label %.loopexit705.loopexit, label %.preheader539.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3625" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="10" op_0_bw="4">
<![CDATA[
.preheader539.preheader:0  %tmp_425_cast1 = zext i4 %h65 to i10

]]></Node>
<StgValue><ssdm name="tmp_425_cast1"/></StgValue>
</operation>

<operation id="3626" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="11" op_0_bw="4">
<![CDATA[
.preheader539.preheader:1  %tmp_425_cast = zext i4 %h65 to i11

]]></Node>
<StgValue><ssdm name="tmp_425_cast"/></StgValue>
</operation>

<operation id="3627" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader539.preheader:2  %tmp_978 = add i11 %tmp_425_cast, %tmp_1361_cast

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="3628" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader539.preheader:3  %tmp_1371_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_978, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1371_cast"/></StgValue>
</operation>

<operation id="3629" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader539.preheader:4  %tmp_979 = add i10 %tmp_425_cast1, %tmp_1363_cast

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="3630" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader539.preheader:5  %tmp_1374_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_979, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1374_cast"/></StgValue>
</operation>

<operation id="3631" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp><literal name="exitcond202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="0">
<![CDATA[
.preheader539.preheader:6  br label %.preheader539

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3632" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp><literal name="exitcond202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="0" op_0_bw="0">
<![CDATA[
.loopexit705.loopexit:0  br label %.loopexit705

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="3633" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader539:0  %w65 = phi i4 [ %w_66, %105 ], [ 0, %.preheader539.preheader ]

]]></Node>
<StgValue><ssdm name="w65"/></StgValue>
</operation>

<operation id="3634" st_id="312" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader539:1  %exitcond201 = icmp eq i4 %w65, -8

]]></Node>
<StgValue><ssdm name="exitcond201"/></StgValue>
</operation>

<operation id="3635" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader539:2  %empty_439 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="3636" st_id="312" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader539:3  %w_66 = add i4 %w65, 1

]]></Node>
<StgValue><ssdm name="w_66"/></StgValue>
</operation>

<operation id="3637" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader539:4  br i1 %exitcond201, label %.preheader540.loopexit, label %105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3638" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="13" op_0_bw="4">
<![CDATA[
:0  %tmp_431_cast1 = zext i4 %w65 to i13

]]></Node>
<StgValue><ssdm name="tmp_431_cast1"/></StgValue>
</operation>

<operation id="3639" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_431_cast = zext i4 %w65 to i14

]]></Node>
<StgValue><ssdm name="tmp_431_cast"/></StgValue>
</operation>

<operation id="3640" st_id="312" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_981 = add i14 %tmp_1371_cast, %tmp_431_cast

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="3641" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1376_cast = zext i14 %tmp_981 to i64

]]></Node>
<StgValue><ssdm name="tmp_1376_cast"/></StgValue>
</operation>

<operation id="3642" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_2_outpu = getelementptr [6144 x float]* @shuffleunit1_2_outpu, i64 0, i64 %tmp_1376_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu"/></StgValue>
</operation>

<operation id="3643" st_id="312" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_982 = add i13 %tmp_1374_cast, %tmp_431_cast1

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="3644" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_2_outpu_1 = load float* %shuffleunit1_2_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu_1"/></StgValue>
</operation>

<operation id="3645" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp><literal name="exitcond201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="0" op_0_bw="0">
<![CDATA[
.preheader540.loopexit:0  br label %.preheader540

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="3646" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_1377_cast = zext i13 %tmp_982 to i64

]]></Node>
<StgValue><ssdm name="tmp_1377_cast"/></StgValue>
</operation>

<operation id="3647" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_add_6 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1377_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_6"/></StgValue>
</operation>

<operation id="3648" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_2_outpu_1 = load float* %shuffleunit1_2_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu_1"/></StgValue>
</operation>

<operation id="3649" st_id="313" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %shuffleunit1_2_outpu_1, float* %buffer0_1_48_8x8_add_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3650" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader539

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="3651" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader538:0  %co98 = phi i5 [ %co_99, %.preheader538.loopexit ], [ 0, %.preheader538.preheader ]

]]></Node>
<StgValue><ssdm name="co98"/></StgValue>
</operation>

<operation id="3652" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="11" op_0_bw="5">
<![CDATA[
.preheader538:1  %co98_cast = zext i5 %co98 to i11

]]></Node>
<StgValue><ssdm name="co98_cast"/></StgValue>
</operation>

<operation id="3653" st_id="314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader538:2  %exitcond200 = icmp eq i5 %co98, -8

]]></Node>
<StgValue><ssdm name="exitcond200"/></StgValue>
</operation>

<operation id="3654" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader538:3  %empty_440 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="3655" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader538:4  %co_99 = add i5 %co98, 1

]]></Node>
<StgValue><ssdm name="co_99"/></StgValue>
</operation>

<operation id="3656" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader538:5  br i1 %exitcond200, label %.preheader535.preheader, label %.preheader537.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3657" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="5">
<![CDATA[
.preheader537.preheader:0  %tmp_977 = trunc i5 %co98 to i1

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="3658" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader537.preheader:1  %p_shl92 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_977, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl92"/></StgValue>
</operation>

<operation id="3659" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="7" op_0_bw="6">
<![CDATA[
.preheader537.preheader:2  %p_shl92_cast = zext i6 %p_shl92 to i7

]]></Node>
<StgValue><ssdm name="p_shl92_cast"/></StgValue>
</operation>

<operation id="3660" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader537.preheader:3  %p_shl93 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_977, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl93"/></StgValue>
</operation>

<operation id="3661" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="7" op_0_bw="4">
<![CDATA[
.preheader537.preheader:4  %p_shl93_cast = zext i4 %p_shl93 to i7

]]></Node>
<StgValue><ssdm name="p_shl93_cast"/></StgValue>
</operation>

<operation id="3662" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader537.preheader:5  %tmp_424 = sub i7 %p_shl92_cast, %p_shl93_cast

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="3663" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader537.preheader:6  %p_lshr_f9_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co98, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f9_cast"/></StgValue>
</operation>

<operation id="3664" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="7" op_0_bw="4">
<![CDATA[
.preheader537.preheader:7  %tmp_574_cast = zext i4 %p_lshr_f9_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_574_cast"/></StgValue>
</operation>

<operation id="3665" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="exitcond200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="0">
<![CDATA[
.preheader537.preheader:8  br label %.preheader537

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3666" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp><literal name="exitcond200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="0" op_0_bw="0">
<![CDATA[
.preheader535.preheader:0  br label %.preheader535

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="3667" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader537:0  %ci44 = phi i5 [ 0, %.preheader537.preheader ], [ %ci_45, %.preheader537.loopexit ]

]]></Node>
<StgValue><ssdm name="ci44"/></StgValue>
</operation>

<operation id="3668" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="7" op_0_bw="5">
<![CDATA[
.preheader537:1  %ci44_cast = zext i5 %ci44 to i7

]]></Node>
<StgValue><ssdm name="ci44_cast"/></StgValue>
</operation>

<operation id="3669" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader537:2  %exitcond199 = icmp eq i5 %ci44, -8

]]></Node>
<StgValue><ssdm name="exitcond199"/></StgValue>
</operation>

<operation id="3670" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader537:3  %empty_441 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="3671" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader537:4  %ci_45 = add i5 %ci44, 1

]]></Node>
<StgValue><ssdm name="ci_45"/></StgValue>
</operation>

<operation id="3672" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader537:5  br i1 %exitcond199, label %.preheader538.loopexit, label %.preheader536.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3673" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="18" op_0_bw="5">
<![CDATA[
.preheader536.preheader:0  %tmp_428_cast = zext i5 %ci44 to i18

]]></Node>
<StgValue><ssdm name="tmp_428_cast"/></StgValue>
</operation>

<operation id="3674" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader536.preheader:1  %tmp_429 = add i7 %tmp_424, %ci44_cast

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3675" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="13" op_0_bw="7">
<![CDATA[
.preheader536.preheader:2  %tmp_430_cast1 = sext i7 %tmp_429 to i13

]]></Node>
<StgValue><ssdm name="tmp_430_cast1"/></StgValue>
</operation>

<operation id="3676" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="0">
<![CDATA[
.preheader536.preheader:3  br label %.preheader536

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3677" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="exitcond199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="0">
<![CDATA[
.preheader538.loopexit:0  br label %.preheader538

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="3678" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader536:0  %i82 = phi i3 [ %i_83, %106 ], [ 0, %.preheader536.preheader ]

]]></Node>
<StgValue><ssdm name="i82"/></StgValue>
</operation>

<operation id="3679" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader536:1  %exitcond198 = icmp eq i3 %i82, -4

]]></Node>
<StgValue><ssdm name="exitcond198"/></StgValue>
</operation>

<operation id="3680" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader536:2  %empty_442 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="3681" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader536:3  %i_83 = add i3 %i82, 1

]]></Node>
<StgValue><ssdm name="i_83"/></StgValue>
</operation>

<operation id="3682" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader536:4  br i1 %exitcond198, label %.preheader537.loopexit, label %106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3683" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_984 = trunc i3 %i82 to i2

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="3684" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl96 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_984, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl96"/></StgValue>
</operation>

<operation id="3685" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl96_cast = zext i7 %p_shl96 to i8

]]></Node>
<StgValue><ssdm name="p_shl96_cast"/></StgValue>
</operation>

<operation id="3686" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl97 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_984, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl97"/></StgValue>
</operation>

<operation id="3687" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl97_cast = zext i5 %p_shl97 to i8

]]></Node>
<StgValue><ssdm name="p_shl97_cast"/></StgValue>
</operation>

<operation id="3688" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_441 = sub i8 %p_shl96_cast, %p_shl97_cast

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="3689" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_589_cast = sext i8 %tmp_441 to i11

]]></Node>
<StgValue><ssdm name="tmp_589_cast"/></StgValue>
</operation>

<operation id="3690" st_id="316" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp29 = add i11 -968, %tmp_589_cast

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="3691" st_id="316" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_442 = add i11 %tmp29, %co98_cast

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="3692" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl98 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_984, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl98"/></StgValue>
</operation>

<operation id="3693" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl98_cast = zext i6 %p_shl98 to i7

]]></Node>
<StgValue><ssdm name="p_shl98_cast"/></StgValue>
</operation>

<operation id="3694" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl99 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_984, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl99"/></StgValue>
</operation>

<operation id="3695" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl99_cast = zext i4 %p_shl99 to i7

]]></Node>
<StgValue><ssdm name="p_shl99_cast"/></StgValue>
</operation>

<operation id="3696" st_id="316" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_443 = sub i7 %p_shl98_cast, %p_shl99_cast

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="3697" st_id="316" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_444 = add i7 %tmp_443, %tmp_574_cast

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="3698" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_989 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_444, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_989"/></StgValue>
</operation>

<operation id="3699" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_990 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_444, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_990"/></StgValue>
</operation>

<operation id="3700" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl384_cast = sext i11 %tmp_990 to i13

]]></Node>
<StgValue><ssdm name="p_shl384_cast"/></StgValue>
</operation>

<operation id="3701" st_id="316" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_991 = sub i13 %tmp_989, %p_shl384_cast

]]></Node>
<StgValue><ssdm name="tmp_991"/></StgValue>
</operation>

<operation id="3702" st_id="316" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="exitcond198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_992 = add i13 %tmp_430_cast1, %tmp_991

]]></Node>
<StgValue><ssdm name="tmp_992"/></StgValue>
</operation>

<operation id="3703" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="exitcond198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="0" op_0_bw="0">
<![CDATA[
.preheader537.loopexit:0  br label %.preheader537

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="3704" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_985 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_442, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="3705" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl385_cast = zext i16 %tmp_985 to i17

]]></Node>
<StgValue><ssdm name="p_shl385_cast"/></StgValue>
</operation>

<operation id="3706" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_986 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_442, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="3707" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl386_cast = zext i14 %tmp_986 to i17

]]></Node>
<StgValue><ssdm name="p_shl386_cast"/></StgValue>
</operation>

<operation id="3708" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_987 = sub i17 %p_shl385_cast, %p_shl386_cast

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="3709" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1384_cast = sext i17 %tmp_987 to i18

]]></Node>
<StgValue><ssdm name="tmp_1384_cast"/></StgValue>
</operation>

<operation id="3710" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_988 = add i18 %tmp_428_cast, %tmp_1384_cast

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="3711" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1385_cast = sext i18 %tmp_988 to i64

]]></Node>
<StgValue><ssdm name="tmp_1385_cast"/></StgValue>
</operation>

<operation id="3712" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_18 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1385_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_18"/></StgValue>
</operation>

<operation id="3713" st_id="317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_18 = load float* %shuffle_conv_1x1_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_18"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="3714" st_id="318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_18 = load float* %shuffle_conv_1x1_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_18"/></StgValue>
</operation>

<operation id="3715" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1393_cast = sext i13 %tmp_992 to i64

]]></Node>
<StgValue><ssdm name="tmp_1393_cast"/></StgValue>
</operation>

<operation id="3716" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_9 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1393_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_9"/></StgValue>
</operation>

<operation id="3717" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_18, float* %weights_48_48_1x1_ad_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3718" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader536

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="3719" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader535:0  %i80 = phi i5 [ %i_81, %.preheader535.loopexit ], [ 0, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="i80"/></StgValue>
</operation>

<operation id="3720" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="7" op_0_bw="5">
<![CDATA[
.preheader535:1  %i81_cast = zext i5 %i80 to i7

]]></Node>
<StgValue><ssdm name="i81_cast"/></StgValue>
</operation>

<operation id="3721" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="11" op_0_bw="5">
<![CDATA[
.preheader535:2  %i81_cast1 = zext i5 %i80 to i11

]]></Node>
<StgValue><ssdm name="i81_cast1"/></StgValue>
</operation>

<operation id="3722" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader535:3  %exitcond197 = icmp eq i5 %i80, -8

]]></Node>
<StgValue><ssdm name="exitcond197"/></StgValue>
</operation>

<operation id="3723" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader535:4  %empty_443 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="3724" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader535:5  %i_81 = add i5 %i80, 1

]]></Node>
<StgValue><ssdm name="i_81"/></StgValue>
</operation>

<operation id="3725" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader535:6  br i1 %exitcond197, label %108, label %.preheader534.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3726" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp><literal name="exitcond197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="0">
<![CDATA[
.preheader534.preheader:0  br label %.preheader534

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3727" st_id="319" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="exitcond197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="3728" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader534:0  %k19 = phi i2 [ %k_20, %107 ], [ 0, %.preheader534.preheader ]

]]></Node>
<StgValue><ssdm name="k19"/></StgValue>
</operation>

<operation id="3729" st_id="320" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader534:1  %exitcond196 = icmp eq i2 %k19, -2

]]></Node>
<StgValue><ssdm name="exitcond196"/></StgValue>
</operation>

<operation id="3730" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader534:2  %empty_444 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="3731" st_id="320" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader534:3  %k_20 = add i2 %k19, 1

]]></Node>
<StgValue><ssdm name="k_20"/></StgValue>
</operation>

<operation id="3732" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader534:4  br i1 %exitcond196, label %.preheader535.loopexit, label %107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3733" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_983 = trunc i2 %k19 to i1

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="3734" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl94 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_983, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl94"/></StgValue>
</operation>

<operation id="3735" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl94_cast = zext i6 %p_shl94 to i7

]]></Node>
<StgValue><ssdm name="p_shl94_cast"/></StgValue>
</operation>

<operation id="3736" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl95 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_983, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl95"/></StgValue>
</operation>

<operation id="3737" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl95_cast = zext i4 %p_shl95 to i7

]]></Node>
<StgValue><ssdm name="p_shl95_cast"/></StgValue>
</operation>

<operation id="3738" st_id="320" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_432 = sub i7 %p_shl94_cast, %p_shl95_cast

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="3739" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_578_cast = sext i7 %tmp_432 to i11

]]></Node>
<StgValue><ssdm name="tmp_578_cast"/></StgValue>
</operation>

<operation id="3740" st_id="320" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp30 = add i11 -1016, %tmp_578_cast

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="3741" st_id="320" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_433 = add i11 %i81_cast1, %tmp30

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="3742" st_id="320" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="exitcond196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_436 = add i7 %tmp_432, %i81_cast

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="3743" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp><literal name="exitcond196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="0">
<![CDATA[
.preheader535.loopexit:0  br label %.preheader535

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="3744" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_435 = zext i11 %tmp_433 to i64

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="3745" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_31 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_435

]]></Node>
<StgValue><ssdm name="bias_addr_31"/></StgValue>
</operation>

<operation id="3746" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_31 = load float* %bias_addr_31, align 4

]]></Node>
<StgValue><ssdm name="bias_load_31"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="3747" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_31 = load float* %bias_addr_31, align 4

]]></Node>
<StgValue><ssdm name="bias_load_31"/></StgValue>
</operation>

<operation id="3748" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_582_cast = sext i7 %tmp_436 to i32

]]></Node>
<StgValue><ssdm name="tmp_582_cast"/></StgValue>
</operation>

<operation id="3749" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_438 = zext i32 %tmp_582_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="3750" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_14 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_438

]]></Node>
<StgValue><ssdm name="bias_48_addr_14"/></StgValue>
</operation>

<operation id="3751" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_31, float* %bias_48_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3752" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader534

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="3753" st_id="323" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3754" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit704

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="3755" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit704:0  %co100 = phi i5 [ 0, %108 ], [ %co_101, %.loopexit704.loopexit ]

]]></Node>
<StgValue><ssdm name="co100"/></StgValue>
</operation>

<operation id="3756" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="7" op_0_bw="5">
<![CDATA[
.loopexit704:1  %co101_cast = zext i5 %co100 to i7

]]></Node>
<StgValue><ssdm name="co101_cast"/></StgValue>
</operation>

<operation id="3757" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="9" op_0_bw="5">
<![CDATA[
.loopexit704:2  %co101_cast1 = zext i5 %co100 to i9

]]></Node>
<StgValue><ssdm name="co101_cast1"/></StgValue>
</operation>

<operation id="3758" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit704:3  %exitcond195 = icmp eq i5 %co100, -8

]]></Node>
<StgValue><ssdm name="exitcond195"/></StgValue>
</operation>

<operation id="3759" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit704:4  %empty_445 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="3760" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit704:5  %co_101 = add i5 %co100, 1

]]></Node>
<StgValue><ssdm name="co_101"/></StgValue>
</operation>

<operation id="3761" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit704:6  br i1 %exitcond195, label %.preheader530.preheader, label %.preheader533.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3762" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="exitcond195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="0">
<![CDATA[
.preheader533.preheader:0  br label %.preheader533

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3763" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1003">
<or_exp><and_exp><literal name="exitcond195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="0">
<![CDATA[
.preheader530.preheader:0  br label %.preheader530

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="3764" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader533:0  %w67 = phi i2 [ %w_68, %.preheader533.loopexit ], [ 0, %.preheader533.preheader ]

]]></Node>
<StgValue><ssdm name="w67"/></StgValue>
</operation>

<operation id="3765" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader533:1  %exitcond194 = icmp eq i2 %w67, -1

]]></Node>
<StgValue><ssdm name="exitcond194"/></StgValue>
</operation>

<operation id="3766" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader533:2  %empty_446 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="3767" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader533:3  %w_68 = add i2 %w67, 1

]]></Node>
<StgValue><ssdm name="w_68"/></StgValue>
</operation>

<operation id="3768" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader533:4  br i1 %exitcond194, label %.loopexit704.loopexit, label %.preheader532.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3769" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="36" op_0_bw="2">
<![CDATA[
.preheader532.preheader:0  %tmp_445_cast1 = zext i2 %w67 to i36

]]></Node>
<StgValue><ssdm name="tmp_445_cast1"/></StgValue>
</operation>

<operation id="3770" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="12" op_0_bw="2">
<![CDATA[
.preheader532.preheader:1  %tmp_445_cast = zext i2 %w67 to i12

]]></Node>
<StgValue><ssdm name="tmp_445_cast"/></StgValue>
</operation>

<operation id="3771" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp><literal name="exitcond194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="0">
<![CDATA[
.preheader532.preheader:2  br label %.preheader532

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3772" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp><literal name="exitcond194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="0">
<![CDATA[
.loopexit704.loopexit:0  br label %.loopexit704

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="3773" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader532:0  %h67 = phi i2 [ 0, %.preheader532.preheader ], [ %h_68, %.preheader532.loopexit ]

]]></Node>
<StgValue><ssdm name="h67"/></StgValue>
</operation>

<operation id="3774" st_id="326" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader532:1  %exitcond193 = icmp eq i2 %h67, -1

]]></Node>
<StgValue><ssdm name="exitcond193"/></StgValue>
</operation>

<operation id="3775" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader532:2  %empty_447 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="3776" st_id="326" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader532:3  %h_68 = add i2 %h67, 1

]]></Node>
<StgValue><ssdm name="h_68"/></StgValue>
</operation>

<operation id="3777" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader532:4  br i1 %exitcond193, label %.preheader533.loopexit, label %.preheader531.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3778" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="10" op_0_bw="2">
<![CDATA[
.preheader531.preheader:0  %tmp_452_cast1 = zext i2 %h67 to i10

]]></Node>
<StgValue><ssdm name="tmp_452_cast1"/></StgValue>
</operation>

<operation id="3779" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="15" op_0_bw="2">
<![CDATA[
.preheader531.preheader:1  %tmp_452_cast = zext i2 %h67 to i15

]]></Node>
<StgValue><ssdm name="tmp_452_cast"/></StgValue>
</operation>

<operation id="3780" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="exitcond193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="0">
<![CDATA[
.preheader531.preheader:2  br label %.preheader531

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3781" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp><literal name="exitcond193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="0" op_0_bw="0">
<![CDATA[
.preheader533.loopexit:0  br label %.preheader533

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="3782" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader531:0  %i88 = phi i2 [ %i_89, %109 ], [ 0, %.preheader531.preheader ]

]]></Node>
<StgValue><ssdm name="i88"/></StgValue>
</operation>

<operation id="3783" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader531:1  %exitcond192 = icmp eq i2 %i88, -2

]]></Node>
<StgValue><ssdm name="exitcond192"/></StgValue>
</operation>

<operation id="3784" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader531:2  %empty_448 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="3785" st_id="327" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader531:3  %i_89 = add i2 %i88, 1

]]></Node>
<StgValue><ssdm name="i_89"/></StgValue>
</operation>

<operation id="3786" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader531:4  br i1 %exitcond192, label %.preheader532.loopexit, label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3787" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_995 = trunc i2 %i88 to i1

]]></Node>
<StgValue><ssdm name="tmp_995"/></StgValue>
</operation>

<operation id="3788" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl106 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_995, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl106"/></StgValue>
</operation>

<operation id="3789" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl106_cast = zext i6 %p_shl106 to i7

]]></Node>
<StgValue><ssdm name="p_shl106_cast"/></StgValue>
</operation>

<operation id="3790" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl107 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_995, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl107"/></StgValue>
</operation>

<operation id="3791" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl107_cast = zext i4 %p_shl107 to i7

]]></Node>
<StgValue><ssdm name="p_shl107_cast"/></StgValue>
</operation>

<operation id="3792" st_id="327" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_457 = sub i7 %p_shl106_cast, %p_shl107_cast

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="3793" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="9" op_0_bw="7">
<![CDATA[
:6  %tmp_615_cast = sext i7 %tmp_457 to i9

]]></Node>
<StgValue><ssdm name="tmp_615_cast"/></StgValue>
</operation>

<operation id="3794" st_id="327" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp31 = add i9 -152, %tmp_615_cast

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="3795" st_id="327" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_458 = add i9 %tmp31, %co101_cast1

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="3796" st_id="327" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="exitcond192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_461 = add i7 %co101_cast, %tmp_457

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="3797" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp><literal name="exitcond192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="0">
<![CDATA[
.preheader532.loopexit:0  br label %.preheader532

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="3798" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="12" op_0_bw="9">
<![CDATA[
:9  %tmp_460_cast = zext i9 %tmp_458 to i12

]]></Node>
<StgValue><ssdm name="tmp_460_cast"/></StgValue>
</operation>

<operation id="3799" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:10  %tmp_996 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_458, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_996"/></StgValue>
</operation>

<operation id="3800" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="12" op_0_bw="11">
<![CDATA[
:11  %p_shl390_cast = zext i11 %tmp_996 to i12

]]></Node>
<StgValue><ssdm name="p_shl390_cast"/></StgValue>
</operation>

<operation id="3801" st_id="328" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %tmp_997 = sub i12 %p_shl390_cast, %tmp_460_cast

]]></Node>
<StgValue><ssdm name="tmp_997"/></StgValue>
</operation>

<operation id="3802" st_id="328" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %tmp_998 = add i12 %tmp_445_cast, %tmp_997

]]></Node>
<StgValue><ssdm name="tmp_998"/></StgValue>
</operation>

<operation id="3803" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="15" op_0_bw="12">
<![CDATA[
:14  %tmp_1402_cast = sext i12 %tmp_998 to i15

]]></Node>
<StgValue><ssdm name="tmp_1402_cast"/></StgValue>
</operation>

<operation id="3804" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:15  %tmp_999 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_998, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_999"/></StgValue>
</operation>

<operation id="3805" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="15" op_0_bw="14">
<![CDATA[
:16  %p_shl389_cast = sext i14 %tmp_999 to i15

]]></Node>
<StgValue><ssdm name="p_shl389_cast"/></StgValue>
</operation>

<operation id="3806" st_id="328" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1000 = sub i15 %p_shl389_cast, %tmp_1402_cast

]]></Node>
<StgValue><ssdm name="tmp_1000"/></StgValue>
</operation>

<operation id="3807" st_id="328" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_1001 = add i15 %tmp_452_cast, %tmp_1000

]]></Node>
<StgValue><ssdm name="tmp_1001"/></StgValue>
</operation>

<operation id="3808" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="7">
<![CDATA[
:23  %tmp_619_cast = sext i7 %tmp_461 to i32

]]></Node>
<StgValue><ssdm name="tmp_619_cast"/></StgValue>
</operation>

<operation id="3809" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="35" op_0_bw="32">
<![CDATA[
:24  %tmp_462_cast1 = zext i32 %tmp_619_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_462_cast1"/></StgValue>
</operation>

<operation id="3810" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:25  %tmp_1002 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_461, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1002"/></StgValue>
</operation>

<operation id="3811" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="34" op_0_bw="9">
<![CDATA[
:26  %tmp_1003 = sext i9 %tmp_1002 to i34

]]></Node>
<StgValue><ssdm name="tmp_1003"/></StgValue>
</operation>

<operation id="3812" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="35" op_0_bw="34">
<![CDATA[
:27  %p_shl388_cast = zext i34 %tmp_1003 to i35

]]></Node>
<StgValue><ssdm name="p_shl388_cast"/></StgValue>
</operation>

<operation id="3813" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:28  %tmp_1004 = sub i35 %p_shl388_cast, %tmp_462_cast1

]]></Node>
<StgValue><ssdm name="tmp_1004"/></StgValue>
</operation>

<operation id="3814" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="36" op_0_bw="35">
<![CDATA[
:29  %tmp_1408_cast = sext i35 %tmp_1004 to i36

]]></Node>
<StgValue><ssdm name="tmp_1408_cast"/></StgValue>
</operation>

<operation id="3815" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:30  %tmp_1005 = add i36 %tmp_445_cast1, %tmp_1408_cast

]]></Node>
<StgValue><ssdm name="tmp_1005"/></StgValue>
</operation>

<operation id="3816" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="10" op_0_bw="36">
<![CDATA[
:31  %tmp_1006 = trunc i36 %tmp_1005 to i10

]]></Node>
<StgValue><ssdm name="tmp_1006"/></StgValue>
</operation>

<operation id="3817" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="8" op_0_bw="36">
<![CDATA[
:32  %tmp_1007 = trunc i36 %tmp_1005 to i8

]]></Node>
<StgValue><ssdm name="tmp_1007"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="3818" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="64" op_0_bw="15">
<![CDATA[
:19  %tmp_1405_cast = zext i15 %tmp_1001 to i64

]]></Node>
<StgValue><ssdm name="tmp_1405_cast"/></StgValue>
</operation>

<operation id="3819" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_3x3_add_10 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1405_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_10"/></StgValue>
</operation>

<operation id="3820" st_id="329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_10 = load float* %shuffle_conv_3x3_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_10"/></StgValue>
</operation>

<operation id="3821" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:33  %p_shl387_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1007, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl387_cast"/></StgValue>
</operation>

<operation id="3822" st_id="329" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_1008 = sub i10 %p_shl387_cast, %tmp_1006

]]></Node>
<StgValue><ssdm name="tmp_1008"/></StgValue>
</operation>

<operation id="3823" st_id="329" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_1009 = add i10 %tmp_452_cast1, %tmp_1008

]]></Node>
<StgValue><ssdm name="tmp_1009"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="3824" st_id="330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="14">
<![CDATA[
:21  %shuffle_conv_3x3_loa_10 = load float* %shuffle_conv_3x3_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_10"/></StgValue>
</operation>

<operation id="3825" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="64" op_0_bw="10">
<![CDATA[
:36  %tmp_1412_cast = zext i10 %tmp_1009 to i64

]]></Node>
<StgValue><ssdm name="tmp_1412_cast"/></StgValue>
</operation>

<operation id="3826" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %weights_48_1_3x3_add_5 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1412_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_5"/></StgValue>
</operation>

<operation id="3827" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:38  store float %shuffle_conv_3x3_loa_10, float* %weights_48_1_3x3_add_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3828" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %.preheader531

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="3829" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader530:0  %i84 = phi i5 [ %i_85, %.preheader530.loopexit ], [ 0, %.preheader530.preheader ]

]]></Node>
<StgValue><ssdm name="i84"/></StgValue>
</operation>

<operation id="3830" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="7" op_0_bw="5">
<![CDATA[
.preheader530:1  %i85_cast = zext i5 %i84 to i7

]]></Node>
<StgValue><ssdm name="i85_cast"/></StgValue>
</operation>

<operation id="3831" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="11" op_0_bw="5">
<![CDATA[
.preheader530:2  %i85_cast1 = zext i5 %i84 to i11

]]></Node>
<StgValue><ssdm name="i85_cast1"/></StgValue>
</operation>

<operation id="3832" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader530:3  %exitcond191 = icmp eq i5 %i84, -8

]]></Node>
<StgValue><ssdm name="exitcond191"/></StgValue>
</operation>

<operation id="3833" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader530:4  %empty_449 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="3834" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader530:5  %i_85 = add i5 %i84, 1

]]></Node>
<StgValue><ssdm name="i_85"/></StgValue>
</operation>

<operation id="3835" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader530:6  br i1 %exitcond191, label %111, label %.preheader529.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3836" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp><literal name="exitcond191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="0">
<![CDATA[
.preheader529.preheader:0  br label %.preheader529

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3837" st_id="331" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="exitcond191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="3838" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader529:0  %k21 = phi i2 [ %k_22, %110 ], [ 0, %.preheader529.preheader ]

]]></Node>
<StgValue><ssdm name="k21"/></StgValue>
</operation>

<operation id="3839" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader529:1  %exitcond190 = icmp eq i2 %k21, -2

]]></Node>
<StgValue><ssdm name="exitcond190"/></StgValue>
</operation>

<operation id="3840" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader529:2  %empty_450 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="3841" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader529:3  %k_22 = add i2 %k21, 1

]]></Node>
<StgValue><ssdm name="k_22"/></StgValue>
</operation>

<operation id="3842" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader529:4  br i1 %exitcond190, label %.preheader530.loopexit, label %110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3843" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_994 = trunc i2 %k21 to i1

]]></Node>
<StgValue><ssdm name="tmp_994"/></StgValue>
</operation>

<operation id="3844" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl100 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_994, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl100"/></StgValue>
</operation>

<operation id="3845" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl100_cast = zext i6 %p_shl100 to i7

]]></Node>
<StgValue><ssdm name="p_shl100_cast"/></StgValue>
</operation>

<operation id="3846" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl101 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_994, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl101"/></StgValue>
</operation>

<operation id="3847" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl101_cast = zext i4 %p_shl101 to i7

]]></Node>
<StgValue><ssdm name="p_shl101_cast"/></StgValue>
</operation>

<operation id="3848" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_447 = sub i7 %p_shl100_cast, %p_shl101_cast

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="3849" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_596_cast = sext i7 %tmp_447 to i11

]]></Node>
<StgValue><ssdm name="tmp_596_cast"/></StgValue>
</operation>

<operation id="3850" st_id="332" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp32 = add i11 -968, %tmp_596_cast

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="3851" st_id="332" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_448 = add i11 %i85_cast1, %tmp32

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="3852" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="exitcond190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_450 = add i7 %tmp_447, %i85_cast

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="3853" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp><literal name="exitcond190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="0" op_0_bw="0">
<![CDATA[
.preheader530.loopexit:0  br label %.preheader530

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="3854" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_449 = zext i11 %tmp_448 to i64

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="3855" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_32 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_449

]]></Node>
<StgValue><ssdm name="bias_addr_32"/></StgValue>
</operation>

<operation id="3856" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_32 = load float* %bias_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bias_load_32"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="3857" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_32 = load float* %bias_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bias_load_32"/></StgValue>
</operation>

<operation id="3858" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_600_cast = sext i7 %tmp_450 to i32

]]></Node>
<StgValue><ssdm name="tmp_600_cast"/></StgValue>
</operation>

<operation id="3859" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_451 = zext i32 %tmp_600_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="3860" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_15 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_451

]]></Node>
<StgValue><ssdm name="bias_48_addr_15"/></StgValue>
</operation>

<operation id="3861" st_id="334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_32, float* %bias_48_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3862" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader529

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="3863" st_id="335" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3864" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit703

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="3865" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit703:0  %co102 = phi i5 [ 0, %111 ], [ %co_103, %.loopexit703.loopexit ]

]]></Node>
<StgValue><ssdm name="co102"/></StgValue>
</operation>

<operation id="3866" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="11" op_0_bw="5">
<![CDATA[
.loopexit703:1  %co103_cast = zext i5 %co102 to i11

]]></Node>
<StgValue><ssdm name="co103_cast"/></StgValue>
</operation>

<operation id="3867" st_id="336" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit703:2  %exitcond189 = icmp eq i5 %co102, -8

]]></Node>
<StgValue><ssdm name="exitcond189"/></StgValue>
</operation>

<operation id="3868" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit703:3  %empty_451 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="3869" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit703:4  %co_103 = add i5 %co102, 1

]]></Node>
<StgValue><ssdm name="co_103"/></StgValue>
</operation>

<operation id="3870" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit703:5  br i1 %exitcond189, label %.preheader526.preheader, label %.preheader528.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3871" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="1" op_0_bw="5">
<![CDATA[
.preheader528.preheader:0  %tmp_993 = trunc i5 %co102 to i1

]]></Node>
<StgValue><ssdm name="tmp_993"/></StgValue>
</operation>

<operation id="3872" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader528.preheader:1  %p_shl102 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_993, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl102"/></StgValue>
</operation>

<operation id="3873" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="7" op_0_bw="6">
<![CDATA[
.preheader528.preheader:2  %p_shl102_cast = zext i6 %p_shl102 to i7

]]></Node>
<StgValue><ssdm name="p_shl102_cast"/></StgValue>
</operation>

<operation id="3874" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader528.preheader:3  %p_shl103 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_993, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl103"/></StgValue>
</operation>

<operation id="3875" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="7" op_0_bw="4">
<![CDATA[
.preheader528.preheader:4  %p_shl103_cast = zext i4 %p_shl103 to i7

]]></Node>
<StgValue><ssdm name="p_shl103_cast"/></StgValue>
</operation>

<operation id="3876" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader528.preheader:5  %tmp_446 = sub i7 %p_shl102_cast, %p_shl103_cast

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="3877" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader528.preheader:6  %p_lshr_f10_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co102, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f10_cast"/></StgValue>
</operation>

<operation id="3878" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="7" op_0_bw="4">
<![CDATA[
.preheader528.preheader:7  %tmp_604_cast = zext i4 %p_lshr_f10_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_604_cast"/></StgValue>
</operation>

<operation id="3879" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="exitcond189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="0">
<![CDATA[
.preheader528.preheader:8  br label %.preheader528

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3880" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1039">
<or_exp><and_exp><literal name="exitcond189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="0">
<![CDATA[
.preheader526.preheader:0  br label %.preheader526

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="3881" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader528:0  %ci46 = phi i5 [ 0, %.preheader528.preheader ], [ %ci_47, %.preheader528.loopexit ]

]]></Node>
<StgValue><ssdm name="ci46"/></StgValue>
</operation>

<operation id="3882" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="7" op_0_bw="5">
<![CDATA[
.preheader528:1  %ci46_cast = zext i5 %ci46 to i7

]]></Node>
<StgValue><ssdm name="ci46_cast"/></StgValue>
</operation>

<operation id="3883" st_id="337" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader528:2  %exitcond188 = icmp eq i5 %ci46, -8

]]></Node>
<StgValue><ssdm name="exitcond188"/></StgValue>
</operation>

<operation id="3884" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader528:3  %empty_452 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="3885" st_id="337" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader528:4  %ci_47 = add i5 %ci46, 1

]]></Node>
<StgValue><ssdm name="ci_47"/></StgValue>
</operation>

<operation id="3886" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader528:5  br i1 %exitcond188, label %.loopexit703.loopexit, label %.preheader527.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3887" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="18" op_0_bw="5">
<![CDATA[
.preheader527.preheader:0  %tmp_453_cast = zext i5 %ci46 to i18

]]></Node>
<StgValue><ssdm name="tmp_453_cast"/></StgValue>
</operation>

<operation id="3888" st_id="337" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader527.preheader:1  %tmp_454 = add i7 %tmp_446, %ci46_cast

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="3889" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="13" op_0_bw="7">
<![CDATA[
.preheader527.preheader:2  %tmp_455_cast = sext i7 %tmp_454 to i13

]]></Node>
<StgValue><ssdm name="tmp_455_cast"/></StgValue>
</operation>

<operation id="3890" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="0" op_0_bw="0">
<![CDATA[
.preheader527.preheader:3  br label %.preheader527

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3891" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="exitcond188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="0">
<![CDATA[
.loopexit703.loopexit:0  br label %.loopexit703

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="3892" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader527:0  %i90 = phi i3 [ %i_91, %112 ], [ 0, %.preheader527.preheader ]

]]></Node>
<StgValue><ssdm name="i90"/></StgValue>
</operation>

<operation id="3893" st_id="338" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader527:1  %exitcond187 = icmp eq i3 %i90, -4

]]></Node>
<StgValue><ssdm name="exitcond187"/></StgValue>
</operation>

<operation id="3894" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader527:2  %empty_453 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="3895" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader527:3  %i_91 = add i3 %i90, 1

]]></Node>
<StgValue><ssdm name="i_91"/></StgValue>
</operation>

<operation id="3896" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader527:4  br i1 %exitcond187, label %.preheader528.loopexit, label %112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3897" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1012 = trunc i3 %i90 to i2

]]></Node>
<StgValue><ssdm name="tmp_1012"/></StgValue>
</operation>

<operation id="3898" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl108 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1012, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl108"/></StgValue>
</operation>

<operation id="3899" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl108_cast = zext i7 %p_shl108 to i8

]]></Node>
<StgValue><ssdm name="p_shl108_cast"/></StgValue>
</operation>

<operation id="3900" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl109 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1012, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl109"/></StgValue>
</operation>

<operation id="3901" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl109_cast = zext i5 %p_shl109 to i8

]]></Node>
<StgValue><ssdm name="p_shl109_cast"/></StgValue>
</operation>

<operation id="3902" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_468 = sub i8 %p_shl108_cast, %p_shl109_cast

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="3903" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_622_cast = sext i8 %tmp_468 to i11

]]></Node>
<StgValue><ssdm name="tmp_622_cast"/></StgValue>
</operation>

<operation id="3904" st_id="338" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp33 = add i11 -872, %tmp_622_cast

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="3905" st_id="338" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_469 = add i11 %tmp33, %co103_cast

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="3906" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl110 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1012, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl110"/></StgValue>
</operation>

<operation id="3907" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl110_cast = zext i6 %p_shl110 to i7

]]></Node>
<StgValue><ssdm name="p_shl110_cast"/></StgValue>
</operation>

<operation id="3908" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl111 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1012, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl111"/></StgValue>
</operation>

<operation id="3909" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl111_cast = zext i4 %p_shl111 to i7

]]></Node>
<StgValue><ssdm name="p_shl111_cast"/></StgValue>
</operation>

<operation id="3910" st_id="338" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_470 = sub i7 %p_shl110_cast, %p_shl111_cast

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="3911" st_id="338" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_471 = add i7 %tmp_470, %tmp_604_cast

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="3912" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1017 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_471, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1017"/></StgValue>
</operation>

<operation id="3913" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1018 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_471, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1018"/></StgValue>
</operation>

<operation id="3914" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl392_cast = sext i11 %tmp_1018 to i13

]]></Node>
<StgValue><ssdm name="p_shl392_cast"/></StgValue>
</operation>

<operation id="3915" st_id="338" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1019 = sub i13 %tmp_1017, %p_shl392_cast

]]></Node>
<StgValue><ssdm name="tmp_1019"/></StgValue>
</operation>

<operation id="3916" st_id="338" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="exitcond187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1020 = add i13 %tmp_455_cast, %tmp_1019

]]></Node>
<StgValue><ssdm name="tmp_1020"/></StgValue>
</operation>

<operation id="3917" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp><literal name="exitcond187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="0" op_0_bw="0">
<![CDATA[
.preheader528.loopexit:0  br label %.preheader528

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="3918" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1013 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_469, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1013"/></StgValue>
</operation>

<operation id="3919" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl393_cast = zext i16 %tmp_1013 to i17

]]></Node>
<StgValue><ssdm name="p_shl393_cast"/></StgValue>
</operation>

<operation id="3920" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1014 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_469, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1014"/></StgValue>
</operation>

<operation id="3921" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl394_cast = zext i14 %tmp_1014 to i17

]]></Node>
<StgValue><ssdm name="p_shl394_cast"/></StgValue>
</operation>

<operation id="3922" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1015 = sub i17 %p_shl393_cast, %p_shl394_cast

]]></Node>
<StgValue><ssdm name="tmp_1015"/></StgValue>
</operation>

<operation id="3923" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1421_cast = sext i17 %tmp_1015 to i18

]]></Node>
<StgValue><ssdm name="tmp_1421_cast"/></StgValue>
</operation>

<operation id="3924" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1016 = add i18 %tmp_453_cast, %tmp_1421_cast

]]></Node>
<StgValue><ssdm name="tmp_1016"/></StgValue>
</operation>

<operation id="3925" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1422_cast = sext i18 %tmp_1016 to i64

]]></Node>
<StgValue><ssdm name="tmp_1422_cast"/></StgValue>
</operation>

<operation id="3926" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_19 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1422_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_19"/></StgValue>
</operation>

<operation id="3927" st_id="339" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_19 = load float* %shuffle_conv_1x1_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_19"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="3928" st_id="340" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_19 = load float* %shuffle_conv_1x1_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_19"/></StgValue>
</operation>

<operation id="3929" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1430_cast = sext i13 %tmp_1020 to i64

]]></Node>
<StgValue><ssdm name="tmp_1430_cast"/></StgValue>
</operation>

<operation id="3930" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_10 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1430_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_10"/></StgValue>
</operation>

<operation id="3931" st_id="340" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_19, float* %weights_48_48_1x1_ad_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3932" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader527

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="3933" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader526:0  %i86 = phi i5 [ %i_87, %.preheader526.loopexit ], [ 0, %.preheader526.preheader ]

]]></Node>
<StgValue><ssdm name="i86"/></StgValue>
</operation>

<operation id="3934" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="7" op_0_bw="5">
<![CDATA[
.preheader526:1  %i87_cast = zext i5 %i86 to i7

]]></Node>
<StgValue><ssdm name="i87_cast"/></StgValue>
</operation>

<operation id="3935" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="11" op_0_bw="5">
<![CDATA[
.preheader526:2  %i87_cast1 = zext i5 %i86 to i11

]]></Node>
<StgValue><ssdm name="i87_cast1"/></StgValue>
</operation>

<operation id="3936" st_id="341" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader526:3  %exitcond186 = icmp eq i5 %i86, -8

]]></Node>
<StgValue><ssdm name="exitcond186"/></StgValue>
</operation>

<operation id="3937" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader526:4  %empty_454 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="3938" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader526:5  %i_87 = add i5 %i86, 1

]]></Node>
<StgValue><ssdm name="i_87"/></StgValue>
</operation>

<operation id="3939" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader526:6  br i1 %exitcond186, label %114, label %.preheader525.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3940" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp><literal name="exitcond186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="0" op_0_bw="0">
<![CDATA[
.preheader525.preheader:0  br label %.preheader525

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3941" st_id="341" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp><literal name="exitcond186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="3942" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader525:0  %k23 = phi i2 [ %k_24, %113 ], [ 0, %.preheader525.preheader ]

]]></Node>
<StgValue><ssdm name="k23"/></StgValue>
</operation>

<operation id="3943" st_id="342" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader525:1  %exitcond185 = icmp eq i2 %k23, -2

]]></Node>
<StgValue><ssdm name="exitcond185"/></StgValue>
</operation>

<operation id="3944" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader525:2  %empty_455 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="3945" st_id="342" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader525:3  %k_24 = add i2 %k23, 1

]]></Node>
<StgValue><ssdm name="k_24"/></StgValue>
</operation>

<operation id="3946" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader525:4  br i1 %exitcond185, label %.preheader526.loopexit, label %113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3947" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1011 = trunc i2 %k23 to i1

]]></Node>
<StgValue><ssdm name="tmp_1011"/></StgValue>
</operation>

<operation id="3948" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl104 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1011, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl104"/></StgValue>
</operation>

<operation id="3949" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl104_cast = zext i6 %p_shl104 to i7

]]></Node>
<StgValue><ssdm name="p_shl104_cast"/></StgValue>
</operation>

<operation id="3950" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl105 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1011, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl105"/></StgValue>
</operation>

<operation id="3951" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl105_cast = zext i4 %p_shl105 to i7

]]></Node>
<StgValue><ssdm name="p_shl105_cast"/></StgValue>
</operation>

<operation id="3952" st_id="342" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_463 = sub i7 %p_shl104_cast, %p_shl105_cast

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="3953" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_606_cast = sext i7 %tmp_463 to i11

]]></Node>
<StgValue><ssdm name="tmp_606_cast"/></StgValue>
</operation>

<operation id="3954" st_id="342" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp34 = add i11 -920, %tmp_606_cast

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="3955" st_id="342" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_464 = add i11 %i87_cast1, %tmp34

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="3956" st_id="342" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="exitcond185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_466 = add i7 %tmp_463, %i87_cast

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="3957" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp><literal name="exitcond185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="0" op_0_bw="0">
<![CDATA[
.preheader526.loopexit:0  br label %.preheader526

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="3958" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_465 = zext i11 %tmp_464 to i64

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="3959" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_33 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_465

]]></Node>
<StgValue><ssdm name="bias_addr_33"/></StgValue>
</operation>

<operation id="3960" st_id="343" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_33 = load float* %bias_addr_33, align 4

]]></Node>
<StgValue><ssdm name="bias_load_33"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="3961" st_id="344" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_33 = load float* %bias_addr_33, align 4

]]></Node>
<StgValue><ssdm name="bias_load_33"/></StgValue>
</operation>

<operation id="3962" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_610_cast = sext i7 %tmp_466 to i32

]]></Node>
<StgValue><ssdm name="tmp_610_cast"/></StgValue>
</operation>

<operation id="3963" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_467 = zext i32 %tmp_610_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3964" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_16 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_467

]]></Node>
<StgValue><ssdm name="bias_48_addr_16"/></StgValue>
</operation>

<operation id="3965" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_33, float* %bias_48_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3966" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader525

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="3967" st_id="345" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3968" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit702

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="3969" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit702:0  %co104 = phi i6 [ 0, %114 ], [ %co_105, %.loopexit702.loopexit ]

]]></Node>
<StgValue><ssdm name="co104"/></StgValue>
</operation>

<operation id="3970" st_id="346" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit702:1  %exitcond184 = icmp eq i6 %co104, -16

]]></Node>
<StgValue><ssdm name="exitcond184"/></StgValue>
</operation>

<operation id="3971" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit702:2  %empty_456 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="3972" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit702:3  %co_105 = add i6 %co104, 1

]]></Node>
<StgValue><ssdm name="co_105"/></StgValue>
</operation>

<operation id="3973" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit702:4  br i1 %exitcond184, label %116, label %.preheader524.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3974" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader524.preheader:0  %tmp_1010 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co104, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1010"/></StgValue>
</operation>

<operation id="3975" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="10" op_0_bw="9">
<![CDATA[
.preheader524.preheader:1  %tmp_1414_cast = zext i9 %tmp_1010 to i10

]]></Node>
<StgValue><ssdm name="tmp_1414_cast"/></StgValue>
</operation>

<operation id="3976" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp><literal name="exitcond184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="0">
<![CDATA[
.preheader524.preheader:2  br label %.preheader524

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3977" st_id="346" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1069">
<or_exp><and_exp><literal name="exitcond184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_3_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="3978" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader524:0  %h69 = phi i4 [ 0, %.preheader524.preheader ], [ %h_70, %.preheader524.loopexit ]

]]></Node>
<StgValue><ssdm name="h69"/></StgValue>
</operation>

<operation id="3979" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader524:1  %exitcond183 = icmp eq i4 %h69, -8

]]></Node>
<StgValue><ssdm name="exitcond183"/></StgValue>
</operation>

<operation id="3980" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader524:2  %empty_457 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="3981" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader524:3  %h_70 = add i4 %h69, 1

]]></Node>
<StgValue><ssdm name="h_70"/></StgValue>
</operation>

<operation id="3982" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader524:4  br i1 %exitcond183, label %.loopexit702.loopexit, label %.preheader523.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3983" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="10" op_0_bw="4">
<![CDATA[
.preheader523.preheader:0  %tmp_473_cast = zext i4 %h69 to i10

]]></Node>
<StgValue><ssdm name="tmp_473_cast"/></StgValue>
</operation>

<operation id="3984" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader523.preheader:1  %tmp_1023 = add i10 %tmp_1414_cast, %tmp_473_cast

]]></Node>
<StgValue><ssdm name="tmp_1023"/></StgValue>
</operation>

<operation id="3985" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader523.preheader:2  %tmp_1024 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1023, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1024"/></StgValue>
</operation>

<operation id="3986" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="14" op_0_bw="13">
<![CDATA[
.preheader523.preheader:3  %tmp_1437_cast = zext i13 %tmp_1024 to i14

]]></Node>
<StgValue><ssdm name="tmp_1437_cast"/></StgValue>
</operation>

<operation id="3987" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="0">
<![CDATA[
.preheader523.preheader:4  br label %.preheader523

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3988" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1074">
<or_exp><and_exp><literal name="exitcond183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="0" op_0_bw="0">
<![CDATA[
.loopexit702.loopexit:0  br label %.loopexit702

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="3989" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader523:0  %w69 = phi i4 [ %w_70, %115 ], [ 0, %.preheader523.preheader ]

]]></Node>
<StgValue><ssdm name="w69"/></StgValue>
</operation>

<operation id="3990" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader523:1  %exitcond182 = icmp eq i4 %w69, -8

]]></Node>
<StgValue><ssdm name="exitcond182"/></StgValue>
</operation>

<operation id="3991" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader523:2  %empty_458 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="3992" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader523:3  %w_70 = add i4 %w69, 1

]]></Node>
<StgValue><ssdm name="w_70"/></StgValue>
</operation>

<operation id="3993" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader523:4  br i1 %exitcond182, label %.preheader524.loopexit, label %115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3994" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_477_cast = zext i4 %w69 to i14

]]></Node>
<StgValue><ssdm name="tmp_477_cast"/></StgValue>
</operation>

<operation id="3995" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_1028 = add i14 %tmp_1437_cast, %tmp_477_cast

]]></Node>
<StgValue><ssdm name="tmp_1028"/></StgValue>
</operation>

<operation id="3996" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_1446_cast = zext i14 %tmp_1028 to i64

]]></Node>
<StgValue><ssdm name="tmp_1446_cast"/></StgValue>
</operation>

<operation id="3997" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit1_2_outpu_2 = getelementptr [6144 x float]* @shuffleunit1_2_outpu, i64 0, i64 %tmp_1446_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu_2"/></StgValue>
</operation>

<operation id="3998" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp><literal name="exitcond182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_2_outpu_3 = load float* %shuffleunit1_2_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu_3"/></StgValue>
</operation>

<operation id="3999" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp><literal name="exitcond182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="0" op_0_bw="0">
<![CDATA[
.preheader524.loopexit:0  br label %.preheader524

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="4000" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_add_7 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1446_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_7"/></StgValue>
</operation>

<operation id="4001" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_2_outpu_3 = load float* %shuffleunit1_2_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_2_outpu_3"/></StgValue>
</operation>

<operation id="4002" st_id="349" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %shuffleunit1_2_outpu_3, float* %buffer0_1_48_8x8_add_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4003" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader523

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="4004" st_id="350" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_3_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4005" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit701

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="4006" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit701:0  %co106 = phi i6 [ 0, %116 ], [ %co_107, %.loopexit701.loopexit ]

]]></Node>
<StgValue><ssdm name="co106"/></StgValue>
</operation>

<operation id="4007" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="7" op_0_bw="6">
<![CDATA[
.loopexit701:1  %co106_cast = zext i6 %co106 to i7

]]></Node>
<StgValue><ssdm name="co106_cast"/></StgValue>
</operation>

<operation id="4008" st_id="351" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit701:2  %exitcond181 = icmp eq i6 %co106, -16

]]></Node>
<StgValue><ssdm name="exitcond181"/></StgValue>
</operation>

<operation id="4009" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit701:3  %empty_459 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="4010" st_id="351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit701:4  %co_107 = add i6 %co106, 1

]]></Node>
<StgValue><ssdm name="co_107"/></StgValue>
</operation>

<operation id="4011" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit701:5  br i1 %exitcond181, label %.preheader520.preheader, label %.preheader522.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4012" st_id="351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader522.preheader:0  %tmp_472 = add i7 %co106_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="4013" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader522.preheader:1  %tmp_1021 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_472, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1021"/></StgValue>
</operation>

<operation id="4014" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="11" op_0_bw="10">
<![CDATA[
.preheader522.preheader:2  %tmp_1432_cast = zext i10 %tmp_1021 to i11

]]></Node>
<StgValue><ssdm name="tmp_1432_cast"/></StgValue>
</operation>

<operation id="4015" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader522.preheader:3  %tmp_1022 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co106, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1022"/></StgValue>
</operation>

<operation id="4016" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="10" op_0_bw="9">
<![CDATA[
.preheader522.preheader:4  %tmp_1434_cast = zext i9 %tmp_1022 to i10

]]></Node>
<StgValue><ssdm name="tmp_1434_cast"/></StgValue>
</operation>

<operation id="4017" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="0" op_0_bw="0">
<![CDATA[
.preheader522.preheader:5  br label %.preheader522

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4018" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="0">
<![CDATA[
.preheader520.preheader:0  br label %.preheader520

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="4019" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader522:0  %h71 = phi i4 [ 0, %.preheader522.preheader ], [ %h_72, %.preheader522.loopexit ]

]]></Node>
<StgValue><ssdm name="h71"/></StgValue>
</operation>

<operation id="4020" st_id="352" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader522:1  %exitcond180 = icmp eq i4 %h71, -8

]]></Node>
<StgValue><ssdm name="exitcond180"/></StgValue>
</operation>

<operation id="4021" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader522:2  %empty_460 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>

<operation id="4022" st_id="352" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader522:3  %h_72 = add i4 %h71, 1

]]></Node>
<StgValue><ssdm name="h_72"/></StgValue>
</operation>

<operation id="4023" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader522:4  br i1 %exitcond180, label %.loopexit701.loopexit, label %.preheader521.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4024" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="10" op_0_bw="4">
<![CDATA[
.preheader521.preheader:0  %tmp_475_cast1 = zext i4 %h71 to i10

]]></Node>
<StgValue><ssdm name="tmp_475_cast1"/></StgValue>
</operation>

<operation id="4025" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="11" op_0_bw="4">
<![CDATA[
.preheader521.preheader:1  %tmp_475_cast = zext i4 %h71 to i11

]]></Node>
<StgValue><ssdm name="tmp_475_cast"/></StgValue>
</operation>

<operation id="4026" st_id="352" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader521.preheader:2  %tmp_1026 = add i11 %tmp_475_cast, %tmp_1432_cast

]]></Node>
<StgValue><ssdm name="tmp_1026"/></StgValue>
</operation>

<operation id="4027" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader521.preheader:3  %tmp_1442_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1026, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1442_cast"/></StgValue>
</operation>

<operation id="4028" st_id="352" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader521.preheader:4  %tmp_1027 = add i10 %tmp_475_cast1, %tmp_1434_cast

]]></Node>
<StgValue><ssdm name="tmp_1027"/></StgValue>
</operation>

<operation id="4029" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader521.preheader:5  %tmp_1445_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1027, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1445_cast"/></StgValue>
</operation>

<operation id="4030" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="exitcond180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="0" op_0_bw="0">
<![CDATA[
.preheader521.preheader:6  br label %.preheader521

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4031" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp><literal name="exitcond180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="0" op_0_bw="0">
<![CDATA[
.loopexit701.loopexit:0  br label %.loopexit701

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="4032" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader521:0  %w71 = phi i4 [ %w_72, %117 ], [ 0, %.preheader521.preheader ]

]]></Node>
<StgValue><ssdm name="w71"/></StgValue>
</operation>

<operation id="4033" st_id="353" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader521:1  %exitcond179 = icmp eq i4 %w71, -8

]]></Node>
<StgValue><ssdm name="exitcond179"/></StgValue>
</operation>

<operation id="4034" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader521:2  %empty_461 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>

<operation id="4035" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader521:3  %w_72 = add i4 %w71, 1

]]></Node>
<StgValue><ssdm name="w_72"/></StgValue>
</operation>

<operation id="4036" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader521:4  br i1 %exitcond179, label %.preheader522.loopexit, label %117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4037" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="13" op_0_bw="4">
<![CDATA[
:0  %tmp_481_cast1 = zext i4 %w71 to i13

]]></Node>
<StgValue><ssdm name="tmp_481_cast1"/></StgValue>
</operation>

<operation id="4038" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_481_cast = zext i4 %w71 to i14

]]></Node>
<StgValue><ssdm name="tmp_481_cast"/></StgValue>
</operation>

<operation id="4039" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1029 = add i14 %tmp_1442_cast, %tmp_481_cast

]]></Node>
<StgValue><ssdm name="tmp_1029"/></StgValue>
</operation>

<operation id="4040" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1447_cast = zext i14 %tmp_1029 to i64

]]></Node>
<StgValue><ssdm name="tmp_1447_cast"/></StgValue>
</operation>

<operation id="4041" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_3_outpu = getelementptr [6144 x float]* @shuffleunit1_3_outpu, i64 0, i64 %tmp_1447_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu"/></StgValue>
</operation>

<operation id="4042" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_1030 = add i13 %tmp_1445_cast, %tmp_481_cast1

]]></Node>
<StgValue><ssdm name="tmp_1030"/></StgValue>
</operation>

<operation id="4043" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_3_outpu_1 = load float* %shuffleunit1_3_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu_1"/></StgValue>
</operation>

<operation id="4044" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp><literal name="exitcond179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="0" op_0_bw="0">
<![CDATA[
.preheader522.loopexit:0  br label %.preheader522

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="4045" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_1448_cast = zext i13 %tmp_1030 to i64

]]></Node>
<StgValue><ssdm name="tmp_1448_cast"/></StgValue>
</operation>

<operation id="4046" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_add_8 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1448_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_8"/></StgValue>
</operation>

<operation id="4047" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_3_outpu_1 = load float* %shuffleunit1_3_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu_1"/></StgValue>
</operation>

<operation id="4048" st_id="354" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %shuffleunit1_3_outpu_1, float* %buffer0_1_48_8x8_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4049" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader521

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="4050" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader520:0  %co108 = phi i5 [ %co_109, %.preheader520.loopexit ], [ 0, %.preheader520.preheader ]

]]></Node>
<StgValue><ssdm name="co108"/></StgValue>
</operation>

<operation id="4051" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="11" op_0_bw="5">
<![CDATA[
.preheader520:1  %co108_cast = zext i5 %co108 to i11

]]></Node>
<StgValue><ssdm name="co108_cast"/></StgValue>
</operation>

<operation id="4052" st_id="355" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader520:2  %exitcond178 = icmp eq i5 %co108, -8

]]></Node>
<StgValue><ssdm name="exitcond178"/></StgValue>
</operation>

<operation id="4053" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader520:3  %empty_462 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="4054" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader520:4  %co_109 = add i5 %co108, 1

]]></Node>
<StgValue><ssdm name="co_109"/></StgValue>
</operation>

<operation id="4055" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader520:5  br i1 %exitcond178, label %.preheader517.preheader, label %.preheader519.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4056" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="1" op_0_bw="5">
<![CDATA[
.preheader519.preheader:0  %tmp_1025 = trunc i5 %co108 to i1

]]></Node>
<StgValue><ssdm name="tmp_1025"/></StgValue>
</operation>

<operation id="4057" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader519.preheader:1  %p_shl112 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1025, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl112"/></StgValue>
</operation>

<operation id="4058" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="7" op_0_bw="6">
<![CDATA[
.preheader519.preheader:2  %p_shl112_cast = zext i6 %p_shl112 to i7

]]></Node>
<StgValue><ssdm name="p_shl112_cast"/></StgValue>
</operation>

<operation id="4059" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader519.preheader:3  %p_shl113 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1025, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl113"/></StgValue>
</operation>

<operation id="4060" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="7" op_0_bw="4">
<![CDATA[
.preheader519.preheader:4  %p_shl113_cast = zext i4 %p_shl113 to i7

]]></Node>
<StgValue><ssdm name="p_shl113_cast"/></StgValue>
</operation>

<operation id="4061" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader519.preheader:5  %tmp_474 = sub i7 %p_shl112_cast, %p_shl113_cast

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="4062" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader519.preheader:6  %p_lshr_f11_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co108, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f11_cast"/></StgValue>
</operation>

<operation id="4063" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="7" op_0_bw="4">
<![CDATA[
.preheader519.preheader:7  %tmp_634_cast = zext i4 %p_lshr_f11_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_634_cast"/></StgValue>
</operation>

<operation id="4064" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="0" op_0_bw="0">
<![CDATA[
.preheader519.preheader:8  br label %.preheader519

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4065" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1102">
<or_exp><and_exp><literal name="exitcond178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="0" op_0_bw="0">
<![CDATA[
.preheader517.preheader:0  br label %.preheader517

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="4066" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader519:0  %ci48 = phi i5 [ 0, %.preheader519.preheader ], [ %ci_49, %.preheader519.loopexit ]

]]></Node>
<StgValue><ssdm name="ci48"/></StgValue>
</operation>

<operation id="4067" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="7" op_0_bw="5">
<![CDATA[
.preheader519:1  %ci48_cast = zext i5 %ci48 to i7

]]></Node>
<StgValue><ssdm name="ci48_cast"/></StgValue>
</operation>

<operation id="4068" st_id="356" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader519:2  %exitcond177 = icmp eq i5 %ci48, -8

]]></Node>
<StgValue><ssdm name="exitcond177"/></StgValue>
</operation>

<operation id="4069" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader519:3  %empty_463 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="4070" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader519:4  %ci_49 = add i5 %ci48, 1

]]></Node>
<StgValue><ssdm name="ci_49"/></StgValue>
</operation>

<operation id="4071" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader519:5  br i1 %exitcond177, label %.preheader520.loopexit, label %.preheader518.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4072" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="18" op_0_bw="5">
<![CDATA[
.preheader518.preheader:0  %tmp_478_cast1 = zext i5 %ci48 to i18

]]></Node>
<StgValue><ssdm name="tmp_478_cast1"/></StgValue>
</operation>

<operation id="4073" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader518.preheader:1  %tmp_479 = add i7 %tmp_474, %ci48_cast

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="4074" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="13" op_0_bw="7">
<![CDATA[
.preheader518.preheader:2  %tmp_480_cast1 = sext i7 %tmp_479 to i13

]]></Node>
<StgValue><ssdm name="tmp_480_cast1"/></StgValue>
</operation>

<operation id="4075" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="0" op_0_bw="0">
<![CDATA[
.preheader518.preheader:3  br label %.preheader518

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4076" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1107">
<or_exp><and_exp><literal name="exitcond177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="0" op_0_bw="0">
<![CDATA[
.preheader520.loopexit:0  br label %.preheader520

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="4077" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader518:0  %i94 = phi i3 [ %i_95, %118 ], [ 0, %.preheader518.preheader ]

]]></Node>
<StgValue><ssdm name="i94"/></StgValue>
</operation>

<operation id="4078" st_id="357" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader518:1  %exitcond176 = icmp eq i3 %i94, -4

]]></Node>
<StgValue><ssdm name="exitcond176"/></StgValue>
</operation>

<operation id="4079" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader518:2  %empty_464 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>

<operation id="4080" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader518:3  %i_95 = add i3 %i94, 1

]]></Node>
<StgValue><ssdm name="i_95"/></StgValue>
</operation>

<operation id="4081" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader518:4  br i1 %exitcond176, label %.preheader519.loopexit, label %118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4082" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1032 = trunc i3 %i94 to i2

]]></Node>
<StgValue><ssdm name="tmp_1032"/></StgValue>
</operation>

<operation id="4083" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl116 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1032, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl116"/></StgValue>
</operation>

<operation id="4084" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl116_cast = zext i7 %p_shl116 to i8

]]></Node>
<StgValue><ssdm name="p_shl116_cast"/></StgValue>
</operation>

<operation id="4085" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl117 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1032, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl117"/></StgValue>
</operation>

<operation id="4086" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl117_cast = zext i5 %p_shl117 to i8

]]></Node>
<StgValue><ssdm name="p_shl117_cast"/></StgValue>
</operation>

<operation id="4087" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_491 = sub i8 %p_shl116_cast, %p_shl117_cast

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="4088" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_649_cast = sext i8 %tmp_491 to i11

]]></Node>
<StgValue><ssdm name="tmp_649_cast"/></StgValue>
</operation>

<operation id="4089" st_id="357" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp35 = add i11 -776, %tmp_649_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="4090" st_id="357" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_492 = add i11 %tmp35, %co108_cast

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="4091" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl118 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1032, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl118"/></StgValue>
</operation>

<operation id="4092" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl118_cast = zext i6 %p_shl118 to i7

]]></Node>
<StgValue><ssdm name="p_shl118_cast"/></StgValue>
</operation>

<operation id="4093" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl119 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1032, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl119"/></StgValue>
</operation>

<operation id="4094" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl119_cast = zext i4 %p_shl119 to i7

]]></Node>
<StgValue><ssdm name="p_shl119_cast"/></StgValue>
</operation>

<operation id="4095" st_id="357" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_493 = sub i7 %p_shl118_cast, %p_shl119_cast

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="4096" st_id="357" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_494 = add i7 %tmp_493, %tmp_634_cast

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="4097" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1037 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_494, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1037"/></StgValue>
</operation>

<operation id="4098" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1038 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_494, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1038"/></StgValue>
</operation>

<operation id="4099" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl396_cast = sext i11 %tmp_1038 to i13

]]></Node>
<StgValue><ssdm name="p_shl396_cast"/></StgValue>
</operation>

<operation id="4100" st_id="357" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3880" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1039 = sub i13 %tmp_1037, %p_shl396_cast

]]></Node>
<StgValue><ssdm name="tmp_1039"/></StgValue>
</operation>

<operation id="4101" st_id="357" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1040 = add i13 %tmp_480_cast1, %tmp_1039

]]></Node>
<StgValue><ssdm name="tmp_1040"/></StgValue>
</operation>

<operation id="4102" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1112">
<or_exp><and_exp><literal name="exitcond176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="0">
<![CDATA[
.preheader519.loopexit:0  br label %.preheader519

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="4103" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1033 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_492, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1033"/></StgValue>
</operation>

<operation id="4104" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl397_cast = zext i16 %tmp_1033 to i17

]]></Node>
<StgValue><ssdm name="p_shl397_cast"/></StgValue>
</operation>

<operation id="4105" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1034 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_492, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1034"/></StgValue>
</operation>

<operation id="4106" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl398_cast = zext i14 %tmp_1034 to i17

]]></Node>
<StgValue><ssdm name="p_shl398_cast"/></StgValue>
</operation>

<operation id="4107" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1035 = sub i17 %p_shl397_cast, %p_shl398_cast

]]></Node>
<StgValue><ssdm name="tmp_1035"/></StgValue>
</operation>

<operation id="4108" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1455_cast = sext i17 %tmp_1035 to i18

]]></Node>
<StgValue><ssdm name="tmp_1455_cast"/></StgValue>
</operation>

<operation id="4109" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1036 = add i18 %tmp_478_cast1, %tmp_1455_cast

]]></Node>
<StgValue><ssdm name="tmp_1036"/></StgValue>
</operation>

<operation id="4110" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1456_cast = sext i18 %tmp_1036 to i64

]]></Node>
<StgValue><ssdm name="tmp_1456_cast"/></StgValue>
</operation>

<operation id="4111" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_20 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1456_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_20"/></StgValue>
</operation>

<operation id="4112" st_id="358" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_20 = load float* %shuffle_conv_1x1_add_20, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_20"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="4113" st_id="359" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_20 = load float* %shuffle_conv_1x1_add_20, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_20"/></StgValue>
</operation>

<operation id="4114" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1464_cast = sext i13 %tmp_1040 to i64

]]></Node>
<StgValue><ssdm name="tmp_1464_cast"/></StgValue>
</operation>

<operation id="4115" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_11 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1464_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_11"/></StgValue>
</operation>

<operation id="4116" st_id="359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_20, float* %weights_48_48_1x1_ad_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4117" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader518

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="4118" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader517:0  %i92 = phi i5 [ %i_93, %.preheader517.loopexit ], [ 0, %.preheader517.preheader ]

]]></Node>
<StgValue><ssdm name="i92"/></StgValue>
</operation>

<operation id="4119" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="7" op_0_bw="5">
<![CDATA[
.preheader517:1  %i93_cast = zext i5 %i92 to i7

]]></Node>
<StgValue><ssdm name="i93_cast"/></StgValue>
</operation>

<operation id="4120" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="11" op_0_bw="5">
<![CDATA[
.preheader517:2  %i93_cast1 = zext i5 %i92 to i11

]]></Node>
<StgValue><ssdm name="i93_cast1"/></StgValue>
</operation>

<operation id="4121" st_id="360" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader517:3  %exitcond175 = icmp eq i5 %i92, -8

]]></Node>
<StgValue><ssdm name="exitcond175"/></StgValue>
</operation>

<operation id="4122" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader517:4  %empty_465 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>

<operation id="4123" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader517:5  %i_93 = add i5 %i92, 1

]]></Node>
<StgValue><ssdm name="i_93"/></StgValue>
</operation>

<operation id="4124" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader517:6  br i1 %exitcond175, label %120, label %.preheader516.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4125" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp><literal name="exitcond175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="0" op_0_bw="0">
<![CDATA[
.preheader516.preheader:0  br label %.preheader516

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4126" st_id="360" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp><literal name="exitcond175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="4127" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader516:0  %k25 = phi i2 [ %k_26, %119 ], [ 0, %.preheader516.preheader ]

]]></Node>
<StgValue><ssdm name="k25"/></StgValue>
</operation>

<operation id="4128" st_id="361" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader516:1  %exitcond174 = icmp eq i2 %k25, -2

]]></Node>
<StgValue><ssdm name="exitcond174"/></StgValue>
</operation>

<operation id="4129" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader516:2  %empty_466 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>

<operation id="4130" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader516:3  %k_26 = add i2 %k25, 1

]]></Node>
<StgValue><ssdm name="k_26"/></StgValue>
</operation>

<operation id="4131" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader516:4  br i1 %exitcond174, label %.preheader517.loopexit, label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4132" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1031 = trunc i2 %k25 to i1

]]></Node>
<StgValue><ssdm name="tmp_1031"/></StgValue>
</operation>

<operation id="4133" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl114 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1031, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl114"/></StgValue>
</operation>

<operation id="4134" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl114_cast = zext i6 %p_shl114 to i7

]]></Node>
<StgValue><ssdm name="p_shl114_cast"/></StgValue>
</operation>

<operation id="4135" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl115 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1031, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl115"/></StgValue>
</operation>

<operation id="4136" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl115_cast = zext i4 %p_shl115 to i7

]]></Node>
<StgValue><ssdm name="p_shl115_cast"/></StgValue>
</operation>

<operation id="4137" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_482 = sub i7 %p_shl114_cast, %p_shl115_cast

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="4138" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_638_cast = sext i7 %tmp_482 to i11

]]></Node>
<StgValue><ssdm name="tmp_638_cast"/></StgValue>
</operation>

<operation id="4139" st_id="361" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp36 = add i11 -872, %tmp_638_cast

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="4140" st_id="361" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_483 = add i11 %i93_cast1, %tmp36

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="4141" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_486 = add i7 %tmp_482, %i93_cast

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="4142" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp><literal name="exitcond174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="0" op_0_bw="0">
<![CDATA[
.preheader517.loopexit:0  br label %.preheader517

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="4143" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_485 = zext i11 %tmp_483 to i64

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="4144" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_34 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_485

]]></Node>
<StgValue><ssdm name="bias_addr_34"/></StgValue>
</operation>

<operation id="4145" st_id="362" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_34 = load float* %bias_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bias_load_34"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="4146" st_id="363" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_34 = load float* %bias_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bias_load_34"/></StgValue>
</operation>

<operation id="4147" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_642_cast = sext i7 %tmp_486 to i32

]]></Node>
<StgValue><ssdm name="tmp_642_cast"/></StgValue>
</operation>

<operation id="4148" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_488 = zext i32 %tmp_642_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="4149" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_17 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_488

]]></Node>
<StgValue><ssdm name="bias_48_addr_17"/></StgValue>
</operation>

<operation id="4150" st_id="363" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_34, float* %bias_48_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4151" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader516

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="4152" st_id="364" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4153" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit700

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="4154" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit700:0  %co110 = phi i5 [ 0, %120 ], [ %co_111, %.loopexit700.loopexit ]

]]></Node>
<StgValue><ssdm name="co110"/></StgValue>
</operation>

<operation id="4155" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="7" op_0_bw="5">
<![CDATA[
.loopexit700:1  %co111_cast = zext i5 %co110 to i7

]]></Node>
<StgValue><ssdm name="co111_cast"/></StgValue>
</operation>

<operation id="4156" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="8" op_0_bw="5">
<![CDATA[
.loopexit700:2  %co111_cast424_cast = zext i5 %co110 to i8

]]></Node>
<StgValue><ssdm name="co111_cast424_cast"/></StgValue>
</operation>

<operation id="4157" st_id="365" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit700:3  %exitcond173 = icmp eq i5 %co110, -8

]]></Node>
<StgValue><ssdm name="exitcond173"/></StgValue>
</operation>

<operation id="4158" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit700:4  %empty_467 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>

<operation id="4159" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit700:5  %co_111 = add i5 %co110, 1

]]></Node>
<StgValue><ssdm name="co_111"/></StgValue>
</operation>

<operation id="4160" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit700:6  br i1 %exitcond173, label %.preheader512.preheader, label %.preheader515.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4161" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp><literal name="exitcond173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="0" op_0_bw="0">
<![CDATA[
.preheader515.preheader:0  br label %.preheader515

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4162" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1132">
<or_exp><and_exp><literal name="exitcond173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="0" op_0_bw="0">
<![CDATA[
.preheader512.preheader:0  br label %.preheader512

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="4163" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader515:0  %w73 = phi i2 [ %w_74, %.preheader515.loopexit ], [ 0, %.preheader515.preheader ]

]]></Node>
<StgValue><ssdm name="w73"/></StgValue>
</operation>

<operation id="4164" st_id="366" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader515:1  %exitcond172 = icmp eq i2 %w73, -1

]]></Node>
<StgValue><ssdm name="exitcond172"/></StgValue>
</operation>

<operation id="4165" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader515:2  %empty_468 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>

<operation id="4166" st_id="366" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader515:3  %w_74 = add i2 %w73, 1

]]></Node>
<StgValue><ssdm name="w_74"/></StgValue>
</operation>

<operation id="4167" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader515:4  br i1 %exitcond172, label %.loopexit700.loopexit, label %.preheader514.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4168" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1135">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="36" op_0_bw="2">
<![CDATA[
.preheader514.preheader:0  %tmp_495_cast1 = zext i2 %w73 to i36

]]></Node>
<StgValue><ssdm name="tmp_495_cast1"/></StgValue>
</operation>

<operation id="4169" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1135">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="12" op_0_bw="2">
<![CDATA[
.preheader514.preheader:1  %tmp_495_cast2 = zext i2 %w73 to i12

]]></Node>
<StgValue><ssdm name="tmp_495_cast2"/></StgValue>
</operation>

<operation id="4170" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1135">
<or_exp><and_exp><literal name="exitcond172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="0" op_0_bw="0">
<![CDATA[
.preheader514.preheader:2  br label %.preheader514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4171" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp><literal name="exitcond172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="0" op_0_bw="0">
<![CDATA[
.loopexit700.loopexit:0  br label %.loopexit700

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="4172" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader514:0  %h73 = phi i2 [ 0, %.preheader514.preheader ], [ %h_74, %.preheader514.loopexit ]

]]></Node>
<StgValue><ssdm name="h73"/></StgValue>
</operation>

<operation id="4173" st_id="367" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader514:1  %exitcond171 = icmp eq i2 %h73, -1

]]></Node>
<StgValue><ssdm name="exitcond171"/></StgValue>
</operation>

<operation id="4174" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader514:2  %empty_469 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>

<operation id="4175" st_id="367" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader514:3  %h_74 = add i2 %h73, 1

]]></Node>
<StgValue><ssdm name="h_74"/></StgValue>
</operation>

<operation id="4176" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader514:4  br i1 %exitcond171, label %.preheader515.loopexit, label %.preheader513.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4177" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1140">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="10" op_0_bw="2">
<![CDATA[
.preheader513.preheader:0  %tmp_502_cast1 = zext i2 %h73 to i10

]]></Node>
<StgValue><ssdm name="tmp_502_cast1"/></StgValue>
</operation>

<operation id="4178" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1140">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="15" op_0_bw="2">
<![CDATA[
.preheader513.preheader:1  %tmp_502_cast2 = zext i2 %h73 to i15

]]></Node>
<StgValue><ssdm name="tmp_502_cast2"/></StgValue>
</operation>

<operation id="4179" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1140">
<or_exp><and_exp><literal name="exitcond171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="0" op_0_bw="0">
<![CDATA[
.preheader513.preheader:2  br label %.preheader513

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4180" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp><literal name="exitcond171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="0">
<![CDATA[
.preheader515.loopexit:0  br label %.preheader515

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="4181" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader513:0  %i100 = phi i2 [ %i_101, %121 ], [ 0, %.preheader513.preheader ]

]]></Node>
<StgValue><ssdm name="i100"/></StgValue>
</operation>

<operation id="4182" st_id="368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader513:1  %exitcond170 = icmp eq i2 %i100, -2

]]></Node>
<StgValue><ssdm name="exitcond170"/></StgValue>
</operation>

<operation id="4183" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader513:2  %empty_470 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>

<operation id="4184" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader513:3  %i_101 = add i2 %i100, 1

]]></Node>
<StgValue><ssdm name="i_101"/></StgValue>
</operation>

<operation id="4185" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader513:4  br i1 %exitcond170, label %.preheader514.loopexit, label %121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4186" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1043 = trunc i2 %i100 to i1

]]></Node>
<StgValue><ssdm name="tmp_1043"/></StgValue>
</operation>

<operation id="4187" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl126 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1043, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl126"/></StgValue>
</operation>

<operation id="4188" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl126_cast = zext i6 %p_shl126 to i7

]]></Node>
<StgValue><ssdm name="p_shl126_cast"/></StgValue>
</operation>

<operation id="4189" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl127 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1043, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl127"/></StgValue>
</operation>

<operation id="4190" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl127_cast = zext i4 %p_shl127 to i7

]]></Node>
<StgValue><ssdm name="p_shl127_cast"/></StgValue>
</operation>

<operation id="4191" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_507 = sub i7 %p_shl126_cast, %p_shl127_cast

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="4192" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_675_cast_cast = sext i7 %tmp_507 to i8

]]></Node>
<StgValue><ssdm name="tmp_675_cast_cast"/></StgValue>
</operation>

<operation id="4193" st_id="368" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp37 = add i8 -104, %tmp_675_cast_cast

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="4194" st_id="368" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_508 = add i8 %tmp37, %co111_cast424_cast

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="4195" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1145">
<or_exp><and_exp><literal name="exitcond170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_511 = add i7 %co111_cast, %tmp_507

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="4196" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1147">
<or_exp><and_exp><literal name="exitcond170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="0" op_0_bw="0">
<![CDATA[
.preheader514.loopexit:0  br label %.preheader514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="4197" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_677_cast = sext i8 %tmp_508 to i9

]]></Node>
<StgValue><ssdm name="tmp_677_cast"/></StgValue>
</operation>

<operation id="4198" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="12" op_0_bw="9">
<![CDATA[
:10  %tmp_510_cast = zext i9 %tmp_677_cast to i12

]]></Node>
<StgValue><ssdm name="tmp_510_cast"/></StgValue>
</operation>

<operation id="4199" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:11  %tmp_1044 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_508, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1044"/></StgValue>
</operation>

<operation id="4200" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="11" op_0_bw="10">
<![CDATA[
:12  %tmp_1045 = sext i10 %tmp_1044 to i11

]]></Node>
<StgValue><ssdm name="tmp_1045"/></StgValue>
</operation>

<operation id="4201" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="12" op_0_bw="11">
<![CDATA[
:13  %p_shl402_cast = zext i11 %tmp_1045 to i12

]]></Node>
<StgValue><ssdm name="p_shl402_cast"/></StgValue>
</operation>

<operation id="4202" st_id="369" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %tmp_1046 = sub i12 %p_shl402_cast, %tmp_510_cast

]]></Node>
<StgValue><ssdm name="tmp_1046"/></StgValue>
</operation>

<operation id="4203" st_id="369" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %tmp_1047 = add i12 %tmp_495_cast2, %tmp_1046

]]></Node>
<StgValue><ssdm name="tmp_1047"/></StgValue>
</operation>

<operation id="4204" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="15" op_0_bw="12">
<![CDATA[
:16  %tmp_1474_cast = sext i12 %tmp_1047 to i15

]]></Node>
<StgValue><ssdm name="tmp_1474_cast"/></StgValue>
</operation>

<operation id="4205" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:17  %tmp_1048 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_1047, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1048"/></StgValue>
</operation>

<operation id="4206" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="15" op_0_bw="14">
<![CDATA[
:18  %p_shl401_cast = sext i14 %tmp_1048 to i15

]]></Node>
<StgValue><ssdm name="p_shl401_cast"/></StgValue>
</operation>

<operation id="4207" st_id="369" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_1049 = sub i15 %p_shl401_cast, %tmp_1474_cast

]]></Node>
<StgValue><ssdm name="tmp_1049"/></StgValue>
</operation>

<operation id="4208" st_id="369" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp_1050 = add i15 %tmp_502_cast2, %tmp_1049

]]></Node>
<StgValue><ssdm name="tmp_1050"/></StgValue>
</operation>

<operation id="4209" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="7">
<![CDATA[
:25  %tmp_679_cast = sext i7 %tmp_511 to i32

]]></Node>
<StgValue><ssdm name="tmp_679_cast"/></StgValue>
</operation>

<operation id="4210" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="35" op_0_bw="32">
<![CDATA[
:26  %tmp_512_cast = zext i32 %tmp_679_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_512_cast"/></StgValue>
</operation>

<operation id="4211" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:27  %tmp_1051 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_511, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1051"/></StgValue>
</operation>

<operation id="4212" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="34" op_0_bw="9">
<![CDATA[
:28  %tmp_1052 = sext i9 %tmp_1051 to i34

]]></Node>
<StgValue><ssdm name="tmp_1052"/></StgValue>
</operation>

<operation id="4213" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="35" op_0_bw="34">
<![CDATA[
:29  %p_shl400_cast = zext i34 %tmp_1052 to i35

]]></Node>
<StgValue><ssdm name="p_shl400_cast"/></StgValue>
</operation>

<operation id="4214" st_id="369" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:30  %tmp_1053 = sub i35 %p_shl400_cast, %tmp_512_cast

]]></Node>
<StgValue><ssdm name="tmp_1053"/></StgValue>
</operation>

<operation id="4215" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="36" op_0_bw="35">
<![CDATA[
:31  %tmp_1480_cast = sext i35 %tmp_1053 to i36

]]></Node>
<StgValue><ssdm name="tmp_1480_cast"/></StgValue>
</operation>

<operation id="4216" st_id="369" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:32  %tmp_1054 = add i36 %tmp_495_cast1, %tmp_1480_cast

]]></Node>
<StgValue><ssdm name="tmp_1054"/></StgValue>
</operation>

<operation id="4217" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="10" op_0_bw="36">
<![CDATA[
:33  %tmp_1055 = trunc i36 %tmp_1054 to i10

]]></Node>
<StgValue><ssdm name="tmp_1055"/></StgValue>
</operation>

<operation id="4218" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="8" op_0_bw="36">
<![CDATA[
:34  %tmp_1056 = trunc i36 %tmp_1054 to i8

]]></Node>
<StgValue><ssdm name="tmp_1056"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="4219" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="64" op_0_bw="15">
<![CDATA[
:21  %tmp_1477_cast = zext i15 %tmp_1050 to i64

]]></Node>
<StgValue><ssdm name="tmp_1477_cast"/></StgValue>
</operation>

<operation id="4220" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %shuffle_conv_3x3_add_11 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1477_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_11"/></StgValue>
</operation>

<operation id="4221" st_id="370" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="32" op_0_bw="14">
<![CDATA[
:23  %shuffle_conv_3x3_loa_11 = load float* %shuffle_conv_3x3_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_11"/></StgValue>
</operation>

<operation id="4222" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:35  %p_shl399_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1056, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl399_cast"/></StgValue>
</operation>

<operation id="4223" st_id="370" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_1057 = sub i10 %p_shl399_cast, %tmp_1055

]]></Node>
<StgValue><ssdm name="tmp_1057"/></StgValue>
</operation>

<operation id="4224" st_id="370" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:37  %tmp_1058 = add i10 %tmp_502_cast1, %tmp_1057

]]></Node>
<StgValue><ssdm name="tmp_1058"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="4225" st_id="371" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="32" op_0_bw="14">
<![CDATA[
:23  %shuffle_conv_3x3_loa_11 = load float* %shuffle_conv_3x3_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_11"/></StgValue>
</operation>

<operation id="4226" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="64" op_0_bw="10">
<![CDATA[
:38  %tmp_1484_cast = zext i10 %tmp_1058 to i64

]]></Node>
<StgValue><ssdm name="tmp_1484_cast"/></StgValue>
</operation>

<operation id="4227" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %weights_48_1_3x3_add_6 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1484_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_6"/></StgValue>
</operation>

<operation id="4228" st_id="371" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:40  store float %shuffle_conv_3x3_loa_11, float* %weights_48_1_3x3_add_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4229" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %.preheader513

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="4230" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader512:0  %i96 = phi i5 [ %i_97, %.preheader512.loopexit ], [ 0, %.preheader512.preheader ]

]]></Node>
<StgValue><ssdm name="i96"/></StgValue>
</operation>

<operation id="4231" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="7" op_0_bw="5">
<![CDATA[
.preheader512:1  %i97_cast = zext i5 %i96 to i7

]]></Node>
<StgValue><ssdm name="i97_cast"/></StgValue>
</operation>

<operation id="4232" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="11" op_0_bw="5">
<![CDATA[
.preheader512:2  %i97_cast1 = zext i5 %i96 to i11

]]></Node>
<StgValue><ssdm name="i97_cast1"/></StgValue>
</operation>

<operation id="4233" st_id="372" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader512:3  %exitcond169 = icmp eq i5 %i96, -8

]]></Node>
<StgValue><ssdm name="exitcond169"/></StgValue>
</operation>

<operation id="4234" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader512:4  %empty_471 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>

<operation id="4235" st_id="372" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader512:5  %i_97 = add i5 %i96, 1

]]></Node>
<StgValue><ssdm name="i_97"/></StgValue>
</operation>

<operation id="4236" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader512:6  br i1 %exitcond169, label %123, label %.preheader511.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4237" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp><literal name="exitcond169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="0" op_0_bw="0">
<![CDATA[
.preheader511.preheader:0  br label %.preheader511

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4238" st_id="372" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1155">
<or_exp><and_exp><literal name="exitcond169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="4239" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader511:0  %k27 = phi i2 [ %k_28, %122 ], [ 0, %.preheader511.preheader ]

]]></Node>
<StgValue><ssdm name="k27"/></StgValue>
</operation>

<operation id="4240" st_id="373" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader511:1  %exitcond168 = icmp eq i2 %k27, -2

]]></Node>
<StgValue><ssdm name="exitcond168"/></StgValue>
</operation>

<operation id="4241" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader511:2  %empty_472 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>

<operation id="4242" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader511:3  %k_28 = add i2 %k27, 1

]]></Node>
<StgValue><ssdm name="k_28"/></StgValue>
</operation>

<operation id="4243" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader511:4  br i1 %exitcond168, label %.preheader512.loopexit, label %122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4244" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1042 = trunc i2 %k27 to i1

]]></Node>
<StgValue><ssdm name="tmp_1042"/></StgValue>
</operation>

<operation id="4245" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl120 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1042, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl120"/></StgValue>
</operation>

<operation id="4246" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl120_cast = zext i6 %p_shl120 to i7

]]></Node>
<StgValue><ssdm name="p_shl120_cast"/></StgValue>
</operation>

<operation id="4247" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl121 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1042, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl121"/></StgValue>
</operation>

<operation id="4248" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl121_cast = zext i4 %p_shl121 to i7

]]></Node>
<StgValue><ssdm name="p_shl121_cast"/></StgValue>
</operation>

<operation id="4249" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_497 = sub i7 %p_shl120_cast, %p_shl121_cast

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="4250" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_656_cast = sext i7 %tmp_497 to i11

]]></Node>
<StgValue><ssdm name="tmp_656_cast"/></StgValue>
</operation>

<operation id="4251" st_id="373" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp38 = add i11 -824, %tmp_656_cast

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="4252" st_id="373" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_498 = add i11 %i97_cast1, %tmp38

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="4253" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="exitcond168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4048" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_500 = add i7 %tmp_497, %i97_cast

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="4254" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp><literal name="exitcond168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="0" op_0_bw="0">
<![CDATA[
.preheader512.loopexit:0  br label %.preheader512

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="4255" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_499 = zext i11 %tmp_498 to i64

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="4256" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_35 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_499

]]></Node>
<StgValue><ssdm name="bias_addr_35"/></StgValue>
</operation>

<operation id="4257" st_id="374" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_35 = load float* %bias_addr_35, align 4

]]></Node>
<StgValue><ssdm name="bias_load_35"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="4258" st_id="375" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_35 = load float* %bias_addr_35, align 4

]]></Node>
<StgValue><ssdm name="bias_load_35"/></StgValue>
</operation>

<operation id="4259" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_660_cast = sext i7 %tmp_500 to i32

]]></Node>
<StgValue><ssdm name="tmp_660_cast"/></StgValue>
</operation>

<operation id="4260" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_501 = zext i32 %tmp_660_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="4261" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_18 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_501

]]></Node>
<StgValue><ssdm name="bias_48_addr_18"/></StgValue>
</operation>

<operation id="4262" st_id="375" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_35, float* %bias_48_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4263" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader511

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="4264" st_id="376" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4265" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit699

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="4266" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit699:0  %co112 = phi i5 [ 0, %123 ], [ %co_113, %.loopexit699.loopexit ]

]]></Node>
<StgValue><ssdm name="co112"/></StgValue>
</operation>

<operation id="4267" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="11" op_0_bw="5">
<![CDATA[
.loopexit699:1  %co113_cast = zext i5 %co112 to i11

]]></Node>
<StgValue><ssdm name="co113_cast"/></StgValue>
</operation>

<operation id="4268" st_id="377" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit699:2  %exitcond167 = icmp eq i5 %co112, -8

]]></Node>
<StgValue><ssdm name="exitcond167"/></StgValue>
</operation>

<operation id="4269" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit699:3  %empty_473 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="4270" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit699:4  %co_113 = add i5 %co112, 1

]]></Node>
<StgValue><ssdm name="co_113"/></StgValue>
</operation>

<operation id="4271" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit699:5  br i1 %exitcond167, label %.preheader508.preheader, label %.preheader510.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4272" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="1" op_0_bw="5">
<![CDATA[
.preheader510.preheader:0  %tmp_1041 = trunc i5 %co112 to i1

]]></Node>
<StgValue><ssdm name="tmp_1041"/></StgValue>
</operation>

<operation id="4273" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader510.preheader:1  %p_shl122 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1041, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl122"/></StgValue>
</operation>

<operation id="4274" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="7" op_0_bw="6">
<![CDATA[
.preheader510.preheader:2  %p_shl122_cast = zext i6 %p_shl122 to i7

]]></Node>
<StgValue><ssdm name="p_shl122_cast"/></StgValue>
</operation>

<operation id="4275" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader510.preheader:3  %p_shl123 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1041, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl123"/></StgValue>
</operation>

<operation id="4276" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="7" op_0_bw="4">
<![CDATA[
.preheader510.preheader:4  %p_shl123_cast = zext i4 %p_shl123 to i7

]]></Node>
<StgValue><ssdm name="p_shl123_cast"/></StgValue>
</operation>

<operation id="4277" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader510.preheader:5  %tmp_496 = sub i7 %p_shl122_cast, %p_shl123_cast

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="4278" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader510.preheader:6  %p_lshr_f12_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co112, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f12_cast"/></StgValue>
</operation>

<operation id="4279" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="7" op_0_bw="4">
<![CDATA[
.preheader510.preheader:7  %tmp_664_cast = zext i4 %p_lshr_f12_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_664_cast"/></StgValue>
</operation>

<operation id="4280" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="exitcond167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="0" op_0_bw="0">
<![CDATA[
.preheader510.preheader:8  br label %.preheader510

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4281" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1168">
<or_exp><and_exp><literal name="exitcond167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="0" op_0_bw="0">
<![CDATA[
.preheader508.preheader:0  br label %.preheader508

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="4282" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader510:0  %ci50 = phi i5 [ 0, %.preheader510.preheader ], [ %ci_51, %.preheader510.loopexit ]

]]></Node>
<StgValue><ssdm name="ci50"/></StgValue>
</operation>

<operation id="4283" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="7" op_0_bw="5">
<![CDATA[
.preheader510:1  %ci50_cast = zext i5 %ci50 to i7

]]></Node>
<StgValue><ssdm name="ci50_cast"/></StgValue>
</operation>

<operation id="4284" st_id="378" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader510:2  %exitcond166 = icmp eq i5 %ci50, -8

]]></Node>
<StgValue><ssdm name="exitcond166"/></StgValue>
</operation>

<operation id="4285" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader510:3  %empty_474 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="4286" st_id="378" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader510:4  %ci_51 = add i5 %ci50, 1

]]></Node>
<StgValue><ssdm name="ci_51"/></StgValue>
</operation>

<operation id="4287" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader510:5  br i1 %exitcond166, label %.loopexit699.loopexit, label %.preheader509.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4288" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4084" bw="18" op_0_bw="5">
<![CDATA[
.preheader509.preheader:0  %tmp_503_cast = zext i5 %ci50 to i18

]]></Node>
<StgValue><ssdm name="tmp_503_cast"/></StgValue>
</operation>

<operation id="4289" st_id="378" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader509.preheader:1  %tmp_504 = add i7 %tmp_496, %ci50_cast

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="4290" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="13" op_0_bw="7">
<![CDATA[
.preheader509.preheader:2  %tmp_505_cast = sext i7 %tmp_504 to i13

]]></Node>
<StgValue><ssdm name="tmp_505_cast"/></StgValue>
</operation>

<operation id="4291" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp><literal name="exitcond166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4087" bw="0" op_0_bw="0">
<![CDATA[
.preheader509.preheader:3  br label %.preheader509

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4292" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp><literal name="exitcond166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="0" op_0_bw="0">
<![CDATA[
.loopexit699.loopexit:0  br label %.loopexit699

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="4293" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader509:0  %i102 = phi i3 [ %i_103, %124 ], [ 0, %.preheader509.preheader ]

]]></Node>
<StgValue><ssdm name="i102"/></StgValue>
</operation>

<operation id="4294" st_id="379" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader509:1  %exitcond165 = icmp eq i3 %i102, -4

]]></Node>
<StgValue><ssdm name="exitcond165"/></StgValue>
</operation>

<operation id="4295" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader509:2  %empty_475 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="4296" st_id="379" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader509:3  %i_103 = add i3 %i102, 1

]]></Node>
<StgValue><ssdm name="i_103"/></StgValue>
</operation>

<operation id="4297" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader509:4  br i1 %exitcond165, label %.preheader510.loopexit, label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4298" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1061 = trunc i3 %i102 to i2

]]></Node>
<StgValue><ssdm name="tmp_1061"/></StgValue>
</operation>

<operation id="4299" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4096" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl128 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1061, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl128"/></StgValue>
</operation>

<operation id="4300" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl128_cast = zext i7 %p_shl128 to i8

]]></Node>
<StgValue><ssdm name="p_shl128_cast"/></StgValue>
</operation>

<operation id="4301" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl129 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1061, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl129"/></StgValue>
</operation>

<operation id="4302" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4099" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl129_cast = zext i5 %p_shl129 to i8

]]></Node>
<StgValue><ssdm name="p_shl129_cast"/></StgValue>
</operation>

<operation id="4303" st_id="379" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_518 = sub i8 %p_shl128_cast, %p_shl129_cast

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="4304" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_682_cast = sext i8 %tmp_518 to i11

]]></Node>
<StgValue><ssdm name="tmp_682_cast"/></StgValue>
</operation>

<operation id="4305" st_id="379" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp39 = add i11 -680, %tmp_682_cast

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="4306" st_id="379" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_519 = add i11 %tmp39, %co113_cast

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="4307" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl130 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1061, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl130"/></StgValue>
</operation>

<operation id="4308" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl130_cast = zext i6 %p_shl130 to i7

]]></Node>
<StgValue><ssdm name="p_shl130_cast"/></StgValue>
</operation>

<operation id="4309" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl131 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1061, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl131"/></StgValue>
</operation>

<operation id="4310" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl131_cast = zext i4 %p_shl131 to i7

]]></Node>
<StgValue><ssdm name="p_shl131_cast"/></StgValue>
</operation>

<operation id="4311" st_id="379" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_520 = sub i7 %p_shl130_cast, %p_shl131_cast

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="4312" st_id="379" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_521 = add i7 %tmp_520, %tmp_664_cast

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="4313" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4120" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1066 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_521, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1066"/></StgValue>
</operation>

<operation id="4314" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1067 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_521, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1067"/></StgValue>
</operation>

<operation id="4315" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl404_cast = sext i11 %tmp_1067 to i13

]]></Node>
<StgValue><ssdm name="p_shl404_cast"/></StgValue>
</operation>

<operation id="4316" st_id="379" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1068 = sub i13 %tmp_1066, %p_shl404_cast

]]></Node>
<StgValue><ssdm name="tmp_1068"/></StgValue>
</operation>

<operation id="4317" st_id="379" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="exitcond165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1069 = add i13 %tmp_505_cast, %tmp_1068

]]></Node>
<StgValue><ssdm name="tmp_1069"/></StgValue>
</operation>

<operation id="4318" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp><literal name="exitcond165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="0" op_0_bw="0">
<![CDATA[
.preheader510.loopexit:0  br label %.preheader510

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="4319" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1062 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_519, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1062"/></StgValue>
</operation>

<operation id="4320" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl405_cast = zext i16 %tmp_1062 to i17

]]></Node>
<StgValue><ssdm name="p_shl405_cast"/></StgValue>
</operation>

<operation id="4321" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1063 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_519, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1063"/></StgValue>
</operation>

<operation id="4322" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl406_cast = zext i14 %tmp_1063 to i17

]]></Node>
<StgValue><ssdm name="p_shl406_cast"/></StgValue>
</operation>

<operation id="4323" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1064 = sub i17 %p_shl405_cast, %p_shl406_cast

]]></Node>
<StgValue><ssdm name="tmp_1064"/></StgValue>
</operation>

<operation id="4324" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1493_cast = sext i17 %tmp_1064 to i18

]]></Node>
<StgValue><ssdm name="tmp_1493_cast"/></StgValue>
</operation>

<operation id="4325" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1065 = add i18 %tmp_503_cast, %tmp_1493_cast

]]></Node>
<StgValue><ssdm name="tmp_1065"/></StgValue>
</operation>

<operation id="4326" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1494_cast = sext i18 %tmp_1065 to i64

]]></Node>
<StgValue><ssdm name="tmp_1494_cast"/></StgValue>
</operation>

<operation id="4327" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_21 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1494_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_21"/></StgValue>
</operation>

<operation id="4328" st_id="380" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_21 = load float* %shuffle_conv_1x1_add_21, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_21"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="4329" st_id="381" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_21 = load float* %shuffle_conv_1x1_add_21, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_21"/></StgValue>
</operation>

<operation id="4330" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1502_cast = sext i13 %tmp_1069 to i64

]]></Node>
<StgValue><ssdm name="tmp_1502_cast"/></StgValue>
</operation>

<operation id="4331" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_12 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1502_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_12"/></StgValue>
</operation>

<operation id="4332" st_id="381" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_21, float* %weights_48_48_1x1_ad_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4333" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader509

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="4334" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader508:0  %i98 = phi i5 [ %i_99, %.preheader508.loopexit ], [ 0, %.preheader508.preheader ]

]]></Node>
<StgValue><ssdm name="i98"/></StgValue>
</operation>

<operation id="4335" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="7" op_0_bw="5">
<![CDATA[
.preheader508:1  %i99_cast = zext i5 %i98 to i7

]]></Node>
<StgValue><ssdm name="i99_cast"/></StgValue>
</operation>

<operation id="4336" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="11" op_0_bw="5">
<![CDATA[
.preheader508:2  %i99_cast1 = zext i5 %i98 to i11

]]></Node>
<StgValue><ssdm name="i99_cast1"/></StgValue>
</operation>

<operation id="4337" st_id="382" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader508:3  %exitcond164 = icmp eq i5 %i98, -8

]]></Node>
<StgValue><ssdm name="exitcond164"/></StgValue>
</operation>

<operation id="4338" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader508:4  %empty_476 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="4339" st_id="382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader508:5  %i_99 = add i5 %i98, 1

]]></Node>
<StgValue><ssdm name="i_99"/></StgValue>
</operation>

<operation id="4340" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader508:6  br i1 %exitcond164, label %126, label %.preheader507.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4341" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp><literal name="exitcond164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="0" op_0_bw="0">
<![CDATA[
.preheader507.preheader:0  br label %.preheader507

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4342" st_id="382" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1185">
<or_exp><and_exp><literal name="exitcond164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="4343" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader507:0  %k29 = phi i2 [ %k_30, %125 ], [ 0, %.preheader507.preheader ]

]]></Node>
<StgValue><ssdm name="k29"/></StgValue>
</operation>

<operation id="4344" st_id="383" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader507:1  %exitcond163 = icmp eq i2 %k29, -2

]]></Node>
<StgValue><ssdm name="exitcond163"/></StgValue>
</operation>

<operation id="4345" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader507:2  %empty_477 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="4346" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader507:3  %k_30 = add i2 %k29, 1

]]></Node>
<StgValue><ssdm name="k_30"/></StgValue>
</operation>

<operation id="4347" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader507:4  br i1 %exitcond163, label %.preheader508.loopexit, label %125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4348" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1060 = trunc i2 %k29 to i1

]]></Node>
<StgValue><ssdm name="tmp_1060"/></StgValue>
</operation>

<operation id="4349" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl124 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1060, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl124"/></StgValue>
</operation>

<operation id="4350" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl124_cast = zext i6 %p_shl124 to i7

]]></Node>
<StgValue><ssdm name="p_shl124_cast"/></StgValue>
</operation>

<operation id="4351" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl125 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1060, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl125"/></StgValue>
</operation>

<operation id="4352" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl125_cast = zext i4 %p_shl125 to i7

]]></Node>
<StgValue><ssdm name="p_shl125_cast"/></StgValue>
</operation>

<operation id="4353" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_513 = sub i7 %p_shl124_cast, %p_shl125_cast

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="4354" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4158" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_666_cast = sext i7 %tmp_513 to i11

]]></Node>
<StgValue><ssdm name="tmp_666_cast"/></StgValue>
</operation>

<operation id="4355" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp40 = add i11 -776, %tmp_666_cast

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="4356" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_514 = add i11 %i99_cast1, %tmp40

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="4357" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="exitcond163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_516 = add i7 %tmp_513, %i99_cast

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="4358" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp><literal name="exitcond163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="0" op_0_bw="0">
<![CDATA[
.preheader508.loopexit:0  br label %.preheader508

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="4359" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_515 = zext i11 %tmp_514 to i64

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="4360" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_36 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_515

]]></Node>
<StgValue><ssdm name="bias_addr_36"/></StgValue>
</operation>

<operation id="4361" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_36 = load float* %bias_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bias_load_36"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="4362" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_36 = load float* %bias_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bias_load_36"/></StgValue>
</operation>

<operation id="4363" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_670_cast = sext i7 %tmp_516 to i32

]]></Node>
<StgValue><ssdm name="tmp_670_cast"/></StgValue>
</operation>

<operation id="4364" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_517 = zext i32 %tmp_670_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="4365" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_19 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_517

]]></Node>
<StgValue><ssdm name="bias_48_addr_19"/></StgValue>
</operation>

<operation id="4366" st_id="385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_36, float* %bias_48_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4367" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader507

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="4368" st_id="386" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4369" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit698

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="4370" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit698:0  %co114 = phi i6 [ 0, %126 ], [ %co_115, %.loopexit698.loopexit ]

]]></Node>
<StgValue><ssdm name="co114"/></StgValue>
</operation>

<operation id="4371" st_id="387" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit698:1  %exitcond162 = icmp eq i6 %co114, -16

]]></Node>
<StgValue><ssdm name="exitcond162"/></StgValue>
</operation>

<operation id="4372" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit698:2  %empty_478 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="4373" st_id="387" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit698:3  %co_115 = add i6 %co114, 1

]]></Node>
<StgValue><ssdm name="co_115"/></StgValue>
</operation>

<operation id="4374" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit698:4  br i1 %exitcond162, label %128, label %.preheader506.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4375" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4182" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader506.preheader:0  %tmp_1059 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co114, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1059"/></StgValue>
</operation>

<operation id="4376" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="10" op_0_bw="9">
<![CDATA[
.preheader506.preheader:1  %tmp_1486_cast = zext i9 %tmp_1059 to i10

]]></Node>
<StgValue><ssdm name="tmp_1486_cast"/></StgValue>
</operation>

<operation id="4377" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp><literal name="exitcond162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4184" bw="0" op_0_bw="0">
<![CDATA[
.preheader506.preheader:2  br label %.preheader506

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4378" st_id="387" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp><literal name="exitcond162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_4_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="4379" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader506:0  %h75 = phi i4 [ 0, %.preheader506.preheader ], [ %h_76, %.preheader506.loopexit ]

]]></Node>
<StgValue><ssdm name="h75"/></StgValue>
</operation>

<operation id="4380" st_id="388" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader506:1  %exitcond161 = icmp eq i4 %h75, -8

]]></Node>
<StgValue><ssdm name="exitcond161"/></StgValue>
</operation>

<operation id="4381" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader506:2  %empty_479 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="4382" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader506:3  %h_76 = add i4 %h75, 1

]]></Node>
<StgValue><ssdm name="h_76"/></StgValue>
</operation>

<operation id="4383" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader506:4  br i1 %exitcond161, label %.loopexit698.loopexit, label %.preheader505.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4384" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4192" bw="10" op_0_bw="4">
<![CDATA[
.preheader505.preheader:0  %tmp_523_cast = zext i4 %h75 to i10

]]></Node>
<StgValue><ssdm name="tmp_523_cast"/></StgValue>
</operation>

<operation id="4385" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader505.preheader:1  %tmp_1072 = add i10 %tmp_1486_cast, %tmp_523_cast

]]></Node>
<StgValue><ssdm name="tmp_1072"/></StgValue>
</operation>

<operation id="4386" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4194" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader505.preheader:2  %tmp_1073 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1072, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1073"/></StgValue>
</operation>

<operation id="4387" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4195" bw="14" op_0_bw="13">
<![CDATA[
.preheader505.preheader:3  %tmp_1509_cast = zext i13 %tmp_1073 to i14

]]></Node>
<StgValue><ssdm name="tmp_1509_cast"/></StgValue>
</operation>

<operation id="4388" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="exitcond161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4196" bw="0" op_0_bw="0">
<![CDATA[
.preheader505.preheader:4  br label %.preheader505

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4389" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp><literal name="exitcond161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4215" bw="0" op_0_bw="0">
<![CDATA[
.loopexit698.loopexit:0  br label %.loopexit698

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="4390" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader505:0  %w75 = phi i4 [ %w_76, %127 ], [ 0, %.preheader505.preheader ]

]]></Node>
<StgValue><ssdm name="w75"/></StgValue>
</operation>

<operation id="4391" st_id="389" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader505:1  %exitcond160 = icmp eq i4 %w75, -8

]]></Node>
<StgValue><ssdm name="exitcond160"/></StgValue>
</operation>

<operation id="4392" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader505:2  %empty_480 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="4393" st_id="389" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader505:3  %w_76 = add i4 %w75, 1

]]></Node>
<StgValue><ssdm name="w_76"/></StgValue>
</operation>

<operation id="4394" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader505:4  br i1 %exitcond160, label %.preheader506.loopexit, label %127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4395" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_527_cast = zext i4 %w75 to i14

]]></Node>
<StgValue><ssdm name="tmp_527_cast"/></StgValue>
</operation>

<operation id="4396" st_id="389" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4205" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_1077 = add i14 %tmp_1509_cast, %tmp_527_cast

]]></Node>
<StgValue><ssdm name="tmp_1077"/></StgValue>
</operation>

<operation id="4397" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4206" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_1518_cast = zext i14 %tmp_1077 to i64

]]></Node>
<StgValue><ssdm name="tmp_1518_cast"/></StgValue>
</operation>

<operation id="4398" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4207" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit1_3_outpu_2 = getelementptr [6144 x float]* @shuffleunit1_3_outpu, i64 0, i64 %tmp_1518_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu_2"/></StgValue>
</operation>

<operation id="4399" st_id="389" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="exitcond160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_3_outpu_3 = load float* %shuffleunit1_3_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu_3"/></StgValue>
</operation>

<operation id="4400" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp><literal name="exitcond160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4213" bw="0" op_0_bw="0">
<![CDATA[
.preheader506.loopexit:0  br label %.preheader506

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="4401" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_add_9 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1518_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_9"/></StgValue>
</operation>

<operation id="4402" st_id="390" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_3_outpu_3 = load float* %shuffleunit1_3_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_3_outpu_3"/></StgValue>
</operation>

<operation id="4403" st_id="390" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %shuffleunit1_3_outpu_3, float* %buffer0_1_48_8x8_add_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4404" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader505

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="4405" st_id="391" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_4_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4406" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit697

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="4407" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit697:0  %co116 = phi i6 [ 0, %128 ], [ %co_117, %.loopexit697.loopexit ]

]]></Node>
<StgValue><ssdm name="co116"/></StgValue>
</operation>

<operation id="4408" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="7" op_0_bw="6">
<![CDATA[
.loopexit697:1  %co116_cast = zext i6 %co116 to i7

]]></Node>
<StgValue><ssdm name="co116_cast"/></StgValue>
</operation>

<operation id="4409" st_id="392" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit697:2  %exitcond159 = icmp eq i6 %co116, -16

]]></Node>
<StgValue><ssdm name="exitcond159"/></StgValue>
</operation>

<operation id="4410" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit697:3  %empty_481 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="4411" st_id="392" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit697:4  %co_117 = add i6 %co116, 1

]]></Node>
<StgValue><ssdm name="co_117"/></StgValue>
</operation>

<operation id="4412" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit697:5  br i1 %exitcond159, label %.preheader502.preheader, label %.preheader504.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4413" st_id="392" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4227" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader504.preheader:0  %tmp_522 = add i7 %co116_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="4414" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4228" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader504.preheader:1  %tmp_1070 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_522, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1070"/></StgValue>
</operation>

<operation id="4415" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4229" bw="11" op_0_bw="10">
<![CDATA[
.preheader504.preheader:2  %tmp_1504_cast = zext i10 %tmp_1070 to i11

]]></Node>
<StgValue><ssdm name="tmp_1504_cast"/></StgValue>
</operation>

<operation id="4416" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4230" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader504.preheader:3  %tmp_1071 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co116, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1071"/></StgValue>
</operation>

<operation id="4417" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4231" bw="10" op_0_bw="9">
<![CDATA[
.preheader504.preheader:4  %tmp_1506_cast = zext i9 %tmp_1071 to i10

]]></Node>
<StgValue><ssdm name="tmp_1506_cast"/></StgValue>
</operation>

<operation id="4418" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp><literal name="exitcond159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="0" op_0_bw="0">
<![CDATA[
.preheader504.preheader:5  br label %.preheader504

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4419" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp><literal name="exitcond159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4270" bw="0" op_0_bw="0">
<![CDATA[
.preheader502.preheader:0  br label %.preheader502

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="4420" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader504:0  %h77 = phi i4 [ 0, %.preheader504.preheader ], [ %h_78, %.preheader504.loopexit ]

]]></Node>
<StgValue><ssdm name="h77"/></StgValue>
</operation>

<operation id="4421" st_id="393" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader504:1  %exitcond158 = icmp eq i4 %h77, -8

]]></Node>
<StgValue><ssdm name="exitcond158"/></StgValue>
</operation>

<operation id="4422" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader504:2  %empty_482 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="4423" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader504:3  %h_78 = add i4 %h77, 1

]]></Node>
<StgValue><ssdm name="h_78"/></StgValue>
</operation>

<operation id="4424" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader504:4  br i1 %exitcond158, label %.loopexit697.loopexit, label %.preheader503.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4425" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="10" op_0_bw="4">
<![CDATA[
.preheader503.preheader:0  %tmp_525_cast = zext i4 %h77 to i10

]]></Node>
<StgValue><ssdm name="tmp_525_cast"/></StgValue>
</operation>

<operation id="4426" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="11" op_0_bw="4">
<![CDATA[
.preheader503.preheader:1  %tmp_525_cast1 = zext i4 %h77 to i11

]]></Node>
<StgValue><ssdm name="tmp_525_cast1"/></StgValue>
</operation>

<operation id="4427" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader503.preheader:2  %tmp_1075 = add i11 %tmp_525_cast1, %tmp_1504_cast

]]></Node>
<StgValue><ssdm name="tmp_1075"/></StgValue>
</operation>

<operation id="4428" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4243" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader503.preheader:3  %tmp_1514_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1075, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1514_cast"/></StgValue>
</operation>

<operation id="4429" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader503.preheader:4  %tmp_1076 = add i10 %tmp_525_cast, %tmp_1506_cast

]]></Node>
<StgValue><ssdm name="tmp_1076"/></StgValue>
</operation>

<operation id="4430" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4245" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader503.preheader:5  %tmp_1517_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1076, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1517_cast"/></StgValue>
</operation>

<operation id="4431" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="exitcond158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4246" bw="0" op_0_bw="0">
<![CDATA[
.preheader503.preheader:6  br label %.preheader503

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4432" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp><literal name="exitcond158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="0" op_0_bw="0">
<![CDATA[
.loopexit697.loopexit:0  br label %.loopexit697

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="4433" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader503:0  %w77 = phi i4 [ %w_78, %129 ], [ 0, %.preheader503.preheader ]

]]></Node>
<StgValue><ssdm name="w77"/></StgValue>
</operation>

<operation id="4434" st_id="394" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader503:1  %exitcond157 = icmp eq i4 %w77, -8

]]></Node>
<StgValue><ssdm name="exitcond157"/></StgValue>
</operation>

<operation id="4435" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader503:2  %empty_483 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="4436" st_id="394" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader503:3  %w_78 = add i4 %w77, 1

]]></Node>
<StgValue><ssdm name="w_78"/></StgValue>
</operation>

<operation id="4437" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader503:4  br i1 %exitcond157, label %.preheader504.loopexit, label %129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4438" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4254" bw="13" op_0_bw="4">
<![CDATA[
:0  %tmp_531_cast1 = zext i4 %w77 to i13

]]></Node>
<StgValue><ssdm name="tmp_531_cast1"/></StgValue>
</operation>

<operation id="4439" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4255" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_531_cast = zext i4 %w77 to i14

]]></Node>
<StgValue><ssdm name="tmp_531_cast"/></StgValue>
</operation>

<operation id="4440" st_id="394" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1078 = add i14 %tmp_1514_cast, %tmp_531_cast

]]></Node>
<StgValue><ssdm name="tmp_1078"/></StgValue>
</operation>

<operation id="4441" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1519_cast = zext i14 %tmp_1078 to i64

]]></Node>
<StgValue><ssdm name="tmp_1519_cast"/></StgValue>
</operation>

<operation id="4442" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4258" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_4_outpu = getelementptr [6144 x float]* @shuffleunit1_4_outpu, i64 0, i64 %tmp_1519_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu"/></StgValue>
</operation>

<operation id="4443" st_id="394" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_1079 = add i13 %tmp_1517_cast, %tmp_531_cast1

]]></Node>
<StgValue><ssdm name="tmp_1079"/></StgValue>
</operation>

<operation id="4444" st_id="394" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="exitcond157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_4_outpu_1 = load float* %shuffleunit1_4_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu_1"/></StgValue>
</operation>

<operation id="4445" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp><literal name="exitcond157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4266" bw="0" op_0_bw="0">
<![CDATA[
.preheader504.loopexit:0  br label %.preheader504

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="4446" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_1520_cast = zext i13 %tmp_1079 to i64

]]></Node>
<StgValue><ssdm name="tmp_1520_cast"/></StgValue>
</operation>

<operation id="4447" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_add_10 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1520_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_10"/></StgValue>
</operation>

<operation id="4448" st_id="395" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_4_outpu_1 = load float* %shuffleunit1_4_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu_1"/></StgValue>
</operation>

<operation id="4449" st_id="395" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %shuffleunit1_4_outpu_1, float* %buffer0_1_48_8x8_add_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4450" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader503

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="4451" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader502:0  %co118 = phi i5 [ %co_119, %.preheader502.loopexit ], [ 0, %.preheader502.preheader ]

]]></Node>
<StgValue><ssdm name="co118"/></StgValue>
</operation>

<operation id="4452" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="11" op_0_bw="5">
<![CDATA[
.preheader502:1  %co118_cast = zext i5 %co118 to i11

]]></Node>
<StgValue><ssdm name="co118_cast"/></StgValue>
</operation>

<operation id="4453" st_id="396" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader502:2  %exitcond156 = icmp eq i5 %co118, -8

]]></Node>
<StgValue><ssdm name="exitcond156"/></StgValue>
</operation>

<operation id="4454" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader502:3  %empty_484 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="4455" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader502:4  %co_119 = add i5 %co118, 1

]]></Node>
<StgValue><ssdm name="co_119"/></StgValue>
</operation>

<operation id="4456" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader502:5  br i1 %exitcond156, label %.preheader499.preheader, label %.preheader501.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4457" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4279" bw="1" op_0_bw="5">
<![CDATA[
.preheader501.preheader:0  %tmp_1074 = trunc i5 %co118 to i1

]]></Node>
<StgValue><ssdm name="tmp_1074"/></StgValue>
</operation>

<operation id="4458" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader501.preheader:1  %p_shl132 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1074, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl132"/></StgValue>
</operation>

<operation id="4459" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4281" bw="7" op_0_bw="6">
<![CDATA[
.preheader501.preheader:2  %p_shl132_cast = zext i6 %p_shl132 to i7

]]></Node>
<StgValue><ssdm name="p_shl132_cast"/></StgValue>
</operation>

<operation id="4460" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4282" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader501.preheader:3  %p_shl133 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1074, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl133"/></StgValue>
</operation>

<operation id="4461" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="7" op_0_bw="4">
<![CDATA[
.preheader501.preheader:4  %p_shl133_cast = zext i4 %p_shl133 to i7

]]></Node>
<StgValue><ssdm name="p_shl133_cast"/></StgValue>
</operation>

<operation id="4462" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader501.preheader:5  %tmp_524 = sub i7 %p_shl132_cast, %p_shl133_cast

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="4463" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4285" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader501.preheader:6  %p_lshr_f13_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co118, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f13_cast"/></StgValue>
</operation>

<operation id="4464" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="7" op_0_bw="4">
<![CDATA[
.preheader501.preheader:7  %tmp_694_cast = zext i4 %p_lshr_f13_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_694_cast"/></StgValue>
</operation>

<operation id="4465" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="exitcond156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4287" bw="0" op_0_bw="0">
<![CDATA[
.preheader501.preheader:8  br label %.preheader501

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4466" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="exitcond156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="0" op_0_bw="0">
<![CDATA[
.preheader499.preheader:0  br label %.preheader499

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="4467" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader501:0  %ci52 = phi i5 [ 0, %.preheader501.preheader ], [ %ci_53, %.preheader501.loopexit ]

]]></Node>
<StgValue><ssdm name="ci52"/></StgValue>
</operation>

<operation id="4468" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="7" op_0_bw="5">
<![CDATA[
.preheader501:1  %ci52_cast = zext i5 %ci52 to i7

]]></Node>
<StgValue><ssdm name="ci52_cast"/></StgValue>
</operation>

<operation id="4469" st_id="397" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader501:2  %exitcond155 = icmp eq i5 %ci52, -8

]]></Node>
<StgValue><ssdm name="exitcond155"/></StgValue>
</operation>

<operation id="4470" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader501:3  %empty_485 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="4471" st_id="397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader501:4  %ci_53 = add i5 %ci52, 1

]]></Node>
<StgValue><ssdm name="ci_53"/></StgValue>
</operation>

<operation id="4472" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader501:5  br i1 %exitcond155, label %.preheader502.loopexit, label %.preheader500.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4473" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4296" bw="18" op_0_bw="5">
<![CDATA[
.preheader500.preheader:0  %tmp_528_cast = zext i5 %ci52 to i18

]]></Node>
<StgValue><ssdm name="tmp_528_cast"/></StgValue>
</operation>

<operation id="4474" st_id="397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4297" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader500.preheader:1  %tmp_529 = add i7 %tmp_524, %ci52_cast

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="4475" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="13" op_0_bw="7">
<![CDATA[
.preheader500.preheader:2  %tmp_530_cast = sext i7 %tmp_529 to i13

]]></Node>
<StgValue><ssdm name="tmp_530_cast"/></StgValue>
</operation>

<operation id="4476" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="exitcond155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="0" op_0_bw="0">
<![CDATA[
.preheader500.preheader:3  br label %.preheader500

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4477" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="exitcond155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4344" bw="0" op_0_bw="0">
<![CDATA[
.preheader502.loopexit:0  br label %.preheader502

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="4478" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader500:0  %i106 = phi i3 [ %i_107, %130 ], [ 0, %.preheader500.preheader ]

]]></Node>
<StgValue><ssdm name="i106"/></StgValue>
</operation>

<operation id="4479" st_id="398" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader500:1  %exitcond154 = icmp eq i3 %i106, -4

]]></Node>
<StgValue><ssdm name="exitcond154"/></StgValue>
</operation>

<operation id="4480" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader500:2  %empty_486 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="4481" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader500:3  %i_107 = add i3 %i106, 1

]]></Node>
<StgValue><ssdm name="i_107"/></StgValue>
</operation>

<operation id="4482" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader500:4  br i1 %exitcond154, label %.preheader501.loopexit, label %130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4483" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4307" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1081 = trunc i3 %i106 to i2

]]></Node>
<StgValue><ssdm name="tmp_1081"/></StgValue>
</operation>

<operation id="4484" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4308" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl136 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1081, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl136"/></StgValue>
</operation>

<operation id="4485" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl136_cast = zext i7 %p_shl136 to i8

]]></Node>
<StgValue><ssdm name="p_shl136_cast"/></StgValue>
</operation>

<operation id="4486" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4310" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl137 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1081, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl137"/></StgValue>
</operation>

<operation id="4487" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4311" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl137_cast = zext i5 %p_shl137 to i8

]]></Node>
<StgValue><ssdm name="p_shl137_cast"/></StgValue>
</operation>

<operation id="4488" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_541 = sub i8 %p_shl136_cast, %p_shl137_cast

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="4489" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_709_cast = sext i8 %tmp_541 to i11

]]></Node>
<StgValue><ssdm name="tmp_709_cast"/></StgValue>
</operation>

<operation id="4490" st_id="398" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp41 = add i11 -584, %tmp_709_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="4491" st_id="398" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_542 = add i11 %tmp41, %co118_cast

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="4492" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl138 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1081, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl138"/></StgValue>
</operation>

<operation id="4493" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl138_cast = zext i6 %p_shl138 to i7

]]></Node>
<StgValue><ssdm name="p_shl138_cast"/></StgValue>
</operation>

<operation id="4494" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4328" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl139 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1081, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl139"/></StgValue>
</operation>

<operation id="4495" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4329" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl139_cast = zext i4 %p_shl139 to i7

]]></Node>
<StgValue><ssdm name="p_shl139_cast"/></StgValue>
</operation>

<operation id="4496" st_id="398" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4330" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_543 = sub i7 %p_shl138_cast, %p_shl139_cast

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="4497" st_id="398" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4331" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_544 = add i7 %tmp_543, %tmp_694_cast

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="4498" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4332" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1086 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_544, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1086"/></StgValue>
</operation>

<operation id="4499" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4333" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1087 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_544, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1087"/></StgValue>
</operation>

<operation id="4500" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl408_cast = sext i11 %tmp_1087 to i13

]]></Node>
<StgValue><ssdm name="p_shl408_cast"/></StgValue>
</operation>

<operation id="4501" st_id="398" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1088 = sub i13 %tmp_1086, %p_shl408_cast

]]></Node>
<StgValue><ssdm name="tmp_1088"/></StgValue>
</operation>

<operation id="4502" st_id="398" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="exitcond154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4336" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1089 = add i13 %tmp_530_cast, %tmp_1088

]]></Node>
<StgValue><ssdm name="tmp_1089"/></StgValue>
</operation>

<operation id="4503" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp><literal name="exitcond154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="0" op_0_bw="0">
<![CDATA[
.preheader501.loopexit:0  br label %.preheader501

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="4504" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1082 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_542, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1082"/></StgValue>
</operation>

<operation id="4505" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl409_cast = zext i16 %tmp_1082 to i17

]]></Node>
<StgValue><ssdm name="p_shl409_cast"/></StgValue>
</operation>

<operation id="4506" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1083 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_542, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1083"/></StgValue>
</operation>

<operation id="4507" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl410_cast = zext i14 %tmp_1083 to i17

]]></Node>
<StgValue><ssdm name="p_shl410_cast"/></StgValue>
</operation>

<operation id="4508" st_id="399" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1084 = sub i17 %p_shl409_cast, %p_shl410_cast

]]></Node>
<StgValue><ssdm name="tmp_1084"/></StgValue>
</operation>

<operation id="4509" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1527_cast = sext i17 %tmp_1084 to i18

]]></Node>
<StgValue><ssdm name="tmp_1527_cast"/></StgValue>
</operation>

<operation id="4510" st_id="399" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1085 = add i18 %tmp_528_cast, %tmp_1527_cast

]]></Node>
<StgValue><ssdm name="tmp_1085"/></StgValue>
</operation>

<operation id="4511" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1528_cast = sext i18 %tmp_1085 to i64

]]></Node>
<StgValue><ssdm name="tmp_1528_cast"/></StgValue>
</operation>

<operation id="4512" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_22 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1528_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_22"/></StgValue>
</operation>

<operation id="4513" st_id="399" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_22 = load float* %shuffle_conv_1x1_add_22, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_22"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="4514" st_id="400" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_22 = load float* %shuffle_conv_1x1_add_22, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_22"/></StgValue>
</operation>

<operation id="4515" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1536_cast = sext i13 %tmp_1089 to i64

]]></Node>
<StgValue><ssdm name="tmp_1536_cast"/></StgValue>
</operation>

<operation id="4516" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_13 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1536_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_13"/></StgValue>
</operation>

<operation id="4517" st_id="400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_22, float* %weights_48_48_1x1_ad_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4518" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader500

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="4519" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader499:0  %i104 = phi i5 [ %i_105, %.preheader499.loopexit ], [ 0, %.preheader499.preheader ]

]]></Node>
<StgValue><ssdm name="i104"/></StgValue>
</operation>

<operation id="4520" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="7" op_0_bw="5">
<![CDATA[
.preheader499:1  %i105_cast = zext i5 %i104 to i7

]]></Node>
<StgValue><ssdm name="i105_cast"/></StgValue>
</operation>

<operation id="4521" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="11" op_0_bw="5">
<![CDATA[
.preheader499:2  %i105_cast1 = zext i5 %i104 to i11

]]></Node>
<StgValue><ssdm name="i105_cast1"/></StgValue>
</operation>

<operation id="4522" st_id="401" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader499:3  %exitcond153 = icmp eq i5 %i104, -8

]]></Node>
<StgValue><ssdm name="exitcond153"/></StgValue>
</operation>

<operation id="4523" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader499:4  %empty_487 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="4524" st_id="401" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader499:5  %i_105 = add i5 %i104, 1

]]></Node>
<StgValue><ssdm name="i_105"/></StgValue>
</operation>

<operation id="4525" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader499:6  br i1 %exitcond153, label %132, label %.preheader498.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4526" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="exitcond153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4356" bw="0" op_0_bw="0">
<![CDATA[
.preheader498.preheader:0  br label %.preheader498

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4527" st_id="401" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="exitcond153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="4528" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader498:0  %k31 = phi i2 [ %k_32, %131 ], [ 0, %.preheader498.preheader ]

]]></Node>
<StgValue><ssdm name="k31"/></StgValue>
</operation>

<operation id="4529" st_id="402" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader498:1  %exitcond152 = icmp eq i2 %k31, -2

]]></Node>
<StgValue><ssdm name="exitcond152"/></StgValue>
</operation>

<operation id="4530" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader498:2  %empty_488 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="4531" st_id="402" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader498:3  %k_32 = add i2 %k31, 1

]]></Node>
<StgValue><ssdm name="k_32"/></StgValue>
</operation>

<operation id="4532" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader498:4  br i1 %exitcond152, label %.preheader499.loopexit, label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4533" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4364" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1080 = trunc i2 %k31 to i1

]]></Node>
<StgValue><ssdm name="tmp_1080"/></StgValue>
</operation>

<operation id="4534" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4365" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl134 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1080, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl134"/></StgValue>
</operation>

<operation id="4535" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl134_cast = zext i6 %p_shl134 to i7

]]></Node>
<StgValue><ssdm name="p_shl134_cast"/></StgValue>
</operation>

<operation id="4536" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4367" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl135 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1080, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl135"/></StgValue>
</operation>

<operation id="4537" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4368" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl135_cast = zext i4 %p_shl135 to i7

]]></Node>
<StgValue><ssdm name="p_shl135_cast"/></StgValue>
</operation>

<operation id="4538" st_id="402" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4369" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_532 = sub i7 %p_shl134_cast, %p_shl135_cast

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="4539" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_698_cast = sext i7 %tmp_532 to i11

]]></Node>
<StgValue><ssdm name="tmp_698_cast"/></StgValue>
</operation>

<operation id="4540" st_id="402" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4371" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp42 = add i11 -728, %tmp_698_cast

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="4541" st_id="402" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4372" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_533 = add i11 %i105_cast1, %tmp42

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="4542" st_id="402" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="exitcond152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4376" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_536 = add i7 %tmp_532, %i105_cast

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="4543" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp><literal name="exitcond152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4383" bw="0" op_0_bw="0">
<![CDATA[
.preheader499.loopexit:0  br label %.preheader499

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="4544" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_535 = zext i11 %tmp_533 to i64

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="4545" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_37 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_535

]]></Node>
<StgValue><ssdm name="bias_addr_37"/></StgValue>
</operation>

<operation id="4546" st_id="403" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_37 = load float* %bias_addr_37, align 4

]]></Node>
<StgValue><ssdm name="bias_load_37"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="4547" st_id="404" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_37 = load float* %bias_addr_37, align 4

]]></Node>
<StgValue><ssdm name="bias_load_37"/></StgValue>
</operation>

<operation id="4548" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_702_cast = sext i7 %tmp_536 to i32

]]></Node>
<StgValue><ssdm name="tmp_702_cast"/></StgValue>
</operation>

<operation id="4549" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_538 = zext i32 %tmp_702_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="4550" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_20 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_538

]]></Node>
<StgValue><ssdm name="bias_48_addr_20"/></StgValue>
</operation>

<operation id="4551" st_id="404" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_37, float* %bias_48_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4552" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader498

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="4553" st_id="405" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4554" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit696

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="4555" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit696:0  %co120 = phi i5 [ 0, %132 ], [ %co_121, %.loopexit696.loopexit ]

]]></Node>
<StgValue><ssdm name="co120"/></StgValue>
</operation>

<operation id="4556" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="7" op_0_bw="5">
<![CDATA[
.loopexit696:1  %co121_cast = zext i5 %co120 to i7

]]></Node>
<StgValue><ssdm name="co121_cast"/></StgValue>
</operation>

<operation id="4557" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="8" op_0_bw="5">
<![CDATA[
.loopexit696:2  %co121_cast382_cast = zext i5 %co120 to i8

]]></Node>
<StgValue><ssdm name="co121_cast382_cast"/></StgValue>
</operation>

<operation id="4558" st_id="406" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit696:3  %exitcond151 = icmp eq i5 %co120, -8

]]></Node>
<StgValue><ssdm name="exitcond151"/></StgValue>
</operation>

<operation id="4559" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit696:4  %empty_489 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="4560" st_id="406" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit696:5  %co_121 = add i5 %co120, 1

]]></Node>
<StgValue><ssdm name="co_121"/></StgValue>
</operation>

<operation id="4561" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit696:6  br i1 %exitcond151, label %.preheader494.preheader, label %.preheader497.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4562" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp><literal name="exitcond151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="0" op_0_bw="0">
<![CDATA[
.preheader497.preheader:0  br label %.preheader497

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4563" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1261">
<or_exp><and_exp><literal name="exitcond151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4473" bw="0" op_0_bw="0">
<![CDATA[
.preheader494.preheader:0  br label %.preheader494

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="4564" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader497:0  %w79 = phi i2 [ %w_80, %.preheader497.loopexit ], [ 0, %.preheader497.preheader ]

]]></Node>
<StgValue><ssdm name="w79"/></StgValue>
</operation>

<operation id="4565" st_id="407" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader497:1  %exitcond150 = icmp eq i2 %w79, -1

]]></Node>
<StgValue><ssdm name="exitcond150"/></StgValue>
</operation>

<operation id="4566" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader497:2  %empty_490 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="4567" st_id="407" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader497:3  %w_80 = add i2 %w79, 1

]]></Node>
<StgValue><ssdm name="w_80"/></StgValue>
</operation>

<operation id="4568" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader497:4  br i1 %exitcond150, label %.loopexit696.loopexit, label %.preheader496.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4569" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="exitcond150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4404" bw="36" op_0_bw="2">
<![CDATA[
.preheader496.preheader:0  %tmp_545_cast1 = zext i2 %w79 to i36

]]></Node>
<StgValue><ssdm name="tmp_545_cast1"/></StgValue>
</operation>

<operation id="4570" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="exitcond150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="13" op_0_bw="2">
<![CDATA[
.preheader496.preheader:1  %tmp_545_cast = zext i2 %w79 to i13

]]></Node>
<StgValue><ssdm name="tmp_545_cast"/></StgValue>
</operation>

<operation id="4571" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="exitcond150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="0" op_0_bw="0">
<![CDATA[
.preheader496.preheader:2  br label %.preheader496

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4572" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp><literal name="exitcond150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4471" bw="0" op_0_bw="0">
<![CDATA[
.loopexit696.loopexit:0  br label %.loopexit696

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="4573" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader496:0  %h79 = phi i2 [ 0, %.preheader496.preheader ], [ %h_80, %.preheader496.loopexit ]

]]></Node>
<StgValue><ssdm name="h79"/></StgValue>
</operation>

<operation id="4574" st_id="408" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader496:1  %exitcond149 = icmp eq i2 %h79, -1

]]></Node>
<StgValue><ssdm name="exitcond149"/></StgValue>
</operation>

<operation id="4575" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader496:2  %empty_491 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="4576" st_id="408" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader496:3  %h_80 = add i2 %h79, 1

]]></Node>
<StgValue><ssdm name="h_80"/></StgValue>
</operation>

<operation id="4577" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader496:4  br i1 %exitcond149, label %.preheader497.loopexit, label %.preheader495.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4578" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="10" op_0_bw="2">
<![CDATA[
.preheader495.preheader:0  %tmp_552_cast1 = zext i2 %h79 to i10

]]></Node>
<StgValue><ssdm name="tmp_552_cast1"/></StgValue>
</operation>

<operation id="4579" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="15" op_0_bw="2">
<![CDATA[
.preheader495.preheader:1  %tmp_552_cast = zext i2 %h79 to i15

]]></Node>
<StgValue><ssdm name="tmp_552_cast"/></StgValue>
</operation>

<operation id="4580" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp><literal name="exitcond149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4416" bw="0" op_0_bw="0">
<![CDATA[
.preheader495.preheader:2  br label %.preheader495

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4581" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="exitcond149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="0" op_0_bw="0">
<![CDATA[
.preheader497.loopexit:0  br label %.preheader497

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="4582" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader495:0  %i112 = phi i2 [ %i_113, %133 ], [ 0, %.preheader495.preheader ]

]]></Node>
<StgValue><ssdm name="i112"/></StgValue>
</operation>

<operation id="4583" st_id="409" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader495:1  %exitcond148 = icmp eq i2 %i112, -2

]]></Node>
<StgValue><ssdm name="exitcond148"/></StgValue>
</operation>

<operation id="4584" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader495:2  %empty_492 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="4585" st_id="409" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader495:3  %i_113 = add i2 %i112, 1

]]></Node>
<StgValue><ssdm name="i_113"/></StgValue>
</operation>

<operation id="4586" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader495:4  br i1 %exitcond148, label %.preheader496.loopexit, label %133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4587" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1092 = trunc i2 %i112 to i1

]]></Node>
<StgValue><ssdm name="tmp_1092"/></StgValue>
</operation>

<operation id="4588" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4425" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl146 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1092, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl146"/></StgValue>
</operation>

<operation id="4589" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl146_cast = zext i6 %p_shl146 to i7

]]></Node>
<StgValue><ssdm name="p_shl146_cast"/></StgValue>
</operation>

<operation id="4590" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl147 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1092, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl147"/></StgValue>
</operation>

<operation id="4591" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4428" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl147_cast = zext i4 %p_shl147 to i7

]]></Node>
<StgValue><ssdm name="p_shl147_cast"/></StgValue>
</operation>

<operation id="4592" st_id="409" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4429" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_557 = sub i7 %p_shl146_cast, %p_shl147_cast

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="4593" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="8" op_0_bw="7">
<![CDATA[
:6  %tmp_735_cast_cast = sext i7 %tmp_557 to i8

]]></Node>
<StgValue><ssdm name="tmp_735_cast_cast"/></StgValue>
</operation>

<operation id="4594" st_id="409" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp43 = add i8 -56, %tmp_735_cast_cast

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="4595" st_id="409" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_558 = add i8 %co121_cast382_cast, %tmp43

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="4596" st_id="409" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="exitcond148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_561 = add i7 %tmp_557, %co121_cast

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="4597" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4467" bw="0" op_0_bw="0">
<![CDATA[
.preheader496.loopexit:0  br label %.preheader496

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="4598" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_737_cast = sext i8 %tmp_558 to i9

]]></Node>
<StgValue><ssdm name="tmp_737_cast"/></StgValue>
</operation>

<operation id="4599" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="12" op_0_bw="9">
<![CDATA[
:10  %tmp_560_cast = zext i9 %tmp_737_cast to i12

]]></Node>
<StgValue><ssdm name="tmp_560_cast"/></StgValue>
</operation>

<operation id="4600" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:11  %tmp_1093 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_558, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1093"/></StgValue>
</operation>

<operation id="4601" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="11" op_0_bw="10">
<![CDATA[
:12  %tmp_1094 = sext i10 %tmp_1093 to i11

]]></Node>
<StgValue><ssdm name="tmp_1094"/></StgValue>
</operation>

<operation id="4602" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="12" op_0_bw="11">
<![CDATA[
:13  %p_shl414_cast = zext i11 %tmp_1094 to i12

]]></Node>
<StgValue><ssdm name="p_shl414_cast"/></StgValue>
</operation>

<operation id="4603" st_id="410" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %tmp_1095 = sub i12 %p_shl414_cast, %tmp_560_cast

]]></Node>
<StgValue><ssdm name="tmp_1095"/></StgValue>
</operation>

<operation id="4604" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="13" op_0_bw="12">
<![CDATA[
:15  %tmp_1545_cast = sext i12 %tmp_1095 to i13

]]></Node>
<StgValue><ssdm name="tmp_1545_cast"/></StgValue>
</operation>

<operation id="4605" st_id="410" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:16  %tmp_1096 = add i13 %tmp_1545_cast, %tmp_545_cast

]]></Node>
<StgValue><ssdm name="tmp_1096"/></StgValue>
</operation>

<operation id="4606" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="15" op_0_bw="13">
<![CDATA[
:17  %tmp_1546_cast = sext i13 %tmp_1096 to i15

]]></Node>
<StgValue><ssdm name="tmp_1546_cast"/></StgValue>
</operation>

<operation id="4607" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:18  %p_shl413_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1096, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl413_cast"/></StgValue>
</operation>

<operation id="4608" st_id="410" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_1097 = sub i15 %p_shl413_cast, %tmp_1546_cast

]]></Node>
<StgValue><ssdm name="tmp_1097"/></StgValue>
</operation>

<operation id="4609" st_id="410" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp_1098 = add i15 %tmp_1097, %tmp_552_cast

]]></Node>
<StgValue><ssdm name="tmp_1098"/></StgValue>
</operation>

<operation id="4610" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="32" op_0_bw="7">
<![CDATA[
:25  %tmp_739_cast = sext i7 %tmp_561 to i32

]]></Node>
<StgValue><ssdm name="tmp_739_cast"/></StgValue>
</operation>

<operation id="4611" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="35" op_0_bw="32">
<![CDATA[
:26  %tmp_562_cast1 = zext i32 %tmp_739_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_562_cast1"/></StgValue>
</operation>

<operation id="4612" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:27  %tmp_1099 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_561, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1099"/></StgValue>
</operation>

<operation id="4613" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="34" op_0_bw="9">
<![CDATA[
:28  %tmp_1100 = sext i9 %tmp_1099 to i34

]]></Node>
<StgValue><ssdm name="tmp_1100"/></StgValue>
</operation>

<operation id="4614" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="35" op_0_bw="34">
<![CDATA[
:29  %p_shl412_cast = zext i34 %tmp_1100 to i35

]]></Node>
<StgValue><ssdm name="p_shl412_cast"/></StgValue>
</operation>

<operation id="4615" st_id="410" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:30  %tmp_1101 = sub i35 %p_shl412_cast, %tmp_562_cast1

]]></Node>
<StgValue><ssdm name="tmp_1101"/></StgValue>
</operation>

<operation id="4616" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="36" op_0_bw="35">
<![CDATA[
:31  %tmp_1552_cast = sext i35 %tmp_1101 to i36

]]></Node>
<StgValue><ssdm name="tmp_1552_cast"/></StgValue>
</operation>

<operation id="4617" st_id="410" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:32  %tmp_1102 = add i36 %tmp_1552_cast, %tmp_545_cast1

]]></Node>
<StgValue><ssdm name="tmp_1102"/></StgValue>
</operation>

<operation id="4618" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="10" op_0_bw="36">
<![CDATA[
:33  %tmp_1103 = trunc i36 %tmp_1102 to i10

]]></Node>
<StgValue><ssdm name="tmp_1103"/></StgValue>
</operation>

<operation id="4619" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="8" op_0_bw="36">
<![CDATA[
:34  %tmp_1104 = trunc i36 %tmp_1102 to i8

]]></Node>
<StgValue><ssdm name="tmp_1104"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="4620" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="64" op_0_bw="15">
<![CDATA[
:21  %tmp_1549_cast = zext i15 %tmp_1098 to i64

]]></Node>
<StgValue><ssdm name="tmp_1549_cast"/></StgValue>
</operation>

<operation id="4621" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %shuffle_conv_3x3_add_12 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1549_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_12"/></StgValue>
</operation>

<operation id="4622" st_id="411" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="32" op_0_bw="14">
<![CDATA[
:23  %shuffle_conv_3x3_loa_12 = load float* %shuffle_conv_3x3_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_12"/></StgValue>
</operation>

<operation id="4623" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:35  %p_shl411_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1104, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl411_cast"/></StgValue>
</operation>

<operation id="4624" st_id="411" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_1105 = sub i10 %p_shl411_cast, %tmp_1103

]]></Node>
<StgValue><ssdm name="tmp_1105"/></StgValue>
</operation>

<operation id="4625" st_id="411" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:37  %tmp_1106 = add i10 %tmp_1105, %tmp_552_cast1

]]></Node>
<StgValue><ssdm name="tmp_1106"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="4626" st_id="412" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="32" op_0_bw="14">
<![CDATA[
:23  %shuffle_conv_3x3_loa_12 = load float* %shuffle_conv_3x3_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_12"/></StgValue>
</operation>

<operation id="4627" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="64" op_0_bw="10">
<![CDATA[
:38  %tmp_1556_cast = zext i10 %tmp_1106 to i64

]]></Node>
<StgValue><ssdm name="tmp_1556_cast"/></StgValue>
</operation>

<operation id="4628" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %weights_48_1_3x3_add_7 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1556_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_7"/></StgValue>
</operation>

<operation id="4629" st_id="412" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:40  store float %shuffle_conv_3x3_loa_12, float* %weights_48_1_3x3_add_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4630" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %.preheader495

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="4631" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader494:0  %i108 = phi i5 [ %i_109, %.preheader494.loopexit ], [ 0, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="i108"/></StgValue>
</operation>

<operation id="4632" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="7" op_0_bw="5">
<![CDATA[
.preheader494:1  %i109_cast = zext i5 %i108 to i7

]]></Node>
<StgValue><ssdm name="i109_cast"/></StgValue>
</operation>

<operation id="4633" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="11" op_0_bw="5">
<![CDATA[
.preheader494:2  %i109_cast1 = zext i5 %i108 to i11

]]></Node>
<StgValue><ssdm name="i109_cast1"/></StgValue>
</operation>

<operation id="4634" st_id="413" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader494:3  %exitcond147 = icmp eq i5 %i108, -8

]]></Node>
<StgValue><ssdm name="exitcond147"/></StgValue>
</operation>

<operation id="4635" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader494:4  %empty_493 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="4636" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader494:5  %i_109 = add i5 %i108, 1

]]></Node>
<StgValue><ssdm name="i_109"/></StgValue>
</operation>

<operation id="4637" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader494:6  br i1 %exitcond147, label %135, label %.preheader493.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4638" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp><literal name="exitcond147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4483" bw="0" op_0_bw="0">
<![CDATA[
.preheader493.preheader:0  br label %.preheader493

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4639" st_id="413" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp><literal name="exitcond147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="4640" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader493:0  %k33 = phi i2 [ %k_34, %134 ], [ 0, %.preheader493.preheader ]

]]></Node>
<StgValue><ssdm name="k33"/></StgValue>
</operation>

<operation id="4641" st_id="414" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader493:1  %exitcond146 = icmp eq i2 %k33, -2

]]></Node>
<StgValue><ssdm name="exitcond146"/></StgValue>
</operation>

<operation id="4642" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader493:2  %empty_494 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="4643" st_id="414" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader493:3  %k_34 = add i2 %k33, 1

]]></Node>
<StgValue><ssdm name="k_34"/></StgValue>
</operation>

<operation id="4644" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader493:4  br i1 %exitcond146, label %.preheader494.loopexit, label %134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4645" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4491" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1091 = trunc i2 %k33 to i1

]]></Node>
<StgValue><ssdm name="tmp_1091"/></StgValue>
</operation>

<operation id="4646" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4492" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl140 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1091, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl140"/></StgValue>
</operation>

<operation id="4647" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl140_cast = zext i6 %p_shl140 to i7

]]></Node>
<StgValue><ssdm name="p_shl140_cast"/></StgValue>
</operation>

<operation id="4648" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl141 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1091, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl141"/></StgValue>
</operation>

<operation id="4649" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4495" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl141_cast = zext i4 %p_shl141 to i7

]]></Node>
<StgValue><ssdm name="p_shl141_cast"/></StgValue>
</operation>

<operation id="4650" st_id="414" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4496" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_547 = sub i7 %p_shl140_cast, %p_shl141_cast

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="4651" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_716_cast = sext i7 %tmp_547 to i11

]]></Node>
<StgValue><ssdm name="tmp_716_cast"/></StgValue>
</operation>

<operation id="4652" st_id="414" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4498" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp44 = add i11 -680, %tmp_716_cast

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="4653" st_id="414" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4499" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_548 = add i11 %i109_cast1, %tmp44

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="4654" st_id="414" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_550 = add i7 %tmp_547, %i109_cast

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="4655" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1289">
<or_exp><and_exp><literal name="exitcond146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="0" op_0_bw="0">
<![CDATA[
.preheader494.loopexit:0  br label %.preheader494

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="4656" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_549 = zext i11 %tmp_548 to i64

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="4657" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_38 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_549

]]></Node>
<StgValue><ssdm name="bias_addr_38"/></StgValue>
</operation>

<operation id="4658" st_id="415" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_38 = load float* %bias_addr_38, align 4

]]></Node>
<StgValue><ssdm name="bias_load_38"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="4659" st_id="416" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_38 = load float* %bias_addr_38, align 4

]]></Node>
<StgValue><ssdm name="bias_load_38"/></StgValue>
</operation>

<operation id="4660" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_720_cast = sext i7 %tmp_550 to i32

]]></Node>
<StgValue><ssdm name="tmp_720_cast"/></StgValue>
</operation>

<operation id="4661" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_551 = zext i32 %tmp_720_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="4662" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_21 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_551

]]></Node>
<StgValue><ssdm name="bias_48_addr_21"/></StgValue>
</operation>

<operation id="4663" st_id="416" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_38, float* %bias_48_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4664" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader493

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="4665" st_id="417" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4666" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit695

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="4667" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit695:0  %co122 = phi i5 [ 0, %135 ], [ %co_123, %.loopexit695.loopexit ]

]]></Node>
<StgValue><ssdm name="co122"/></StgValue>
</operation>

<operation id="4668" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="11" op_0_bw="5">
<![CDATA[
.loopexit695:1  %co123_cast = zext i5 %co122 to i11

]]></Node>
<StgValue><ssdm name="co123_cast"/></StgValue>
</operation>

<operation id="4669" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit695:2  %exitcond145 = icmp eq i5 %co122, -8

]]></Node>
<StgValue><ssdm name="exitcond145"/></StgValue>
</operation>

<operation id="4670" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit695:3  %empty_495 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="4671" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit695:4  %co_123 = add i5 %co122, 1

]]></Node>
<StgValue><ssdm name="co_123"/></StgValue>
</operation>

<operation id="4672" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit695:5  br i1 %exitcond145, label %.preheader490.preheader, label %.preheader492.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4673" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="1" op_0_bw="5">
<![CDATA[
.preheader492.preheader:0  %tmp_1090 = trunc i5 %co122 to i1

]]></Node>
<StgValue><ssdm name="tmp_1090"/></StgValue>
</operation>

<operation id="4674" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader492.preheader:1  %p_shl142 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1090, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl142"/></StgValue>
</operation>

<operation id="4675" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4524" bw="7" op_0_bw="6">
<![CDATA[
.preheader492.preheader:2  %p_shl142_cast = zext i6 %p_shl142 to i7

]]></Node>
<StgValue><ssdm name="p_shl142_cast"/></StgValue>
</operation>

<operation id="4676" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader492.preheader:3  %p_shl143 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1090, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl143"/></StgValue>
</operation>

<operation id="4677" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4526" bw="7" op_0_bw="4">
<![CDATA[
.preheader492.preheader:4  %p_shl143_cast = zext i4 %p_shl143 to i7

]]></Node>
<StgValue><ssdm name="p_shl143_cast"/></StgValue>
</operation>

<operation id="4678" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4527" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader492.preheader:5  %tmp_546 = sub i7 %p_shl142_cast, %p_shl143_cast

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="4679" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4528" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader492.preheader:6  %p_lshr_f14_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co122, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f14_cast"/></StgValue>
</operation>

<operation id="4680" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4529" bw="7" op_0_bw="4">
<![CDATA[
.preheader492.preheader:7  %tmp_724_cast = zext i4 %p_lshr_f14_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_724_cast"/></StgValue>
</operation>

<operation id="4681" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="exitcond145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4530" bw="0" op_0_bw="0">
<![CDATA[
.preheader492.preheader:8  br label %.preheader492

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4682" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1297">
<or_exp><and_exp><literal name="exitcond145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4589" bw="0" op_0_bw="0">
<![CDATA[
.preheader490.preheader:0  br label %.preheader490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="4683" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader492:0  %ci54 = phi i5 [ 0, %.preheader492.preheader ], [ %ci_55, %.preheader492.loopexit ]

]]></Node>
<StgValue><ssdm name="ci54"/></StgValue>
</operation>

<operation id="4684" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="7" op_0_bw="5">
<![CDATA[
.preheader492:1  %ci54_cast = zext i5 %ci54 to i7

]]></Node>
<StgValue><ssdm name="ci54_cast"/></StgValue>
</operation>

<operation id="4685" st_id="419" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader492:2  %exitcond144 = icmp eq i5 %ci54, -8

]]></Node>
<StgValue><ssdm name="exitcond144"/></StgValue>
</operation>

<operation id="4686" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader492:3  %empty_496 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="4687" st_id="419" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader492:4  %ci_55 = add i5 %ci54, 1

]]></Node>
<StgValue><ssdm name="ci_55"/></StgValue>
</operation>

<operation id="4688" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader492:5  br i1 %exitcond144, label %.loopexit695.loopexit, label %.preheader491.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4689" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4539" bw="18" op_0_bw="5">
<![CDATA[
.preheader491.preheader:0  %tmp_553_cast = zext i5 %ci54 to i18

]]></Node>
<StgValue><ssdm name="tmp_553_cast"/></StgValue>
</operation>

<operation id="4690" st_id="419" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4540" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader491.preheader:1  %tmp_554 = add i7 %tmp_546, %ci54_cast

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="4691" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="13" op_0_bw="7">
<![CDATA[
.preheader491.preheader:2  %tmp_555_cast1 = sext i7 %tmp_554 to i13

]]></Node>
<StgValue><ssdm name="tmp_555_cast1"/></StgValue>
</operation>

<operation id="4692" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="exitcond144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="0" op_0_bw="0">
<![CDATA[
.preheader491.preheader:3  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4693" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp><and_exp><literal name="exitcond144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4587" bw="0" op_0_bw="0">
<![CDATA[
.loopexit695.loopexit:0  br label %.loopexit695

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="4694" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader491:0  %i114 = phi i3 [ %i_115, %136 ], [ 0, %.preheader491.preheader ]

]]></Node>
<StgValue><ssdm name="i114"/></StgValue>
</operation>

<operation id="4695" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader491:1  %exitcond143 = icmp eq i3 %i114, -4

]]></Node>
<StgValue><ssdm name="exitcond143"/></StgValue>
</operation>

<operation id="4696" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader491:2  %empty_497 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="4697" st_id="420" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader491:3  %i_115 = add i3 %i114, 1

]]></Node>
<StgValue><ssdm name="i_115"/></StgValue>
</operation>

<operation id="4698" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader491:4  br i1 %exitcond143, label %.preheader492.loopexit, label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4699" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4550" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1109 = trunc i3 %i114 to i2

]]></Node>
<StgValue><ssdm name="tmp_1109"/></StgValue>
</operation>

<operation id="4700" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4551" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl148 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1109, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl148"/></StgValue>
</operation>

<operation id="4701" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4552" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl148_cast = zext i7 %p_shl148 to i8

]]></Node>
<StgValue><ssdm name="p_shl148_cast"/></StgValue>
</operation>

<operation id="4702" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4553" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl149 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1109, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl149"/></StgValue>
</operation>

<operation id="4703" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4554" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl149_cast = zext i5 %p_shl149 to i8

]]></Node>
<StgValue><ssdm name="p_shl149_cast"/></StgValue>
</operation>

<operation id="4704" st_id="420" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_568 = sub i8 %p_shl148_cast, %p_shl149_cast

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="4705" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4556" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_742_cast = sext i8 %tmp_568 to i11

]]></Node>
<StgValue><ssdm name="tmp_742_cast"/></StgValue>
</operation>

<operation id="4706" st_id="420" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp45 = add i11 -488, %tmp_742_cast

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="4707" st_id="420" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4558" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_569 = add i11 %tmp45, %co123_cast

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="4708" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4569" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:19  %p_shl150 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1109, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl150"/></StgValue>
</operation>

<operation id="4709" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="7" op_0_bw="6">
<![CDATA[
:20  %p_shl150_cast = zext i6 %p_shl150 to i7

]]></Node>
<StgValue><ssdm name="p_shl150_cast"/></StgValue>
</operation>

<operation id="4710" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4571" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %p_shl151 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1109, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl151"/></StgValue>
</operation>

<operation id="4711" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4572" bw="7" op_0_bw="4">
<![CDATA[
:22  %p_shl151_cast = zext i4 %p_shl151 to i7

]]></Node>
<StgValue><ssdm name="p_shl151_cast"/></StgValue>
</operation>

<operation id="4712" st_id="420" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4573" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_570 = sub i7 %p_shl150_cast, %p_shl151_cast

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="4713" st_id="420" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_571 = add i7 %tmp_570, %tmp_724_cast

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="4714" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4575" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:25  %tmp_1114 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_571, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1114"/></StgValue>
</operation>

<operation id="4715" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4576" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:26  %tmp_1115 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_571, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1115"/></StgValue>
</operation>

<operation id="4716" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4577" bw="13" op_0_bw="11">
<![CDATA[
:27  %p_shl416_cast = sext i11 %tmp_1115 to i13

]]></Node>
<StgValue><ssdm name="p_shl416_cast"/></StgValue>
</operation>

<operation id="4717" st_id="420" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %tmp_1116 = sub i13 %tmp_1114, %p_shl416_cast

]]></Node>
<StgValue><ssdm name="tmp_1116"/></StgValue>
</operation>

<operation id="4718" st_id="420" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="exitcond143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4579" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29  %tmp_1117 = add i13 %tmp_555_cast1, %tmp_1116

]]></Node>
<StgValue><ssdm name="tmp_1117"/></StgValue>
</operation>

<operation id="4719" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp><literal name="exitcond143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4585" bw="0" op_0_bw="0">
<![CDATA[
.preheader492.loopexit:0  br label %.preheader492

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="4720" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:9  %tmp_1110 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_569, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1110"/></StgValue>
</operation>

<operation id="4721" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="17" op_0_bw="16">
<![CDATA[
:10  %p_shl417_cast = zext i16 %tmp_1110 to i17

]]></Node>
<StgValue><ssdm name="p_shl417_cast"/></StgValue>
</operation>

<operation id="4722" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:11  %tmp_1111 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_569, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1111"/></StgValue>
</operation>

<operation id="4723" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="17" op_0_bw="14">
<![CDATA[
:12  %p_shl418_cast = zext i14 %tmp_1111 to i17

]]></Node>
<StgValue><ssdm name="p_shl418_cast"/></StgValue>
</operation>

<operation id="4724" st_id="421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_1112 = sub i17 %p_shl417_cast, %p_shl418_cast

]]></Node>
<StgValue><ssdm name="tmp_1112"/></StgValue>
</operation>

<operation id="4725" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="18" op_0_bw="17">
<![CDATA[
:14  %tmp_1565_cast = sext i17 %tmp_1112 to i18

]]></Node>
<StgValue><ssdm name="tmp_1565_cast"/></StgValue>
</operation>

<operation id="4726" st_id="421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1113 = add i18 %tmp_553_cast, %tmp_1565_cast

]]></Node>
<StgValue><ssdm name="tmp_1113"/></StgValue>
</operation>

<operation id="4727" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_1566_cast = sext i18 %tmp_1113 to i64

]]></Node>
<StgValue><ssdm name="tmp_1566_cast"/></StgValue>
</operation>

<operation id="4728" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_23 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1566_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_23"/></StgValue>
</operation>

<operation id="4729" st_id="421" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_23 = load float* %shuffle_conv_1x1_add_23, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_23"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="4730" st_id="422" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_23 = load float* %shuffle_conv_1x1_add_23, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_23"/></StgValue>
</operation>

<operation id="4731" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="64" op_0_bw="13">
<![CDATA[
:30  %tmp_1574_cast = sext i13 %tmp_1117 to i64

]]></Node>
<StgValue><ssdm name="tmp_1574_cast"/></StgValue>
</operation>

<operation id="4732" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_48_48_1x1_ad_14 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1574_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_14"/></StgValue>
</operation>

<operation id="4733" st_id="422" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store float %shuffle_conv_1x1_loa_23, float* %weights_48_48_1x1_ad_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4734" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="4735" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader490:0  %i110 = phi i5 [ %i_111, %.preheader490.loopexit ], [ 0, %.preheader490.preheader ]

]]></Node>
<StgValue><ssdm name="i110"/></StgValue>
</operation>

<operation id="4736" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="7" op_0_bw="5">
<![CDATA[
.preheader490:1  %i111_cast = zext i5 %i110 to i7

]]></Node>
<StgValue><ssdm name="i111_cast"/></StgValue>
</operation>

<operation id="4737" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="11" op_0_bw="5">
<![CDATA[
.preheader490:2  %i111_cast1 = zext i5 %i110 to i11

]]></Node>
<StgValue><ssdm name="i111_cast1"/></StgValue>
</operation>

<operation id="4738" st_id="423" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader490:3  %exitcond142 = icmp eq i5 %i110, -8

]]></Node>
<StgValue><ssdm name="exitcond142"/></StgValue>
</operation>

<operation id="4739" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader490:4  %empty_498 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="4740" st_id="423" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader490:5  %i_111 = add i5 %i110, 1

]]></Node>
<StgValue><ssdm name="i_111"/></StgValue>
</operation>

<operation id="4741" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader490:6  br i1 %exitcond142, label %138, label %.preheader489.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4742" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp><literal name="exitcond142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4599" bw="0" op_0_bw="0">
<![CDATA[
.preheader489.preheader:0  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4743" st_id="423" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp><literal name="exitcond142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4628" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="4744" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader489:0  %k35 = phi i2 [ %k_36, %137 ], [ 0, %.preheader489.preheader ]

]]></Node>
<StgValue><ssdm name="k35"/></StgValue>
</operation>

<operation id="4745" st_id="424" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader489:1  %exitcond141 = icmp eq i2 %k35, -2

]]></Node>
<StgValue><ssdm name="exitcond141"/></StgValue>
</operation>

<operation id="4746" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader489:2  %empty_499 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="4747" st_id="424" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader489:3  %k_36 = add i2 %k35, 1

]]></Node>
<StgValue><ssdm name="k_36"/></StgValue>
</operation>

<operation id="4748" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader489:4  br i1 %exitcond141, label %.preheader490.loopexit, label %137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4749" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4607" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1108 = trunc i2 %k35 to i1

]]></Node>
<StgValue><ssdm name="tmp_1108"/></StgValue>
</operation>

<operation id="4750" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4608" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl144 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1108, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl144"/></StgValue>
</operation>

<operation id="4751" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl144_cast = zext i6 %p_shl144 to i7

]]></Node>
<StgValue><ssdm name="p_shl144_cast"/></StgValue>
</operation>

<operation id="4752" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl145 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1108, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl145"/></StgValue>
</operation>

<operation id="4753" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4611" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl145_cast = zext i4 %p_shl145 to i7

]]></Node>
<StgValue><ssdm name="p_shl145_cast"/></StgValue>
</operation>

<operation id="4754" st_id="424" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4612" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_563 = sub i7 %p_shl144_cast, %p_shl145_cast

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="4755" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_726_cast = sext i7 %tmp_563 to i11

]]></Node>
<StgValue><ssdm name="tmp_726_cast"/></StgValue>
</operation>

<operation id="4756" st_id="424" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp46 = add i11 -632, %tmp_726_cast

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="4757" st_id="424" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4615" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_564 = add i11 %i111_cast1, %tmp46

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="4758" st_id="424" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="exitcond141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4619" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_566 = add i7 %tmp_563, %i111_cast

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="4759" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="exitcond141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="0" op_0_bw="0">
<![CDATA[
.preheader490.loopexit:0  br label %.preheader490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="4760" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_565 = zext i11 %tmp_564 to i64

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="4761" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_39 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_565

]]></Node>
<StgValue><ssdm name="bias_addr_39"/></StgValue>
</operation>

<operation id="4762" st_id="425" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_39 = load float* %bias_addr_39, align 4

]]></Node>
<StgValue><ssdm name="bias_load_39"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="4763" st_id="426" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_39 = load float* %bias_addr_39, align 4

]]></Node>
<StgValue><ssdm name="bias_load_39"/></StgValue>
</operation>

<operation id="4764" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_730_cast = sext i7 %tmp_566 to i32

]]></Node>
<StgValue><ssdm name="tmp_730_cast"/></StgValue>
</operation>

<operation id="4765" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_567 = zext i32 %tmp_730_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="4766" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_22 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_567

]]></Node>
<StgValue><ssdm name="bias_48_addr_22"/></StgValue>
</operation>

<operation id="4767" st_id="426" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_39, float* %bias_48_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4768" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="4769" st_id="427" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4770" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit694

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="4771" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit694:0  %co124 = phi i6 [ 0, %138 ], [ %co_125, %.loopexit694.loopexit ]

]]></Node>
<StgValue><ssdm name="co124"/></StgValue>
</operation>

<operation id="4772" st_id="428" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit694:1  %exitcond140 = icmp eq i6 %co124, -16

]]></Node>
<StgValue><ssdm name="exitcond140"/></StgValue>
</operation>

<operation id="4773" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit694:2  %empty_500 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="4774" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit694:3  %co_125 = add i6 %co124, 1

]]></Node>
<StgValue><ssdm name="co_125"/></StgValue>
</operation>

<operation id="4775" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit694:4  br i1 %exitcond140, label %140, label %.preheader488.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4776" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader488.preheader:0  %tmp_1107 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co124, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1107"/></StgValue>
</operation>

<operation id="4777" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="10" op_0_bw="9">
<![CDATA[
.preheader488.preheader:1  %tmp_1558_cast = zext i9 %tmp_1107 to i10

]]></Node>
<StgValue><ssdm name="tmp_1558_cast"/></StgValue>
</operation>

<operation id="4778" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp><literal name="exitcond140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4639" bw="0" op_0_bw="0">
<![CDATA[
.preheader488.preheader:2  br label %.preheader488

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4779" st_id="428" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1327">
<or_exp><and_exp><literal name="exitcond140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4672" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_5_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="4780" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader488:0  %h81 = phi i4 [ 0, %.preheader488.preheader ], [ %h_82, %.preheader488.loopexit ]

]]></Node>
<StgValue><ssdm name="h81"/></StgValue>
</operation>

<operation id="4781" st_id="429" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader488:1  %exitcond139 = icmp eq i4 %h81, -8

]]></Node>
<StgValue><ssdm name="exitcond139"/></StgValue>
</operation>

<operation id="4782" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader488:2  %empty_501 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="4783" st_id="429" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader488:3  %h_82 = add i4 %h81, 1

]]></Node>
<StgValue><ssdm name="h_82"/></StgValue>
</operation>

<operation id="4784" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader488:4  br i1 %exitcond139, label %.loopexit694.loopexit, label %.preheader487.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4785" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4647" bw="10" op_0_bw="4">
<![CDATA[
.preheader487.preheader:0  %tmp_573_cast = zext i4 %h81 to i10

]]></Node>
<StgValue><ssdm name="tmp_573_cast"/></StgValue>
</operation>

<operation id="4786" st_id="429" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4648" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader487.preheader:1  %tmp_1120 = add i10 %tmp_1558_cast, %tmp_573_cast

]]></Node>
<StgValue><ssdm name="tmp_1120"/></StgValue>
</operation>

<operation id="4787" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader487.preheader:2  %tmp_1121 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1120, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1121"/></StgValue>
</operation>

<operation id="4788" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4650" bw="14" op_0_bw="13">
<![CDATA[
.preheader487.preheader:3  %tmp_1581_cast = zext i13 %tmp_1121 to i14

]]></Node>
<StgValue><ssdm name="tmp_1581_cast"/></StgValue>
</operation>

<operation id="4789" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp><literal name="exitcond139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="0" op_0_bw="0">
<![CDATA[
.preheader487.preheader:4  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4790" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1332">
<or_exp><and_exp><literal name="exitcond139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4670" bw="0" op_0_bw="0">
<![CDATA[
.loopexit694.loopexit:0  br label %.loopexit694

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="4791" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader487:0  %w81 = phi i4 [ %w_82, %139 ], [ 0, %.preheader487.preheader ]

]]></Node>
<StgValue><ssdm name="w81"/></StgValue>
</operation>

<operation id="4792" st_id="430" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader487:1  %exitcond138 = icmp eq i4 %w81, -8

]]></Node>
<StgValue><ssdm name="exitcond138"/></StgValue>
</operation>

<operation id="4793" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader487:2  %empty_502 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="4794" st_id="430" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader487:3  %w_82 = add i4 %w81, 1

]]></Node>
<StgValue><ssdm name="w_82"/></StgValue>
</operation>

<operation id="4795" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader487:4  br i1 %exitcond138, label %.preheader488.loopexit, label %139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4796" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4659" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_577_cast = zext i4 %w81 to i14

]]></Node>
<StgValue><ssdm name="tmp_577_cast"/></StgValue>
</operation>

<operation id="4797" st_id="430" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4660" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_1125 = add i14 %tmp_1581_cast, %tmp_577_cast

]]></Node>
<StgValue><ssdm name="tmp_1125"/></StgValue>
</operation>

<operation id="4798" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_1590_cast = zext i14 %tmp_1125 to i64

]]></Node>
<StgValue><ssdm name="tmp_1590_cast"/></StgValue>
</operation>

<operation id="4799" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4662" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit1_4_outpu_2 = getelementptr [6144 x float]* @shuffleunit1_4_outpu, i64 0, i64 %tmp_1590_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu_2"/></StgValue>
</operation>

<operation id="4800" st_id="430" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp><and_exp><literal name="exitcond138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4664" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_4_outpu_3 = load float* %shuffleunit1_4_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu_3"/></StgValue>
</operation>

<operation id="4801" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp><literal name="exitcond138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4668" bw="0" op_0_bw="0">
<![CDATA[
.preheader488.loopexit:0  br label %.preheader488

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="4802" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_add_11 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1590_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_11"/></StgValue>
</operation>

<operation id="4803" st_id="431" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_4_outpu_3 = load float* %shuffleunit1_4_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_4_outpu_3"/></StgValue>
</operation>

<operation id="4804" st_id="431" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %shuffleunit1_4_outpu_3, float* %buffer0_1_48_8x8_add_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4805" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="4806" st_id="432" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_5_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4807" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit693

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="4808" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit693:0  %co126 = phi i6 [ 0, %140 ], [ %co_127, %.loopexit693.loopexit ]

]]></Node>
<StgValue><ssdm name="co126"/></StgValue>
</operation>

<operation id="4809" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="7" op_0_bw="6">
<![CDATA[
.loopexit693:1  %co126_cast = zext i6 %co126 to i7

]]></Node>
<StgValue><ssdm name="co126_cast"/></StgValue>
</operation>

<operation id="4810" st_id="433" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit693:2  %exitcond137 = icmp eq i6 %co126, -16

]]></Node>
<StgValue><ssdm name="exitcond137"/></StgValue>
</operation>

<operation id="4811" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit693:3  %empty_503 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="4812" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit693:4  %co_127 = add i6 %co126, 1

]]></Node>
<StgValue><ssdm name="co_127"/></StgValue>
</operation>

<operation id="4813" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit693:5  br i1 %exitcond137, label %.preheader484.preheader, label %.preheader486.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4814" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader486.preheader:0  %tmp_572 = add i7 %co126_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="4815" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4683" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader486.preheader:1  %tmp_1118 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_572, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1118"/></StgValue>
</operation>

<operation id="4816" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4684" bw="11" op_0_bw="10">
<![CDATA[
.preheader486.preheader:2  %tmp_1576_cast = zext i10 %tmp_1118 to i11

]]></Node>
<StgValue><ssdm name="tmp_1576_cast"/></StgValue>
</operation>

<operation id="4817" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4685" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader486.preheader:3  %tmp_1119 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co126, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1119"/></StgValue>
</operation>

<operation id="4818" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4686" bw="10" op_0_bw="9">
<![CDATA[
.preheader486.preheader:4  %tmp_1578_cast = zext i9 %tmp_1119 to i10

]]></Node>
<StgValue><ssdm name="tmp_1578_cast"/></StgValue>
</operation>

<operation id="4819" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="0" op_0_bw="0">
<![CDATA[
.preheader486.preheader:5  br label %.preheader486

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4820" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4725" bw="0" op_0_bw="0">
<![CDATA[
.preheader484.preheader:0  br label %.preheader484

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="4821" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader486:0  %h83 = phi i4 [ 0, %.preheader486.preheader ], [ %h_84, %.preheader486.loopexit ]

]]></Node>
<StgValue><ssdm name="h83"/></StgValue>
</operation>

<operation id="4822" st_id="434" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader486:1  %exitcond136 = icmp eq i4 %h83, -8

]]></Node>
<StgValue><ssdm name="exitcond136"/></StgValue>
</operation>

<operation id="4823" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader486:2  %empty_504 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="4824" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader486:3  %h_84 = add i4 %h83, 1

]]></Node>
<StgValue><ssdm name="h_84"/></StgValue>
</operation>

<operation id="4825" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader486:4  br i1 %exitcond136, label %.loopexit693.loopexit, label %.preheader485.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4826" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4695" bw="10" op_0_bw="4">
<![CDATA[
.preheader485.preheader:0  %tmp_575_cast1 = zext i4 %h83 to i10

]]></Node>
<StgValue><ssdm name="tmp_575_cast1"/></StgValue>
</operation>

<operation id="4827" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4696" bw="11" op_0_bw="4">
<![CDATA[
.preheader485.preheader:1  %tmp_575_cast = zext i4 %h83 to i11

]]></Node>
<StgValue><ssdm name="tmp_575_cast"/></StgValue>
</operation>

<operation id="4828" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader485.preheader:2  %tmp_1123 = add i11 %tmp_575_cast, %tmp_1576_cast

]]></Node>
<StgValue><ssdm name="tmp_1123"/></StgValue>
</operation>

<operation id="4829" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader485.preheader:3  %tmp_1586_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1123, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1586_cast"/></StgValue>
</operation>

<operation id="4830" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader485.preheader:4  %tmp_1124 = add i10 %tmp_575_cast1, %tmp_1578_cast

]]></Node>
<StgValue><ssdm name="tmp_1124"/></StgValue>
</operation>

<operation id="4831" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader485.preheader:5  %tmp_1589_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1124, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1589_cast"/></StgValue>
</operation>

<operation id="4832" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="0" op_0_bw="0">
<![CDATA[
.preheader485.preheader:6  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4833" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1349">
<or_exp><and_exp><literal name="exitcond136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="0" op_0_bw="0">
<![CDATA[
.loopexit693.loopexit:0  br label %.loopexit693

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="4834" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader485:0  %w83 = phi i4 [ %w_84, %141 ], [ 0, %.preheader485.preheader ]

]]></Node>
<StgValue><ssdm name="w83"/></StgValue>
</operation>

<operation id="4835" st_id="435" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader485:1  %exitcond135 = icmp eq i4 %w83, -8

]]></Node>
<StgValue><ssdm name="exitcond135"/></StgValue>
</operation>

<operation id="4836" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader485:2  %empty_505 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="4837" st_id="435" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader485:3  %w_84 = add i4 %w83, 1

]]></Node>
<StgValue><ssdm name="w_84"/></StgValue>
</operation>

<operation id="4838" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader485:4  br i1 %exitcond135, label %.preheader486.loopexit, label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4839" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4709" bw="13" op_0_bw="4">
<![CDATA[
:0  %tmp_581_cast1 = zext i4 %w83 to i13

]]></Node>
<StgValue><ssdm name="tmp_581_cast1"/></StgValue>
</operation>

<operation id="4840" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4710" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_581_cast = zext i4 %w83 to i14

]]></Node>
<StgValue><ssdm name="tmp_581_cast"/></StgValue>
</operation>

<operation id="4841" st_id="435" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4711" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1126 = add i14 %tmp_1586_cast, %tmp_581_cast

]]></Node>
<StgValue><ssdm name="tmp_1126"/></StgValue>
</operation>

<operation id="4842" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1591_cast = zext i14 %tmp_1126 to i64

]]></Node>
<StgValue><ssdm name="tmp_1591_cast"/></StgValue>
</operation>

<operation id="4843" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4713" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_5_outpu = getelementptr [6144 x float]* @shuffleunit1_5_outpu, i64 0, i64 %tmp_1591_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu"/></StgValue>
</operation>

<operation id="4844" st_id="435" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4714" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_1127 = add i13 %tmp_1589_cast, %tmp_581_cast1

]]></Node>
<StgValue><ssdm name="tmp_1127"/></StgValue>
</operation>

<operation id="4845" st_id="435" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp><literal name="exitcond135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_5_outpu_1 = load float* %shuffleunit1_5_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu_1"/></StgValue>
</operation>

<operation id="4846" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1354">
<or_exp><and_exp><literal name="exitcond135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="0">
<![CDATA[
.preheader486.loopexit:0  br label %.preheader486

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="4847" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_1592_cast = zext i13 %tmp_1127 to i64

]]></Node>
<StgValue><ssdm name="tmp_1592_cast"/></StgValue>
</operation>

<operation id="4848" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_add_12 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1592_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_12"/></StgValue>
</operation>

<operation id="4849" st_id="436" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_5_outpu_1 = load float* %shuffleunit1_5_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu_1"/></StgValue>
</operation>

<operation id="4850" st_id="436" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %shuffleunit1_5_outpu_1, float* %buffer0_1_48_8x8_add_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4851" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="4852" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader484:0  %co128 = phi i5 [ %co_129, %.preheader484.loopexit ], [ 0, %.preheader484.preheader ]

]]></Node>
<StgValue><ssdm name="co128"/></StgValue>
</operation>

<operation id="4853" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="10" op_0_bw="5">
<![CDATA[
.preheader484:1  %co128_cast354_cast = zext i5 %co128 to i10

]]></Node>
<StgValue><ssdm name="co128_cast354_cast"/></StgValue>
</operation>

<operation id="4854" st_id="437" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader484:2  %exitcond134 = icmp eq i5 %co128, -8

]]></Node>
<StgValue><ssdm name="exitcond134"/></StgValue>
</operation>

<operation id="4855" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader484:3  %empty_506 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="4856" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader484:4  %co_129 = add i5 %co128, 1

]]></Node>
<StgValue><ssdm name="co_129"/></StgValue>
</operation>

<operation id="4857" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader484:5  br i1 %exitcond134, label %.preheader481.preheader, label %.preheader483.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4858" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4734" bw="1" op_0_bw="5">
<![CDATA[
.preheader483.preheader:0  %tmp_1122 = trunc i5 %co128 to i1

]]></Node>
<StgValue><ssdm name="tmp_1122"/></StgValue>
</operation>

<operation id="4859" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4735" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader483.preheader:1  %p_shl152 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1122, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl152"/></StgValue>
</operation>

<operation id="4860" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4736" bw="7" op_0_bw="6">
<![CDATA[
.preheader483.preheader:2  %p_shl152_cast = zext i6 %p_shl152 to i7

]]></Node>
<StgValue><ssdm name="p_shl152_cast"/></StgValue>
</operation>

<operation id="4861" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4737" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader483.preheader:3  %p_shl153 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1122, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl153"/></StgValue>
</operation>

<operation id="4862" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4738" bw="7" op_0_bw="4">
<![CDATA[
.preheader483.preheader:4  %p_shl153_cast = zext i4 %p_shl153 to i7

]]></Node>
<StgValue><ssdm name="p_shl153_cast"/></StgValue>
</operation>

<operation id="4863" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4739" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader483.preheader:5  %tmp_574 = sub i7 %p_shl152_cast, %p_shl153_cast

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="4864" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4740" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader483.preheader:6  %p_lshr_f15_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co128, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f15_cast"/></StgValue>
</operation>

<operation id="4865" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4741" bw="7" op_0_bw="4">
<![CDATA[
.preheader483.preheader:7  %tmp_754_cast = zext i4 %p_lshr_f15_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_754_cast"/></StgValue>
</operation>

<operation id="4866" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1358">
<or_exp><and_exp><literal name="exitcond134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4742" bw="0" op_0_bw="0">
<![CDATA[
.preheader483.preheader:8  br label %.preheader483

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4867" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1360">
<or_exp><and_exp><literal name="exitcond134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4803" bw="0" op_0_bw="0">
<![CDATA[
.preheader481.preheader:0  br label %.preheader481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="4868" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader483:0  %ci56 = phi i5 [ 0, %.preheader483.preheader ], [ %ci_57, %.preheader483.loopexit ]

]]></Node>
<StgValue><ssdm name="ci56"/></StgValue>
</operation>

<operation id="4869" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="7" op_0_bw="5">
<![CDATA[
.preheader483:1  %ci56_cast = zext i5 %ci56 to i7

]]></Node>
<StgValue><ssdm name="ci56_cast"/></StgValue>
</operation>

<operation id="4870" st_id="438" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader483:2  %exitcond133 = icmp eq i5 %ci56, -8

]]></Node>
<StgValue><ssdm name="exitcond133"/></StgValue>
</operation>

<operation id="4871" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader483:3  %empty_507 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="4872" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader483:4  %ci_57 = add i5 %ci56, 1

]]></Node>
<StgValue><ssdm name="ci_57"/></StgValue>
</operation>

<operation id="4873" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader483:5  br i1 %exitcond133, label %.preheader484.loopexit, label %.preheader482.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4874" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4751" bw="18" op_0_bw="5">
<![CDATA[
.preheader482.preheader:0  %tmp_578_cast1 = zext i5 %ci56 to i18

]]></Node>
<StgValue><ssdm name="tmp_578_cast1"/></StgValue>
</operation>

<operation id="4875" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4752" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader482.preheader:1  %tmp_579 = add i7 %tmp_574, %ci56_cast

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="4876" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4753" bw="13" op_0_bw="7">
<![CDATA[
.preheader482.preheader:2  %tmp_580_cast = sext i7 %tmp_579 to i13

]]></Node>
<StgValue><ssdm name="tmp_580_cast"/></StgValue>
</operation>

<operation id="4877" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="0" op_0_bw="0">
<![CDATA[
.preheader482.preheader:3  br label %.preheader482

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4878" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1365">
<or_exp><and_exp><literal name="exitcond133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="0" op_0_bw="0">
<![CDATA[
.preheader484.loopexit:0  br label %.preheader484

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="4879" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader482:0  %i118 = phi i3 [ %i_119, %142 ], [ 0, %.preheader482.preheader ]

]]></Node>
<StgValue><ssdm name="i118"/></StgValue>
</operation>

<operation id="4880" st_id="439" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader482:1  %exitcond132 = icmp eq i3 %i118, -4

]]></Node>
<StgValue><ssdm name="exitcond132"/></StgValue>
</operation>

<operation id="4881" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader482:2  %empty_508 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="4882" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader482:3  %i_119 = add i3 %i118, 1

]]></Node>
<StgValue><ssdm name="i_119"/></StgValue>
</operation>

<operation id="4883" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader482:4  br i1 %exitcond132, label %.preheader483.loopexit, label %142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4884" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4762" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1129 = trunc i3 %i118 to i2

]]></Node>
<StgValue><ssdm name="tmp_1129"/></StgValue>
</operation>

<operation id="4885" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4763" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl156 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1129, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl156"/></StgValue>
</operation>

<operation id="4886" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4764" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl156_cast = zext i7 %p_shl156 to i8

]]></Node>
<StgValue><ssdm name="p_shl156_cast"/></StgValue>
</operation>

<operation id="4887" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl157 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1129, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl157"/></StgValue>
</operation>

<operation id="4888" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl157_cast = zext i5 %p_shl157 to i8

]]></Node>
<StgValue><ssdm name="p_shl157_cast"/></StgValue>
</operation>

<operation id="4889" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4767" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_591 = sub i8 %p_shl156_cast, %p_shl157_cast

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="4890" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4768" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_769_cast_cast = sext i8 %tmp_591 to i10

]]></Node>
<StgValue><ssdm name="tmp_769_cast_cast"/></StgValue>
</operation>

<operation id="4891" st_id="439" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp47 = add i10 -392, %tmp_769_cast_cast

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="4892" st_id="439" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4770" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_592 = add i10 %tmp47, %co128_cast354_cast

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="4893" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4783" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl158 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1129, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl158"/></StgValue>
</operation>

<operation id="4894" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4784" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl158_cast = zext i6 %p_shl158 to i7

]]></Node>
<StgValue><ssdm name="p_shl158_cast"/></StgValue>
</operation>

<operation id="4895" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4785" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl159 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1129, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl159"/></StgValue>
</operation>

<operation id="4896" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4786" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl159_cast = zext i4 %p_shl159 to i7

]]></Node>
<StgValue><ssdm name="p_shl159_cast"/></StgValue>
</operation>

<operation id="4897" st_id="439" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_593 = sub i7 %p_shl158_cast, %p_shl159_cast

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="4898" st_id="439" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_594 = add i7 %tmp_593, %tmp_754_cast

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="4899" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4789" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_1136 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_594, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1136"/></StgValue>
</operation>

<operation id="4900" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_1137 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_594, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1137"/></StgValue>
</operation>

<operation id="4901" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl420_cast = sext i11 %tmp_1137 to i13

]]></Node>
<StgValue><ssdm name="p_shl420_cast"/></StgValue>
</operation>

<operation id="4902" st_id="439" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_1138 = sub i13 %tmp_1136, %p_shl420_cast

]]></Node>
<StgValue><ssdm name="tmp_1138"/></StgValue>
</operation>

<operation id="4903" st_id="439" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp><literal name="exitcond132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_1139 = add i13 %tmp_580_cast, %tmp_1138

]]></Node>
<StgValue><ssdm name="tmp_1139"/></StgValue>
</operation>

<operation id="4904" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1370">
<or_exp><and_exp><literal name="exitcond132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4799" bw="0" op_0_bw="0">
<![CDATA[
.preheader483.loopexit:0  br label %.preheader483

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="4905" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_1130 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_592, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1130"/></StgValue>
</operation>

<operation id="4906" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="16" op_0_bw="15">
<![CDATA[
:10  %tmp_1131 = sext i15 %tmp_1130 to i16

]]></Node>
<StgValue><ssdm name="tmp_1131"/></StgValue>
</operation>

<operation id="4907" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="17" op_0_bw="16">
<![CDATA[
:11  %p_shl421_cast = zext i16 %tmp_1131 to i17

]]></Node>
<StgValue><ssdm name="p_shl421_cast"/></StgValue>
</operation>

<operation id="4908" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:12  %tmp_1132 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_592, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1132"/></StgValue>
</operation>

<operation id="4909" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="14" op_0_bw="13">
<![CDATA[
:13  %tmp_1133 = sext i13 %tmp_1132 to i14

]]></Node>
<StgValue><ssdm name="tmp_1133"/></StgValue>
</operation>

<operation id="4910" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="17" op_0_bw="14">
<![CDATA[
:14  %p_shl422_cast = zext i14 %tmp_1133 to i17

]]></Node>
<StgValue><ssdm name="p_shl422_cast"/></StgValue>
</operation>

<operation id="4911" st_id="440" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_1134 = sub i17 %p_shl421_cast, %p_shl422_cast

]]></Node>
<StgValue><ssdm name="tmp_1134"/></StgValue>
</operation>

<operation id="4912" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="18" op_0_bw="17">
<![CDATA[
:16  %tmp_1601_cast = sext i17 %tmp_1134 to i18

]]></Node>
<StgValue><ssdm name="tmp_1601_cast"/></StgValue>
</operation>

<operation id="4913" st_id="440" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:17  %tmp_1135 = add i18 %tmp_578_cast1, %tmp_1601_cast

]]></Node>
<StgValue><ssdm name="tmp_1135"/></StgValue>
</operation>

<operation id="4914" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="64" op_0_bw="18">
<![CDATA[
:18  %tmp_1602_cast = sext i18 %tmp_1135 to i64

]]></Node>
<StgValue><ssdm name="tmp_1602_cast"/></StgValue>
</operation>

<operation id="4915" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_24 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1602_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_24"/></StgValue>
</operation>

<operation id="4916" st_id="440" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_24 = load float* %shuffle_conv_1x1_add_24, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_24"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="4917" st_id="441" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_24 = load float* %shuffle_conv_1x1_add_24, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_24"/></StgValue>
</operation>

<operation id="4918" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_1610_cast = sext i13 %tmp_1139 to i64

]]></Node>
<StgValue><ssdm name="tmp_1610_cast"/></StgValue>
</operation>

<operation id="4919" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_48_48_1x1_ad_15 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1610_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_15"/></StgValue>
</operation>

<operation id="4920" st_id="441" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store float %shuffle_conv_1x1_loa_24, float* %weights_48_48_1x1_ad_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4921" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader482

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="4922" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader481:0  %i116 = phi i5 [ %i_117, %.preheader481.loopexit ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="i116"/></StgValue>
</operation>

<operation id="4923" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="7" op_0_bw="5">
<![CDATA[
.preheader481:1  %i117_cast = zext i5 %i116 to i7

]]></Node>
<StgValue><ssdm name="i117_cast"/></StgValue>
</operation>

<operation id="4924" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="11" op_0_bw="5">
<![CDATA[
.preheader481:2  %i117_cast1 = zext i5 %i116 to i11

]]></Node>
<StgValue><ssdm name="i117_cast1"/></StgValue>
</operation>

<operation id="4925" st_id="442" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader481:3  %exitcond131 = icmp eq i5 %i116, -8

]]></Node>
<StgValue><ssdm name="exitcond131"/></StgValue>
</operation>

<operation id="4926" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader481:4  %empty_509 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="4927" st_id="442" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader481:5  %i_117 = add i5 %i116, 1

]]></Node>
<StgValue><ssdm name="i_117"/></StgValue>
</operation>

<operation id="4928" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader481:6  br i1 %exitcond131, label %144, label %.preheader480.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4929" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp><literal name="exitcond131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="0" op_0_bw="0">
<![CDATA[
.preheader480.preheader:0  br label %.preheader480

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4930" st_id="442" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1377">
<or_exp><and_exp><literal name="exitcond131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="4931" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader480:0  %k37 = phi i2 [ %k_38, %143 ], [ 0, %.preheader480.preheader ]

]]></Node>
<StgValue><ssdm name="k37"/></StgValue>
</operation>

<operation id="4932" st_id="443" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader480:1  %exitcond130 = icmp eq i2 %k37, -2

]]></Node>
<StgValue><ssdm name="exitcond130"/></StgValue>
</operation>

<operation id="4933" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader480:2  %empty_510 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="4934" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader480:3  %k_38 = add i2 %k37, 1

]]></Node>
<StgValue><ssdm name="k_38"/></StgValue>
</operation>

<operation id="4935" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader480:4  br i1 %exitcond130, label %.preheader481.loopexit, label %143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4936" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1128 = trunc i2 %k37 to i1

]]></Node>
<StgValue><ssdm name="tmp_1128"/></StgValue>
</operation>

<operation id="4937" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4822" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl154 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1128, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl154"/></StgValue>
</operation>

<operation id="4938" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4823" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl154_cast = zext i6 %p_shl154 to i7

]]></Node>
<StgValue><ssdm name="p_shl154_cast"/></StgValue>
</operation>

<operation id="4939" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl155 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1128, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl155"/></StgValue>
</operation>

<operation id="4940" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl155_cast = zext i4 %p_shl155 to i7

]]></Node>
<StgValue><ssdm name="p_shl155_cast"/></StgValue>
</operation>

<operation id="4941" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_582 = sub i7 %p_shl154_cast, %p_shl155_cast

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="4942" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_758_cast = sext i7 %tmp_582 to i11

]]></Node>
<StgValue><ssdm name="tmp_758_cast"/></StgValue>
</operation>

<operation id="4943" st_id="443" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp48 = add i11 -584, %tmp_758_cast

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="4944" st_id="443" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_583 = add i11 %i117_cast1, %tmp48

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="4945" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp><literal name="exitcond130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_586 = add i7 %tmp_582, %i117_cast

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="4946" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp><literal name="exitcond130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4840" bw="0" op_0_bw="0">
<![CDATA[
.preheader481.loopexit:0  br label %.preheader481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="4947" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_585 = zext i11 %tmp_583 to i64

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="4948" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_40 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_585

]]></Node>
<StgValue><ssdm name="bias_addr_40"/></StgValue>
</operation>

<operation id="4949" st_id="444" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_40 = load float* %bias_addr_40, align 4

]]></Node>
<StgValue><ssdm name="bias_load_40"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="4950" st_id="445" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_40 = load float* %bias_addr_40, align 4

]]></Node>
<StgValue><ssdm name="bias_load_40"/></StgValue>
</operation>

<operation id="4951" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_762_cast = sext i7 %tmp_586 to i32

]]></Node>
<StgValue><ssdm name="tmp_762_cast"/></StgValue>
</operation>

<operation id="4952" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_588 = zext i32 %tmp_762_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="4953" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_23 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_588

]]></Node>
<StgValue><ssdm name="bias_48_addr_23"/></StgValue>
</operation>

<operation id="4954" st_id="445" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_40, float* %bias_48_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4955" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader480

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="4956" st_id="446" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4957" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit692

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="4958" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit692:0  %co130 = phi i5 [ 0, %144 ], [ %co_131, %.loopexit692.loopexit ]

]]></Node>
<StgValue><ssdm name="co130"/></StgValue>
</operation>

<operation id="4959" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="7" op_0_bw="5">
<![CDATA[
.loopexit692:1  %co131_cast = zext i5 %co130 to i7

]]></Node>
<StgValue><ssdm name="co131_cast"/></StgValue>
</operation>

<operation id="4960" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="10" op_0_bw="5">
<![CDATA[
.loopexit692:2  %co131_cast1 = zext i5 %co130 to i10

]]></Node>
<StgValue><ssdm name="co131_cast1"/></StgValue>
</operation>

<operation id="4961" st_id="447" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit692:3  %exitcond129 = icmp eq i5 %co130, -8

]]></Node>
<StgValue><ssdm name="exitcond129"/></StgValue>
</operation>

<operation id="4962" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit692:4  %empty_511 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="4963" st_id="447" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit692:5  %co_131 = add i5 %co130, 1

]]></Node>
<StgValue><ssdm name="co_131"/></StgValue>
</operation>

<operation id="4964" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit692:6  br i1 %exitcond129, label %.preheader476.preheader, label %.preheader479.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4965" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1388">
<or_exp><and_exp><literal name="exitcond129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4853" bw="0" op_0_bw="0">
<![CDATA[
.preheader479.preheader:0  br label %.preheader479

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4966" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1390">
<or_exp><and_exp><literal name="exitcond129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4929" bw="0" op_0_bw="0">
<![CDATA[
.preheader476.preheader:0  br label %.preheader476

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="4967" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader479:0  %w85 = phi i2 [ %w_86, %.preheader479.loopexit ], [ 0, %.preheader479.preheader ]

]]></Node>
<StgValue><ssdm name="w85"/></StgValue>
</operation>

<operation id="4968" st_id="448" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader479:1  %exitcond128 = icmp eq i2 %w85, -1

]]></Node>
<StgValue><ssdm name="exitcond128"/></StgValue>
</operation>

<operation id="4969" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader479:2  %empty_512 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="4970" st_id="448" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader479:3  %w_86 = add i2 %w85, 1

]]></Node>
<StgValue><ssdm name="w_86"/></StgValue>
</operation>

<operation id="4971" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader479:4  br i1 %exitcond128, label %.loopexit692.loopexit, label %.preheader478.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4972" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp><literal name="exitcond128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="36" op_0_bw="2">
<![CDATA[
.preheader478.preheader:0  %tmp_595_cast1 = zext i2 %w85 to i36

]]></Node>
<StgValue><ssdm name="tmp_595_cast1"/></StgValue>
</operation>

<operation id="4973" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp><literal name="exitcond128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="14" op_0_bw="2">
<![CDATA[
.preheader478.preheader:1  %tmp_595_cast = zext i2 %w85 to i14

]]></Node>
<StgValue><ssdm name="tmp_595_cast"/></StgValue>
</operation>

<operation id="4974" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp><literal name="exitcond128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4863" bw="0" op_0_bw="0">
<![CDATA[
.preheader478.preheader:2  br label %.preheader478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4975" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1395">
<or_exp><and_exp><literal name="exitcond128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="0" op_0_bw="0">
<![CDATA[
.loopexit692.loopexit:0  br label %.loopexit692

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="4976" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader478:0  %h85 = phi i2 [ 0, %.preheader478.preheader ], [ %h_86, %.preheader478.loopexit ]

]]></Node>
<StgValue><ssdm name="h85"/></StgValue>
</operation>

<operation id="4977" st_id="449" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader478:1  %exitcond127 = icmp eq i2 %h85, -1

]]></Node>
<StgValue><ssdm name="exitcond127"/></StgValue>
</operation>

<operation id="4978" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader478:2  %empty_513 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="4979" st_id="449" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader478:3  %h_86 = add i2 %h85, 1

]]></Node>
<StgValue><ssdm name="h_86"/></StgValue>
</operation>

<operation id="4980" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader478:4  br i1 %exitcond127, label %.preheader479.loopexit, label %.preheader477.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4981" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4871" bw="10" op_0_bw="2">
<![CDATA[
.preheader477.preheader:0  %tmp_602_cast1 = zext i2 %h85 to i10

]]></Node>
<StgValue><ssdm name="tmp_602_cast1"/></StgValue>
</operation>

<operation id="4982" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4872" bw="15" op_0_bw="2">
<![CDATA[
.preheader477.preheader:1  %tmp_602_cast = zext i2 %h85 to i15

]]></Node>
<StgValue><ssdm name="tmp_602_cast"/></StgValue>
</operation>

<operation id="4983" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="exitcond127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4873" bw="0" op_0_bw="0">
<![CDATA[
.preheader477.preheader:2  br label %.preheader477

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4984" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp><and_exp><literal name="exitcond127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4925" bw="0" op_0_bw="0">
<![CDATA[
.preheader479.loopexit:0  br label %.preheader479

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="4985" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader477:0  %i124 = phi i2 [ %i_125, %145 ], [ 0, %.preheader477.preheader ]

]]></Node>
<StgValue><ssdm name="i124"/></StgValue>
</operation>

<operation id="4986" st_id="450" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader477:1  %exitcond126 = icmp eq i2 %i124, -2

]]></Node>
<StgValue><ssdm name="exitcond126"/></StgValue>
</operation>

<operation id="4987" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader477:2  %empty_514 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="4988" st_id="450" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader477:3  %i_125 = add i2 %i124, 1

]]></Node>
<StgValue><ssdm name="i_125"/></StgValue>
</operation>

<operation id="4989" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader477:4  br i1 %exitcond126, label %.preheader478.loopexit, label %145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4990" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1142 = trunc i2 %i124 to i1

]]></Node>
<StgValue><ssdm name="tmp_1142"/></StgValue>
</operation>

<operation id="4991" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4882" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl166 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1142, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl166"/></StgValue>
</operation>

<operation id="4992" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4883" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl166_cast = zext i6 %p_shl166 to i7

]]></Node>
<StgValue><ssdm name="p_shl166_cast"/></StgValue>
</operation>

<operation id="4993" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4884" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl167 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1142, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl167"/></StgValue>
</operation>

<operation id="4994" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl167_cast = zext i4 %p_shl167 to i7

]]></Node>
<StgValue><ssdm name="p_shl167_cast"/></StgValue>
</operation>

<operation id="4995" st_id="450" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4886" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_607 = sub i7 %p_shl166_cast, %p_shl167_cast

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="4996" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4887" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_795_cast = sext i7 %tmp_607 to i10

]]></Node>
<StgValue><ssdm name="tmp_795_cast"/></StgValue>
</operation>

<operation id="4997" st_id="450" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4888" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp49 = add i10 504, %tmp_795_cast

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="4998" st_id="450" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_608 = add i10 %co131_cast1, %tmp49

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="4999" st_id="450" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4904" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_611 = add i7 %tmp_607, %co131_cast

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="5000" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="0" op_0_bw="0">
<![CDATA[
.preheader478.loopexit:0  br label %.preheader478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="5001" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="13" op_0_bw="10">
<![CDATA[
:9  %tmp_610_cast1 = zext i10 %tmp_608 to i13

]]></Node>
<StgValue><ssdm name="tmp_610_cast1"/></StgValue>
</operation>

<operation id="5002" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:10  %tmp_1143 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_608, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1143"/></StgValue>
</operation>

<operation id="5003" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="13" op_0_bw="12">
<![CDATA[
:11  %p_shl426_cast = zext i12 %tmp_1143 to i13

]]></Node>
<StgValue><ssdm name="p_shl426_cast"/></StgValue>
</operation>

<operation id="5004" st_id="451" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_1144 = sub i13 %p_shl426_cast, %tmp_610_cast1

]]></Node>
<StgValue><ssdm name="tmp_1144"/></StgValue>
</operation>

<operation id="5005" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="14" op_0_bw="13">
<![CDATA[
:13  %tmp_1618_cast = sext i13 %tmp_1144 to i14

]]></Node>
<StgValue><ssdm name="tmp_1618_cast"/></StgValue>
</operation>

<operation id="5006" st_id="451" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:14  %tmp_1145 = add i14 %tmp_1618_cast, %tmp_595_cast

]]></Node>
<StgValue><ssdm name="tmp_1145"/></StgValue>
</operation>

<operation id="5007" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="15" op_0_bw="14">
<![CDATA[
:15  %tmp_1619_cast = sext i14 %tmp_1145 to i15

]]></Node>
<StgValue><ssdm name="tmp_1619_cast"/></StgValue>
</operation>

<operation id="5008" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="13" op_0_bw="14">
<![CDATA[
:16  %tmp_1146 = trunc i14 %tmp_1145 to i13

]]></Node>
<StgValue><ssdm name="tmp_1146"/></StgValue>
</operation>

<operation id="5009" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:17  %p_shl425_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1146, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl425_cast"/></StgValue>
</operation>

<operation id="5010" st_id="451" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_1147 = sub i15 %p_shl425_cast, %tmp_1619_cast

]]></Node>
<StgValue><ssdm name="tmp_1147"/></StgValue>
</operation>

<operation id="5011" st_id="451" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_1148 = add i15 %tmp_1147, %tmp_602_cast

]]></Node>
<StgValue><ssdm name="tmp_1148"/></StgValue>
</operation>

<operation id="5012" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="32" op_0_bw="7">
<![CDATA[
:24  %tmp_799_cast = sext i7 %tmp_611 to i32

]]></Node>
<StgValue><ssdm name="tmp_799_cast"/></StgValue>
</operation>

<operation id="5013" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="35" op_0_bw="32">
<![CDATA[
:25  %tmp_612_cast = zext i32 %tmp_799_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_612_cast"/></StgValue>
</operation>

<operation id="5014" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:26  %tmp_1149 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_611, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1149"/></StgValue>
</operation>

<operation id="5015" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="34" op_0_bw="9">
<![CDATA[
:27  %tmp_1150 = sext i9 %tmp_1149 to i34

]]></Node>
<StgValue><ssdm name="tmp_1150"/></StgValue>
</operation>

<operation id="5016" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="35" op_0_bw="34">
<![CDATA[
:28  %p_shl424_cast = zext i34 %tmp_1150 to i35

]]></Node>
<StgValue><ssdm name="p_shl424_cast"/></StgValue>
</operation>

<operation id="5017" st_id="451" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:29  %tmp_1151 = sub i35 %p_shl424_cast, %tmp_612_cast

]]></Node>
<StgValue><ssdm name="tmp_1151"/></StgValue>
</operation>

<operation id="5018" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="36" op_0_bw="35">
<![CDATA[
:30  %tmp_1625_cast = sext i35 %tmp_1151 to i36

]]></Node>
<StgValue><ssdm name="tmp_1625_cast"/></StgValue>
</operation>

<operation id="5019" st_id="451" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:31  %tmp_1152 = add i36 %tmp_1625_cast, %tmp_595_cast1

]]></Node>
<StgValue><ssdm name="tmp_1152"/></StgValue>
</operation>

<operation id="5020" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="10" op_0_bw="36">
<![CDATA[
:32  %tmp_1153 = trunc i36 %tmp_1152 to i10

]]></Node>
<StgValue><ssdm name="tmp_1153"/></StgValue>
</operation>

<operation id="5021" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="8" op_0_bw="36">
<![CDATA[
:33  %tmp_1154 = trunc i36 %tmp_1152 to i8

]]></Node>
<StgValue><ssdm name="tmp_1154"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="5022" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="64" op_0_bw="15">
<![CDATA[
:20  %tmp_1622_cast = zext i15 %tmp_1148 to i64

]]></Node>
<StgValue><ssdm name="tmp_1622_cast"/></StgValue>
</operation>

<operation id="5023" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %shuffle_conv_3x3_add_13 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1622_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_13"/></StgValue>
</operation>

<operation id="5024" st_id="452" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_13 = load float* %shuffle_conv_3x3_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_13"/></StgValue>
</operation>

<operation id="5025" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:34  %p_shl423_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1154, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl423_cast"/></StgValue>
</operation>

<operation id="5026" st_id="452" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %tmp_1155 = sub i10 %p_shl423_cast, %tmp_1153

]]></Node>
<StgValue><ssdm name="tmp_1155"/></StgValue>
</operation>

<operation id="5027" st_id="452" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp_1156 = add i10 %tmp_1155, %tmp_602_cast1

]]></Node>
<StgValue><ssdm name="tmp_1156"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="5028" st_id="453" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_13 = load float* %shuffle_conv_3x3_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_13"/></StgValue>
</operation>

<operation id="5029" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="64" op_0_bw="10">
<![CDATA[
:37  %tmp_1629_cast = zext i10 %tmp_1156 to i64

]]></Node>
<StgValue><ssdm name="tmp_1629_cast"/></StgValue>
</operation>

<operation id="5030" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %weights_48_1_3x3_add_8 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1629_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_8"/></StgValue>
</operation>

<operation id="5031" st_id="453" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:39  store float %shuffle_conv_3x3_loa_13, float* %weights_48_1_3x3_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5032" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %.preheader477

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="5033" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader476:0  %i120 = phi i5 [ %i_121, %.preheader476.loopexit ], [ 0, %.preheader476.preheader ]

]]></Node>
<StgValue><ssdm name="i120"/></StgValue>
</operation>

<operation id="5034" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="7" op_0_bw="5">
<![CDATA[
.preheader476:1  %i121_cast = zext i5 %i120 to i7

]]></Node>
<StgValue><ssdm name="i121_cast"/></StgValue>
</operation>

<operation id="5035" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="11" op_0_bw="5">
<![CDATA[
.preheader476:2  %i121_cast1 = zext i5 %i120 to i11

]]></Node>
<StgValue><ssdm name="i121_cast1"/></StgValue>
</operation>

<operation id="5036" st_id="454" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader476:3  %exitcond125 = icmp eq i5 %i120, -8

]]></Node>
<StgValue><ssdm name="exitcond125"/></StgValue>
</operation>

<operation id="5037" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader476:4  %empty_515 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="5038" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader476:5  %i_121 = add i5 %i120, 1

]]></Node>
<StgValue><ssdm name="i_121"/></StgValue>
</operation>

<operation id="5039" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader476:6  br i1 %exitcond125, label %147, label %.preheader475.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5040" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1411">
<or_exp><and_exp><literal name="exitcond125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="0" op_0_bw="0">
<![CDATA[
.preheader475.preheader:0  br label %.preheader475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5041" st_id="454" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1413">
<or_exp><and_exp><literal name="exitcond125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4968" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="5042" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader475:0  %k39 = phi i2 [ %k_40, %146 ], [ 0, %.preheader475.preheader ]

]]></Node>
<StgValue><ssdm name="k39"/></StgValue>
</operation>

<operation id="5043" st_id="455" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader475:1  %exitcond124 = icmp eq i2 %k39, -2

]]></Node>
<StgValue><ssdm name="exitcond124"/></StgValue>
</operation>

<operation id="5044" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader475:2  %empty_516 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="5045" st_id="455" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader475:3  %k_40 = add i2 %k39, 1

]]></Node>
<StgValue><ssdm name="k_40"/></StgValue>
</operation>

<operation id="5046" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader475:4  br i1 %exitcond124, label %.preheader476.loopexit, label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5047" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1141 = trunc i2 %k39 to i1

]]></Node>
<StgValue><ssdm name="tmp_1141"/></StgValue>
</operation>

<operation id="5048" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4948" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl160 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1141, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl160"/></StgValue>
</operation>

<operation id="5049" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4949" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl160_cast = zext i6 %p_shl160 to i7

]]></Node>
<StgValue><ssdm name="p_shl160_cast"/></StgValue>
</operation>

<operation id="5050" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4950" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl161 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1141, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl161"/></StgValue>
</operation>

<operation id="5051" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4951" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl161_cast = zext i4 %p_shl161 to i7

]]></Node>
<StgValue><ssdm name="p_shl161_cast"/></StgValue>
</operation>

<operation id="5052" st_id="455" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4952" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_597 = sub i7 %p_shl160_cast, %p_shl161_cast

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="5053" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4953" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_776_cast = sext i7 %tmp_597 to i11

]]></Node>
<StgValue><ssdm name="tmp_776_cast"/></StgValue>
</operation>

<operation id="5054" st_id="455" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4954" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp50 = add i11 -536, %tmp_776_cast

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="5055" st_id="455" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4955" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_598 = add i11 %i121_cast1, %tmp50

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="5056" st_id="455" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4959" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_600 = add i7 %tmp_597, %i121_cast

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="5057" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1418">
<or_exp><and_exp><literal name="exitcond124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="0" op_0_bw="0">
<![CDATA[
.preheader476.loopexit:0  br label %.preheader476

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="5058" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_599 = zext i11 %tmp_598 to i64

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="5059" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_41 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_599

]]></Node>
<StgValue><ssdm name="bias_addr_41"/></StgValue>
</operation>

<operation id="5060" st_id="456" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_41 = load float* %bias_addr_41, align 4

]]></Node>
<StgValue><ssdm name="bias_load_41"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="5061" st_id="457" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_41 = load float* %bias_addr_41, align 4

]]></Node>
<StgValue><ssdm name="bias_load_41"/></StgValue>
</operation>

<operation id="5062" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="32" op_0_bw="7">
<![CDATA[
:13  %tmp_780_cast = sext i7 %tmp_600 to i32

]]></Node>
<StgValue><ssdm name="tmp_780_cast"/></StgValue>
</operation>

<operation id="5063" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_601 = zext i32 %tmp_780_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="5064" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_48_addr_24 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_601

]]></Node>
<StgValue><ssdm name="bias_48_addr_24"/></StgValue>
</operation>

<operation id="5065" st_id="457" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %bias_load_41, float* %bias_48_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5066" st_id="457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="5067" st_id="458" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5068" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit691

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="5069" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit691:0  %co132 = phi i5 [ 0, %147 ], [ %co_133, %.loopexit691.loopexit ]

]]></Node>
<StgValue><ssdm name="co132"/></StgValue>
</operation>

<operation id="5070" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="10" op_0_bw="5">
<![CDATA[
.loopexit691:1  %co133_cast331_cast = zext i5 %co132 to i10

]]></Node>
<StgValue><ssdm name="co133_cast331_cast"/></StgValue>
</operation>

<operation id="5071" st_id="459" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit691:2  %exitcond123 = icmp eq i5 %co132, -8

]]></Node>
<StgValue><ssdm name="exitcond123"/></StgValue>
</operation>

<operation id="5072" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit691:3  %empty_517 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="5073" st_id="459" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit691:4  %co_133 = add i5 %co132, 1

]]></Node>
<StgValue><ssdm name="co_133"/></StgValue>
</operation>

<operation id="5074" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit691:5  br i1 %exitcond123, label %.preheader472.preheader, label %.preheader474.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5075" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4978" bw="1" op_0_bw="5">
<![CDATA[
.preheader474.preheader:0  %tmp_1140 = trunc i5 %co132 to i1

]]></Node>
<StgValue><ssdm name="tmp_1140"/></StgValue>
</operation>

<operation id="5076" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4979" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader474.preheader:1  %p_shl162 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1140, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl162"/></StgValue>
</operation>

<operation id="5077" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4980" bw="7" op_0_bw="6">
<![CDATA[
.preheader474.preheader:2  %p_shl162_cast = zext i6 %p_shl162 to i7

]]></Node>
<StgValue><ssdm name="p_shl162_cast"/></StgValue>
</operation>

<operation id="5078" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4981" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader474.preheader:3  %p_shl163 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1140, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl163"/></StgValue>
</operation>

<operation id="5079" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4982" bw="7" op_0_bw="4">
<![CDATA[
.preheader474.preheader:4  %p_shl163_cast = zext i4 %p_shl163 to i7

]]></Node>
<StgValue><ssdm name="p_shl163_cast"/></StgValue>
</operation>

<operation id="5080" st_id="459" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4983" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader474.preheader:5  %tmp_596 = sub i7 %p_shl162_cast, %p_shl163_cast

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="5081" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4984" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader474.preheader:6  %p_lshr_f16_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co132, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f16_cast"/></StgValue>
</operation>

<operation id="5082" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4985" bw="7" op_0_bw="4">
<![CDATA[
.preheader474.preheader:7  %tmp_784_cast = zext i4 %p_lshr_f16_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_784_cast"/></StgValue>
</operation>

<operation id="5083" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp><literal name="exitcond123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4986" bw="0" op_0_bw="0">
<![CDATA[
.preheader474.preheader:8  br label %.preheader474

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5084" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1426">
<or_exp><and_exp><literal name="exitcond123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5047" bw="0" op_0_bw="0">
<![CDATA[
.preheader472.preheader:0  br label %.preheader472

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="5085" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader474:0  %ci58 = phi i5 [ 0, %.preheader474.preheader ], [ %ci_59, %.preheader474.loopexit ]

]]></Node>
<StgValue><ssdm name="ci58"/></StgValue>
</operation>

<operation id="5086" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="7" op_0_bw="5">
<![CDATA[
.preheader474:1  %ci58_cast = zext i5 %ci58 to i7

]]></Node>
<StgValue><ssdm name="ci58_cast"/></StgValue>
</operation>

<operation id="5087" st_id="460" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader474:2  %exitcond122 = icmp eq i5 %ci58, -8

]]></Node>
<StgValue><ssdm name="exitcond122"/></StgValue>
</operation>

<operation id="5088" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader474:3  %empty_518 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="5089" st_id="460" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader474:4  %ci_59 = add i5 %ci58, 1

]]></Node>
<StgValue><ssdm name="ci_59"/></StgValue>
</operation>

<operation id="5090" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader474:5  br i1 %exitcond122, label %.loopexit691.loopexit, label %.preheader473.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5091" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4995" bw="18" op_0_bw="5">
<![CDATA[
.preheader473.preheader:0  %tmp_603_cast = zext i5 %ci58 to i18

]]></Node>
<StgValue><ssdm name="tmp_603_cast"/></StgValue>
</operation>

<operation id="5092" st_id="460" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4996" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader473.preheader:1  %tmp_604 = add i7 %tmp_596, %ci58_cast

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="5093" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4997" bw="13" op_0_bw="7">
<![CDATA[
.preheader473.preheader:2  %tmp_605_cast = sext i7 %tmp_604 to i13

]]></Node>
<StgValue><ssdm name="tmp_605_cast"/></StgValue>
</operation>

<operation id="5094" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp><and_exp><literal name="exitcond122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4998" bw="0" op_0_bw="0">
<![CDATA[
.preheader473.preheader:3  br label %.preheader473

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5095" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1431">
<or_exp><and_exp><literal name="exitcond122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5045" bw="0" op_0_bw="0">
<![CDATA[
.loopexit691.loopexit:0  br label %.loopexit691

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="5096" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader473:0  %i126 = phi i3 [ %i_127, %148 ], [ 0, %.preheader473.preheader ]

]]></Node>
<StgValue><ssdm name="i126"/></StgValue>
</operation>

<operation id="5097" st_id="461" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader473:1  %exitcond121 = icmp eq i3 %i126, -4

]]></Node>
<StgValue><ssdm name="exitcond121"/></StgValue>
</operation>

<operation id="5098" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader473:2  %empty_519 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="5099" st_id="461" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader473:3  %i_127 = add i3 %i126, 1

]]></Node>
<StgValue><ssdm name="i_127"/></StgValue>
</operation>

<operation id="5100" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader473:4  br i1 %exitcond121, label %.preheader474.loopexit, label %148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5101" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5006" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1159 = trunc i3 %i126 to i2

]]></Node>
<StgValue><ssdm name="tmp_1159"/></StgValue>
</operation>

<operation id="5102" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5007" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl168 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1159, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl168"/></StgValue>
</operation>

<operation id="5103" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5008" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl168_cast = zext i7 %p_shl168 to i8

]]></Node>
<StgValue><ssdm name="p_shl168_cast"/></StgValue>
</operation>

<operation id="5104" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5009" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl169 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1159, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl169"/></StgValue>
</operation>

<operation id="5105" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5010" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl169_cast = zext i5 %p_shl169 to i8

]]></Node>
<StgValue><ssdm name="p_shl169_cast"/></StgValue>
</operation>

<operation id="5106" st_id="461" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_618 = sub i8 %p_shl168_cast, %p_shl169_cast

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="5107" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5012" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_802_cast_cast = sext i8 %tmp_618 to i10

]]></Node>
<StgValue><ssdm name="tmp_802_cast_cast"/></StgValue>
</operation>

<operation id="5108" st_id="461" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5013" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp51 = add i10 -296, %tmp_802_cast_cast

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="5109" st_id="461" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_619 = add i10 %tmp51, %co133_cast331_cast

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="5110" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5027" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl170 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1159, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl170"/></StgValue>
</operation>

<operation id="5111" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5028" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl170_cast = zext i6 %p_shl170 to i7

]]></Node>
<StgValue><ssdm name="p_shl170_cast"/></StgValue>
</operation>

<operation id="5112" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5029" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl171 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1159, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl171"/></StgValue>
</operation>

<operation id="5113" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5030" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl171_cast = zext i4 %p_shl171 to i7

]]></Node>
<StgValue><ssdm name="p_shl171_cast"/></StgValue>
</operation>

<operation id="5114" st_id="461" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5031" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_620 = sub i7 %p_shl170_cast, %p_shl171_cast

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="5115" st_id="461" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5032" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_621 = add i7 %tmp_620, %tmp_784_cast

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="5116" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5033" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_1166 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_621, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1166"/></StgValue>
</operation>

<operation id="5117" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5034" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_1167 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_621, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1167"/></StgValue>
</operation>

<operation id="5118" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5035" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl428_cast = sext i11 %tmp_1167 to i13

]]></Node>
<StgValue><ssdm name="p_shl428_cast"/></StgValue>
</operation>

<operation id="5119" st_id="461" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5036" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_1168 = sub i13 %tmp_1166, %p_shl428_cast

]]></Node>
<StgValue><ssdm name="tmp_1168"/></StgValue>
</operation>

<operation id="5120" st_id="461" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="exitcond121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5037" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_1169 = add i13 %tmp_605_cast, %tmp_1168

]]></Node>
<StgValue><ssdm name="tmp_1169"/></StgValue>
</operation>

<operation id="5121" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp><and_exp><literal name="exitcond121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5043" bw="0" op_0_bw="0">
<![CDATA[
.preheader474.loopexit:0  br label %.preheader474

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="5122" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:9  %tmp_1160 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_619, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1160"/></StgValue>
</operation>

<operation id="5123" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="16" op_0_bw="15">
<![CDATA[
:10  %tmp_1161 = sext i15 %tmp_1160 to i16

]]></Node>
<StgValue><ssdm name="tmp_1161"/></StgValue>
</operation>

<operation id="5124" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="17" op_0_bw="16">
<![CDATA[
:11  %p_shl429_cast = zext i16 %tmp_1161 to i17

]]></Node>
<StgValue><ssdm name="p_shl429_cast"/></StgValue>
</operation>

<operation id="5125" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:12  %tmp_1162 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_619, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1162"/></StgValue>
</operation>

<operation id="5126" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="14" op_0_bw="13">
<![CDATA[
:13  %tmp_1163 = sext i13 %tmp_1162 to i14

]]></Node>
<StgValue><ssdm name="tmp_1163"/></StgValue>
</operation>

<operation id="5127" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="17" op_0_bw="14">
<![CDATA[
:14  %p_shl430_cast = zext i14 %tmp_1163 to i17

]]></Node>
<StgValue><ssdm name="p_shl430_cast"/></StgValue>
</operation>

<operation id="5128" st_id="462" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_1164 = sub i17 %p_shl429_cast, %p_shl430_cast

]]></Node>
<StgValue><ssdm name="tmp_1164"/></StgValue>
</operation>

<operation id="5129" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="18" op_0_bw="17">
<![CDATA[
:16  %tmp_1640_cast = sext i17 %tmp_1164 to i18

]]></Node>
<StgValue><ssdm name="tmp_1640_cast"/></StgValue>
</operation>

<operation id="5130" st_id="462" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:17  %tmp_1165 = add i18 %tmp_603_cast, %tmp_1640_cast

]]></Node>
<StgValue><ssdm name="tmp_1165"/></StgValue>
</operation>

<operation id="5131" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="64" op_0_bw="18">
<![CDATA[
:18  %tmp_1641_cast = sext i18 %tmp_1165 to i64

]]></Node>
<StgValue><ssdm name="tmp_1641_cast"/></StgValue>
</operation>

<operation id="5132" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_25 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1641_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_25"/></StgValue>
</operation>

<operation id="5133" st_id="462" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_25 = load float* %shuffle_conv_1x1_add_25, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_25"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="5134" st_id="463" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_25 = load float* %shuffle_conv_1x1_add_25, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_25"/></StgValue>
</operation>

<operation id="5135" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_1649_cast = sext i13 %tmp_1169 to i64

]]></Node>
<StgValue><ssdm name="tmp_1649_cast"/></StgValue>
</operation>

<operation id="5136" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_48_48_1x1_ad_16 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1649_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_16"/></StgValue>
</operation>

<operation id="5137" st_id="463" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store float %shuffle_conv_1x1_loa_25, float* %weights_48_48_1x1_ad_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5138" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader473

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="5139" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader472:0  %i122 = phi i5 [ %i_123, %.preheader472.loopexit ], [ 0, %.preheader472.preheader ]

]]></Node>
<StgValue><ssdm name="i122"/></StgValue>
</operation>

<operation id="5140" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="7" op_0_bw="5">
<![CDATA[
.preheader472:1  %i123_cast = zext i5 %i122 to i7

]]></Node>
<StgValue><ssdm name="i123_cast"/></StgValue>
</operation>

<operation id="5141" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="10" op_0_bw="5">
<![CDATA[
.preheader472:2  %i123_cast321_cast = zext i5 %i122 to i10

]]></Node>
<StgValue><ssdm name="i123_cast321_cast"/></StgValue>
</operation>

<operation id="5142" st_id="464" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader472:3  %exitcond120 = icmp eq i5 %i122, -8

]]></Node>
<StgValue><ssdm name="exitcond120"/></StgValue>
</operation>

<operation id="5143" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader472:4  %empty_520 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="5144" st_id="464" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader472:5  %i_123 = add i5 %i122, 1

]]></Node>
<StgValue><ssdm name="i_123"/></StgValue>
</operation>

<operation id="5145" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader472:6  br i1 %exitcond120, label %150, label %.preheader471.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5146" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1441">
<or_exp><and_exp><literal name="exitcond120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5057" bw="0" op_0_bw="0">
<![CDATA[
.preheader471.preheader:0  br label %.preheader471

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5147" st_id="464" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp><and_exp><literal name="exitcond120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5087" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="5148" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader471:0  %k41 = phi i2 [ %k_42, %149 ], [ 0, %.preheader471.preheader ]

]]></Node>
<StgValue><ssdm name="k41"/></StgValue>
</operation>

<operation id="5149" st_id="465" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader471:1  %exitcond119 = icmp eq i2 %k41, -2

]]></Node>
<StgValue><ssdm name="exitcond119"/></StgValue>
</operation>

<operation id="5150" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader471:2  %empty_521 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="5151" st_id="465" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader471:3  %k_42 = add i2 %k41, 1

]]></Node>
<StgValue><ssdm name="k_42"/></StgValue>
</operation>

<operation id="5152" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader471:4  br i1 %exitcond119, label %.preheader472.loopexit, label %149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5153" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5065" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1158 = trunc i2 %k41 to i1

]]></Node>
<StgValue><ssdm name="tmp_1158"/></StgValue>
</operation>

<operation id="5154" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5066" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl164 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1158, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl164"/></StgValue>
</operation>

<operation id="5155" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5067" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl164_cast = zext i6 %p_shl164 to i7

]]></Node>
<StgValue><ssdm name="p_shl164_cast"/></StgValue>
</operation>

<operation id="5156" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5068" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl165 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1158, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl165"/></StgValue>
</operation>

<operation id="5157" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5069" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl165_cast = zext i4 %p_shl165 to i7

]]></Node>
<StgValue><ssdm name="p_shl165_cast"/></StgValue>
</operation>

<operation id="5158" st_id="465" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5070" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_613 = sub i7 %p_shl164_cast, %p_shl165_cast

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="5159" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5071" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_786_cast_cast = sext i7 %tmp_613 to i10

]]></Node>
<StgValue><ssdm name="tmp_786_cast_cast"/></StgValue>
</operation>

<operation id="5160" st_id="465" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5072" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp52 = add i10 -488, %tmp_786_cast_cast

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="5161" st_id="465" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5073" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_614 = add i10 %i123_cast321_cast, %tmp52

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="5162" st_id="465" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="exitcond119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5078" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_616 = add i7 %tmp_613, %i123_cast

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="5163" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp><literal name="exitcond119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5085" bw="0" op_0_bw="0">
<![CDATA[
.preheader472.loopexit:0  br label %.preheader472

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="5164" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_788_cast = sext i10 %tmp_614 to i11

]]></Node>
<StgValue><ssdm name="tmp_788_cast"/></StgValue>
</operation>

<operation id="5165" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_615 = zext i11 %tmp_788_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="5166" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_42 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_615

]]></Node>
<StgValue><ssdm name="bias_addr_42"/></StgValue>
</operation>

<operation id="5167" st_id="466" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_42 = load float* %bias_addr_42, align 4

]]></Node>
<StgValue><ssdm name="bias_load_42"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="5168" st_id="467" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_42 = load float* %bias_addr_42, align 4

]]></Node>
<StgValue><ssdm name="bias_load_42"/></StgValue>
</operation>

<operation id="5169" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_790_cast = sext i7 %tmp_616 to i32

]]></Node>
<StgValue><ssdm name="tmp_790_cast"/></StgValue>
</operation>

<operation id="5170" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_617 = zext i32 %tmp_790_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="5171" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_25 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_617

]]></Node>
<StgValue><ssdm name="bias_48_addr_25"/></StgValue>
</operation>

<operation id="5172" st_id="467" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_42, float* %bias_48_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5173" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader471

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="5174" st_id="468" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5175" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="5176" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit690:0  %co134 = phi i6 [ 0, %150 ], [ %co_135, %.loopexit690.loopexit ]

]]></Node>
<StgValue><ssdm name="co134"/></StgValue>
</operation>

<operation id="5177" st_id="469" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit690:1  %exitcond118 = icmp eq i6 %co134, -16

]]></Node>
<StgValue><ssdm name="exitcond118"/></StgValue>
</operation>

<operation id="5178" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit690:2  %empty_522 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="5179" st_id="469" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit690:3  %co_135 = add i6 %co134, 1

]]></Node>
<StgValue><ssdm name="co_135"/></StgValue>
</operation>

<operation id="5180" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit690:4  br i1 %exitcond118, label %152, label %.preheader470.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5181" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5096" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader470.preheader:0  %tmp_1157 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co134, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1157"/></StgValue>
</operation>

<operation id="5182" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5097" bw="10" op_0_bw="9">
<![CDATA[
.preheader470.preheader:1  %tmp_1631_cast = zext i9 %tmp_1157 to i10

]]></Node>
<StgValue><ssdm name="tmp_1631_cast"/></StgValue>
</operation>

<operation id="5183" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp><and_exp><literal name="exitcond118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5098" bw="0" op_0_bw="0">
<![CDATA[
.preheader470.preheader:2  br label %.preheader470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5184" st_id="469" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1456">
<or_exp><and_exp><literal name="exitcond118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_6_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="5185" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader470:0  %h87 = phi i4 [ 0, %.preheader470.preheader ], [ %h_88, %.preheader470.loopexit ]

]]></Node>
<StgValue><ssdm name="h87"/></StgValue>
</operation>

<operation id="5186" st_id="470" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5101" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader470:1  %exitcond117 = icmp eq i4 %h87, -8

]]></Node>
<StgValue><ssdm name="exitcond117"/></StgValue>
</operation>

<operation id="5187" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader470:2  %empty_523 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="5188" st_id="470" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader470:3  %h_88 = add i4 %h87, 1

]]></Node>
<StgValue><ssdm name="h_88"/></StgValue>
</operation>

<operation id="5189" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader470:4  br i1 %exitcond117, label %.loopexit690.loopexit, label %.preheader469.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5190" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5106" bw="10" op_0_bw="4">
<![CDATA[
.preheader469.preheader:0  %tmp_623_cast = zext i4 %h87 to i10

]]></Node>
<StgValue><ssdm name="tmp_623_cast"/></StgValue>
</operation>

<operation id="5191" st_id="470" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader469.preheader:1  %tmp_1172 = add i10 %tmp_1631_cast, %tmp_623_cast

]]></Node>
<StgValue><ssdm name="tmp_1172"/></StgValue>
</operation>

<operation id="5192" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5108" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader469.preheader:2  %tmp_1173 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1172, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1173"/></StgValue>
</operation>

<operation id="5193" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5109" bw="14" op_0_bw="13">
<![CDATA[
.preheader469.preheader:3  %tmp_1656_cast = zext i13 %tmp_1173 to i14

]]></Node>
<StgValue><ssdm name="tmp_1656_cast"/></StgValue>
</operation>

<operation id="5194" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp><literal name="exitcond117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5110" bw="0" op_0_bw="0">
<![CDATA[
.preheader469.preheader:4  br label %.preheader469

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5195" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1461">
<or_exp><and_exp><literal name="exitcond117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5129" bw="0" op_0_bw="0">
<![CDATA[
.loopexit690.loopexit:0  br label %.loopexit690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="5196" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader469:0  %w87 = phi i4 [ %w_88, %151 ], [ 0, %.preheader469.preheader ]

]]></Node>
<StgValue><ssdm name="w87"/></StgValue>
</operation>

<operation id="5197" st_id="471" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader469:1  %exitcond116 = icmp eq i4 %w87, -8

]]></Node>
<StgValue><ssdm name="exitcond116"/></StgValue>
</operation>

<operation id="5198" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader469:2  %empty_524 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="5199" st_id="471" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader469:3  %w_88 = add i4 %w87, 1

]]></Node>
<StgValue><ssdm name="w_88"/></StgValue>
</operation>

<operation id="5200" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader469:4  br i1 %exitcond116, label %.preheader470.loopexit, label %151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5201" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1464">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5118" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_627_cast = zext i4 %w87 to i14

]]></Node>
<StgValue><ssdm name="tmp_627_cast"/></StgValue>
</operation>

<operation id="5202" st_id="471" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1464">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5119" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_1177 = add i14 %tmp_1656_cast, %tmp_627_cast

]]></Node>
<StgValue><ssdm name="tmp_1177"/></StgValue>
</operation>

<operation id="5203" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1464">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5120" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_1665_cast = zext i14 %tmp_1177 to i64

]]></Node>
<StgValue><ssdm name="tmp_1665_cast"/></StgValue>
</operation>

<operation id="5204" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1464">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5121" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit1_5_outpu_2 = getelementptr [6144 x float]* @shuffleunit1_5_outpu, i64 0, i64 %tmp_1665_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu_2"/></StgValue>
</operation>

<operation id="5205" st_id="471" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1464">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5123" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_5_outpu_3 = load float* %shuffleunit1_5_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu_3"/></StgValue>
</operation>

<operation id="5206" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1466">
<or_exp><and_exp><literal name="exitcond116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5127" bw="0" op_0_bw="0">
<![CDATA[
.preheader470.loopexit:0  br label %.preheader470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="5207" st_id="472" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_add_13 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1665_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_13"/></StgValue>
</operation>

<operation id="5208" st_id="472" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_5_outpu_3 = load float* %shuffleunit1_5_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_5_outpu_3"/></StgValue>
</operation>

<operation id="5209" st_id="472" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5124" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %shuffleunit1_5_outpu_3, float* %buffer0_1_48_8x8_add_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5210" st_id="472" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5125" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader469

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="5211" st_id="473" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_6_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5212" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5132" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit689

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="5213" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5134" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit689:0  %co136 = phi i6 [ 0, %152 ], [ %co_137, %.loopexit689.loopexit ]

]]></Node>
<StgValue><ssdm name="co136"/></StgValue>
</operation>

<operation id="5214" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5135" bw="7" op_0_bw="6">
<![CDATA[
.loopexit689:1  %co136_cast = zext i6 %co136 to i7

]]></Node>
<StgValue><ssdm name="co136_cast"/></StgValue>
</operation>

<operation id="5215" st_id="474" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit689:2  %exitcond115 = icmp eq i6 %co136, -16

]]></Node>
<StgValue><ssdm name="exitcond115"/></StgValue>
</operation>

<operation id="5216" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit689:3  %empty_525 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="5217" st_id="474" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit689:4  %co_137 = add i6 %co136, 1

]]></Node>
<StgValue><ssdm name="co_137"/></StgValue>
</operation>

<operation id="5218" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit689:5  br i1 %exitcond115, label %.preheader466.preheader, label %.preheader468.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5219" st_id="474" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1471">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5141" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader468.preheader:0  %tmp_622 = add i7 %co136_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="5220" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1471">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5142" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader468.preheader:1  %tmp_1170 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_622, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1170"/></StgValue>
</operation>

<operation id="5221" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1471">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5143" bw="11" op_0_bw="10">
<![CDATA[
.preheader468.preheader:2  %tmp_1651_cast = zext i10 %tmp_1170 to i11

]]></Node>
<StgValue><ssdm name="tmp_1651_cast"/></StgValue>
</operation>

<operation id="5222" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1471">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5144" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader468.preheader:3  %tmp_1171 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co136, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1171"/></StgValue>
</operation>

<operation id="5223" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1471">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5145" bw="10" op_0_bw="9">
<![CDATA[
.preheader468.preheader:4  %tmp_1653_cast = zext i9 %tmp_1171 to i10

]]></Node>
<StgValue><ssdm name="tmp_1653_cast"/></StgValue>
</operation>

<operation id="5224" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1471">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5146" bw="0" op_0_bw="0">
<![CDATA[
.preheader468.preheader:5  br label %.preheader468

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5225" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1473">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5184" bw="0" op_0_bw="0">
<![CDATA[
.preheader466.preheader:0  br label %.preheader466

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="5226" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5148" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader468:0  %h89 = phi i4 [ 0, %.preheader468.preheader ], [ %h_90, %.preheader468.loopexit ]

]]></Node>
<StgValue><ssdm name="h89"/></StgValue>
</operation>

<operation id="5227" st_id="475" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5149" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader468:1  %exitcond114 = icmp eq i4 %h89, -8

]]></Node>
<StgValue><ssdm name="exitcond114"/></StgValue>
</operation>

<operation id="5228" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader468:2  %empty_526 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="5229" st_id="475" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader468:3  %h_90 = add i4 %h89, 1

]]></Node>
<StgValue><ssdm name="h_90"/></StgValue>
</operation>

<operation id="5230" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader468:4  br i1 %exitcond114, label %.loopexit689.loopexit, label %.preheader467.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5231" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5154" bw="10" op_0_bw="4">
<![CDATA[
.preheader467.preheader:0  %tmp_625_cast1 = zext i4 %h89 to i10

]]></Node>
<StgValue><ssdm name="tmp_625_cast1"/></StgValue>
</operation>

<operation id="5232" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5155" bw="11" op_0_bw="4">
<![CDATA[
.preheader467.preheader:1  %tmp_625_cast = zext i4 %h89 to i11

]]></Node>
<StgValue><ssdm name="tmp_625_cast"/></StgValue>
</operation>

<operation id="5233" st_id="475" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader467.preheader:2  %tmp_1175 = add i11 %tmp_625_cast, %tmp_1651_cast

]]></Node>
<StgValue><ssdm name="tmp_1175"/></StgValue>
</operation>

<operation id="5234" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5157" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader467.preheader:3  %tmp_1661_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1175, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1661_cast"/></StgValue>
</operation>

<operation id="5235" st_id="475" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader467.preheader:4  %tmp_1176 = add i10 %tmp_625_cast1, %tmp_1653_cast

]]></Node>
<StgValue><ssdm name="tmp_1176"/></StgValue>
</operation>

<operation id="5236" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5159" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader467.preheader:5  %tmp_1664_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1176, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1664_cast"/></StgValue>
</operation>

<operation id="5237" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp><literal name="exitcond114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5160" bw="0" op_0_bw="0">
<![CDATA[
.preheader467.preheader:6  br label %.preheader467

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5238" st_id="475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1478">
<or_exp><and_exp><literal name="exitcond114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5182" bw="0" op_0_bw="0">
<![CDATA[
.loopexit689.loopexit:0  br label %.loopexit689

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="5239" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader467:0  %w89 = phi i4 [ %w_90, %153 ], [ 0, %.preheader467.preheader ]

]]></Node>
<StgValue><ssdm name="w89"/></StgValue>
</operation>

<operation id="5240" st_id="476" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader467:1  %exitcond113 = icmp eq i4 %w89, -8

]]></Node>
<StgValue><ssdm name="exitcond113"/></StgValue>
</operation>

<operation id="5241" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader467:2  %empty_527 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="5242" st_id="476" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader467:3  %w_90 = add i4 %w89, 1

]]></Node>
<StgValue><ssdm name="w_90"/></StgValue>
</operation>

<operation id="5243" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader467:4  br i1 %exitcond113, label %.preheader468.loopexit, label %153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5244" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5168" bw="13" op_0_bw="4">
<![CDATA[
:0  %tmp_631_cast1 = zext i4 %w89 to i13

]]></Node>
<StgValue><ssdm name="tmp_631_cast1"/></StgValue>
</operation>

<operation id="5245" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5169" bw="14" op_0_bw="4">
<![CDATA[
:1  %tmp_631_cast = zext i4 %w89 to i14

]]></Node>
<StgValue><ssdm name="tmp_631_cast"/></StgValue>
</operation>

<operation id="5246" st_id="476" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5170" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1178 = add i14 %tmp_1661_cast, %tmp_631_cast

]]></Node>
<StgValue><ssdm name="tmp_1178"/></StgValue>
</operation>

<operation id="5247" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5171" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_1666_cast = zext i14 %tmp_1178 to i64

]]></Node>
<StgValue><ssdm name="tmp_1666_cast"/></StgValue>
</operation>

<operation id="5248" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5172" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit1_6_outpu = getelementptr [6144 x float]* @shuffleunit1_6_outpu, i64 0, i64 %tmp_1666_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu"/></StgValue>
</operation>

<operation id="5249" st_id="476" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5173" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_1179 = add i13 %tmp_1664_cast, %tmp_631_cast1

]]></Node>
<StgValue><ssdm name="tmp_1179"/></StgValue>
</operation>

<operation id="5250" st_id="476" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp><literal name="exitcond113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5176" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_6_outpu_1 = load float* %shuffleunit1_6_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu_1"/></StgValue>
</operation>

<operation id="5251" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp><literal name="exitcond113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5180" bw="0" op_0_bw="0">
<![CDATA[
.preheader468.loopexit:0  br label %.preheader468

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="5252" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5174" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_1667_cast = zext i13 %tmp_1179 to i64

]]></Node>
<StgValue><ssdm name="tmp_1667_cast"/></StgValue>
</operation>

<operation id="5253" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_48_8x8_add_14 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1667_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_14"/></StgValue>
</operation>

<operation id="5254" st_id="477" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="32" op_0_bw="13">
<![CDATA[
:8  %shuffleunit1_6_outpu_1 = load float* %shuffleunit1_6_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu_1"/></StgValue>
</operation>

<operation id="5255" st_id="477" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store float %shuffleunit1_6_outpu_1, float* %buffer0_1_48_8x8_add_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5256" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader467

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="5257" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader466:0  %co138 = phi i5 [ %co_139, %.preheader466.loopexit ], [ 0, %.preheader466.preheader ]

]]></Node>
<StgValue><ssdm name="co138"/></StgValue>
</operation>

<operation id="5258" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="9" op_0_bw="5">
<![CDATA[
.preheader466:1  %co138_cast312_cast = zext i5 %co138 to i9

]]></Node>
<StgValue><ssdm name="co138_cast312_cast"/></StgValue>
</operation>

<operation id="5259" st_id="478" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader466:2  %exitcond112 = icmp eq i5 %co138, -8

]]></Node>
<StgValue><ssdm name="exitcond112"/></StgValue>
</operation>

<operation id="5260" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader466:3  %empty_528 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="5261" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5190" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader466:4  %co_139 = add i5 %co138, 1

]]></Node>
<StgValue><ssdm name="co_139"/></StgValue>
</operation>

<operation id="5262" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader466:5  br i1 %exitcond112, label %.preheader463.preheader, label %.preheader465.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5263" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5193" bw="1" op_0_bw="5">
<![CDATA[
.preheader465.preheader:0  %tmp_1174 = trunc i5 %co138 to i1

]]></Node>
<StgValue><ssdm name="tmp_1174"/></StgValue>
</operation>

<operation id="5264" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5194" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader465.preheader:1  %p_shl172 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1174, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl172"/></StgValue>
</operation>

<operation id="5265" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5195" bw="7" op_0_bw="6">
<![CDATA[
.preheader465.preheader:2  %p_shl172_cast = zext i6 %p_shl172 to i7

]]></Node>
<StgValue><ssdm name="p_shl172_cast"/></StgValue>
</operation>

<operation id="5266" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5196" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader465.preheader:3  %p_shl173 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1174, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl173"/></StgValue>
</operation>

<operation id="5267" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5197" bw="7" op_0_bw="4">
<![CDATA[
.preheader465.preheader:4  %p_shl173_cast = zext i4 %p_shl173 to i7

]]></Node>
<StgValue><ssdm name="p_shl173_cast"/></StgValue>
</operation>

<operation id="5268" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5198" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader465.preheader:5  %tmp_624 = sub i7 %p_shl172_cast, %p_shl173_cast

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="5269" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5199" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader465.preheader:6  %p_lshr_f17_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co138, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f17_cast"/></StgValue>
</operation>

<operation id="5270" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5200" bw="7" op_0_bw="4">
<![CDATA[
.preheader465.preheader:7  %tmp_814_cast = zext i4 %p_lshr_f17_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_814_cast"/></StgValue>
</operation>

<operation id="5271" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp><literal name="exitcond112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5201" bw="0" op_0_bw="0">
<![CDATA[
.preheader465.preheader:8  br label %.preheader465

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5272" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp><literal name="exitcond112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5262" bw="0" op_0_bw="0">
<![CDATA[
.preheader463.preheader:0  br label %.preheader463

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="5273" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5203" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader465:0  %ci60 = phi i5 [ 0, %.preheader465.preheader ], [ %ci_61, %.preheader465.loopexit ]

]]></Node>
<StgValue><ssdm name="ci60"/></StgValue>
</operation>

<operation id="5274" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="7" op_0_bw="5">
<![CDATA[
.preheader465:1  %ci60_cast = zext i5 %ci60 to i7

]]></Node>
<StgValue><ssdm name="ci60_cast"/></StgValue>
</operation>

<operation id="5275" st_id="479" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5205" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader465:2  %exitcond111 = icmp eq i5 %ci60, -8

]]></Node>
<StgValue><ssdm name="exitcond111"/></StgValue>
</operation>

<operation id="5276" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5206" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader465:3  %empty_529 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="5277" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5207" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader465:4  %ci_61 = add i5 %ci60, 1

]]></Node>
<StgValue><ssdm name="ci_61"/></StgValue>
</operation>

<operation id="5278" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader465:5  br i1 %exitcond111, label %.preheader466.loopexit, label %.preheader464.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5279" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5210" bw="18" op_0_bw="5">
<![CDATA[
.preheader464.preheader:0  %tmp_628_cast = zext i5 %ci60 to i18

]]></Node>
<StgValue><ssdm name="tmp_628_cast"/></StgValue>
</operation>

<operation id="5280" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5211" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader464.preheader:1  %tmp_629 = add i7 %tmp_624, %ci60_cast

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="5281" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5212" bw="13" op_0_bw="7">
<![CDATA[
.preheader464.preheader:2  %tmp_630_cast = sext i7 %tmp_629 to i13

]]></Node>
<StgValue><ssdm name="tmp_630_cast"/></StgValue>
</operation>

<operation id="5282" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp><literal name="exitcond111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5213" bw="0" op_0_bw="0">
<![CDATA[
.preheader464.preheader:3  br label %.preheader464

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5283" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="exitcond111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5260" bw="0" op_0_bw="0">
<![CDATA[
.preheader466.loopexit:0  br label %.preheader466

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="5284" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader464:0  %i130 = phi i3 [ %i_131, %154 ], [ 0, %.preheader464.preheader ]

]]></Node>
<StgValue><ssdm name="i130"/></StgValue>
</operation>

<operation id="5285" st_id="480" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader464:1  %exitcond110 = icmp eq i3 %i130, -4

]]></Node>
<StgValue><ssdm name="exitcond110"/></StgValue>
</operation>

<operation id="5286" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader464:2  %empty_530 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="5287" st_id="480" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader464:3  %i_131 = add i3 %i130, 1

]]></Node>
<StgValue><ssdm name="i_131"/></StgValue>
</operation>

<operation id="5288" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader464:4  br i1 %exitcond110, label %.preheader465.loopexit, label %154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5289" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5221" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1181 = trunc i3 %i130 to i2

]]></Node>
<StgValue><ssdm name="tmp_1181"/></StgValue>
</operation>

<operation id="5290" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5222" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl176 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1181, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl176"/></StgValue>
</operation>

<operation id="5291" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5223" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl176_cast = zext i7 %p_shl176 to i8

]]></Node>
<StgValue><ssdm name="p_shl176_cast"/></StgValue>
</operation>

<operation id="5292" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5224" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl177 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1181, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl177"/></StgValue>
</operation>

<operation id="5293" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5225" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl177_cast = zext i5 %p_shl177 to i8

]]></Node>
<StgValue><ssdm name="p_shl177_cast"/></StgValue>
</operation>

<operation id="5294" st_id="480" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_641 = sub i8 %p_shl176_cast, %p_shl177_cast

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="5295" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5227" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_829_cast_cast = sext i8 %tmp_641 to i9

]]></Node>
<StgValue><ssdm name="tmp_829_cast_cast"/></StgValue>
</operation>

<operation id="5296" st_id="480" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp53 = add i9 -200, %tmp_829_cast_cast

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="5297" st_id="480" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_642 = add i9 %tmp53, %co138_cast312_cast

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="5298" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5242" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl178 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1181, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl178"/></StgValue>
</operation>

<operation id="5299" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5243" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl178_cast = zext i6 %p_shl178 to i7

]]></Node>
<StgValue><ssdm name="p_shl178_cast"/></StgValue>
</operation>

<operation id="5300" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5244" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl179 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1181, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl179"/></StgValue>
</operation>

<operation id="5301" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5245" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl179_cast = zext i4 %p_shl179 to i7

]]></Node>
<StgValue><ssdm name="p_shl179_cast"/></StgValue>
</operation>

<operation id="5302" st_id="480" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5246" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_643 = sub i7 %p_shl178_cast, %p_shl179_cast

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="5303" st_id="480" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5247" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_644 = add i7 %tmp_643, %tmp_814_cast

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="5304" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5248" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_1188 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_644, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1188"/></StgValue>
</operation>

<operation id="5305" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5249" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_1189 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_644, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1189"/></StgValue>
</operation>

<operation id="5306" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5250" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl432_cast = sext i11 %tmp_1189 to i13

]]></Node>
<StgValue><ssdm name="p_shl432_cast"/></StgValue>
</operation>

<operation id="5307" st_id="480" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5251" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_1190 = sub i13 %tmp_1188, %p_shl432_cast

]]></Node>
<StgValue><ssdm name="tmp_1190"/></StgValue>
</operation>

<operation id="5308" st_id="480" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp><literal name="exitcond110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5252" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_1191 = add i13 %tmp_630_cast, %tmp_1190

]]></Node>
<StgValue><ssdm name="tmp_1191"/></StgValue>
</operation>

<operation id="5309" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1499">
<or_exp><and_exp><literal name="exitcond110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5258" bw="0" op_0_bw="0">
<![CDATA[
.preheader465.loopexit:0  br label %.preheader465

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="5310" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5230" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:9  %tmp_1182 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_642, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1182"/></StgValue>
</operation>

<operation id="5311" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5231" bw="16" op_0_bw="14">
<![CDATA[
:10  %tmp_1183 = sext i14 %tmp_1182 to i16

]]></Node>
<StgValue><ssdm name="tmp_1183"/></StgValue>
</operation>

<operation id="5312" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5232" bw="17" op_0_bw="16">
<![CDATA[
:11  %p_shl433_cast = zext i16 %tmp_1183 to i17

]]></Node>
<StgValue><ssdm name="p_shl433_cast"/></StgValue>
</operation>

<operation id="5313" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5233" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:12  %tmp_1184 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_642, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1184"/></StgValue>
</operation>

<operation id="5314" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="14" op_0_bw="12">
<![CDATA[
:13  %tmp_1185 = sext i12 %tmp_1184 to i14

]]></Node>
<StgValue><ssdm name="tmp_1185"/></StgValue>
</operation>

<operation id="5315" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="17" op_0_bw="14">
<![CDATA[
:14  %p_shl434_cast = zext i14 %tmp_1185 to i17

]]></Node>
<StgValue><ssdm name="p_shl434_cast"/></StgValue>
</operation>

<operation id="5316" st_id="481" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %tmp_1186 = sub i17 %p_shl433_cast, %p_shl434_cast

]]></Node>
<StgValue><ssdm name="tmp_1186"/></StgValue>
</operation>

<operation id="5317" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="18" op_0_bw="17">
<![CDATA[
:16  %tmp_1676_cast = sext i17 %tmp_1186 to i18

]]></Node>
<StgValue><ssdm name="tmp_1676_cast"/></StgValue>
</operation>

<operation id="5318" st_id="481" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5238" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:17  %tmp_1187 = add i18 %tmp_628_cast, %tmp_1676_cast

]]></Node>
<StgValue><ssdm name="tmp_1187"/></StgValue>
</operation>

<operation id="5319" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5239" bw="64" op_0_bw="18">
<![CDATA[
:18  %tmp_1677_cast = sext i18 %tmp_1187 to i64

]]></Node>
<StgValue><ssdm name="tmp_1677_cast"/></StgValue>
</operation>

<operation id="5320" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5240" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_26 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1677_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_26"/></StgValue>
</operation>

<operation id="5321" st_id="481" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5241" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_26 = load float* %shuffle_conv_1x1_add_26, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_26"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="5322" st_id="482" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5241" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_26 = load float* %shuffle_conv_1x1_add_26, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_26"/></StgValue>
</operation>

<operation id="5323" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5253" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_1685_cast = sext i13 %tmp_1191 to i64

]]></Node>
<StgValue><ssdm name="tmp_1685_cast"/></StgValue>
</operation>

<operation id="5324" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5254" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_48_48_1x1_ad_17 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1685_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_17"/></StgValue>
</operation>

<operation id="5325" st_id="482" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store float %shuffle_conv_1x1_loa_26, float* %weights_48_48_1x1_ad_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5326" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5256" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader464

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="5327" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5264" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader463:0  %i128 = phi i5 [ %i_129, %.preheader463.loopexit ], [ 0, %.preheader463.preheader ]

]]></Node>
<StgValue><ssdm name="i128"/></StgValue>
</operation>

<operation id="5328" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="7" op_0_bw="5">
<![CDATA[
.preheader463:1  %i129_cast = zext i5 %i128 to i7

]]></Node>
<StgValue><ssdm name="i129_cast"/></StgValue>
</operation>

<operation id="5329" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="10" op_0_bw="5">
<![CDATA[
.preheader463:2  %i129_cast302_cast = zext i5 %i128 to i10

]]></Node>
<StgValue><ssdm name="i129_cast302_cast"/></StgValue>
</operation>

<operation id="5330" st_id="483" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader463:3  %exitcond109 = icmp eq i5 %i128, -8

]]></Node>
<StgValue><ssdm name="exitcond109"/></StgValue>
</operation>

<operation id="5331" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader463:4  %empty_531 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="5332" st_id="483" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader463:5  %i_129 = add i5 %i128, 1

]]></Node>
<StgValue><ssdm name="i_129"/></StgValue>
</operation>

<operation id="5333" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader463:6  br i1 %exitcond109, label %156, label %.preheader462.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5334" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp><and_exp><literal name="exitcond109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5272" bw="0" op_0_bw="0">
<![CDATA[
.preheader462.preheader:0  br label %.preheader462

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5335" st_id="483" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="exitcond109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="5336" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5274" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader462:0  %k43 = phi i2 [ %k_44, %155 ], [ 0, %.preheader462.preheader ]

]]></Node>
<StgValue><ssdm name="k43"/></StgValue>
</operation>

<operation id="5337" st_id="484" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5275" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader462:1  %exitcond108 = icmp eq i2 %k43, -2

]]></Node>
<StgValue><ssdm name="exitcond108"/></StgValue>
</operation>

<operation id="5338" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5276" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader462:2  %empty_532 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="5339" st_id="484" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5277" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader462:3  %k_44 = add i2 %k43, 1

]]></Node>
<StgValue><ssdm name="k_44"/></StgValue>
</operation>

<operation id="5340" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader462:4  br i1 %exitcond108, label %.preheader463.loopexit, label %155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5341" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5280" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1180 = trunc i2 %k43 to i1

]]></Node>
<StgValue><ssdm name="tmp_1180"/></StgValue>
</operation>

<operation id="5342" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5281" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl174 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1180, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl174"/></StgValue>
</operation>

<operation id="5343" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5282" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl174_cast = zext i6 %p_shl174 to i7

]]></Node>
<StgValue><ssdm name="p_shl174_cast"/></StgValue>
</operation>

<operation id="5344" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5283" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl175 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1180, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl175"/></StgValue>
</operation>

<operation id="5345" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5284" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl175_cast = zext i4 %p_shl175 to i7

]]></Node>
<StgValue><ssdm name="p_shl175_cast"/></StgValue>
</operation>

<operation id="5346" st_id="484" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_632 = sub i7 %p_shl174_cast, %p_shl175_cast

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="5347" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5286" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_818_cast_cast = sext i7 %tmp_632 to i10

]]></Node>
<StgValue><ssdm name="tmp_818_cast_cast"/></StgValue>
</operation>

<operation id="5348" st_id="484" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp54 = add i10 -440, %tmp_818_cast_cast

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="5349" st_id="484" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5288" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_633 = add i10 %i129_cast302_cast, %tmp54

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="5350" st_id="484" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp><literal name="exitcond108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5293" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_636 = add i7 %tmp_632, %i129_cast

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="5351" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp><literal name="exitcond108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5300" bw="0" op_0_bw="0">
<![CDATA[
.preheader463.loopexit:0  br label %.preheader463

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="5352" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5289" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_820_cast = sext i10 %tmp_633 to i11

]]></Node>
<StgValue><ssdm name="tmp_820_cast"/></StgValue>
</operation>

<operation id="5353" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5290" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_635 = zext i11 %tmp_820_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="5354" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_43 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_635

]]></Node>
<StgValue><ssdm name="bias_addr_43"/></StgValue>
</operation>

<operation id="5355" st_id="485" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_43 = load float* %bias_addr_43, align 4

]]></Node>
<StgValue><ssdm name="bias_load_43"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="5356" st_id="486" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_43 = load float* %bias_addr_43, align 4

]]></Node>
<StgValue><ssdm name="bias_load_43"/></StgValue>
</operation>

<operation id="5357" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_822_cast = sext i7 %tmp_636 to i32

]]></Node>
<StgValue><ssdm name="tmp_822_cast"/></StgValue>
</operation>

<operation id="5358" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5295" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_638 = zext i32 %tmp_822_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="5359" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5296" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_26 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_638

]]></Node>
<StgValue><ssdm name="bias_48_addr_26"/></StgValue>
</operation>

<operation id="5360" st_id="486" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5297" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_43, float* %bias_48_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5361" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5298" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader462

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="5362" st_id="487" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5363" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit688

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="5364" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit688:0  %co140 = phi i5 [ 0, %156 ], [ %co_141, %.loopexit688.loopexit ]

]]></Node>
<StgValue><ssdm name="co140"/></StgValue>
</operation>

<operation id="5365" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="7" op_0_bw="5">
<![CDATA[
.loopexit688:1  %co141_cast = zext i5 %co140 to i7

]]></Node>
<StgValue><ssdm name="co141_cast"/></StgValue>
</operation>

<operation id="5366" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="10" op_0_bw="5">
<![CDATA[
.loopexit688:2  %co141_cast1 = zext i5 %co140 to i10

]]></Node>
<StgValue><ssdm name="co141_cast1"/></StgValue>
</operation>

<operation id="5367" st_id="488" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5308" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit688:3  %exitcond107 = icmp eq i5 %co140, -8

]]></Node>
<StgValue><ssdm name="exitcond107"/></StgValue>
</operation>

<operation id="5368" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit688:4  %empty_533 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="5369" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit688:5  %co_141 = add i5 %co140, 1

]]></Node>
<StgValue><ssdm name="co_141"/></StgValue>
</operation>

<operation id="5370" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit688:6  br i1 %exitcond107, label %.preheader458.preheader, label %.preheader461.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5371" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5313" bw="0" op_0_bw="0">
<![CDATA[
.preheader461.preheader:0  br label %.preheader461

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5372" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp><literal name="exitcond107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5387" bw="0" op_0_bw="0">
<![CDATA[
.preheader458.preheader:0  br label %.preheader458

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="5373" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5315" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader461:0  %w91 = phi i2 [ %w_92, %.preheader461.loopexit ], [ 0, %.preheader461.preheader ]

]]></Node>
<StgValue><ssdm name="w91"/></StgValue>
</operation>

<operation id="5374" st_id="489" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5316" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader461:1  %exitcond106 = icmp eq i2 %w91, -1

]]></Node>
<StgValue><ssdm name="exitcond106"/></StgValue>
</operation>

<operation id="5375" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5317" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader461:2  %empty_534 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="5376" st_id="489" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5318" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader461:3  %w_92 = add i2 %w91, 1

]]></Node>
<StgValue><ssdm name="w_92"/></StgValue>
</operation>

<operation id="5377" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader461:4  br i1 %exitcond106, label %.loopexit688.loopexit, label %.preheader460.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5378" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp><literal name="exitcond106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5321" bw="36" op_0_bw="2">
<![CDATA[
.preheader460.preheader:0  %tmp_645_cast = zext i2 %w91 to i36

]]></Node>
<StgValue><ssdm name="tmp_645_cast"/></StgValue>
</operation>

<operation id="5379" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp><literal name="exitcond106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5322" bw="13" op_0_bw="2">
<![CDATA[
.preheader460.preheader:1  %tmp_645_cast1 = zext i2 %w91 to i13

]]></Node>
<StgValue><ssdm name="tmp_645_cast1"/></StgValue>
</operation>

<operation id="5380" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp><literal name="exitcond106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5323" bw="0" op_0_bw="0">
<![CDATA[
.preheader460.preheader:2  br label %.preheader460

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5381" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1524">
<or_exp><and_exp><literal name="exitcond106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5385" bw="0" op_0_bw="0">
<![CDATA[
.loopexit688.loopexit:0  br label %.loopexit688

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="5382" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader460:0  %h91 = phi i2 [ 0, %.preheader460.preheader ], [ %h_92, %.preheader460.loopexit ]

]]></Node>
<StgValue><ssdm name="h91"/></StgValue>
</operation>

<operation id="5383" st_id="490" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader460:1  %exitcond105 = icmp eq i2 %h91, -1

]]></Node>
<StgValue><ssdm name="exitcond105"/></StgValue>
</operation>

<operation id="5384" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader460:2  %empty_535 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="5385" st_id="490" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5328" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader460:3  %h_92 = add i2 %h91, 1

]]></Node>
<StgValue><ssdm name="h_92"/></StgValue>
</operation>

<operation id="5386" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader460:4  br i1 %exitcond105, label %.preheader461.loopexit, label %.preheader459.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5387" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5331" bw="10" op_0_bw="2">
<![CDATA[
.preheader459.preheader:0  %tmp_652_cast1 = zext i2 %h91 to i10

]]></Node>
<StgValue><ssdm name="tmp_652_cast1"/></StgValue>
</operation>

<operation id="5388" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5332" bw="15" op_0_bw="2">
<![CDATA[
.preheader459.preheader:1  %tmp_652_cast = zext i2 %h91 to i15

]]></Node>
<StgValue><ssdm name="tmp_652_cast"/></StgValue>
</operation>

<operation id="5389" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp><and_exp><literal name="exitcond105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5333" bw="0" op_0_bw="0">
<![CDATA[
.preheader459.preheader:2  br label %.preheader459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5390" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp><literal name="exitcond105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5383" bw="0" op_0_bw="0">
<![CDATA[
.preheader461.loopexit:0  br label %.preheader461

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="5391" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5335" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader459:0  %i136 = phi i2 [ %i_137, %157 ], [ 0, %.preheader459.preheader ]

]]></Node>
<StgValue><ssdm name="i136"/></StgValue>
</operation>

<operation id="5392" st_id="491" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader459:1  %exitcond104 = icmp eq i2 %i136, -2

]]></Node>
<StgValue><ssdm name="exitcond104"/></StgValue>
</operation>

<operation id="5393" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader459:2  %empty_536 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="5394" st_id="491" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader459:3  %i_137 = add i2 %i136, 1

]]></Node>
<StgValue><ssdm name="i_137"/></StgValue>
</operation>

<operation id="5395" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader459:4  br i1 %exitcond104, label %.preheader460.loopexit, label %157

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5396" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5341" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1194 = trunc i2 %i136 to i1

]]></Node>
<StgValue><ssdm name="tmp_1194"/></StgValue>
</operation>

<operation id="5397" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5342" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl186 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1194, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl186"/></StgValue>
</operation>

<operation id="5398" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5343" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl186_cast = zext i6 %p_shl186 to i7

]]></Node>
<StgValue><ssdm name="p_shl186_cast"/></StgValue>
</operation>

<operation id="5399" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5344" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl187 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1194, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl187"/></StgValue>
</operation>

<operation id="5400" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5345" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl187_cast = zext i4 %p_shl187 to i7

]]></Node>
<StgValue><ssdm name="p_shl187_cast"/></StgValue>
</operation>

<operation id="5401" st_id="491" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5346" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_657 = sub i7 %p_shl186_cast, %p_shl187_cast

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="5402" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5347" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_855_cast = sext i7 %tmp_657 to i10

]]></Node>
<StgValue><ssdm name="tmp_855_cast"/></StgValue>
</operation>

<operation id="5403" st_id="491" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5348" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp55 = add i10 -472, %tmp_855_cast

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="5404" st_id="491" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5349" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_658 = add i10 %co141_cast1, %tmp55

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="5405" st_id="491" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5362" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:21  %tmp_661 = add i7 %tmp_657, %co141_cast

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="5406" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1534">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5381" bw="0" op_0_bw="0">
<![CDATA[
.preheader460.loopexit:0  br label %.preheader460

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="5407" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5350" bw="13" op_0_bw="10">
<![CDATA[
:9  %tmp_660_cast1 = zext i10 %tmp_658 to i13

]]></Node>
<StgValue><ssdm name="tmp_660_cast1"/></StgValue>
</operation>

<operation id="5408" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5351" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:10  %tmp_1195 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_658, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1195"/></StgValue>
</operation>

<operation id="5409" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5352" bw="13" op_0_bw="12">
<![CDATA[
:11  %p_shl438_cast = zext i12 %tmp_1195 to i13

]]></Node>
<StgValue><ssdm name="p_shl438_cast"/></StgValue>
</operation>

<operation id="5410" st_id="492" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5353" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_1196 = sub i13 %p_shl438_cast, %tmp_660_cast1

]]></Node>
<StgValue><ssdm name="tmp_1196"/></StgValue>
</operation>

<operation id="5411" st_id="492" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5354" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13  %tmp_1197 = add i13 %tmp_1196, %tmp_645_cast1

]]></Node>
<StgValue><ssdm name="tmp_1197"/></StgValue>
</operation>

<operation id="5412" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5355" bw="15" op_0_bw="13">
<![CDATA[
:14  %tmp_1694_cast = sext i13 %tmp_1197 to i15

]]></Node>
<StgValue><ssdm name="tmp_1694_cast"/></StgValue>
</operation>

<operation id="5413" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5356" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:15  %p_shl437_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1197, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl437_cast"/></StgValue>
</operation>

<operation id="5414" st_id="492" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5357" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_1198 = sub i15 %p_shl437_cast, %tmp_1694_cast

]]></Node>
<StgValue><ssdm name="tmp_1198"/></StgValue>
</operation>

<operation id="5415" st_id="492" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5358" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1199 = add i15 %tmp_1198, %tmp_652_cast

]]></Node>
<StgValue><ssdm name="tmp_1199"/></StgValue>
</operation>

<operation id="5416" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="32" op_0_bw="7">
<![CDATA[
:22  %tmp_859_cast = sext i7 %tmp_661 to i32

]]></Node>
<StgValue><ssdm name="tmp_859_cast"/></StgValue>
</operation>

<operation id="5417" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="35" op_0_bw="32">
<![CDATA[
:23  %tmp_662_cast = zext i32 %tmp_859_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_662_cast"/></StgValue>
</operation>

<operation id="5418" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5365" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:24  %tmp_1200 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_661, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1200"/></StgValue>
</operation>

<operation id="5419" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5366" bw="34" op_0_bw="9">
<![CDATA[
:25  %tmp_1201 = sext i9 %tmp_1200 to i34

]]></Node>
<StgValue><ssdm name="tmp_1201"/></StgValue>
</operation>

<operation id="5420" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5367" bw="35" op_0_bw="34">
<![CDATA[
:26  %p_shl436_cast = zext i34 %tmp_1201 to i35

]]></Node>
<StgValue><ssdm name="p_shl436_cast"/></StgValue>
</operation>

<operation id="5421" st_id="492" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5368" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:27  %tmp_1202 = sub i35 %p_shl436_cast, %tmp_662_cast

]]></Node>
<StgValue><ssdm name="tmp_1202"/></StgValue>
</operation>

<operation id="5422" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5369" bw="36" op_0_bw="35">
<![CDATA[
:28  %tmp_1700_cast = sext i35 %tmp_1202 to i36

]]></Node>
<StgValue><ssdm name="tmp_1700_cast"/></StgValue>
</operation>

<operation id="5423" st_id="492" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5370" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:29  %tmp_1203 = add i36 %tmp_1700_cast, %tmp_645_cast

]]></Node>
<StgValue><ssdm name="tmp_1203"/></StgValue>
</operation>

<operation id="5424" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5371" bw="10" op_0_bw="36">
<![CDATA[
:30  %tmp_1204 = trunc i36 %tmp_1203 to i10

]]></Node>
<StgValue><ssdm name="tmp_1204"/></StgValue>
</operation>

<operation id="5425" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5372" bw="8" op_0_bw="36">
<![CDATA[
:31  %tmp_1205 = trunc i36 %tmp_1203 to i8

]]></Node>
<StgValue><ssdm name="tmp_1205"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="5426" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5359" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_1697_cast = zext i15 %tmp_1199 to i64

]]></Node>
<StgValue><ssdm name="tmp_1697_cast"/></StgValue>
</operation>

<operation id="5427" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5360" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_3x3_add_14 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1697_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_14"/></StgValue>
</operation>

<operation id="5428" st_id="493" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_14 = load float* %shuffle_conv_3x3_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_14"/></StgValue>
</operation>

<operation id="5429" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:32  %p_shl435_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1205, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl435_cast"/></StgValue>
</operation>

<operation id="5430" st_id="493" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:33  %tmp_1206 = sub i10 %p_shl435_cast, %tmp_1204

]]></Node>
<StgValue><ssdm name="tmp_1206"/></StgValue>
</operation>

<operation id="5431" st_id="493" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_1207 = add i10 %tmp_1206, %tmp_652_cast1

]]></Node>
<StgValue><ssdm name="tmp_1207"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="5432" st_id="494" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_14 = load float* %shuffle_conv_3x3_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_14"/></StgValue>
</operation>

<operation id="5433" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5376" bw="64" op_0_bw="10">
<![CDATA[
:35  %tmp_1704_cast = zext i10 %tmp_1207 to i64

]]></Node>
<StgValue><ssdm name="tmp_1704_cast"/></StgValue>
</operation>

<operation id="5434" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5377" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_48_1_3x3_add_9 = getelementptr [432 x float]* @weights_48_1_3x3, i64 0, i64 %tmp_1704_cast

]]></Node>
<StgValue><ssdm name="weights_48_1_3x3_add_9"/></StgValue>
</operation>

<operation id="5435" st_id="494" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5378" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:37  store float %shuffle_conv_3x3_loa_14, float* %weights_48_1_3x3_add_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5436" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5379" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="5437" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5389" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader458:0  %i132 = phi i5 [ %i_133, %.preheader458.loopexit ], [ 0, %.preheader458.preheader ]

]]></Node>
<StgValue><ssdm name="i132"/></StgValue>
</operation>

<operation id="5438" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5390" bw="7" op_0_bw="5">
<![CDATA[
.preheader458:1  %i133_cast = zext i5 %i132 to i7

]]></Node>
<StgValue><ssdm name="i133_cast"/></StgValue>
</operation>

<operation id="5439" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5391" bw="10" op_0_bw="5">
<![CDATA[
.preheader458:2  %i133_cast292_cast = zext i5 %i132 to i10

]]></Node>
<StgValue><ssdm name="i133_cast292_cast"/></StgValue>
</operation>

<operation id="5440" st_id="495" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5392" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader458:3  %exitcond103 = icmp eq i5 %i132, -8

]]></Node>
<StgValue><ssdm name="exitcond103"/></StgValue>
</operation>

<operation id="5441" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5393" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader458:4  %empty_537 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="5442" st_id="495" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5394" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader458:5  %i_133 = add i5 %i132, 1

]]></Node>
<StgValue><ssdm name="i_133"/></StgValue>
</operation>

<operation id="5443" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader458:6  br i1 %exitcond103, label %159, label %.preheader457.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5444" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp><and_exp><literal name="exitcond103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5397" bw="0" op_0_bw="0">
<![CDATA[
.preheader457.preheader:0  br label %.preheader457

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5445" st_id="495" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="exitcond103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="5446" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader457:0  %k45 = phi i2 [ %k_46, %158 ], [ 0, %.preheader457.preheader ]

]]></Node>
<StgValue><ssdm name="k45"/></StgValue>
</operation>

<operation id="5447" st_id="496" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5400" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader457:1  %exitcond102 = icmp eq i2 %k45, -2

]]></Node>
<StgValue><ssdm name="exitcond102"/></StgValue>
</operation>

<operation id="5448" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5401" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader457:2  %empty_538 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="5449" st_id="496" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5402" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader457:3  %k_46 = add i2 %k45, 1

]]></Node>
<StgValue><ssdm name="k_46"/></StgValue>
</operation>

<operation id="5450" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader457:4  br i1 %exitcond102, label %.preheader458.loopexit, label %158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5451" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5405" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1193 = trunc i2 %k45 to i1

]]></Node>
<StgValue><ssdm name="tmp_1193"/></StgValue>
</operation>

<operation id="5452" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5406" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl180 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1193, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl180"/></StgValue>
</operation>

<operation id="5453" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5407" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl180_cast = zext i6 %p_shl180 to i7

]]></Node>
<StgValue><ssdm name="p_shl180_cast"/></StgValue>
</operation>

<operation id="5454" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5408" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl181 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1193, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl181"/></StgValue>
</operation>

<operation id="5455" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5409" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl181_cast = zext i4 %p_shl181 to i7

]]></Node>
<StgValue><ssdm name="p_shl181_cast"/></StgValue>
</operation>

<operation id="5456" st_id="496" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5410" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_647 = sub i7 %p_shl180_cast, %p_shl181_cast

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="5457" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5411" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_836_cast_cast = sext i7 %tmp_647 to i10

]]></Node>
<StgValue><ssdm name="tmp_836_cast_cast"/></StgValue>
</operation>

<operation id="5458" st_id="496" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp56 = add i10 -392, %tmp_836_cast_cast

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="5459" st_id="496" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_648 = add i10 %i133_cast292_cast, %tmp56

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="5460" st_id="496" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5418" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_650 = add i7 %tmp_647, %i133_cast

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="5461" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1547">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5425" bw="0" op_0_bw="0">
<![CDATA[
.preheader458.loopexit:0  br label %.preheader458

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="5462" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_838_cast = sext i10 %tmp_648 to i11

]]></Node>
<StgValue><ssdm name="tmp_838_cast"/></StgValue>
</operation>

<operation id="5463" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5415" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_649 = zext i11 %tmp_838_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="5464" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5416" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_44 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_649

]]></Node>
<StgValue><ssdm name="bias_addr_44"/></StgValue>
</operation>

<operation id="5465" st_id="497" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_44 = load float* %bias_addr_44, align 4

]]></Node>
<StgValue><ssdm name="bias_load_44"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="5466" st_id="498" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_44 = load float* %bias_addr_44, align 4

]]></Node>
<StgValue><ssdm name="bias_load_44"/></StgValue>
</operation>

<operation id="5467" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5419" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_840_cast = sext i7 %tmp_650 to i32

]]></Node>
<StgValue><ssdm name="tmp_840_cast"/></StgValue>
</operation>

<operation id="5468" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5420" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_651 = zext i32 %tmp_840_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="5469" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5421" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_27 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_651

]]></Node>
<StgValue><ssdm name="bias_48_addr_27"/></StgValue>
</operation>

<operation id="5470" st_id="498" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5422" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_44, float* %bias_48_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5471" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5423" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader457

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="5472" st_id="499" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* @buffer1_1_48_8x8, [432 x float]* @weights_48_1_3x3, [48 x float]* @bias_48, [3072 x float]* @buffer0_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5473" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit687

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="5474" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit687:0  %co142 = phi i5 [ 0, %159 ], [ %co_143, %.loopexit687.loopexit ]

]]></Node>
<StgValue><ssdm name="co142"/></StgValue>
</operation>

<operation id="5475" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5431" bw="12" op_0_bw="5">
<![CDATA[
.loopexit687:1  %co143_cast = zext i5 %co142 to i12

]]></Node>
<StgValue><ssdm name="co143_cast"/></StgValue>
</operation>

<operation id="5476" st_id="500" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5432" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit687:2  %exitcond101 = icmp eq i5 %co142, -8

]]></Node>
<StgValue><ssdm name="exitcond101"/></StgValue>
</operation>

<operation id="5477" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5433" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit687:3  %empty_539 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="5478" st_id="500" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5434" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit687:4  %co_143 = add i5 %co142, 1

]]></Node>
<StgValue><ssdm name="co_143"/></StgValue>
</operation>

<operation id="5479" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit687:5  br i1 %exitcond101, label %.preheader454.preheader, label %.preheader456.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5480" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5437" bw="1" op_0_bw="5">
<![CDATA[
.preheader456.preheader:0  %tmp_1192 = trunc i5 %co142 to i1

]]></Node>
<StgValue><ssdm name="tmp_1192"/></StgValue>
</operation>

<operation id="5481" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5438" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader456.preheader:1  %p_shl182 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1192, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl182"/></StgValue>
</operation>

<operation id="5482" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5439" bw="7" op_0_bw="6">
<![CDATA[
.preheader456.preheader:2  %p_shl182_cast = zext i6 %p_shl182 to i7

]]></Node>
<StgValue><ssdm name="p_shl182_cast"/></StgValue>
</operation>

<operation id="5483" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5440" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader456.preheader:3  %p_shl183 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1192, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl183"/></StgValue>
</operation>

<operation id="5484" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5441" bw="7" op_0_bw="4">
<![CDATA[
.preheader456.preheader:4  %p_shl183_cast = zext i4 %p_shl183 to i7

]]></Node>
<StgValue><ssdm name="p_shl183_cast"/></StgValue>
</operation>

<operation id="5485" st_id="500" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5442" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader456.preheader:5  %tmp_646 = sub i7 %p_shl182_cast, %p_shl183_cast

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="5486" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5443" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader456.preheader:6  %p_lshr_f18_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co142, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f18_cast"/></StgValue>
</operation>

<operation id="5487" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5444" bw="7" op_0_bw="4">
<![CDATA[
.preheader456.preheader:7  %tmp_844_cast = zext i4 %p_lshr_f18_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_844_cast"/></StgValue>
</operation>

<operation id="5488" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp><literal name="exitcond101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5445" bw="0" op_0_bw="0">
<![CDATA[
.preheader456.preheader:8  br label %.preheader456

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5489" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1555">
<or_exp><and_exp><literal name="exitcond101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5506" bw="0" op_0_bw="0">
<![CDATA[
.preheader454.preheader:0  br label %.preheader454

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="5490" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5447" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader456:0  %ci62 = phi i5 [ 0, %.preheader456.preheader ], [ %ci_63, %.preheader456.loopexit ]

]]></Node>
<StgValue><ssdm name="ci62"/></StgValue>
</operation>

<operation id="5491" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5448" bw="7" op_0_bw="5">
<![CDATA[
.preheader456:1  %ci62_cast = zext i5 %ci62 to i7

]]></Node>
<StgValue><ssdm name="ci62_cast"/></StgValue>
</operation>

<operation id="5492" st_id="501" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5449" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader456:2  %exitcond100 = icmp eq i5 %ci62, -8

]]></Node>
<StgValue><ssdm name="exitcond100"/></StgValue>
</operation>

<operation id="5493" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader456:3  %empty_540 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="5494" st_id="501" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader456:4  %ci_63 = add i5 %ci62, 1

]]></Node>
<StgValue><ssdm name="ci_63"/></StgValue>
</operation>

<operation id="5495" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader456:5  br i1 %exitcond100, label %.loopexit687.loopexit, label %.preheader455.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5496" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5454" bw="19" op_0_bw="5">
<![CDATA[
.preheader455.preheader:0  %tmp_653_cast = zext i5 %ci62 to i19

]]></Node>
<StgValue><ssdm name="tmp_653_cast"/></StgValue>
</operation>

<operation id="5497" st_id="501" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5455" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader455.preheader:1  %tmp_654 = add i7 %tmp_646, %ci62_cast

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="5498" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5456" bw="13" op_0_bw="7">
<![CDATA[
.preheader455.preheader:2  %tmp_655_cast = sext i7 %tmp_654 to i13

]]></Node>
<StgValue><ssdm name="tmp_655_cast"/></StgValue>
</operation>

<operation id="5499" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp><literal name="exitcond100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5457" bw="0" op_0_bw="0">
<![CDATA[
.preheader455.preheader:3  br label %.preheader455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5500" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1560">
<or_exp><and_exp><literal name="exitcond100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5504" bw="0" op_0_bw="0">
<![CDATA[
.loopexit687.loopexit:0  br label %.loopexit687

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="5501" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5459" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader455:0  %i138 = phi i3 [ %i_139, %160 ], [ 0, %.preheader455.preheader ]

]]></Node>
<StgValue><ssdm name="i138"/></StgValue>
</operation>

<operation id="5502" st_id="502" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5460" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader455:1  %exitcond99 = icmp eq i3 %i138, -4

]]></Node>
<StgValue><ssdm name="exitcond99"/></StgValue>
</operation>

<operation id="5503" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5461" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader455:2  %empty_541 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="5504" st_id="502" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5462" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader455:3  %i_139 = add i3 %i138, 1

]]></Node>
<StgValue><ssdm name="i_139"/></StgValue>
</operation>

<operation id="5505" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader455:4  br i1 %exitcond99, label %.preheader456.loopexit, label %160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5506" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5465" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1210 = trunc i3 %i138 to i2

]]></Node>
<StgValue><ssdm name="tmp_1210"/></StgValue>
</operation>

<operation id="5507" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5466" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl188 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1210, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl188"/></StgValue>
</operation>

<operation id="5508" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5467" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl188_cast = zext i7 %p_shl188 to i8

]]></Node>
<StgValue><ssdm name="p_shl188_cast"/></StgValue>
</operation>

<operation id="5509" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5468" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl189 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1210, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl189"/></StgValue>
</operation>

<operation id="5510" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5469" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl189_cast = zext i5 %p_shl189 to i8

]]></Node>
<StgValue><ssdm name="p_shl189_cast"/></StgValue>
</operation>

<operation id="5511" st_id="502" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5470" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_668 = sub i8 %p_shl188_cast, %p_shl189_cast

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="5512" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5471" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_862_cast_cast = sext i8 %tmp_668 to i9

]]></Node>
<StgValue><ssdm name="tmp_862_cast_cast"/></StgValue>
</operation>

<operation id="5513" st_id="502" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5472" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp57 = add i9 -104, %tmp_862_cast_cast

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="5514" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5473" bw="11" op_0_bw="9">
<![CDATA[
:8  %tmp57_cast1 = sext i9 %tmp57 to i11

]]></Node>
<StgValue><ssdm name="tmp57_cast1"/></StgValue>
</operation>

<operation id="5515" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5474" bw="12" op_0_bw="11">
<![CDATA[
:9  %tmp57_cast = zext i11 %tmp57_cast1 to i12

]]></Node>
<StgValue><ssdm name="tmp57_cast"/></StgValue>
</operation>

<operation id="5516" st_id="502" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5475" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp_669 = add i12 %tmp57_cast, %co143_cast

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="5517" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5486" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl190 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_1210, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl190"/></StgValue>
</operation>

<operation id="5518" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5487" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl190_cast = zext i6 %p_shl190 to i7

]]></Node>
<StgValue><ssdm name="p_shl190_cast"/></StgValue>
</operation>

<operation id="5519" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5488" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl191 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1210, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl191"/></StgValue>
</operation>

<operation id="5520" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5489" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl191_cast = zext i4 %p_shl191 to i7

]]></Node>
<StgValue><ssdm name="p_shl191_cast"/></StgValue>
</operation>

<operation id="5521" st_id="502" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5490" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_670 = sub i7 %p_shl190_cast, %p_shl191_cast

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="5522" st_id="502" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5491" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_671 = add i7 %tmp_670, %tmp_844_cast

]]></Node>
<StgValue><ssdm name="tmp_671"/></StgValue>
</operation>

<operation id="5523" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5492" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_1215 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_671, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_1215"/></StgValue>
</operation>

<operation id="5524" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5493" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_1216 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_671, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1216"/></StgValue>
</operation>

<operation id="5525" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5494" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl440_cast = sext i11 %tmp_1216 to i13

]]></Node>
<StgValue><ssdm name="p_shl440_cast"/></StgValue>
</operation>

<operation id="5526" st_id="502" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_1217 = sub i13 %tmp_1215, %p_shl440_cast

]]></Node>
<StgValue><ssdm name="tmp_1217"/></StgValue>
</operation>

<operation id="5527" st_id="502" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp><and_exp><literal name="exitcond99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5496" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_1218 = add i13 %tmp_655_cast, %tmp_1217

]]></Node>
<StgValue><ssdm name="tmp_1218"/></StgValue>
</operation>

<operation id="5528" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp><literal name="exitcond99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5502" bw="0" op_0_bw="0">
<![CDATA[
.preheader456.loopexit:0  br label %.preheader456

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="5529" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5476" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:11  %tmp_1211 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_669, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1211"/></StgValue>
</operation>

<operation id="5530" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5477" bw="18" op_0_bw="17">
<![CDATA[
:12  %p_shl441_cast = zext i17 %tmp_1211 to i18

]]></Node>
<StgValue><ssdm name="p_shl441_cast"/></StgValue>
</operation>

<operation id="5531" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5478" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:13  %tmp_1212 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_669, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1212"/></StgValue>
</operation>

<operation id="5532" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="18" op_0_bw="15">
<![CDATA[
:14  %p_shl442_cast = zext i15 %tmp_1212 to i18

]]></Node>
<StgValue><ssdm name="p_shl442_cast"/></StgValue>
</operation>

<operation id="5533" st_id="503" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_1213 = sub i18 %p_shl441_cast, %p_shl442_cast

]]></Node>
<StgValue><ssdm name="tmp_1213"/></StgValue>
</operation>

<operation id="5534" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="19" op_0_bw="18">
<![CDATA[
:16  %tmp_1713_cast = sext i18 %tmp_1213 to i19

]]></Node>
<StgValue><ssdm name="tmp_1713_cast"/></StgValue>
</operation>

<operation id="5535" st_id="503" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:17  %tmp_1214 = add i19 %tmp_653_cast, %tmp_1713_cast

]]></Node>
<StgValue><ssdm name="tmp_1214"/></StgValue>
</operation>

<operation id="5536" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="64" op_0_bw="19">
<![CDATA[
:18  %tmp_1714_cast = sext i19 %tmp_1214 to i64

]]></Node>
<StgValue><ssdm name="tmp_1714_cast"/></StgValue>
</operation>

<operation id="5537" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5484" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_27 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1714_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_27"/></StgValue>
</operation>

<operation id="5538" st_id="503" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_27 = load float* %shuffle_conv_1x1_add_27, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_27"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="5539" st_id="504" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_27 = load float* %shuffle_conv_1x1_add_27, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_27"/></StgValue>
</operation>

<operation id="5540" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5497" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_1722_cast = sext i13 %tmp_1218 to i64

]]></Node>
<StgValue><ssdm name="tmp_1722_cast"/></StgValue>
</operation>

<operation id="5541" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5498" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_48_48_1x1_ad_18 = getelementptr [2304 x float]* @weights_48_48_1x1, i64 0, i64 %tmp_1722_cast

]]></Node>
<StgValue><ssdm name="weights_48_48_1x1_ad_18"/></StgValue>
</operation>

<operation id="5542" st_id="504" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5499" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store float %shuffle_conv_1x1_loa_27, float* %weights_48_48_1x1_ad_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5543" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5500" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="5544" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5508" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader454:0  %i134 = phi i5 [ %i_135, %.preheader454.loopexit ], [ 0, %.preheader454.preheader ]

]]></Node>
<StgValue><ssdm name="i134"/></StgValue>
</operation>

<operation id="5545" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5509" bw="7" op_0_bw="5">
<![CDATA[
.preheader454:1  %i135_cast = zext i5 %i134 to i7

]]></Node>
<StgValue><ssdm name="i135_cast"/></StgValue>
</operation>

<operation id="5546" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5510" bw="10" op_0_bw="5">
<![CDATA[
.preheader454:2  %i135_cast279_cast = zext i5 %i134 to i10

]]></Node>
<StgValue><ssdm name="i135_cast279_cast"/></StgValue>
</operation>

<operation id="5547" st_id="505" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5511" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader454:3  %exitcond98 = icmp eq i5 %i134, -8

]]></Node>
<StgValue><ssdm name="exitcond98"/></StgValue>
</operation>

<operation id="5548" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5512" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader454:4  %empty_542 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="5549" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5513" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader454:5  %i_135 = add i5 %i134, 1

]]></Node>
<StgValue><ssdm name="i_135"/></StgValue>
</operation>

<operation id="5550" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader454:6  br i1 %exitcond98, label %162, label %.preheader453.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5551" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp><literal name="exitcond98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5516" bw="0" op_0_bw="0">
<![CDATA[
.preheader453.preheader:0  br label %.preheader453

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5552" st_id="505" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp><literal name="exitcond98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5546" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="5553" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader453:0  %k47 = phi i2 [ %k_48, %161 ], [ 0, %.preheader453.preheader ]

]]></Node>
<StgValue><ssdm name="k47"/></StgValue>
</operation>

<operation id="5554" st_id="506" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader453:1  %exitcond97 = icmp eq i2 %k47, -2

]]></Node>
<StgValue><ssdm name="exitcond97"/></StgValue>
</operation>

<operation id="5555" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader453:2  %empty_543 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="5556" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5521" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader453:3  %k_48 = add i2 %k47, 1

]]></Node>
<StgValue><ssdm name="k_48"/></StgValue>
</operation>

<operation id="5557" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5522" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader453:4  br i1 %exitcond97, label %.preheader454.loopexit, label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5558" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5524" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_1209 = trunc i2 %k47 to i1

]]></Node>
<StgValue><ssdm name="tmp_1209"/></StgValue>
</operation>

<operation id="5559" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5525" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl184 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_1209, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl184"/></StgValue>
</operation>

<operation id="5560" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5526" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl184_cast = zext i6 %p_shl184 to i7

]]></Node>
<StgValue><ssdm name="p_shl184_cast"/></StgValue>
</operation>

<operation id="5561" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5527" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl185 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_1209, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl185"/></StgValue>
</operation>

<operation id="5562" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5528" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl185_cast = zext i4 %p_shl185 to i7

]]></Node>
<StgValue><ssdm name="p_shl185_cast"/></StgValue>
</operation>

<operation id="5563" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5529" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_663 = sub i7 %p_shl184_cast, %p_shl185_cast

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="5564" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5530" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_846_cast_cast = sext i7 %tmp_663 to i10

]]></Node>
<StgValue><ssdm name="tmp_846_cast_cast"/></StgValue>
</operation>

<operation id="5565" st_id="506" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5531" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp58 = add i10 -344, %tmp_846_cast_cast

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="5566" st_id="506" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5532" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_664 = add i10 %i135_cast279_cast, %tmp58

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="5567" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5537" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_666 = add i7 %tmp_663, %i135_cast

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="5568" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5544" bw="0" op_0_bw="0">
<![CDATA[
.preheader454.loopexit:0  br label %.preheader454

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="5569" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_848_cast = sext i10 %tmp_664 to i11

]]></Node>
<StgValue><ssdm name="tmp_848_cast"/></StgValue>
</operation>

<operation id="5570" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_665 = zext i11 %tmp_848_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="5571" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5535" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_45 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_665

]]></Node>
<StgValue><ssdm name="bias_addr_45"/></StgValue>
</operation>

<operation id="5572" st_id="507" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_45 = load float* %bias_addr_45, align 4

]]></Node>
<StgValue><ssdm name="bias_load_45"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="5573" st_id="508" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_45 = load float* %bias_addr_45, align 4

]]></Node>
<StgValue><ssdm name="bias_load_45"/></StgValue>
</operation>

<operation id="5574" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="32" op_0_bw="7">
<![CDATA[
:14  %tmp_850_cast = sext i7 %tmp_666 to i32

]]></Node>
<StgValue><ssdm name="tmp_850_cast"/></StgValue>
</operation>

<operation id="5575" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_667 = zext i32 %tmp_850_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_667"/></StgValue>
</operation>

<operation id="5576" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_48_addr_28 = getelementptr inbounds [48 x float]* @bias_48, i64 0, i64 %tmp_667

]]></Node>
<StgValue><ssdm name="bias_48_addr_28"/></StgValue>
</operation>

<operation id="5577" st_id="508" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17  store float %bias_load_45, float* %bias_48_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5578" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader453

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="5579" st_id="509" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5546" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8([3072 x float]* @buffer0_1_48_8x8, [2304 x float]* @weights_48_48_1x1, [48 x float]* @bias_48, [3072 x float]* @buffer1_1_48_8x8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5580" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5547" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit686

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="5581" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5549" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit686:0  %co144 = phi i6 [ 0, %162 ], [ %co_145, %.loopexit686.loopexit ]

]]></Node>
<StgValue><ssdm name="co144"/></StgValue>
</operation>

<operation id="5582" st_id="510" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5550" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit686:1  %exitcond96 = icmp eq i6 %co144, -16

]]></Node>
<StgValue><ssdm name="exitcond96"/></StgValue>
</operation>

<operation id="5583" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5551" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit686:2  %empty_544 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="5584" st_id="510" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5552" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit686:3  %co_145 = add i6 %co144, 1

]]></Node>
<StgValue><ssdm name="co_145"/></StgValue>
</operation>

<operation id="5585" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit686:4  br i1 %exitcond96, label %164, label %.preheader452.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5586" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5555" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader452.preheader:0  %tmp_1208 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co144, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1208"/></StgValue>
</operation>

<operation id="5587" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5556" bw="10" op_0_bw="9">
<![CDATA[
.preheader452.preheader:1  %tmp_1706_cast = zext i9 %tmp_1208 to i10

]]></Node>
<StgValue><ssdm name="tmp_1706_cast"/></StgValue>
</operation>

<operation id="5588" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5557" bw="0" op_0_bw="0">
<![CDATA[
.preheader452.preheader:2  br label %.preheader452

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5589" st_id="510" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1585">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5590" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_7_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="5590" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader452:0  %h93 = phi i4 [ 0, %.preheader452.preheader ], [ %h_94, %.preheader452.loopexit ]

]]></Node>
<StgValue><ssdm name="h93"/></StgValue>
</operation>

<operation id="5591" st_id="511" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader452:1  %exitcond95 = icmp eq i4 %h93, -8

]]></Node>
<StgValue><ssdm name="exitcond95"/></StgValue>
</operation>

<operation id="5592" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader452:2  %empty_545 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="5593" st_id="511" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader452:3  %h_94 = add i4 %h93, 1

]]></Node>
<StgValue><ssdm name="h_94"/></StgValue>
</operation>

<operation id="5594" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader452:4  br i1 %exitcond95, label %.loopexit686.loopexit, label %.preheader451.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5595" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5565" bw="10" op_0_bw="4">
<![CDATA[
.preheader451.preheader:0  %tmp_673_cast = zext i4 %h93 to i10

]]></Node>
<StgValue><ssdm name="tmp_673_cast"/></StgValue>
</operation>

<operation id="5596" st_id="511" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5566" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader451.preheader:1  %tmp_1221 = add i10 %tmp_1706_cast, %tmp_673_cast

]]></Node>
<StgValue><ssdm name="tmp_1221"/></StgValue>
</operation>

<operation id="5597" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5567" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader451.preheader:2  %tmp_1222 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1221, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1222"/></StgValue>
</operation>

<operation id="5598" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5568" bw="14" op_0_bw="13">
<![CDATA[
.preheader451.preheader:3  %tmp_1727_cast = zext i13 %tmp_1222 to i14

]]></Node>
<StgValue><ssdm name="tmp_1727_cast"/></StgValue>
</operation>

<operation id="5599" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5569" bw="0" op_0_bw="0">
<![CDATA[
.preheader451.preheader:4  br label %.preheader451

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5600" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="exitcond95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5588" bw="0" op_0_bw="0">
<![CDATA[
.loopexit686.loopexit:0  br label %.loopexit686

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="5601" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader451:0  %w93 = phi i4 [ %w_94, %163 ], [ 0, %.preheader451.preheader ]

]]></Node>
<StgValue><ssdm name="w93"/></StgValue>
</operation>

<operation id="5602" st_id="512" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader451:1  %exitcond94 = icmp eq i4 %w93, -8

]]></Node>
<StgValue><ssdm name="exitcond94"/></StgValue>
</operation>

<operation id="5603" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader451:2  %empty_546 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="5604" st_id="512" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader451:3  %w_94 = add i4 %w93, 1

]]></Node>
<StgValue><ssdm name="w_94"/></StgValue>
</operation>

<operation id="5605" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader451:4  br i1 %exitcond94, label %.preheader452.loopexit, label %163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5606" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5577" bw="14" op_0_bw="4">
<![CDATA[
:0  %tmp_678_cast = zext i4 %w93 to i14

]]></Node>
<StgValue><ssdm name="tmp_678_cast"/></StgValue>
</operation>

<operation id="5607" st_id="512" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5578" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_1223 = add i14 %tmp_1727_cast, %tmp_678_cast

]]></Node>
<StgValue><ssdm name="tmp_1223"/></StgValue>
</operation>

<operation id="5608" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5579" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_1728_cast = zext i14 %tmp_1223 to i64

]]></Node>
<StgValue><ssdm name="tmp_1728_cast"/></StgValue>
</operation>

<operation id="5609" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5580" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit1_6_outpu_2 = getelementptr [6144 x float]* @shuffleunit1_6_outpu, i64 0, i64 %tmp_1728_cast

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu_2"/></StgValue>
</operation>

<operation id="5610" st_id="512" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5582" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_6_outpu_3 = load float* %shuffleunit1_6_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu_3"/></StgValue>
</operation>

<operation id="5611" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp><literal name="exitcond94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5586" bw="0" op_0_bw="0">
<![CDATA[
.preheader452.loopexit:0  br label %.preheader452

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="5612" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5581" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_48_8x8_add_15 = getelementptr [3072 x float]* @buffer0_1_48_8x8, i64 0, i64 %tmp_1728_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_48_8x8_add_15"/></StgValue>
</operation>

<operation id="5613" st_id="513" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5582" bw="32" op_0_bw="13">
<![CDATA[
:5  %shuffleunit1_6_outpu_3 = load float* %shuffleunit1_6_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit1_6_outpu_3"/></StgValue>
</operation>

<operation id="5614" st_id="513" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5583" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store float %shuffleunit1_6_outpu_3, float* %buffer0_1_48_8x8_add_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5615" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5584" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader451

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="5616" st_id="514" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_48([3072 x float]* @buffer0_1_48_8x8, [6144 x float]* @shuffleunit1_7_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5617" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit685

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="5618" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit685:0  %co146 = phi i5 [ 0, %164 ], [ %co_147, %.loopexit685.loopexit ]

]]></Node>
<StgValue><ssdm name="co146"/></StgValue>
</operation>

<operation id="5619" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5594" bw="12" op_0_bw="5">
<![CDATA[
.loopexit685:1  %co146_cast = zext i5 %co146 to i12

]]></Node>
<StgValue><ssdm name="co146_cast"/></StgValue>
</operation>

<operation id="5620" st_id="515" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5595" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit685:2  %exitcond93 = icmp eq i5 %co146, -8

]]></Node>
<StgValue><ssdm name="exitcond93"/></StgValue>
</operation>

<operation id="5621" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5596" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit685:3  %empty_547 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="5622" st_id="515" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit685:4  %co_147 = add i5 %co146, 1

]]></Node>
<StgValue><ssdm name="co_147"/></StgValue>
</operation>

<operation id="5623" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit685:5  br i1 %exitcond93, label %.preheader448.preheader, label %.preheader450.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5624" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5600" bw="2" op_0_bw="5">
<![CDATA[
.preheader450.preheader:0  %tmp_1219 = trunc i5 %co146 to i2

]]></Node>
<StgValue><ssdm name="tmp_1219"/></StgValue>
</operation>

<operation id="5625" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5601" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader450.preheader:1  %p_shl192 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1219, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl192"/></StgValue>
</operation>

<operation id="5626" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5602" bw="8" op_0_bw="7">
<![CDATA[
.preheader450.preheader:2  %p_shl192_cast = zext i7 %p_shl192 to i8

]]></Node>
<StgValue><ssdm name="p_shl192_cast"/></StgValue>
</operation>

<operation id="5627" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5603" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader450.preheader:3  %tmp_1220 = shl i5 %co146, 3

]]></Node>
<StgValue><ssdm name="tmp_1220"/></StgValue>
</operation>

<operation id="5628" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5604" bw="8" op_0_bw="5">
<![CDATA[
.preheader450.preheader:4  %p_shl193_cast = zext i5 %tmp_1220 to i8

]]></Node>
<StgValue><ssdm name="p_shl193_cast"/></StgValue>
</operation>

<operation id="5629" st_id="515" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader450.preheader:5  %tmp_672 = sub i8 %p_shl192_cast, %p_shl193_cast

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="5630" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5606" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader450.preheader:6  %p_lshr_f19_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co146, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f19_cast"/></StgValue>
</operation>

<operation id="5631" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5607" bw="8" op_0_bw="3">
<![CDATA[
.preheader450.preheader:7  %tmp_870_cast = zext i3 %p_lshr_f19_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_870_cast"/></StgValue>
</operation>

<operation id="5632" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5608" bw="0" op_0_bw="0">
<![CDATA[
.preheader450.preheader:8  br label %.preheader450

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5633" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp><literal name="exitcond93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5666" bw="0" op_0_bw="0">
<![CDATA[
.preheader448.preheader:0  br label %.preheader448

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="5634" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5610" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader450:0  %ci64 = phi i5 [ 0, %.preheader450.preheader ], [ %ci_65, %.preheader450.loopexit ]

]]></Node>
<StgValue><ssdm name="ci64"/></StgValue>
</operation>

<operation id="5635" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5611" bw="8" op_0_bw="5">
<![CDATA[
.preheader450:1  %ci64_cast = zext i5 %ci64 to i8

]]></Node>
<StgValue><ssdm name="ci64_cast"/></StgValue>
</operation>

<operation id="5636" st_id="516" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5612" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader450:2  %exitcond92 = icmp eq i5 %ci64, -8

]]></Node>
<StgValue><ssdm name="exitcond92"/></StgValue>
</operation>

<operation id="5637" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5613" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader450:3  %empty_548 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="5638" st_id="516" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader450:4  %ci_65 = add i5 %ci64, 1

]]></Node>
<StgValue><ssdm name="ci_65"/></StgValue>
</operation>

<operation id="5639" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader450:5  br i1 %exitcond92, label %.loopexit685.loopexit, label %.preheader449.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5640" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1605">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5617" bw="19" op_0_bw="5">
<![CDATA[
.preheader449.preheader:0  %tmp_674_cast = zext i5 %ci64 to i19

]]></Node>
<StgValue><ssdm name="tmp_674_cast"/></StgValue>
</operation>

<operation id="5641" st_id="516" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1605">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5618" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader449.preheader:1  %tmp_675 = add i8 %tmp_672, %ci64_cast

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="5642" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1605">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5619" bw="15" op_0_bw="8">
<![CDATA[
.preheader449.preheader:2  %tmp_677_cast1 = sext i8 %tmp_675 to i15

]]></Node>
<StgValue><ssdm name="tmp_677_cast1"/></StgValue>
</operation>

<operation id="5643" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1605">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5620" bw="0" op_0_bw="0">
<![CDATA[
.preheader449.preheader:3  br label %.preheader449

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5644" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1607">
<or_exp><and_exp><literal name="exitcond92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5664" bw="0" op_0_bw="0">
<![CDATA[
.loopexit685.loopexit:0  br label %.loopexit685

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="5645" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader449:0  %i142 = phi i5 [ %i_143, %165 ], [ 0, %.preheader449.preheader ]

]]></Node>
<StgValue><ssdm name="i142"/></StgValue>
</operation>

<operation id="5646" st_id="517" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5623" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader449:1  %exitcond91 = icmp eq i5 %i142, -16

]]></Node>
<StgValue><ssdm name="exitcond91"/></StgValue>
</operation>

<operation id="5647" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5624" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader449:2  %empty_549 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="5648" st_id="517" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader449:3  %i_143 = add i5 %i142, 1

]]></Node>
<StgValue><ssdm name="i_143"/></StgValue>
</operation>

<operation id="5649" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader449:4  br i1 %exitcond91, label %.preheader450.loopexit, label %165

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5650" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5628" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1225 = trunc i5 %i142 to i4

]]></Node>
<StgValue><ssdm name="tmp_1225"/></StgValue>
</operation>

<operation id="5651" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5629" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl195 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1225, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl195"/></StgValue>
</operation>

<operation id="5652" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5630" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl196_cast = zext i9 %p_shl195 to i10

]]></Node>
<StgValue><ssdm name="p_shl196_cast"/></StgValue>
</operation>

<operation id="5653" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5631" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl196 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1225, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl196"/></StgValue>
</operation>

<operation id="5654" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5632" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl197_cast1 = zext i7 %p_shl196 to i8

]]></Node>
<StgValue><ssdm name="p_shl197_cast1"/></StgValue>
</operation>

<operation id="5655" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5633" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl197_cast = zext i7 %p_shl196 to i10

]]></Node>
<StgValue><ssdm name="p_shl197_cast"/></StgValue>
</operation>

<operation id="5656" st_id="517" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5634" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_685 = sub i10 %p_shl196_cast, %p_shl197_cast

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="5657" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5635" bw="12" op_0_bw="10">
<![CDATA[
:7  %tmp_884_cast = sext i10 %tmp_685 to i12

]]></Node>
<StgValue><ssdm name="tmp_884_cast"/></StgValue>
</operation>

<operation id="5658" st_id="517" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5636" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp59 = add i12 2040, %tmp_884_cast

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="5659" st_id="517" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_686 = add i12 %tmp59, %co146_cast

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="5660" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5648" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %tmp_1230 = shl i5 %i142, 1

]]></Node>
<StgValue><ssdm name="tmp_1230"/></StgValue>
</operation>

<operation id="5661" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5649" bw="8" op_0_bw="5">
<![CDATA[
:21  %p_shl198_cast = zext i5 %tmp_1230 to i8

]]></Node>
<StgValue><ssdm name="p_shl198_cast"/></StgValue>
</operation>

<operation id="5662" st_id="517" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5650" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_688 = sub i8 %p_shl197_cast1, %p_shl198_cast

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="5663" st_id="517" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_691 = add i8 %tmp_688, %tmp_870_cast

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="5664" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5652" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:24  %tmp_1231 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_691, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1231"/></StgValue>
</operation>

<operation id="5665" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5653" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:25  %tmp_1232 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_691, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1232"/></StgValue>
</operation>

<operation id="5666" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5654" bw="15" op_0_bw="13">
<![CDATA[
:26  %p_shl444_cast = sext i13 %tmp_1232 to i15

]]></Node>
<StgValue><ssdm name="p_shl444_cast"/></StgValue>
</operation>

<operation id="5667" st_id="517" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5655" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1233 = sub i15 %tmp_1231, %p_shl444_cast

]]></Node>
<StgValue><ssdm name="tmp_1233"/></StgValue>
</operation>

<operation id="5668" st_id="517" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1610">
<or_exp><and_exp><literal name="exitcond91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5656" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_1234 = add i15 %tmp_677_cast1, %tmp_1233

]]></Node>
<StgValue><ssdm name="tmp_1234"/></StgValue>
</operation>

<operation id="5669" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1612">
<or_exp><and_exp><literal name="exitcond91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5662" bw="0" op_0_bw="0">
<![CDATA[
.preheader450.loopexit:0  br label %.preheader450

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="5670" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5638" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:10  %tmp_1226 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_686, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1226"/></StgValue>
</operation>

<operation id="5671" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="18" op_0_bw="17">
<![CDATA[
:11  %p_shl445_cast = zext i17 %tmp_1226 to i18

]]></Node>
<StgValue><ssdm name="p_shl445_cast"/></StgValue>
</operation>

<operation id="5672" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:12  %tmp_1227 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_686, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1227"/></StgValue>
</operation>

<operation id="5673" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5641" bw="18" op_0_bw="15">
<![CDATA[
:13  %p_shl446_cast = zext i15 %tmp_1227 to i18

]]></Node>
<StgValue><ssdm name="p_shl446_cast"/></StgValue>
</operation>

<operation id="5674" st_id="518" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5642" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_1228 = sub i18 %p_shl445_cast, %p_shl446_cast

]]></Node>
<StgValue><ssdm name="tmp_1228"/></StgValue>
</operation>

<operation id="5675" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="19" op_0_bw="18">
<![CDATA[
:15  %tmp_1735_cast = sext i18 %tmp_1228 to i19

]]></Node>
<StgValue><ssdm name="tmp_1735_cast"/></StgValue>
</operation>

<operation id="5676" st_id="518" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5644" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:16  %tmp_1229 = add i19 %tmp_674_cast, %tmp_1735_cast

]]></Node>
<StgValue><ssdm name="tmp_1229"/></StgValue>
</operation>

<operation id="5677" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5645" bw="64" op_0_bw="19">
<![CDATA[
:17  %tmp_1736_cast = sext i19 %tmp_1229 to i64

]]></Node>
<StgValue><ssdm name="tmp_1736_cast"/></StgValue>
</operation>

<operation id="5678" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5646" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %shuffle_conv_1x1_add_28 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1736_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_28"/></StgValue>
</operation>

<operation id="5679" st_id="518" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_28 = load float* %shuffle_conv_1x1_add_28, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_28"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="5680" st_id="519" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_28 = load float* %shuffle_conv_1x1_add_28, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_28"/></StgValue>
</operation>

<operation id="5681" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_1743_cast = sext i15 %tmp_1234 to i64

]]></Node>
<StgValue><ssdm name="tmp_1743_cast"/></StgValue>
</operation>

<operation id="5682" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weights_96_96_1x1_ad = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1743_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad"/></StgValue>
</operation>

<operation id="5683" st_id="519" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5659" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:31  store float %shuffle_conv_1x1_loa_28, float* %weights_96_96_1x1_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5684" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5660" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %.preheader449

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="5685" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5668" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader448:0  %i140 = phi i5 [ %i_141, %.preheader448.loopexit ], [ 0, %.preheader448.preheader ]

]]></Node>
<StgValue><ssdm name="i140"/></StgValue>
</operation>

<operation id="5686" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="8" op_0_bw="5">
<![CDATA[
.preheader448:1  %i141_cast = zext i5 %i140 to i8

]]></Node>
<StgValue><ssdm name="i141_cast"/></StgValue>
</operation>

<operation id="5687" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5670" bw="10" op_0_bw="5">
<![CDATA[
.preheader448:2  %i141_cast263_cast = zext i5 %i140 to i10

]]></Node>
<StgValue><ssdm name="i141_cast263_cast"/></StgValue>
</operation>

<operation id="5688" st_id="520" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5671" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader448:3  %exitcond90 = icmp eq i5 %i140, -8

]]></Node>
<StgValue><ssdm name="exitcond90"/></StgValue>
</operation>

<operation id="5689" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5672" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader448:4  %empty_550 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="5690" st_id="520" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5673" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader448:5  %i_141 = add i5 %i140, 1

]]></Node>
<StgValue><ssdm name="i_141"/></StgValue>
</operation>

<operation id="5691" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader448:6  br i1 %exitcond90, label %167, label %.preheader447.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5692" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1617">
<or_exp><and_exp><literal name="exitcond90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5676" bw="0" op_0_bw="0">
<![CDATA[
.preheader447.preheader:0  br label %.preheader447

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5693" st_id="520" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1619">
<or_exp><and_exp><literal name="exitcond90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8p([9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="5694" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5678" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader447:0  %k49 = phi i3 [ %k_50, %166 ], [ 0, %.preheader447.preheader ]

]]></Node>
<StgValue><ssdm name="k49"/></StgValue>
</operation>

<operation id="5695" st_id="521" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader447:1  %exitcond89 = icmp eq i3 %k49, -4

]]></Node>
<StgValue><ssdm name="exitcond89"/></StgValue>
</operation>

<operation id="5696" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader447:2  %empty_551 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="5697" st_id="521" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader447:3  %k_50 = add i3 %k49, 1

]]></Node>
<StgValue><ssdm name="k_50"/></StgValue>
</operation>

<operation id="5698" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader447:4  br i1 %exitcond89, label %.preheader448.loopexit, label %166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5699" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1622">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5684" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1224 = trunc i3 %k49 to i2

]]></Node>
<StgValue><ssdm name="tmp_1224"/></StgValue>
</operation>

<operation id="5700" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1622">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5685" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl193 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1224, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl193"/></StgValue>
</operation>

<operation id="5701" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1622">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5686" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl194_cast = zext i7 %p_shl193 to i8

]]></Node>
<StgValue><ssdm name="p_shl194_cast"/></StgValue>
</operation>

<operation id="5702" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1622">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5687" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl194 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1224, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl194"/></StgValue>
</operation>

<operation id="5703" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1622">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5688" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl195_cast = zext i5 %p_shl194 to i8

]]></Node>
<StgValue><ssdm name="p_shl195_cast"/></StgValue>
</operation>

<operation id="5704" st_id="521" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1622">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_679 = sub i8 %p_shl194_cast, %p_shl195_cast

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="5705" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1622">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5690" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_873_cast_cast = sext i8 %tmp_679 to i10

]]></Node>
<StgValue><ssdm name="tmp_873_cast_cast"/></StgValue>
</operation>

<operation id="5706" st_id="521" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1622">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5691" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp60 = add i10 -296, %tmp_873_cast_cast

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="5707" st_id="521" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1622">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5692" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_680 = add i10 %i141_cast263_cast, %tmp60

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="5708" st_id="521" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1622">
<or_exp><and_exp><literal name="exitcond89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5697" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_682 = add i8 %tmp_679, %i141_cast

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="5709" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1624">
<or_exp><and_exp><literal name="exitcond89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5704" bw="0" op_0_bw="0">
<![CDATA[
.preheader448.loopexit:0  br label %.preheader448

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="5710" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5693" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_875_cast = sext i10 %tmp_680 to i11

]]></Node>
<StgValue><ssdm name="tmp_875_cast"/></StgValue>
</operation>

<operation id="5711" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5694" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_681 = zext i11 %tmp_875_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="5712" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5695" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_46 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_681

]]></Node>
<StgValue><ssdm name="bias_addr_46"/></StgValue>
</operation>

<operation id="5713" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_46 = load float* %bias_addr_46, align 4

]]></Node>
<StgValue><ssdm name="bias_load_46"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="5714" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_46 = load float* %bias_addr_46, align 4

]]></Node>
<StgValue><ssdm name="bias_load_46"/></StgValue>
</operation>

<operation id="5715" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="32" op_0_bw="8">
<![CDATA[
:14  %tmp_877_cast = sext i8 %tmp_682 to i32

]]></Node>
<StgValue><ssdm name="tmp_877_cast"/></StgValue>
</operation>

<operation id="5716" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_683 = zext i32 %tmp_877_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="5717" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5700" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_96_addr = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_683

]]></Node>
<StgValue><ssdm name="bias_96_addr"/></StgValue>
</operation>

<operation id="5718" st_id="523" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5701" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:17  store float %bias_load_46, float* %bias_96_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5719" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5702" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader447

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="5720" st_id="524" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_8p([9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5721" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5707" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit684

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="5722" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5709" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit684:0  %co148 = phi i5 [ 0, %167 ], [ %co_149, %.loopexit684.loopexit ]

]]></Node>
<StgValue><ssdm name="co148"/></StgValue>
</operation>

<operation id="5723" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5710" bw="8" op_0_bw="5">
<![CDATA[
.loopexit684:1  %co149_cast = zext i5 %co148 to i8

]]></Node>
<StgValue><ssdm name="co149_cast"/></StgValue>
</operation>

<operation id="5724" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5711" bw="10" op_0_bw="5">
<![CDATA[
.loopexit684:2  %co149_cast1 = zext i5 %co148 to i10

]]></Node>
<StgValue><ssdm name="co149_cast1"/></StgValue>
</operation>

<operation id="5725" st_id="525" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5712" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit684:3  %exitcond88 = icmp eq i5 %co148, -8

]]></Node>
<StgValue><ssdm name="exitcond88"/></StgValue>
</operation>

<operation id="5726" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5713" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit684:4  %empty_552 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="5727" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5714" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit684:5  %co_149 = add i5 %co148, 1

]]></Node>
<StgValue><ssdm name="co_149"/></StgValue>
</operation>

<operation id="5728" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit684:6  br i1 %exitcond88, label %.preheader443.preheader, label %.preheader446.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5729" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1630">
<or_exp><and_exp><literal name="exitcond88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5717" bw="0" op_0_bw="0">
<![CDATA[
.preheader446.preheader:0  br label %.preheader446

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5730" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1632">
<or_exp><and_exp><literal name="exitcond88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5791" bw="0" op_0_bw="0">
<![CDATA[
.preheader443.preheader:0  br label %.preheader443

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="5731" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5719" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader446:0  %w95 = phi i2 [ %w_96, %.preheader446.loopexit ], [ 0, %.preheader446.preheader ]

]]></Node>
<StgValue><ssdm name="w95"/></StgValue>
</operation>

<operation id="5732" st_id="526" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5720" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader446:1  %exitcond87 = icmp eq i2 %w95, -1

]]></Node>
<StgValue><ssdm name="exitcond87"/></StgValue>
</operation>

<operation id="5733" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5721" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader446:2  %empty_553 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="5734" st_id="526" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5722" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader446:3  %w_96 = add i2 %w95, 1

]]></Node>
<StgValue><ssdm name="w_96"/></StgValue>
</operation>

<operation id="5735" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader446:4  br i1 %exitcond87, label %.loopexit684.loopexit, label %.preheader445.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5736" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1635">
<or_exp><and_exp><literal name="exitcond87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5725" bw="36" op_0_bw="2">
<![CDATA[
.preheader445.preheader:0  %tmp_692_cast1 = zext i2 %w95 to i36

]]></Node>
<StgValue><ssdm name="tmp_692_cast1"/></StgValue>
</operation>

<operation id="5737" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1635">
<or_exp><and_exp><literal name="exitcond87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5726" bw="13" op_0_bw="2">
<![CDATA[
.preheader445.preheader:1  %tmp_692_cast = zext i2 %w95 to i13

]]></Node>
<StgValue><ssdm name="tmp_692_cast"/></StgValue>
</operation>

<operation id="5738" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1635">
<or_exp><and_exp><literal name="exitcond87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5727" bw="0" op_0_bw="0">
<![CDATA[
.preheader445.preheader:2  br label %.preheader445

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5739" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1637">
<or_exp><and_exp><literal name="exitcond87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5789" bw="0" op_0_bw="0">
<![CDATA[
.loopexit684.loopexit:0  br label %.loopexit684

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="5740" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5729" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader445:0  %h95 = phi i2 [ 0, %.preheader445.preheader ], [ %h_96, %.preheader445.loopexit ]

]]></Node>
<StgValue><ssdm name="h95"/></StgValue>
</operation>

<operation id="5741" st_id="527" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5730" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader445:1  %exitcond86 = icmp eq i2 %h95, -1

]]></Node>
<StgValue><ssdm name="exitcond86"/></StgValue>
</operation>

<operation id="5742" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5731" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader445:2  %empty_554 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="5743" st_id="527" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5732" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader445:3  %h_96 = add i2 %h95, 1

]]></Node>
<StgValue><ssdm name="h_96"/></StgValue>
</operation>

<operation id="5744" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader445:4  br i1 %exitcond86, label %.preheader446.loopexit, label %.preheader444.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5745" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1640">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5735" bw="11" op_0_bw="2">
<![CDATA[
.preheader444.preheader:0  %tmp_699_cast1 = zext i2 %h95 to i11

]]></Node>
<StgValue><ssdm name="tmp_699_cast1"/></StgValue>
</operation>

<operation id="5746" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1640">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5736" bw="15" op_0_bw="2">
<![CDATA[
.preheader444.preheader:1  %tmp_699_cast = zext i2 %h95 to i15

]]></Node>
<StgValue><ssdm name="tmp_699_cast"/></StgValue>
</operation>

<operation id="5747" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1640">
<or_exp><and_exp><literal name="exitcond86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5737" bw="0" op_0_bw="0">
<![CDATA[
.preheader444.preheader:2  br label %.preheader444

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5748" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1642">
<or_exp><and_exp><literal name="exitcond86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5787" bw="0" op_0_bw="0">
<![CDATA[
.preheader446.loopexit:0  br label %.preheader446

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="5749" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5739" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader444:0  %i148 = phi i3 [ %i_149, %168 ], [ 0, %.preheader444.preheader ]

]]></Node>
<StgValue><ssdm name="i148"/></StgValue>
</operation>

<operation id="5750" st_id="528" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5740" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader444:1  %exitcond85 = icmp eq i3 %i148, -4

]]></Node>
<StgValue><ssdm name="exitcond85"/></StgValue>
</operation>

<operation id="5751" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader444:2  %empty_555 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="5752" st_id="528" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5742" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader444:3  %i_149 = add i3 %i148, 1

]]></Node>
<StgValue><ssdm name="i_149"/></StgValue>
</operation>

<operation id="5753" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader444:4  br i1 %exitcond85, label %.preheader445.loopexit, label %168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5754" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1645">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5745" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1238 = trunc i3 %i148 to i2

]]></Node>
<StgValue><ssdm name="tmp_1238"/></StgValue>
</operation>

<operation id="5755" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1645">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5746" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl200 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1238, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl200"/></StgValue>
</operation>

<operation id="5756" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1645">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5747" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl205_cast = zext i7 %p_shl200 to i8

]]></Node>
<StgValue><ssdm name="p_shl205_cast"/></StgValue>
</operation>

<operation id="5757" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1645">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5748" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl201 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1238, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl201"/></StgValue>
</operation>

<operation id="5758" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1645">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5749" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl206_cast = zext i5 %p_shl201 to i8

]]></Node>
<StgValue><ssdm name="p_shl206_cast"/></StgValue>
</operation>

<operation id="5759" st_id="528" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1645">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5750" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_703 = sub i8 %p_shl205_cast, %p_shl206_cast

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="5760" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1645">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5751" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_910_cast = sext i8 %tmp_703 to i10

]]></Node>
<StgValue><ssdm name="tmp_910_cast"/></StgValue>
</operation>

<operation id="5761" st_id="528" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1645">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5752" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp61 = add i10 -424, %tmp_910_cast

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="5762" st_id="528" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1645">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5753" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_704 = add i10 %co149_cast1, %tmp61

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="5763" st_id="528" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1645">
<or_exp><and_exp><literal name="exitcond85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5766" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_707 = add i8 %tmp_703, %co149_cast

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="5764" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1647">
<or_exp><and_exp><literal name="exitcond85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5785" bw="0" op_0_bw="0">
<![CDATA[
.preheader445.loopexit:0  br label %.preheader445

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="5765" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5754" bw="13" op_0_bw="10">
<![CDATA[
:9  %tmp_705_cast = zext i10 %tmp_704 to i13

]]></Node>
<StgValue><ssdm name="tmp_705_cast"/></StgValue>
</operation>

<operation id="5766" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5755" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:10  %tmp_1239 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_704, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1239"/></StgValue>
</operation>

<operation id="5767" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5756" bw="13" op_0_bw="12">
<![CDATA[
:11  %p_shl450_cast = zext i12 %tmp_1239 to i13

]]></Node>
<StgValue><ssdm name="p_shl450_cast"/></StgValue>
</operation>

<operation id="5768" st_id="529" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5757" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_1240 = sub i13 %p_shl450_cast, %tmp_705_cast

]]></Node>
<StgValue><ssdm name="tmp_1240"/></StgValue>
</operation>

<operation id="5769" st_id="529" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5758" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13  %tmp_1241 = add i13 %tmp_1240, %tmp_692_cast

]]></Node>
<StgValue><ssdm name="tmp_1241"/></StgValue>
</operation>

<operation id="5770" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="15" op_0_bw="13">
<![CDATA[
:14  %tmp_1752_cast = sext i13 %tmp_1241 to i15

]]></Node>
<StgValue><ssdm name="tmp_1752_cast"/></StgValue>
</operation>

<operation id="5771" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:15  %p_shl449_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1241, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl449_cast"/></StgValue>
</operation>

<operation id="5772" st_id="529" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5761" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_1242 = sub i15 %p_shl449_cast, %tmp_1752_cast

]]></Node>
<StgValue><ssdm name="tmp_1242"/></StgValue>
</operation>

<operation id="5773" st_id="529" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1243 = add i15 %tmp_1242, %tmp_699_cast

]]></Node>
<StgValue><ssdm name="tmp_1243"/></StgValue>
</operation>

<operation id="5774" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5767" bw="32" op_0_bw="8">
<![CDATA[
:22  %tmp_914_cast = sext i8 %tmp_707 to i32

]]></Node>
<StgValue><ssdm name="tmp_914_cast"/></StgValue>
</operation>

<operation id="5775" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5768" bw="35" op_0_bw="32">
<![CDATA[
:23  %tmp_708_cast = zext i32 %tmp_914_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_708_cast"/></StgValue>
</operation>

<operation id="5776" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5769" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:24  %tmp_1244 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_707, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1244"/></StgValue>
</operation>

<operation id="5777" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5770" bw="34" op_0_bw="10">
<![CDATA[
:25  %tmp_1245 = sext i10 %tmp_1244 to i34

]]></Node>
<StgValue><ssdm name="tmp_1245"/></StgValue>
</operation>

<operation id="5778" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5771" bw="35" op_0_bw="34">
<![CDATA[
:26  %p_shl448_cast = zext i34 %tmp_1245 to i35

]]></Node>
<StgValue><ssdm name="p_shl448_cast"/></StgValue>
</operation>

<operation id="5779" st_id="529" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5772" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:27  %tmp_1246 = sub i35 %p_shl448_cast, %tmp_708_cast

]]></Node>
<StgValue><ssdm name="tmp_1246"/></StgValue>
</operation>

<operation id="5780" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5773" bw="36" op_0_bw="35">
<![CDATA[
:28  %tmp_1758_cast = sext i35 %tmp_1246 to i36

]]></Node>
<StgValue><ssdm name="tmp_1758_cast"/></StgValue>
</operation>

<operation id="5781" st_id="529" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:29  %tmp_1247 = add i36 %tmp_1758_cast, %tmp_692_cast1

]]></Node>
<StgValue><ssdm name="tmp_1247"/></StgValue>
</operation>

<operation id="5782" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="11" op_0_bw="36">
<![CDATA[
:30  %tmp_1248 = trunc i36 %tmp_1247 to i11

]]></Node>
<StgValue><ssdm name="tmp_1248"/></StgValue>
</operation>

<operation id="5783" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="9" op_0_bw="36">
<![CDATA[
:31  %tmp_1249 = trunc i36 %tmp_1247 to i9

]]></Node>
<StgValue><ssdm name="tmp_1249"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="5784" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_1755_cast = zext i15 %tmp_1243 to i64

]]></Node>
<StgValue><ssdm name="tmp_1755_cast"/></StgValue>
</operation>

<operation id="5785" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_3x3_add_15 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1755_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_15"/></StgValue>
</operation>

<operation id="5786" st_id="530" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_15 = load float* %shuffle_conv_3x3_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_15"/></StgValue>
</operation>

<operation id="5787" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:32  %p_shl447_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1249, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl447_cast"/></StgValue>
</operation>

<operation id="5788" st_id="530" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_1250 = sub i11 %p_shl447_cast, %tmp_1248

]]></Node>
<StgValue><ssdm name="tmp_1250"/></StgValue>
</operation>

<operation id="5789" st_id="530" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5779" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %tmp_1251 = add i11 %tmp_1250, %tmp_699_cast1

]]></Node>
<StgValue><ssdm name="tmp_1251"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="5790" st_id="531" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_15 = load float* %shuffle_conv_3x3_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_15"/></StgValue>
</operation>

<operation id="5791" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5780" bw="64" op_0_bw="11">
<![CDATA[
:35  %tmp_1762_cast = zext i11 %tmp_1251 to i64

]]></Node>
<StgValue><ssdm name="tmp_1762_cast"/></StgValue>
</operation>

<operation id="5792" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5781" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_96_1_3x3_add = getelementptr [864 x float]* @weights_96_1_3x3, i64 0, i64 %tmp_1762_cast

]]></Node>
<StgValue><ssdm name="weights_96_1_3x3_add"/></StgValue>
</operation>

<operation id="5793" st_id="531" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:37  store float %shuffle_conv_3x3_loa_15, float* %weights_96_1_3x3_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5794" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader444

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="5795" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5793" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader443:0  %i144 = phi i5 [ %i_145, %.preheader443.loopexit ], [ 0, %.preheader443.preheader ]

]]></Node>
<StgValue><ssdm name="i144"/></StgValue>
</operation>

<operation id="5796" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5794" bw="8" op_0_bw="5">
<![CDATA[
.preheader443:1  %i145_cast = zext i5 %i144 to i8

]]></Node>
<StgValue><ssdm name="i145_cast"/></StgValue>
</operation>

<operation id="5797" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5795" bw="9" op_0_bw="5">
<![CDATA[
.preheader443:2  %i145_cast253_cast = zext i5 %i144 to i9

]]></Node>
<StgValue><ssdm name="i145_cast253_cast"/></StgValue>
</operation>

<operation id="5798" st_id="532" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5796" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader443:3  %exitcond84 = icmp eq i5 %i144, -8

]]></Node>
<StgValue><ssdm name="exitcond84"/></StgValue>
</operation>

<operation id="5799" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5797" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader443:4  %empty_556 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="5800" st_id="532" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader443:5  %i_145 = add i5 %i144, 1

]]></Node>
<StgValue><ssdm name="i_145"/></StgValue>
</operation>

<operation id="5801" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader443:6  br i1 %exitcond84, label %170, label %.preheader442.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5802" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1653">
<or_exp><and_exp><literal name="exitcond84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5801" bw="0" op_0_bw="0">
<![CDATA[
.preheader442.preheader:0  br label %.preheader442

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5803" st_id="532" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1655">
<or_exp><and_exp><literal name="exitcond84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5831" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_stride([6144 x float]* @ShuffleConvs_2_Downs, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [1536 x float]* @buffer0_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="5804" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5803" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader442:0  %k51 = phi i3 [ %k_52, %169 ], [ 0, %.preheader442.preheader ]

]]></Node>
<StgValue><ssdm name="k51"/></StgValue>
</operation>

<operation id="5805" st_id="533" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5804" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader442:1  %exitcond83 = icmp eq i3 %k51, -4

]]></Node>
<StgValue><ssdm name="exitcond83"/></StgValue>
</operation>

<operation id="5806" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader442:2  %empty_557 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="5807" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader442:3  %k_52 = add i3 %k51, 1

]]></Node>
<StgValue><ssdm name="k_52"/></StgValue>
</operation>

<operation id="5808" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader442:4  br i1 %exitcond83, label %.preheader443.loopexit, label %169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5809" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5809" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1237 = trunc i3 %k51 to i2

]]></Node>
<StgValue><ssdm name="tmp_1237"/></StgValue>
</operation>

<operation id="5810" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5810" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl198 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1237, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl198"/></StgValue>
</operation>

<operation id="5811" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5811" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl199_cast = zext i7 %p_shl198 to i8

]]></Node>
<StgValue><ssdm name="p_shl199_cast"/></StgValue>
</operation>

<operation id="5812" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5812" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl199 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1237, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl199"/></StgValue>
</operation>

<operation id="5813" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5813" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl200_cast = zext i5 %p_shl199 to i8

]]></Node>
<StgValue><ssdm name="p_shl200_cast"/></StgValue>
</operation>

<operation id="5814" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5814" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_694 = sub i8 %p_shl199_cast, %p_shl200_cast

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="5815" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5815" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_891_cast_cast = sext i8 %tmp_694 to i9

]]></Node>
<StgValue><ssdm name="tmp_891_cast_cast"/></StgValue>
</operation>

<operation id="5816" st_id="533" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5816" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp62 = add i9 -200, %tmp_891_cast_cast

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="5817" st_id="533" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5817" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_695 = add i9 %i145_cast253_cast, %tmp62

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="5818" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1658">
<or_exp><and_exp><literal name="exitcond83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_697 = add i8 %tmp_694, %i145_cast

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="5819" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1660">
<or_exp><and_exp><literal name="exitcond83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5829" bw="0" op_0_bw="0">
<![CDATA[
.preheader443.loopexit:0  br label %.preheader443

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="5820" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5818" bw="11" op_0_bw="9">
<![CDATA[
:9  %tmp_893_cast = sext i9 %tmp_695 to i11

]]></Node>
<StgValue><ssdm name="tmp_893_cast"/></StgValue>
</operation>

<operation id="5821" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5819" bw="64" op_0_bw="11">
<![CDATA[
:10  %tmp_696 = zext i11 %tmp_893_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="5822" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5820" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bias_addr_47 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_696

]]></Node>
<StgValue><ssdm name="bias_addr_47"/></StgValue>
</operation>

<operation id="5823" st_id="534" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5821" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_47 = load float* %bias_addr_47, align 4

]]></Node>
<StgValue><ssdm name="bias_load_47"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="5824" st_id="535" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5821" bw="32" op_0_bw="12">
<![CDATA[
:12  %bias_load_47 = load float* %bias_addr_47, align 4

]]></Node>
<StgValue><ssdm name="bias_load_47"/></StgValue>
</operation>

<operation id="5825" st_id="535" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5823" bw="32" op_0_bw="8">
<![CDATA[
:14  %tmp_895_cast = sext i8 %tmp_697 to i32

]]></Node>
<StgValue><ssdm name="tmp_895_cast"/></StgValue>
</operation>

<operation id="5826" st_id="535" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5824" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_698 = zext i32 %tmp_895_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="5827" st_id="535" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5825" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bias_96_addr_1 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_698

]]></Node>
<StgValue><ssdm name="bias_96_addr_1"/></StgValue>
</operation>

<operation id="5828" st_id="535" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:17  store float %bias_load_47, float* %bias_96_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5829" st_id="535" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader442

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="5830" st_id="536" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_stride([6144 x float]* @ShuffleConvs_2_Downs, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [1536 x float]* @buffer0_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5831" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit683

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="5832" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit683:0  %co150 = phi i5 [ 0, %170 ], [ %co_151, %.loopexit683.loopexit ]

]]></Node>
<StgValue><ssdm name="co150"/></StgValue>
</operation>

<operation id="5833" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5835" bw="12" op_0_bw="5">
<![CDATA[
.loopexit683:1  %co151_cast = zext i5 %co150 to i12

]]></Node>
<StgValue><ssdm name="co151_cast"/></StgValue>
</operation>

<operation id="5834" st_id="537" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5836" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit683:2  %exitcond82 = icmp eq i5 %co150, -8

]]></Node>
<StgValue><ssdm name="exitcond82"/></StgValue>
</operation>

<operation id="5835" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5837" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit683:3  %empty_558 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="5836" st_id="537" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5838" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit683:4  %co_151 = add i5 %co150, 1

]]></Node>
<StgValue><ssdm name="co_151"/></StgValue>
</operation>

<operation id="5837" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit683:5  br i1 %exitcond82, label %.preheader439.preheader, label %.preheader441.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5838" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5841" bw="2" op_0_bw="5">
<![CDATA[
.preheader441.preheader:0  %tmp_1235 = trunc i5 %co150 to i2

]]></Node>
<StgValue><ssdm name="tmp_1235"/></StgValue>
</operation>

<operation id="5839" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5842" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader441.preheader:1  %p_shl197 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1235, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl197"/></StgValue>
</operation>

<operation id="5840" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5843" bw="8" op_0_bw="7">
<![CDATA[
.preheader441.preheader:2  %p_shl201_cast = zext i7 %p_shl197 to i8

]]></Node>
<StgValue><ssdm name="p_shl201_cast"/></StgValue>
</operation>

<operation id="5841" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5844" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader441.preheader:3  %tmp_1236 = shl i5 %co150, 3

]]></Node>
<StgValue><ssdm name="tmp_1236"/></StgValue>
</operation>

<operation id="5842" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5845" bw="8" op_0_bw="5">
<![CDATA[
.preheader441.preheader:4  %p_shl202_cast = zext i5 %tmp_1236 to i8

]]></Node>
<StgValue><ssdm name="p_shl202_cast"/></StgValue>
</operation>

<operation id="5843" st_id="537" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader441.preheader:5  %tmp_693 = sub i8 %p_shl201_cast, %p_shl202_cast

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="5844" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5847" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader441.preheader:6  %p_lshr_f20_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co150, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f20_cast"/></StgValue>
</operation>

<operation id="5845" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5848" bw="8" op_0_bw="3">
<![CDATA[
.preheader441.preheader:7  %tmp_899_cast = zext i3 %p_lshr_f20_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_899_cast"/></StgValue>
</operation>

<operation id="5846" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1666">
<or_exp><and_exp><literal name="exitcond82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5849" bw="0" op_0_bw="0">
<![CDATA[
.preheader441.preheader:8  br label %.preheader441

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5847" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1668">
<or_exp><and_exp><literal name="exitcond82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5907" bw="0" op_0_bw="0">
<![CDATA[
.preheader439.preheader:0  br label %.preheader439

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="5848" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5851" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader441:0  %ci66 = phi i5 [ 0, %.preheader441.preheader ], [ %ci_67, %.preheader441.loopexit ]

]]></Node>
<StgValue><ssdm name="ci66"/></StgValue>
</operation>

<operation id="5849" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5852" bw="8" op_0_bw="5">
<![CDATA[
.preheader441:1  %ci66_cast = zext i5 %ci66 to i8

]]></Node>
<StgValue><ssdm name="ci66_cast"/></StgValue>
</operation>

<operation id="5850" st_id="538" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5853" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader441:2  %exitcond81 = icmp eq i5 %ci66, -8

]]></Node>
<StgValue><ssdm name="exitcond81"/></StgValue>
</operation>

<operation id="5851" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader441:3  %empty_559 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="5852" st_id="538" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader441:4  %ci_67 = add i5 %ci66, 1

]]></Node>
<StgValue><ssdm name="ci_67"/></StgValue>
</operation>

<operation id="5853" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader441:5  br i1 %exitcond81, label %.loopexit683.loopexit, label %.preheader440.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5854" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1671">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5858" bw="19" op_0_bw="5">
<![CDATA[
.preheader440.preheader:0  %tmp_700_cast = zext i5 %ci66 to i19

]]></Node>
<StgValue><ssdm name="tmp_700_cast"/></StgValue>
</operation>

<operation id="5855" st_id="538" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1671">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader440.preheader:1  %tmp_701 = add i8 %tmp_693, %ci66_cast

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="5856" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1671">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5860" bw="15" op_0_bw="8">
<![CDATA[
.preheader440.preheader:2  %tmp_702_cast1 = sext i8 %tmp_701 to i15

]]></Node>
<StgValue><ssdm name="tmp_702_cast1"/></StgValue>
</operation>

<operation id="5857" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1671">
<or_exp><and_exp><literal name="exitcond81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5861" bw="0" op_0_bw="0">
<![CDATA[
.preheader440.preheader:3  br label %.preheader440

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5858" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1673">
<or_exp><and_exp><literal name="exitcond81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5905" bw="0" op_0_bw="0">
<![CDATA[
.loopexit683.loopexit:0  br label %.loopexit683

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="5859" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5863" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader440:0  %i150 = phi i5 [ %i_151, %171 ], [ 0, %.preheader440.preheader ]

]]></Node>
<StgValue><ssdm name="i150"/></StgValue>
</operation>

<operation id="5860" st_id="539" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5864" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader440:1  %exitcond80 = icmp eq i5 %i150, -16

]]></Node>
<StgValue><ssdm name="exitcond80"/></StgValue>
</operation>

<operation id="5861" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5865" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader440:2  %empty_560 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="5862" st_id="539" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5866" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader440:3  %i_151 = add i5 %i150, 1

]]></Node>
<StgValue><ssdm name="i_151"/></StgValue>
</operation>

<operation id="5863" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader440:4  br i1 %exitcond80, label %.preheader441.loopexit, label %171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5864" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5869" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1253 = trunc i5 %i150 to i4

]]></Node>
<StgValue><ssdm name="tmp_1253"/></StgValue>
</operation>

<operation id="5865" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5870" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl204 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1253, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl204"/></StgValue>
</operation>

<operation id="5866" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5871" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl207_cast = zext i9 %p_shl204 to i10

]]></Node>
<StgValue><ssdm name="p_shl207_cast"/></StgValue>
</operation>

<operation id="5867" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5872" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl205 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1253, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl205"/></StgValue>
</operation>

<operation id="5868" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5873" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl208_cast1 = zext i7 %p_shl205 to i8

]]></Node>
<StgValue><ssdm name="p_shl208_cast1"/></StgValue>
</operation>

<operation id="5869" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5874" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl208_cast = zext i7 %p_shl205 to i10

]]></Node>
<StgValue><ssdm name="p_shl208_cast"/></StgValue>
</operation>

<operation id="5870" st_id="539" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5875" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_715 = sub i10 %p_shl207_cast, %p_shl208_cast

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="5871" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5876" bw="12" op_0_bw="10">
<![CDATA[
:7  %tmp_917_cast = sext i10 %tmp_715 to i12

]]></Node>
<StgValue><ssdm name="tmp_917_cast"/></StgValue>
</operation>

<operation id="5872" st_id="539" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5877" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp63 = add i12 -1672, %tmp_917_cast

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="5873" st_id="539" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5878" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_716 = add i12 %tmp63, %co151_cast

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="5874" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5889" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %tmp_1258 = shl i5 %i150, 1

]]></Node>
<StgValue><ssdm name="tmp_1258"/></StgValue>
</operation>

<operation id="5875" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5890" bw="8" op_0_bw="5">
<![CDATA[
:21  %p_shl209_cast = zext i5 %tmp_1258 to i8

]]></Node>
<StgValue><ssdm name="p_shl209_cast"/></StgValue>
</operation>

<operation id="5876" st_id="539" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5891" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_717 = sub i8 %p_shl208_cast1, %p_shl209_cast

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="5877" st_id="539" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5892" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_718 = add i8 %tmp_717, %tmp_899_cast

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="5878" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5893" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:24  %tmp_1259 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_718, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1259"/></StgValue>
</operation>

<operation id="5879" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5894" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:25  %tmp_1260 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_718, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1260"/></StgValue>
</operation>

<operation id="5880" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5895" bw="15" op_0_bw="13">
<![CDATA[
:26  %p_shl452_cast = sext i13 %tmp_1260 to i15

]]></Node>
<StgValue><ssdm name="p_shl452_cast"/></StgValue>
</operation>

<operation id="5881" st_id="539" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5896" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1261 = sub i15 %tmp_1259, %p_shl452_cast

]]></Node>
<StgValue><ssdm name="tmp_1261"/></StgValue>
</operation>

<operation id="5882" st_id="539" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1676">
<or_exp><and_exp><literal name="exitcond80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5897" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_1262 = add i15 %tmp_702_cast1, %tmp_1261

]]></Node>
<StgValue><ssdm name="tmp_1262"/></StgValue>
</operation>

<operation id="5883" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1678">
<or_exp><and_exp><literal name="exitcond80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5903" bw="0" op_0_bw="0">
<![CDATA[
.preheader441.loopexit:0  br label %.preheader441

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="5884" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5879" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:10  %tmp_1254 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_716, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1254"/></StgValue>
</operation>

<operation id="5885" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5880" bw="18" op_0_bw="17">
<![CDATA[
:11  %p_shl453_cast = zext i17 %tmp_1254 to i18

]]></Node>
<StgValue><ssdm name="p_shl453_cast"/></StgValue>
</operation>

<operation id="5886" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5881" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:12  %tmp_1255 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_716, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1255"/></StgValue>
</operation>

<operation id="5887" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5882" bw="18" op_0_bw="15">
<![CDATA[
:13  %p_shl454_cast = zext i15 %tmp_1255 to i18

]]></Node>
<StgValue><ssdm name="p_shl454_cast"/></StgValue>
</operation>

<operation id="5888" st_id="540" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5883" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_1256 = sub i18 %p_shl453_cast, %p_shl454_cast

]]></Node>
<StgValue><ssdm name="tmp_1256"/></StgValue>
</operation>

<operation id="5889" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5884" bw="19" op_0_bw="18">
<![CDATA[
:15  %tmp_1769_cast = sext i18 %tmp_1256 to i19

]]></Node>
<StgValue><ssdm name="tmp_1769_cast"/></StgValue>
</operation>

<operation id="5890" st_id="540" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:16  %tmp_1257 = add i19 %tmp_700_cast, %tmp_1769_cast

]]></Node>
<StgValue><ssdm name="tmp_1257"/></StgValue>
</operation>

<operation id="5891" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5886" bw="64" op_0_bw="19">
<![CDATA[
:17  %tmp_1770_cast = sext i19 %tmp_1257 to i64

]]></Node>
<StgValue><ssdm name="tmp_1770_cast"/></StgValue>
</operation>

<operation id="5892" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5887" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %shuffle_conv_1x1_add_29 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1770_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_29"/></StgValue>
</operation>

<operation id="5893" st_id="540" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5888" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_29 = load float* %shuffle_conv_1x1_add_29, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_29"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="5894" st_id="541" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5888" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_29 = load float* %shuffle_conv_1x1_add_29, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_29"/></StgValue>
</operation>

<operation id="5895" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5898" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_1777_cast = sext i15 %tmp_1262 to i64

]]></Node>
<StgValue><ssdm name="tmp_1777_cast"/></StgValue>
</operation>

<operation id="5896" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5899" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weights_96_96_1x1_ad_1 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1777_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_1"/></StgValue>
</operation>

<operation id="5897" st_id="541" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5900" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:31  store float %shuffle_conv_1x1_loa_29, float* %weights_96_96_1x1_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5898" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5901" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %.preheader440

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="5899" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5909" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader439:0  %i146 = phi i5 [ %i_147, %.preheader439.loopexit ], [ 0, %.preheader439.preheader ]

]]></Node>
<StgValue><ssdm name="i146"/></StgValue>
</operation>

<operation id="5900" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5910" bw="8" op_0_bw="5">
<![CDATA[
.preheader439:1  %i147_cast = zext i5 %i146 to i8

]]></Node>
<StgValue><ssdm name="i147_cast"/></StgValue>
</operation>

<operation id="5901" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5911" bw="12" op_0_bw="5">
<![CDATA[
.preheader439:2  %i147_cast1 = zext i5 %i146 to i12

]]></Node>
<StgValue><ssdm name="i147_cast1"/></StgValue>
</operation>

<operation id="5902" st_id="542" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5912" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader439:3  %exitcond79 = icmp eq i5 %i146, -8

]]></Node>
<StgValue><ssdm name="exitcond79"/></StgValue>
</operation>

<operation id="5903" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5913" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader439:4  %empty_561 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="5904" st_id="542" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5914" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader439:5  %i_147 = add i5 %i146, 1

]]></Node>
<StgValue><ssdm name="i_147"/></StgValue>
</operation>

<operation id="5905" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader439:6  br i1 %exitcond79, label %173, label %.preheader438.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5906" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1683">
<or_exp><and_exp><literal name="exitcond79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5917" bw="0" op_0_bw="0">
<![CDATA[
.preheader438.preheader:0  br label %.preheader438

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5907" st_id="542" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1685">
<or_exp><and_exp><literal name="exitcond79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="5908" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5919" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader438:0  %k53 = phi i3 [ %k_54, %172 ], [ 0, %.preheader438.preheader ]

]]></Node>
<StgValue><ssdm name="k53"/></StgValue>
</operation>

<operation id="5909" st_id="543" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5920" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader438:1  %exitcond78 = icmp eq i3 %k53, -4

]]></Node>
<StgValue><ssdm name="exitcond78"/></StgValue>
</operation>

<operation id="5910" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader438:2  %empty_562 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_562"/></StgValue>
</operation>

<operation id="5911" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5922" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader438:3  %k_54 = add i3 %k53, 1

]]></Node>
<StgValue><ssdm name="k_54"/></StgValue>
</operation>

<operation id="5912" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5923" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader438:4  br i1 %exitcond78, label %.preheader439.loopexit, label %172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5913" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5925" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1252 = trunc i3 %k53 to i2

]]></Node>
<StgValue><ssdm name="tmp_1252"/></StgValue>
</operation>

<operation id="5914" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5926" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl202 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1252, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl202"/></StgValue>
</operation>

<operation id="5915" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5927" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl203_cast = zext i7 %p_shl202 to i8

]]></Node>
<StgValue><ssdm name="p_shl203_cast"/></StgValue>
</operation>

<operation id="5916" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5928" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl203 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1252, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl203"/></StgValue>
</operation>

<operation id="5917" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5929" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl204_cast = zext i5 %p_shl203 to i8

]]></Node>
<StgValue><ssdm name="p_shl204_cast"/></StgValue>
</operation>

<operation id="5918" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5930" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_710 = sub i8 %p_shl203_cast, %p_shl204_cast

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="5919" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5931" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_901_cast_cast = sext i8 %tmp_710 to i9

]]></Node>
<StgValue><ssdm name="tmp_901_cast_cast"/></StgValue>
</operation>

<operation id="5920" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5932" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp64 = add i9 -104, %tmp_901_cast_cast

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="5921" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5933" bw="11" op_0_bw="9">
<![CDATA[
:8  %tmp64_cast1 = sext i9 %tmp64 to i11

]]></Node>
<StgValue><ssdm name="tmp64_cast1"/></StgValue>
</operation>

<operation id="5922" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5934" bw="12" op_0_bw="11">
<![CDATA[
:9  %tmp64_cast = zext i11 %tmp64_cast1 to i12

]]></Node>
<StgValue><ssdm name="tmp64_cast"/></StgValue>
</operation>

<operation id="5923" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5935" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp_711 = add i12 %i147_cast1, %tmp64_cast

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="5924" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5939" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %tmp_713 = add i8 %tmp_710, %i147_cast

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="5925" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1690">
<or_exp><and_exp><literal name="exitcond78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5946" bw="0" op_0_bw="0">
<![CDATA[
.preheader439.loopexit:0  br label %.preheader439

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="5926" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5936" bw="64" op_0_bw="12">
<![CDATA[
:11  %tmp_712 = zext i12 %tmp_711 to i64

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="5927" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5937" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %bias_addr_48 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_712

]]></Node>
<StgValue><ssdm name="bias_addr_48"/></StgValue>
</operation>

<operation id="5928" st_id="544" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5938" bw="32" op_0_bw="12">
<![CDATA[
:13  %bias_load_48 = load float* %bias_addr_48, align 4

]]></Node>
<StgValue><ssdm name="bias_load_48"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="5929" st_id="545" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5938" bw="32" op_0_bw="12">
<![CDATA[
:13  %bias_load_48 = load float* %bias_addr_48, align 4

]]></Node>
<StgValue><ssdm name="bias_load_48"/></StgValue>
</operation>

<operation id="5930" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5940" bw="32" op_0_bw="8">
<![CDATA[
:15  %tmp_905_cast = sext i8 %tmp_713 to i32

]]></Node>
<StgValue><ssdm name="tmp_905_cast"/></StgValue>
</operation>

<operation id="5931" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5941" bw="64" op_0_bw="32">
<![CDATA[
:16  %tmp_714 = zext i32 %tmp_905_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="5932" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5942" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %bias_96_addr_2 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_714

]]></Node>
<StgValue><ssdm name="bias_96_addr_2"/></StgValue>
</operation>

<operation id="5933" st_id="545" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:18  store float %bias_load_48, float* %bias_96_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5934" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.preheader438

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="5935" st_id="546" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="5936" st_id="547" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_96_l([1536 x float]* @buffer1_1_96_4x4, [3072 x float]* @downsampleunit2_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="5937" st_id="548" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_96_l([1536 x float]* @buffer1_1_96_4x4, [3072 x float]* @downsampleunit2_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5938" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5950" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit682

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="5939" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5952" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit682:0  %co152 = phi i5 [ 0, %173 ], [ %co_153, %.loopexit682.loopexit ]

]]></Node>
<StgValue><ssdm name="co152"/></StgValue>
</operation>

<operation id="5940" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5953" bw="8" op_0_bw="5">
<![CDATA[
.loopexit682:1  %co153_cast = zext i5 %co152 to i8

]]></Node>
<StgValue><ssdm name="co153_cast"/></StgValue>
</operation>

<operation id="5941" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5954" bw="10" op_0_bw="5">
<![CDATA[
.loopexit682:2  %co153_cast1 = zext i5 %co152 to i10

]]></Node>
<StgValue><ssdm name="co153_cast1"/></StgValue>
</operation>

<operation id="5942" st_id="549" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5955" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit682:3  %exitcond77 = icmp eq i5 %co152, -8

]]></Node>
<StgValue><ssdm name="exitcond77"/></StgValue>
</operation>

<operation id="5943" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5956" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit682:4  %empty_563 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="5944" st_id="549" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5957" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit682:5  %co_153 = add i5 %co152, 1

]]></Node>
<StgValue><ssdm name="co_153"/></StgValue>
</operation>

<operation id="5945" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5958" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit682:6  br i1 %exitcond77, label %.preheader434.preheader, label %.preheader437.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5946" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1698">
<or_exp><and_exp><literal name="exitcond77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5960" bw="0" op_0_bw="0">
<![CDATA[
.preheader437.preheader:0  br label %.preheader437

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5947" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1700">
<or_exp><and_exp><literal name="exitcond77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6034" bw="0" op_0_bw="0">
<![CDATA[
.preheader434.preheader:0  br label %.preheader434

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="5948" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5962" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader437:0  %w97 = phi i2 [ %w_98, %.preheader437.loopexit ], [ 0, %.preheader437.preheader ]

]]></Node>
<StgValue><ssdm name="w97"/></StgValue>
</operation>

<operation id="5949" st_id="550" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5963" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader437:1  %exitcond76 = icmp eq i2 %w97, -1

]]></Node>
<StgValue><ssdm name="exitcond76"/></StgValue>
</operation>

<operation id="5950" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5964" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader437:2  %empty_564 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="5951" st_id="550" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5965" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader437:3  %w_98 = add i2 %w97, 1

]]></Node>
<StgValue><ssdm name="w_98"/></StgValue>
</operation>

<operation id="5952" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader437:4  br i1 %exitcond76, label %.loopexit682.loopexit, label %.preheader436.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5953" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1703">
<or_exp><and_exp><literal name="exitcond76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5968" bw="36" op_0_bw="2">
<![CDATA[
.preheader436.preheader:0  %tmp_719_cast1 = zext i2 %w97 to i36

]]></Node>
<StgValue><ssdm name="tmp_719_cast1"/></StgValue>
</operation>

<operation id="5954" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1703">
<or_exp><and_exp><literal name="exitcond76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5969" bw="13" op_0_bw="2">
<![CDATA[
.preheader436.preheader:1  %tmp_719_cast = zext i2 %w97 to i13

]]></Node>
<StgValue><ssdm name="tmp_719_cast"/></StgValue>
</operation>

<operation id="5955" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1703">
<or_exp><and_exp><literal name="exitcond76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5970" bw="0" op_0_bw="0">
<![CDATA[
.preheader436.preheader:2  br label %.preheader436

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5956" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1705">
<or_exp><and_exp><literal name="exitcond76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6032" bw="0" op_0_bw="0">
<![CDATA[
.loopexit682.loopexit:0  br label %.loopexit682

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="5957" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5972" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader436:0  %h97 = phi i2 [ 0, %.preheader436.preheader ], [ %h_98, %.preheader436.loopexit ]

]]></Node>
<StgValue><ssdm name="h97"/></StgValue>
</operation>

<operation id="5958" st_id="551" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5973" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader436:1  %exitcond75 = icmp eq i2 %h97, -1

]]></Node>
<StgValue><ssdm name="exitcond75"/></StgValue>
</operation>

<operation id="5959" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5974" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader436:2  %empty_565 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="5960" st_id="551" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5975" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader436:3  %h_98 = add i2 %h97, 1

]]></Node>
<StgValue><ssdm name="h_98"/></StgValue>
</operation>

<operation id="5961" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader436:4  br i1 %exitcond75, label %.preheader437.loopexit, label %.preheader435.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5962" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5978" bw="11" op_0_bw="2">
<![CDATA[
.preheader435.preheader:0  %tmp_727_cast1 = zext i2 %h97 to i11

]]></Node>
<StgValue><ssdm name="tmp_727_cast1"/></StgValue>
</operation>

<operation id="5963" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5979" bw="15" op_0_bw="2">
<![CDATA[
.preheader435.preheader:1  %tmp_727_cast = zext i2 %h97 to i15

]]></Node>
<StgValue><ssdm name="tmp_727_cast"/></StgValue>
</operation>

<operation id="5964" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp><literal name="exitcond75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5980" bw="0" op_0_bw="0">
<![CDATA[
.preheader435.preheader:2  br label %.preheader435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5965" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1710">
<or_exp><and_exp><literal name="exitcond75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6030" bw="0" op_0_bw="0">
<![CDATA[
.preheader437.loopexit:0  br label %.preheader437

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="5966" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5982" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader435:0  %i156 = phi i3 [ %i_157, %174 ], [ 0, %.preheader435.preheader ]

]]></Node>
<StgValue><ssdm name="i156"/></StgValue>
</operation>

<operation id="5967" st_id="552" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5983" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader435:1  %exitcond74 = icmp eq i3 %i156, -4

]]></Node>
<StgValue><ssdm name="exitcond74"/></StgValue>
</operation>

<operation id="5968" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5984" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader435:2  %empty_566 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="5969" st_id="552" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5985" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader435:3  %i_157 = add i3 %i156, 1

]]></Node>
<StgValue><ssdm name="i_157"/></StgValue>
</operation>

<operation id="5970" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5986" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader435:4  br i1 %exitcond74, label %.preheader436.loopexit, label %174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5971" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5988" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1266 = trunc i3 %i156 to i2

]]></Node>
<StgValue><ssdm name="tmp_1266"/></StgValue>
</operation>

<operation id="5972" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5989" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl209 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1266, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl209"/></StgValue>
</operation>

<operation id="5973" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5990" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl216_cast = zext i7 %p_shl209 to i8

]]></Node>
<StgValue><ssdm name="p_shl216_cast"/></StgValue>
</operation>

<operation id="5974" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5991" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl210 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1266, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl210"/></StgValue>
</operation>

<operation id="5975" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5992" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl217_cast = zext i5 %p_shl210 to i8

]]></Node>
<StgValue><ssdm name="p_shl217_cast"/></StgValue>
</operation>

<operation id="5976" st_id="552" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_731 = sub i8 %p_shl216_cast, %p_shl217_cast

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="5977" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5994" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_943_cast = sext i8 %tmp_731 to i10

]]></Node>
<StgValue><ssdm name="tmp_943_cast"/></StgValue>
</operation>

<operation id="5978" st_id="552" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5995" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp65 = add i10 -328, %tmp_943_cast

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="5979" st_id="552" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5996" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_732 = add i10 %co153_cast1, %tmp65

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="5980" st_id="552" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6009" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_735 = add i8 %tmp_731, %co153_cast

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="5981" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1715">
<or_exp><and_exp><literal name="exitcond74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6028" bw="0" op_0_bw="0">
<![CDATA[
.preheader436.loopexit:0  br label %.preheader436

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="5982" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5997" bw="13" op_0_bw="10">
<![CDATA[
:9  %tmp_733_cast = zext i10 %tmp_732 to i13

]]></Node>
<StgValue><ssdm name="tmp_733_cast"/></StgValue>
</operation>

<operation id="5983" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5998" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:10  %tmp_1267 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_732, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1267"/></StgValue>
</operation>

<operation id="5984" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5999" bw="13" op_0_bw="12">
<![CDATA[
:11  %p_shl458_cast = zext i12 %tmp_1267 to i13

]]></Node>
<StgValue><ssdm name="p_shl458_cast"/></StgValue>
</operation>

<operation id="5985" st_id="553" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6000" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_1268 = sub i13 %p_shl458_cast, %tmp_733_cast

]]></Node>
<StgValue><ssdm name="tmp_1268"/></StgValue>
</operation>

<operation id="5986" st_id="553" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6001" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13  %tmp_1269 = add i13 %tmp_1268, %tmp_719_cast

]]></Node>
<StgValue><ssdm name="tmp_1269"/></StgValue>
</operation>

<operation id="5987" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6002" bw="15" op_0_bw="13">
<![CDATA[
:14  %tmp_1786_cast = sext i13 %tmp_1269 to i15

]]></Node>
<StgValue><ssdm name="tmp_1786_cast"/></StgValue>
</operation>

<operation id="5988" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6003" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:15  %p_shl457_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1269, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl457_cast"/></StgValue>
</operation>

<operation id="5989" st_id="553" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6004" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_1270 = sub i15 %p_shl457_cast, %tmp_1786_cast

]]></Node>
<StgValue><ssdm name="tmp_1270"/></StgValue>
</operation>

<operation id="5990" st_id="553" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6005" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1271 = add i15 %tmp_1270, %tmp_727_cast

]]></Node>
<StgValue><ssdm name="tmp_1271"/></StgValue>
</operation>

<operation id="5991" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6010" bw="32" op_0_bw="8">
<![CDATA[
:22  %tmp_947_cast = sext i8 %tmp_735 to i32

]]></Node>
<StgValue><ssdm name="tmp_947_cast"/></StgValue>
</operation>

<operation id="5992" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="35" op_0_bw="32">
<![CDATA[
:23  %tmp_736_cast = zext i32 %tmp_947_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_736_cast"/></StgValue>
</operation>

<operation id="5993" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:24  %tmp_1272 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_735, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1272"/></StgValue>
</operation>

<operation id="5994" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6013" bw="34" op_0_bw="10">
<![CDATA[
:25  %tmp_1273 = sext i10 %tmp_1272 to i34

]]></Node>
<StgValue><ssdm name="tmp_1273"/></StgValue>
</operation>

<operation id="5995" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6014" bw="35" op_0_bw="34">
<![CDATA[
:26  %p_shl456_cast = zext i34 %tmp_1273 to i35

]]></Node>
<StgValue><ssdm name="p_shl456_cast"/></StgValue>
</operation>

<operation id="5996" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6015" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:27  %tmp_1274 = sub i35 %p_shl456_cast, %tmp_736_cast

]]></Node>
<StgValue><ssdm name="tmp_1274"/></StgValue>
</operation>

<operation id="5997" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6016" bw="36" op_0_bw="35">
<![CDATA[
:28  %tmp_1792_cast = sext i35 %tmp_1274 to i36

]]></Node>
<StgValue><ssdm name="tmp_1792_cast"/></StgValue>
</operation>

<operation id="5998" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:29  %tmp_1275 = add i36 %tmp_1792_cast, %tmp_719_cast1

]]></Node>
<StgValue><ssdm name="tmp_1275"/></StgValue>
</operation>

<operation id="5999" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6018" bw="11" op_0_bw="36">
<![CDATA[
:30  %tmp_1276 = trunc i36 %tmp_1275 to i11

]]></Node>
<StgValue><ssdm name="tmp_1276"/></StgValue>
</operation>

<operation id="6000" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6019" bw="9" op_0_bw="36">
<![CDATA[
:31  %tmp_1277 = trunc i36 %tmp_1275 to i9

]]></Node>
<StgValue><ssdm name="tmp_1277"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="6001" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6006" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_1789_cast = zext i15 %tmp_1271 to i64

]]></Node>
<StgValue><ssdm name="tmp_1789_cast"/></StgValue>
</operation>

<operation id="6002" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6007" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_3x3_add_16 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1789_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_16"/></StgValue>
</operation>

<operation id="6003" st_id="554" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6008" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_16 = load float* %shuffle_conv_3x3_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_16"/></StgValue>
</operation>

<operation id="6004" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6020" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:32  %p_shl455_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1277, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl455_cast"/></StgValue>
</operation>

<operation id="6005" st_id="554" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6021" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_1278 = sub i11 %p_shl455_cast, %tmp_1276

]]></Node>
<StgValue><ssdm name="tmp_1278"/></StgValue>
</operation>

<operation id="6006" st_id="554" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6022" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %tmp_1279 = add i11 %tmp_1278, %tmp_727_cast1

]]></Node>
<StgValue><ssdm name="tmp_1279"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="6007" st_id="555" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6008" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_16 = load float* %shuffle_conv_3x3_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_16"/></StgValue>
</operation>

<operation id="6008" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6023" bw="64" op_0_bw="11">
<![CDATA[
:35  %tmp_1796_cast = zext i11 %tmp_1279 to i64

]]></Node>
<StgValue><ssdm name="tmp_1796_cast"/></StgValue>
</operation>

<operation id="6009" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6024" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_96_1_3x3_add_1 = getelementptr [864 x float]* @weights_96_1_3x3, i64 0, i64 %tmp_1796_cast

]]></Node>
<StgValue><ssdm name="weights_96_1_3x3_add_1"/></StgValue>
</operation>

<operation id="6010" st_id="555" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6025" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:37  store float %shuffle_conv_3x3_loa_16, float* %weights_96_1_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6011" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6026" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="6012" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6036" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader434:0  %i152 = phi i5 [ %i_153, %.preheader434.loopexit ], [ 0, %.preheader434.preheader ]

]]></Node>
<StgValue><ssdm name="i152"/></StgValue>
</operation>

<operation id="6013" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6037" bw="8" op_0_bw="5">
<![CDATA[
.preheader434:1  %i153_cast = zext i5 %i152 to i8

]]></Node>
<StgValue><ssdm name="i153_cast"/></StgValue>
</operation>

<operation id="6014" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6038" bw="12" op_0_bw="5">
<![CDATA[
.preheader434:2  %i153_cast1 = zext i5 %i152 to i12

]]></Node>
<StgValue><ssdm name="i153_cast1"/></StgValue>
</operation>

<operation id="6015" st_id="556" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6039" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader434:3  %exitcond73 = icmp eq i5 %i152, -8

]]></Node>
<StgValue><ssdm name="exitcond73"/></StgValue>
</operation>

<operation id="6016" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6040" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader434:4  %empty_567 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="6017" st_id="556" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6041" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader434:5  %i_153 = add i5 %i152, 1

]]></Node>
<StgValue><ssdm name="i_153"/></StgValue>
</operation>

<operation id="6018" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6042" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader434:6  br i1 %exitcond73, label %176, label %.preheader433.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6019" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1721">
<or_exp><and_exp><literal name="exitcond73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6044" bw="0" op_0_bw="0">
<![CDATA[
.preheader433.preheader:0  br label %.preheader433

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6020" st_id="556" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1723">
<or_exp><and_exp><literal name="exitcond73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6073" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_stride([6144 x float]* @shuffleunit1_7_outpu, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [1536 x float]* @buffer0_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="6021" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6046" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader433:0  %k55 = phi i3 [ %k_56, %175 ], [ 0, %.preheader433.preheader ]

]]></Node>
<StgValue><ssdm name="k55"/></StgValue>
</operation>

<operation id="6022" st_id="557" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader433:1  %exitcond72 = icmp eq i3 %k55, -4

]]></Node>
<StgValue><ssdm name="exitcond72"/></StgValue>
</operation>

<operation id="6023" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6048" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader433:2  %empty_568 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="6024" st_id="557" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6049" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader433:3  %k_56 = add i3 %k55, 1

]]></Node>
<StgValue><ssdm name="k_56"/></StgValue>
</operation>

<operation id="6025" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6050" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader433:4  br i1 %exitcond72, label %.preheader434.loopexit, label %175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6026" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6052" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1265 = trunc i3 %k55 to i2

]]></Node>
<StgValue><ssdm name="tmp_1265"/></StgValue>
</operation>

<operation id="6027" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6053" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl207 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1265, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl207"/></StgValue>
</operation>

<operation id="6028" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6054" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl210_cast = zext i7 %p_shl207 to i8

]]></Node>
<StgValue><ssdm name="p_shl210_cast"/></StgValue>
</operation>

<operation id="6029" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6055" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl208 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1265, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl208"/></StgValue>
</operation>

<operation id="6030" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6056" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl211_cast = zext i5 %p_shl208 to i8

]]></Node>
<StgValue><ssdm name="p_shl211_cast"/></StgValue>
</operation>

<operation id="6031" st_id="557" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6057" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_721 = sub i8 %p_shl210_cast, %p_shl211_cast

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="6032" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6058" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_924_cast = sext i8 %tmp_721 to i12

]]></Node>
<StgValue><ssdm name="tmp_924_cast"/></StgValue>
</operation>

<operation id="6033" st_id="557" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6059" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp66 = add i12 2040, %tmp_924_cast

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="6034" st_id="557" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6060" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_722 = add i12 %i153_cast1, %tmp66

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="6035" st_id="557" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1726">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6064" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_724 = add i8 %tmp_721, %i153_cast

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="6036" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1728">
<or_exp><and_exp><literal name="exitcond72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6071" bw="0" op_0_bw="0">
<![CDATA[
.preheader434.loopexit:0  br label %.preheader434

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="6037" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6061" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_723 = zext i12 %tmp_722 to i64

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="6038" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6062" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_49 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_723

]]></Node>
<StgValue><ssdm name="bias_addr_49"/></StgValue>
</operation>

<operation id="6039" st_id="558" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6063" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_49 = load float* %bias_addr_49, align 4

]]></Node>
<StgValue><ssdm name="bias_load_49"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="6040" st_id="559" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6063" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_49 = load float* %bias_addr_49, align 4

]]></Node>
<StgValue><ssdm name="bias_load_49"/></StgValue>
</operation>

<operation id="6041" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_928_cast = sext i8 %tmp_724 to i32

]]></Node>
<StgValue><ssdm name="tmp_928_cast"/></StgValue>
</operation>

<operation id="6042" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6066" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_725 = zext i32 %tmp_928_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="6043" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6067" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_3 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_725

]]></Node>
<StgValue><ssdm name="bias_96_addr_3"/></StgValue>
</operation>

<operation id="6044" st_id="559" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6068" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_49, float* %bias_96_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6045" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6069" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader433

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="6046" st_id="560" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6073" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_8_stride([6144 x float]* @shuffleunit1_7_outpu, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [1536 x float]* @buffer0_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6047" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6074" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit681

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="6048" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6076" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit681:0  %co154 = phi i5 [ 0, %176 ], [ %co_155, %.loopexit681.loopexit ]

]]></Node>
<StgValue><ssdm name="co154"/></StgValue>
</operation>

<operation id="6049" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6077" bw="12" op_0_bw="5">
<![CDATA[
.loopexit681:1  %co155_cast = zext i5 %co154 to i12

]]></Node>
<StgValue><ssdm name="co155_cast"/></StgValue>
</operation>

<operation id="6050" st_id="561" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6078" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit681:2  %exitcond71 = icmp eq i5 %co154, -8

]]></Node>
<StgValue><ssdm name="exitcond71"/></StgValue>
</operation>

<operation id="6051" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6079" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit681:3  %empty_569 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="6052" st_id="561" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6080" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit681:4  %co_155 = add i5 %co154, 1

]]></Node>
<StgValue><ssdm name="co_155"/></StgValue>
</operation>

<operation id="6053" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6081" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit681:5  br i1 %exitcond71, label %.preheader430.preheader, label %.preheader432.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6054" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6083" bw="2" op_0_bw="5">
<![CDATA[
.preheader432.preheader:0  %tmp_1263 = trunc i5 %co154 to i2

]]></Node>
<StgValue><ssdm name="tmp_1263"/></StgValue>
</operation>

<operation id="6055" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6084" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader432.preheader:1  %p_shl206 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1263, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl206"/></StgValue>
</operation>

<operation id="6056" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6085" bw="8" op_0_bw="7">
<![CDATA[
.preheader432.preheader:2  %p_shl212_cast = zext i7 %p_shl206 to i8

]]></Node>
<StgValue><ssdm name="p_shl212_cast"/></StgValue>
</operation>

<operation id="6057" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6086" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader432.preheader:3  %tmp_1264 = shl i5 %co154, 3

]]></Node>
<StgValue><ssdm name="tmp_1264"/></StgValue>
</operation>

<operation id="6058" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6087" bw="8" op_0_bw="5">
<![CDATA[
.preheader432.preheader:4  %p_shl213_cast = zext i5 %tmp_1264 to i8

]]></Node>
<StgValue><ssdm name="p_shl213_cast"/></StgValue>
</operation>

<operation id="6059" st_id="561" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6088" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader432.preheader:5  %tmp_720 = sub i8 %p_shl212_cast, %p_shl213_cast

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="6060" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6089" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader432.preheader:6  %p_lshr_f21_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co154, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f21_cast"/></StgValue>
</operation>

<operation id="6061" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6090" bw="8" op_0_bw="3">
<![CDATA[
.preheader432.preheader:7  %tmp_932_cast = zext i3 %p_lshr_f21_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_932_cast"/></StgValue>
</operation>

<operation id="6062" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1734">
<or_exp><and_exp><literal name="exitcond71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6091" bw="0" op_0_bw="0">
<![CDATA[
.preheader432.preheader:8  br label %.preheader432

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6063" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1736">
<or_exp><and_exp><literal name="exitcond71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6149" bw="0" op_0_bw="0">
<![CDATA[
.preheader430.preheader:0  br label %.preheader430

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="6064" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6093" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader432:0  %ci68 = phi i5 [ 0, %.preheader432.preheader ], [ %ci_69, %.preheader432.loopexit ]

]]></Node>
<StgValue><ssdm name="ci68"/></StgValue>
</operation>

<operation id="6065" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6094" bw="8" op_0_bw="5">
<![CDATA[
.preheader432:1  %ci68_cast = zext i5 %ci68 to i8

]]></Node>
<StgValue><ssdm name="ci68_cast"/></StgValue>
</operation>

<operation id="6066" st_id="562" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6095" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader432:2  %exitcond70 = icmp eq i5 %ci68, -8

]]></Node>
<StgValue><ssdm name="exitcond70"/></StgValue>
</operation>

<operation id="6067" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6096" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader432:3  %empty_570 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="6068" st_id="562" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6097" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader432:4  %ci_69 = add i5 %ci68, 1

]]></Node>
<StgValue><ssdm name="ci_69"/></StgValue>
</operation>

<operation id="6069" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader432:5  br i1 %exitcond70, label %.loopexit681.loopexit, label %.preheader431.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6070" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1739">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6100" bw="19" op_0_bw="5">
<![CDATA[
.preheader431.preheader:0  %tmp_728_cast = zext i5 %ci68 to i19

]]></Node>
<StgValue><ssdm name="tmp_728_cast"/></StgValue>
</operation>

<operation id="6071" st_id="562" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1739">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader431.preheader:1  %tmp_729 = add i8 %tmp_720, %ci68_cast

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="6072" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1739">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6102" bw="15" op_0_bw="8">
<![CDATA[
.preheader431.preheader:2  %tmp_730_cast1 = sext i8 %tmp_729 to i15

]]></Node>
<StgValue><ssdm name="tmp_730_cast1"/></StgValue>
</operation>

<operation id="6073" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1739">
<or_exp><and_exp><literal name="exitcond70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6103" bw="0" op_0_bw="0">
<![CDATA[
.preheader431.preheader:3  br label %.preheader431

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6074" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1741">
<or_exp><and_exp><literal name="exitcond70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6147" bw="0" op_0_bw="0">
<![CDATA[
.loopexit681.loopexit:0  br label %.loopexit681

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="6075" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6105" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader431:0  %i158 = phi i5 [ %i_159, %177 ], [ 0, %.preheader431.preheader ]

]]></Node>
<StgValue><ssdm name="i158"/></StgValue>
</operation>

<operation id="6076" st_id="563" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader431:1  %exitcond69 = icmp eq i5 %i158, -16

]]></Node>
<StgValue><ssdm name="exitcond69"/></StgValue>
</operation>

<operation id="6077" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader431:2  %empty_571 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="6078" st_id="563" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader431:3  %i_159 = add i5 %i158, 1

]]></Node>
<StgValue><ssdm name="i_159"/></StgValue>
</operation>

<operation id="6079" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader431:4  br i1 %exitcond69, label %.preheader432.loopexit, label %177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6080" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6111" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1283 = trunc i5 %i158 to i4

]]></Node>
<StgValue><ssdm name="tmp_1283"/></StgValue>
</operation>

<operation id="6081" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6112" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl213 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1283, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl213"/></StgValue>
</operation>

<operation id="6082" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6113" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl220_cast = zext i9 %p_shl213 to i10

]]></Node>
<StgValue><ssdm name="p_shl220_cast"/></StgValue>
</operation>

<operation id="6083" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6114" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl214 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1283, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl214"/></StgValue>
</operation>

<operation id="6084" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6115" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl221_cast1 = zext i7 %p_shl214 to i8

]]></Node>
<StgValue><ssdm name="p_shl221_cast1"/></StgValue>
</operation>

<operation id="6085" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6116" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl221_cast = zext i7 %p_shl214 to i10

]]></Node>
<StgValue><ssdm name="p_shl221_cast"/></StgValue>
</operation>

<operation id="6086" st_id="563" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_744 = sub i10 %p_shl220_cast, %p_shl221_cast

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="6087" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6118" bw="12" op_0_bw="10">
<![CDATA[
:7  %tmp_955_cast = sext i10 %tmp_744 to i12

]]></Node>
<StgValue><ssdm name="tmp_955_cast"/></StgValue>
</operation>

<operation id="6088" st_id="563" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp67 = add i12 -1288, %tmp_955_cast

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="6089" st_id="563" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_745 = add i12 %tmp67, %co155_cast

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="6090" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6131" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %tmp_1288 = shl i5 %i158, 1

]]></Node>
<StgValue><ssdm name="tmp_1288"/></StgValue>
</operation>

<operation id="6091" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6132" bw="8" op_0_bw="5">
<![CDATA[
:21  %p_shl222_cast = zext i5 %tmp_1288 to i8

]]></Node>
<StgValue><ssdm name="p_shl222_cast"/></StgValue>
</operation>

<operation id="6092" st_id="563" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_746 = sub i8 %p_shl221_cast1, %p_shl222_cast

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="6093" st_id="563" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_747 = add i8 %tmp_746, %tmp_932_cast

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="6094" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6135" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:24  %tmp_1289 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_747, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1289"/></StgValue>
</operation>

<operation id="6095" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6136" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:25  %tmp_1290 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_747, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1290"/></StgValue>
</operation>

<operation id="6096" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6137" bw="15" op_0_bw="13">
<![CDATA[
:26  %p_shl460_cast = sext i13 %tmp_1290 to i15

]]></Node>
<StgValue><ssdm name="p_shl460_cast"/></StgValue>
</operation>

<operation id="6097" st_id="563" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6138" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1291 = sub i15 %tmp_1289, %p_shl460_cast

]]></Node>
<StgValue><ssdm name="tmp_1291"/></StgValue>
</operation>

<operation id="6098" st_id="563" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1744">
<or_exp><and_exp><literal name="exitcond69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6139" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_1292 = add i15 %tmp_730_cast1, %tmp_1291

]]></Node>
<StgValue><ssdm name="tmp_1292"/></StgValue>
</operation>

<operation id="6099" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1746">
<or_exp><and_exp><literal name="exitcond69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6145" bw="0" op_0_bw="0">
<![CDATA[
.preheader432.loopexit:0  br label %.preheader432

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="6100" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:10  %tmp_1284 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_745, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1284"/></StgValue>
</operation>

<operation id="6101" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="18" op_0_bw="17">
<![CDATA[
:11  %p_shl461_cast = zext i17 %tmp_1284 to i18

]]></Node>
<StgValue><ssdm name="p_shl461_cast"/></StgValue>
</operation>

<operation id="6102" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6123" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:12  %tmp_1285 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_745, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1285"/></StgValue>
</operation>

<operation id="6103" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6124" bw="18" op_0_bw="15">
<![CDATA[
:13  %p_shl462_cast = zext i15 %tmp_1285 to i18

]]></Node>
<StgValue><ssdm name="p_shl462_cast"/></StgValue>
</operation>

<operation id="6104" st_id="564" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6125" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_1286 = sub i18 %p_shl461_cast, %p_shl462_cast

]]></Node>
<StgValue><ssdm name="tmp_1286"/></StgValue>
</operation>

<operation id="6105" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6126" bw="19" op_0_bw="18">
<![CDATA[
:15  %tmp_1807_cast = sext i18 %tmp_1286 to i19

]]></Node>
<StgValue><ssdm name="tmp_1807_cast"/></StgValue>
</operation>

<operation id="6106" st_id="564" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6127" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:16  %tmp_1287 = add i19 %tmp_728_cast, %tmp_1807_cast

]]></Node>
<StgValue><ssdm name="tmp_1287"/></StgValue>
</operation>

<operation id="6107" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6128" bw="64" op_0_bw="19">
<![CDATA[
:17  %tmp_1808_cast = sext i19 %tmp_1287 to i64

]]></Node>
<StgValue><ssdm name="tmp_1808_cast"/></StgValue>
</operation>

<operation id="6108" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6129" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %shuffle_conv_1x1_add_30 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1808_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_30"/></StgValue>
</operation>

<operation id="6109" st_id="564" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6130" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_30 = load float* %shuffle_conv_1x1_add_30, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_30"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="6110" st_id="565" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6130" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_30 = load float* %shuffle_conv_1x1_add_30, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_30"/></StgValue>
</operation>

<operation id="6111" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6140" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_1815_cast = sext i15 %tmp_1292 to i64

]]></Node>
<StgValue><ssdm name="tmp_1815_cast"/></StgValue>
</operation>

<operation id="6112" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6141" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weights_96_96_1x1_ad_2 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1815_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_2"/></StgValue>
</operation>

<operation id="6113" st_id="565" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6142" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:31  store float %shuffle_conv_1x1_loa_30, float* %weights_96_96_1x1_ad_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6114" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6143" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %.preheader431

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="6115" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6151" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader430:0  %i154 = phi i5 [ %i_155, %.preheader430.loopexit ], [ 0, %.preheader430.preheader ]

]]></Node>
<StgValue><ssdm name="i154"/></StgValue>
</operation>

<operation id="6116" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6152" bw="8" op_0_bw="5">
<![CDATA[
.preheader430:1  %i155_cast = zext i5 %i154 to i8

]]></Node>
<StgValue><ssdm name="i155_cast"/></StgValue>
</operation>

<operation id="6117" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6153" bw="12" op_0_bw="5">
<![CDATA[
.preheader430:2  %i155_cast1 = zext i5 %i154 to i12

]]></Node>
<StgValue><ssdm name="i155_cast1"/></StgValue>
</operation>

<operation id="6118" st_id="566" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6154" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader430:3  %exitcond68 = icmp eq i5 %i154, -8

]]></Node>
<StgValue><ssdm name="exitcond68"/></StgValue>
</operation>

<operation id="6119" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader430:4  %empty_572 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="6120" st_id="566" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader430:5  %i_155 = add i5 %i154, 1

]]></Node>
<StgValue><ssdm name="i_155"/></StgValue>
</operation>

<operation id="6121" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader430:6  br i1 %exitcond68, label %179, label %.preheader429.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6122" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1751">
<or_exp><and_exp><literal name="exitcond68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6159" bw="0" op_0_bw="0">
<![CDATA[
.preheader429.preheader:0  br label %.preheader429

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6123" st_id="566" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1753">
<or_exp><and_exp><literal name="exitcond68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="6124" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6161" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader429:0  %k57 = phi i3 [ %k_58, %178 ], [ 0, %.preheader429.preheader ]

]]></Node>
<StgValue><ssdm name="k57"/></StgValue>
</operation>

<operation id="6125" st_id="567" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6162" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader429:1  %exitcond67 = icmp eq i3 %k57, -4

]]></Node>
<StgValue><ssdm name="exitcond67"/></StgValue>
</operation>

<operation id="6126" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader429:2  %empty_573 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="6127" st_id="567" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6164" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader429:3  %k_58 = add i3 %k57, 1

]]></Node>
<StgValue><ssdm name="k_58"/></StgValue>
</operation>

<operation id="6128" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader429:4  br i1 %exitcond67, label %.preheader430.loopexit, label %178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6129" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1756">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6167" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1282 = trunc i3 %k57 to i2

]]></Node>
<StgValue><ssdm name="tmp_1282"/></StgValue>
</operation>

<operation id="6130" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1756">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6168" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl211 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1282, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl211"/></StgValue>
</operation>

<operation id="6131" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1756">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6169" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl214_cast = zext i7 %p_shl211 to i8

]]></Node>
<StgValue><ssdm name="p_shl214_cast"/></StgValue>
</operation>

<operation id="6132" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1756">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6170" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl212 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1282, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl212"/></StgValue>
</operation>

<operation id="6133" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1756">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6171" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl215_cast = zext i5 %p_shl212 to i8

]]></Node>
<StgValue><ssdm name="p_shl215_cast"/></StgValue>
</operation>

<operation id="6134" st_id="567" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1756">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_739 = sub i8 %p_shl214_cast, %p_shl215_cast

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="6135" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1756">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6173" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_934_cast = sext i8 %tmp_739 to i12

]]></Node>
<StgValue><ssdm name="tmp_934_cast"/></StgValue>
</operation>

<operation id="6136" st_id="567" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1756">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp68 = add i12 -1960, %tmp_934_cast

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="6137" st_id="567" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1756">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_740 = add i12 %i155_cast1, %tmp68

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="6138" st_id="567" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1756">
<or_exp><and_exp><literal name="exitcond67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_742 = add i8 %tmp_739, %i155_cast

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="6139" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1758">
<or_exp><and_exp><literal name="exitcond67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6186" bw="0" op_0_bw="0">
<![CDATA[
.preheader430.loopexit:0  br label %.preheader430

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="6140" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6176" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_741 = zext i12 %tmp_740 to i64

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="6141" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_50 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_741

]]></Node>
<StgValue><ssdm name="bias_addr_50"/></StgValue>
</operation>

<operation id="6142" st_id="568" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6178" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_50 = load float* %bias_addr_50, align 4

]]></Node>
<StgValue><ssdm name="bias_load_50"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="6143" st_id="569" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6178" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_50 = load float* %bias_addr_50, align 4

]]></Node>
<StgValue><ssdm name="bias_load_50"/></StgValue>
</operation>

<operation id="6144" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6180" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_938_cast = sext i8 %tmp_742 to i32

]]></Node>
<StgValue><ssdm name="tmp_938_cast"/></StgValue>
</operation>

<operation id="6145" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6181" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_743 = zext i32 %tmp_938_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="6146" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6182" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_4 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_743

]]></Node>
<StgValue><ssdm name="bias_96_addr_4"/></StgValue>
</operation>

<operation id="6147" st_id="569" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6183" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_50, float* %bias_96_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6148" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6184" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader429

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="6149" st_id="570" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="6150" st_id="571" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_96_r([1536 x float]* @buffer1_1_96_4x4, [3072 x float]* @downsampleunit2_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="6151" st_id="572" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call fastcc void @shuffle_96_r([1536 x float]* @buffer1_1_96_4x4, [3072 x float]* @downsampleunit2_outp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6152" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6190" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit680

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="6153" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6192" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit680:0  %co156 = phi i7 [ 0, %179 ], [ %co_157, %.loopexit680.loopexit ]

]]></Node>
<StgValue><ssdm name="co156"/></StgValue>
</operation>

<operation id="6154" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6193" bw="8" op_0_bw="7">
<![CDATA[
.loopexit680:1  %co157_cast = zext i7 %co156 to i8

]]></Node>
<StgValue><ssdm name="co157_cast"/></StgValue>
</operation>

<operation id="6155" st_id="573" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6194" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit680:2  %exitcond66 = icmp eq i7 %co156, -32

]]></Node>
<StgValue><ssdm name="exitcond66"/></StgValue>
</operation>

<operation id="6156" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit680:3  %empty_574 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="6157" st_id="573" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit680:4  %co_157 = add i7 %co156, 1

]]></Node>
<StgValue><ssdm name="co_157"/></StgValue>
</operation>

<operation id="6158" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit680:5  br i1 %exitcond66, label %.preheader426.preheader, label %.preheader428.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6159" st_id="573" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1766">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader428.preheader:0  %tmp_738 = add i8 %co157_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="6160" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1766">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6200" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader428.preheader:1  %tmp_1280 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_738, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1280"/></StgValue>
</operation>

<operation id="6161" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1766">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6201" bw="11" op_0_bw="10">
<![CDATA[
.preheader428.preheader:2  %tmp_1798_cast = zext i10 %tmp_1280 to i11

]]></Node>
<StgValue><ssdm name="tmp_1798_cast"/></StgValue>
</operation>

<operation id="6162" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1766">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6202" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader428.preheader:3  %tmp_1281 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co156, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1281"/></StgValue>
</operation>

<operation id="6163" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1766">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6203" bw="10" op_0_bw="9">
<![CDATA[
.preheader428.preheader:4  %tmp_1800_cast = zext i9 %tmp_1281 to i10

]]></Node>
<StgValue><ssdm name="tmp_1800_cast"/></StgValue>
</operation>

<operation id="6164" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1766">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6204" bw="0" op_0_bw="0">
<![CDATA[
.preheader428.preheader:5  br label %.preheader428

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6165" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1768">
<or_exp><and_exp><literal name="exitcond66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6242" bw="0" op_0_bw="0">
<![CDATA[
.preheader426.preheader:0  br label %.preheader426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="6166" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6206" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader428:0  %h99 = phi i3 [ 0, %.preheader428.preheader ], [ %h_100, %.preheader428.loopexit ]

]]></Node>
<StgValue><ssdm name="h99"/></StgValue>
</operation>

<operation id="6167" st_id="574" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6207" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader428:1  %exitcond65 = icmp eq i3 %h99, -4

]]></Node>
<StgValue><ssdm name="exitcond65"/></StgValue>
</operation>

<operation id="6168" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader428:2  %empty_575 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="6169" st_id="574" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6209" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader428:3  %h_100 = add i3 %h99, 1

]]></Node>
<StgValue><ssdm name="h_100"/></StgValue>
</operation>

<operation id="6170" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader428:4  br i1 %exitcond65, label %.loopexit680.loopexit, label %.preheader427.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6171" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1771">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6212" bw="10" op_0_bw="3">
<![CDATA[
.preheader427.preheader:0  %tmp_749_cast1 = zext i3 %h99 to i10

]]></Node>
<StgValue><ssdm name="tmp_749_cast1"/></StgValue>
</operation>

<operation id="6172" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1771">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6213" bw="11" op_0_bw="3">
<![CDATA[
.preheader427.preheader:1  %tmp_749_cast = zext i3 %h99 to i11

]]></Node>
<StgValue><ssdm name="tmp_749_cast"/></StgValue>
</operation>

<operation id="6173" st_id="574" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1771">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader427.preheader:2  %tmp_1295 = add i11 %tmp_749_cast, %tmp_1798_cast

]]></Node>
<StgValue><ssdm name="tmp_1295"/></StgValue>
</operation>

<operation id="6174" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1771">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6215" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader427.preheader:3  %tmp_1820_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_1295, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1820_cast"/></StgValue>
</operation>

<operation id="6175" st_id="574" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1771">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader427.preheader:4  %tmp_1296 = add i10 %tmp_749_cast1, %tmp_1800_cast

]]></Node>
<StgValue><ssdm name="tmp_1296"/></StgValue>
</operation>

<operation id="6176" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1771">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6217" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader427.preheader:5  %tmp_1823_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_1296, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1823_cast"/></StgValue>
</operation>

<operation id="6177" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1771">
<or_exp><and_exp><literal name="exitcond65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6218" bw="0" op_0_bw="0">
<![CDATA[
.preheader427.preheader:6  br label %.preheader427

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6178" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1773">
<or_exp><and_exp><literal name="exitcond65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6240" bw="0" op_0_bw="0">
<![CDATA[
.loopexit680.loopexit:0  br label %.loopexit680

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="6179" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6220" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader427:0  %w99 = phi i3 [ %w_100, %180 ], [ 0, %.preheader427.preheader ]

]]></Node>
<StgValue><ssdm name="w99"/></StgValue>
</operation>

<operation id="6180" st_id="575" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6221" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader427:1  %exitcond64 = icmp eq i3 %w99, -4

]]></Node>
<StgValue><ssdm name="exitcond64"/></StgValue>
</operation>

<operation id="6181" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6222" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader427:2  %empty_576 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="6182" st_id="575" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6223" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader427:3  %w_100 = add i3 %w99, 1

]]></Node>
<StgValue><ssdm name="w_100"/></StgValue>
</operation>

<operation id="6183" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader427:4  br i1 %exitcond64, label %.preheader428.loopexit, label %180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6184" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6226" bw="12" op_0_bw="3">
<![CDATA[
:0  %tmp_755_cast1 = zext i3 %w99 to i12

]]></Node>
<StgValue><ssdm name="tmp_755_cast1"/></StgValue>
</operation>

<operation id="6185" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6227" bw="13" op_0_bw="3">
<![CDATA[
:1  %tmp_755_cast = zext i3 %w99 to i13

]]></Node>
<StgValue><ssdm name="tmp_755_cast"/></StgValue>
</operation>

<operation id="6186" st_id="575" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6228" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_1297 = add i13 %tmp_1820_cast, %tmp_755_cast

]]></Node>
<StgValue><ssdm name="tmp_1297"/></StgValue>
</operation>

<operation id="6187" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6229" bw="64" op_0_bw="13">
<![CDATA[
:3  %tmp_1824_cast = zext i13 %tmp_1297 to i64

]]></Node>
<StgValue><ssdm name="tmp_1824_cast"/></StgValue>
</operation>

<operation id="6188" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6230" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %downsampleunit2_outp = getelementptr [3072 x float]* @downsampleunit2_outp, i64 0, i64 %tmp_1824_cast

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp"/></StgValue>
</operation>

<operation id="6189" st_id="575" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %tmp_1298 = add i12 %tmp_1823_cast, %tmp_755_cast1

]]></Node>
<StgValue><ssdm name="tmp_1298"/></StgValue>
</operation>

<operation id="6190" st_id="575" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1776">
<or_exp><and_exp><literal name="exitcond64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6234" bw="32" op_0_bw="12">
<![CDATA[
:8  %downsampleunit2_outp_1 = load float* %downsampleunit2_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp_1"/></StgValue>
</operation>

<operation id="6191" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1778">
<or_exp><and_exp><literal name="exitcond64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6238" bw="0" op_0_bw="0">
<![CDATA[
.preheader428.loopexit:0  br label %.preheader428

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="6192" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6232" bw="64" op_0_bw="12">
<![CDATA[
:6  %tmp_1825_cast = zext i12 %tmp_1298 to i64

]]></Node>
<StgValue><ssdm name="tmp_1825_cast"/></StgValue>
</operation>

<operation id="6193" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6233" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_96_4x4_add = getelementptr [1536 x float]* @buffer0_1_96_4x4, i64 0, i64 %tmp_1825_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_add"/></StgValue>
</operation>

<operation id="6194" st_id="576" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6234" bw="32" op_0_bw="12">
<![CDATA[
:8  %downsampleunit2_outp_1 = load float* %downsampleunit2_outp, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp_1"/></StgValue>
</operation>

<operation id="6195" st_id="576" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6235" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store float %downsampleunit2_outp_1, float* %buffer0_1_96_4x4_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6196" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6236" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader427

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="6197" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6244" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader426:0  %co158 = phi i5 [ %co_159, %.preheader426.loopexit ], [ 0, %.preheader426.preheader ]

]]></Node>
<StgValue><ssdm name="co158"/></StgValue>
</operation>

<operation id="6198" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6245" bw="12" op_0_bw="5">
<![CDATA[
.preheader426:1  %co158_cast = zext i5 %co158 to i12

]]></Node>
<StgValue><ssdm name="co158_cast"/></StgValue>
</operation>

<operation id="6199" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6246" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader426:2  %exitcond63 = icmp eq i5 %co158, -8

]]></Node>
<StgValue><ssdm name="exitcond63"/></StgValue>
</operation>

<operation id="6200" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader426:3  %empty_577 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="6201" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6248" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader426:4  %co_159 = add i5 %co158, 1

]]></Node>
<StgValue><ssdm name="co_159"/></StgValue>
</operation>

<operation id="6202" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader426:5  br i1 %exitcond63, label %.preheader423.preheader, label %.preheader425.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6203" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6251" bw="2" op_0_bw="5">
<![CDATA[
.preheader425.preheader:0  %tmp_1293 = trunc i5 %co158 to i2

]]></Node>
<StgValue><ssdm name="tmp_1293"/></StgValue>
</operation>

<operation id="6204" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6252" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader425.preheader:1  %p_shl215 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1293, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl215"/></StgValue>
</operation>

<operation id="6205" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6253" bw="8" op_0_bw="7">
<![CDATA[
.preheader425.preheader:2  %p_shl218_cast = zext i7 %p_shl215 to i8

]]></Node>
<StgValue><ssdm name="p_shl218_cast"/></StgValue>
</operation>

<operation id="6206" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6254" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader425.preheader:3  %tmp_1294 = shl i5 %co158, 3

]]></Node>
<StgValue><ssdm name="tmp_1294"/></StgValue>
</operation>

<operation id="6207" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6255" bw="8" op_0_bw="5">
<![CDATA[
.preheader425.preheader:4  %p_shl219_cast = zext i5 %tmp_1294 to i8

]]></Node>
<StgValue><ssdm name="p_shl219_cast"/></StgValue>
</operation>

<operation id="6208" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader425.preheader:5  %tmp_748 = sub i8 %p_shl218_cast, %p_shl219_cast

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="6209" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6257" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader425.preheader:6  %p_lshr_f22_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co158, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f22_cast"/></StgValue>
</operation>

<operation id="6210" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6258" bw="8" op_0_bw="3">
<![CDATA[
.preheader425.preheader:7  %tmp_954_cast = zext i3 %p_lshr_f22_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_954_cast"/></StgValue>
</operation>

<operation id="6211" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1782">
<or_exp><and_exp><literal name="exitcond63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6259" bw="0" op_0_bw="0">
<![CDATA[
.preheader425.preheader:8  br label %.preheader425

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6212" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1784">
<or_exp><and_exp><literal name="exitcond63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6317" bw="0" op_0_bw="0">
<![CDATA[
.preheader423.preheader:0  br label %.preheader423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="6213" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6261" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader425:0  %ci70 = phi i5 [ 0, %.preheader425.preheader ], [ %ci_71, %.preheader425.loopexit ]

]]></Node>
<StgValue><ssdm name="ci70"/></StgValue>
</operation>

<operation id="6214" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6262" bw="8" op_0_bw="5">
<![CDATA[
.preheader425:1  %ci70_cast = zext i5 %ci70 to i8

]]></Node>
<StgValue><ssdm name="ci70_cast"/></StgValue>
</operation>

<operation id="6215" st_id="578" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6263" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader425:2  %exitcond62 = icmp eq i5 %ci70, -8

]]></Node>
<StgValue><ssdm name="exitcond62"/></StgValue>
</operation>

<operation id="6216" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6264" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader425:3  %empty_578 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="6217" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6265" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader425:4  %ci_71 = add i5 %ci70, 1

]]></Node>
<StgValue><ssdm name="ci_71"/></StgValue>
</operation>

<operation id="6218" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader425:5  br i1 %exitcond62, label %.preheader426.loopexit, label %.preheader424.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6219" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6268" bw="19" op_0_bw="5">
<![CDATA[
.preheader424.preheader:0  %tmp_750_cast = zext i5 %ci70 to i19

]]></Node>
<StgValue><ssdm name="tmp_750_cast"/></StgValue>
</operation>

<operation id="6220" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader424.preheader:1  %tmp_752 = add i8 %tmp_748, %ci70_cast

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="6221" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6270" bw="15" op_0_bw="8">
<![CDATA[
.preheader424.preheader:2  %tmp_753_cast = sext i8 %tmp_752 to i15

]]></Node>
<StgValue><ssdm name="tmp_753_cast"/></StgValue>
</operation>

<operation id="6222" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1787">
<or_exp><and_exp><literal name="exitcond62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6271" bw="0" op_0_bw="0">
<![CDATA[
.preheader424.preheader:3  br label %.preheader424

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6223" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1789">
<or_exp><and_exp><literal name="exitcond62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6315" bw="0" op_0_bw="0">
<![CDATA[
.preheader426.loopexit:0  br label %.preheader426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="6224" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6273" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader424:0  %i162 = phi i5 [ %i_163, %181 ], [ 0, %.preheader424.preheader ]

]]></Node>
<StgValue><ssdm name="i162"/></StgValue>
</operation>

<operation id="6225" st_id="579" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6274" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader424:1  %exitcond61 = icmp eq i5 %i162, -16

]]></Node>
<StgValue><ssdm name="exitcond61"/></StgValue>
</operation>

<operation id="6226" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6275" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader424:2  %empty_579 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="6227" st_id="579" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6276" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader424:3  %i_163 = add i5 %i162, 1

]]></Node>
<StgValue><ssdm name="i_163"/></StgValue>
</operation>

<operation id="6228" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader424:4  br i1 %exitcond61, label %.preheader425.loopexit, label %181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6229" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6279" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1300 = trunc i5 %i162 to i4

]]></Node>
<StgValue><ssdm name="tmp_1300"/></StgValue>
</operation>

<operation id="6230" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6280" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl218 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1300, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl218"/></StgValue>
</operation>

<operation id="6231" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6281" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl225_cast = zext i9 %p_shl218 to i10

]]></Node>
<StgValue><ssdm name="p_shl225_cast"/></StgValue>
</operation>

<operation id="6232" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6282" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl219 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1300, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl219"/></StgValue>
</operation>

<operation id="6233" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6283" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl226_cast1 = zext i7 %p_shl219 to i8

]]></Node>
<StgValue><ssdm name="p_shl226_cast1"/></StgValue>
</operation>

<operation id="6234" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6284" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl226_cast = zext i7 %p_shl219 to i10

]]></Node>
<StgValue><ssdm name="p_shl226_cast"/></StgValue>
</operation>

<operation id="6235" st_id="579" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6285" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_761 = sub i10 %p_shl225_cast, %p_shl226_cast

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="6236" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6286" bw="12" op_0_bw="10">
<![CDATA[
:7  %tmp_974_cast = sext i10 %tmp_761 to i12

]]></Node>
<StgValue><ssdm name="tmp_974_cast"/></StgValue>
</operation>

<operation id="6237" st_id="579" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp69 = add i12 -904, %tmp_974_cast

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="6238" st_id="579" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_762 = add i12 %tmp69, %co158_cast

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="6239" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6299" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %tmp_1305 = shl i5 %i162, 1

]]></Node>
<StgValue><ssdm name="tmp_1305"/></StgValue>
</operation>

<operation id="6240" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6300" bw="8" op_0_bw="5">
<![CDATA[
:21  %p_shl227_cast = zext i5 %tmp_1305 to i8

]]></Node>
<StgValue><ssdm name="p_shl227_cast"/></StgValue>
</operation>

<operation id="6241" st_id="579" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_763 = sub i8 %p_shl226_cast1, %p_shl227_cast

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="6242" st_id="579" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_764 = add i8 %tmp_763, %tmp_954_cast

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="6243" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6303" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:24  %tmp_1306 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_764, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1306"/></StgValue>
</operation>

<operation id="6244" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6304" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:25  %tmp_1307 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_764, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1307"/></StgValue>
</operation>

<operation id="6245" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6305" bw="15" op_0_bw="13">
<![CDATA[
:26  %p_shl464_cast = sext i13 %tmp_1307 to i15

]]></Node>
<StgValue><ssdm name="p_shl464_cast"/></StgValue>
</operation>

<operation id="6246" st_id="579" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6306" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1308 = sub i15 %tmp_1306, %p_shl464_cast

]]></Node>
<StgValue><ssdm name="tmp_1308"/></StgValue>
</operation>

<operation id="6247" st_id="579" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp><literal name="exitcond61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6307" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_1309 = add i15 %tmp_753_cast, %tmp_1308

]]></Node>
<StgValue><ssdm name="tmp_1309"/></StgValue>
</operation>

<operation id="6248" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1794">
<or_exp><and_exp><literal name="exitcond61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6313" bw="0" op_0_bw="0">
<![CDATA[
.preheader425.loopexit:0  br label %.preheader425

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="6249" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6289" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:10  %tmp_1301 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_762, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1301"/></StgValue>
</operation>

<operation id="6250" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6290" bw="18" op_0_bw="17">
<![CDATA[
:11  %p_shl465_cast = zext i17 %tmp_1301 to i18

]]></Node>
<StgValue><ssdm name="p_shl465_cast"/></StgValue>
</operation>

<operation id="6251" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6291" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:12  %tmp_1302 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_762, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1302"/></StgValue>
</operation>

<operation id="6252" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6292" bw="18" op_0_bw="15">
<![CDATA[
:13  %p_shl466_cast = zext i15 %tmp_1302 to i18

]]></Node>
<StgValue><ssdm name="p_shl466_cast"/></StgValue>
</operation>

<operation id="6253" st_id="580" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6293" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_1303 = sub i18 %p_shl465_cast, %p_shl466_cast

]]></Node>
<StgValue><ssdm name="tmp_1303"/></StgValue>
</operation>

<operation id="6254" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6294" bw="19" op_0_bw="18">
<![CDATA[
:15  %tmp_1832_cast = sext i18 %tmp_1303 to i19

]]></Node>
<StgValue><ssdm name="tmp_1832_cast"/></StgValue>
</operation>

<operation id="6255" st_id="580" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6295" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:16  %tmp_1304 = add i19 %tmp_750_cast, %tmp_1832_cast

]]></Node>
<StgValue><ssdm name="tmp_1304"/></StgValue>
</operation>

<operation id="6256" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6296" bw="64" op_0_bw="19">
<![CDATA[
:17  %tmp_1833_cast = sext i19 %tmp_1304 to i64

]]></Node>
<StgValue><ssdm name="tmp_1833_cast"/></StgValue>
</operation>

<operation id="6257" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6297" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %shuffle_conv_1x1_add_31 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1833_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_31"/></StgValue>
</operation>

<operation id="6258" st_id="580" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6298" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_31 = load float* %shuffle_conv_1x1_add_31, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_31"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="6259" st_id="581" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6298" bw="32" op_0_bw="18">
<![CDATA[
:19  %shuffle_conv_1x1_loa_31 = load float* %shuffle_conv_1x1_add_31, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_31"/></StgValue>
</operation>

<operation id="6260" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6308" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_1840_cast = sext i15 %tmp_1309 to i64

]]></Node>
<StgValue><ssdm name="tmp_1840_cast"/></StgValue>
</operation>

<operation id="6261" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6309" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weights_96_96_1x1_ad_3 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1840_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_3"/></StgValue>
</operation>

<operation id="6262" st_id="581" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6310" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:31  store float %shuffle_conv_1x1_loa_31, float* %weights_96_96_1x1_ad_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6263" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6311" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %.preheader424

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="6264" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6319" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader423:0  %i160 = phi i5 [ %i_161, %.preheader423.loopexit ], [ 0, %.preheader423.preheader ]

]]></Node>
<StgValue><ssdm name="i160"/></StgValue>
</operation>

<operation id="6265" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6320" bw="8" op_0_bw="5">
<![CDATA[
.preheader423:1  %i161_cast = zext i5 %i160 to i8

]]></Node>
<StgValue><ssdm name="i161_cast"/></StgValue>
</operation>

<operation id="6266" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6321" bw="12" op_0_bw="5">
<![CDATA[
.preheader423:2  %i161_cast1 = zext i5 %i160 to i12

]]></Node>
<StgValue><ssdm name="i161_cast1"/></StgValue>
</operation>

<operation id="6267" st_id="582" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6322" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader423:3  %exitcond60 = icmp eq i5 %i160, -8

]]></Node>
<StgValue><ssdm name="exitcond60"/></StgValue>
</operation>

<operation id="6268" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6323" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader423:4  %empty_580 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="6269" st_id="582" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6324" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader423:5  %i_161 = add i5 %i160, 1

]]></Node>
<StgValue><ssdm name="i_161"/></StgValue>
</operation>

<operation id="6270" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader423:6  br i1 %exitcond60, label %183, label %.preheader422.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6271" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1799">
<or_exp><and_exp><literal name="exitcond60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6327" bw="0" op_0_bw="0">
<![CDATA[
.preheader422.preheader:0  br label %.preheader422

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6272" st_id="582" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1801">
<or_exp><and_exp><literal name="exitcond60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6356" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="6273" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6329" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader422:0  %k59 = phi i3 [ %k_60, %182 ], [ 0, %.preheader422.preheader ]

]]></Node>
<StgValue><ssdm name="k59"/></StgValue>
</operation>

<operation id="6274" st_id="583" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6330" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader422:1  %exitcond59 = icmp eq i3 %k59, -4

]]></Node>
<StgValue><ssdm name="exitcond59"/></StgValue>
</operation>

<operation id="6275" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6331" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader422:2  %empty_581 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="6276" st_id="583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6332" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader422:3  %k_60 = add i3 %k59, 1

]]></Node>
<StgValue><ssdm name="k_60"/></StgValue>
</operation>

<operation id="6277" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader422:4  br i1 %exitcond59, label %.preheader423.loopexit, label %182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6278" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1804">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6335" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1299 = trunc i3 %k59 to i2

]]></Node>
<StgValue><ssdm name="tmp_1299"/></StgValue>
</operation>

<operation id="6279" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1804">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6336" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl216 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1299, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl216"/></StgValue>
</operation>

<operation id="6280" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1804">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6337" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl223_cast = zext i7 %p_shl216 to i8

]]></Node>
<StgValue><ssdm name="p_shl223_cast"/></StgValue>
</operation>

<operation id="6281" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1804">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6338" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl217 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1299, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl217"/></StgValue>
</operation>

<operation id="6282" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1804">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6339" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl224_cast = zext i5 %p_shl217 to i8

]]></Node>
<StgValue><ssdm name="p_shl224_cast"/></StgValue>
</operation>

<operation id="6283" st_id="583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1804">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_756 = sub i8 %p_shl223_cast, %p_shl224_cast

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="6284" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1804">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6341" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_963_cast = sext i8 %tmp_756 to i12

]]></Node>
<StgValue><ssdm name="tmp_963_cast"/></StgValue>
</operation>

<operation id="6285" st_id="583" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1804">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp70 = add i12 -1864, %tmp_963_cast

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="6286" st_id="583" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1804">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_757 = add i12 %i161_cast1, %tmp70

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="6287" st_id="583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1804">
<or_exp><and_exp><literal name="exitcond59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_759 = add i8 %tmp_756, %i161_cast

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="6288" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1806">
<or_exp><and_exp><literal name="exitcond59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6354" bw="0" op_0_bw="0">
<![CDATA[
.preheader423.loopexit:0  br label %.preheader423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="6289" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6344" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_758 = zext i12 %tmp_757 to i64

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="6290" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6345" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_51 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_758

]]></Node>
<StgValue><ssdm name="bias_addr_51"/></StgValue>
</operation>

<operation id="6291" st_id="584" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6346" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_51 = load float* %bias_addr_51, align 4

]]></Node>
<StgValue><ssdm name="bias_load_51"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="6292" st_id="585" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6346" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_51 = load float* %bias_addr_51, align 4

]]></Node>
<StgValue><ssdm name="bias_load_51"/></StgValue>
</operation>

<operation id="6293" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6348" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_967_cast = sext i8 %tmp_759 to i32

]]></Node>
<StgValue><ssdm name="tmp_967_cast"/></StgValue>
</operation>

<operation id="6294" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6349" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_760 = zext i32 %tmp_967_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="6295" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6350" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_5 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_760

]]></Node>
<StgValue><ssdm name="bias_96_addr_5"/></StgValue>
</operation>

<operation id="6296" st_id="585" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6351" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_51, float* %bias_96_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6297" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6352" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader422

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="6298" st_id="586" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6356" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6299" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6357" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit679

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="6300" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6359" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit679:0  %co160 = phi i5 [ 0, %183 ], [ %co_161, %.loopexit679.loopexit ]

]]></Node>
<StgValue><ssdm name="co160"/></StgValue>
</operation>

<operation id="6301" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6360" bw="8" op_0_bw="5">
<![CDATA[
.loopexit679:1  %co161_cast = zext i5 %co160 to i8

]]></Node>
<StgValue><ssdm name="co161_cast"/></StgValue>
</operation>

<operation id="6302" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6361" bw="10" op_0_bw="5">
<![CDATA[
.loopexit679:2  %co161_cast1 = zext i5 %co160 to i10

]]></Node>
<StgValue><ssdm name="co161_cast1"/></StgValue>
</operation>

<operation id="6303" st_id="587" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6362" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit679:3  %exitcond58 = icmp eq i5 %co160, -8

]]></Node>
<StgValue><ssdm name="exitcond58"/></StgValue>
</operation>

<operation id="6304" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6363" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit679:4  %empty_582 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="6305" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6364" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit679:5  %co_161 = add i5 %co160, 1

]]></Node>
<StgValue><ssdm name="co_161"/></StgValue>
</operation>

<operation id="6306" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit679:6  br i1 %exitcond58, label %.preheader418.preheader, label %.preheader421.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6307" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1812">
<or_exp><and_exp><literal name="exitcond58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6367" bw="0" op_0_bw="0">
<![CDATA[
.preheader421.preheader:0  br label %.preheader421

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6308" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1814">
<or_exp><and_exp><literal name="exitcond58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6441" bw="0" op_0_bw="0">
<![CDATA[
.preheader418.preheader:0  br label %.preheader418

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="6309" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6369" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader421:0  %w101 = phi i2 [ %w_102, %.preheader421.loopexit ], [ 0, %.preheader421.preheader ]

]]></Node>
<StgValue><ssdm name="w101"/></StgValue>
</operation>

<operation id="6310" st_id="588" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6370" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader421:1  %exitcond57 = icmp eq i2 %w101, -1

]]></Node>
<StgValue><ssdm name="exitcond57"/></StgValue>
</operation>

<operation id="6311" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6371" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader421:2  %empty_583 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="6312" st_id="588" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6372" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader421:3  %w_102 = add i2 %w101, 1

]]></Node>
<StgValue><ssdm name="w_102"/></StgValue>
</operation>

<operation id="6313" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6373" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader421:4  br i1 %exitcond57, label %.loopexit679.loopexit, label %.preheader420.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6314" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1817">
<or_exp><and_exp><literal name="exitcond57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6375" bw="36" op_0_bw="2">
<![CDATA[
.preheader420.preheader:0  %tmp_765_cast = zext i2 %w101 to i36

]]></Node>
<StgValue><ssdm name="tmp_765_cast"/></StgValue>
</operation>

<operation id="6315" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1817">
<or_exp><and_exp><literal name="exitcond57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6376" bw="13" op_0_bw="2">
<![CDATA[
.preheader420.preheader:1  %tmp_765_cast1 = zext i2 %w101 to i13

]]></Node>
<StgValue><ssdm name="tmp_765_cast1"/></StgValue>
</operation>

<operation id="6316" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1817">
<or_exp><and_exp><literal name="exitcond57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6377" bw="0" op_0_bw="0">
<![CDATA[
.preheader420.preheader:2  br label %.preheader420

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6317" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1819">
<or_exp><and_exp><literal name="exitcond57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6439" bw="0" op_0_bw="0">
<![CDATA[
.loopexit679.loopexit:0  br label %.loopexit679

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="6318" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6379" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader420:0  %h101 = phi i2 [ 0, %.preheader420.preheader ], [ %h_102, %.preheader420.loopexit ]

]]></Node>
<StgValue><ssdm name="h101"/></StgValue>
</operation>

<operation id="6319" st_id="589" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6380" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader420:1  %exitcond56 = icmp eq i2 %h101, -1

]]></Node>
<StgValue><ssdm name="exitcond56"/></StgValue>
</operation>

<operation id="6320" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6381" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader420:2  %empty_584 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="6321" st_id="589" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6382" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader420:3  %h_102 = add i2 %h101, 1

]]></Node>
<StgValue><ssdm name="h_102"/></StgValue>
</operation>

<operation id="6322" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader420:4  br i1 %exitcond56, label %.preheader421.loopexit, label %.preheader419.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6323" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1822">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6385" bw="11" op_0_bw="2">
<![CDATA[
.preheader419.preheader:0  %tmp_772_cast1 = zext i2 %h101 to i11

]]></Node>
<StgValue><ssdm name="tmp_772_cast1"/></StgValue>
</operation>

<operation id="6324" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1822">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6386" bw="15" op_0_bw="2">
<![CDATA[
.preheader419.preheader:1  %tmp_772_cast = zext i2 %h101 to i15

]]></Node>
<StgValue><ssdm name="tmp_772_cast"/></StgValue>
</operation>

<operation id="6325" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1822">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6387" bw="0" op_0_bw="0">
<![CDATA[
.preheader419.preheader:2  br label %.preheader419

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6326" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1824">
<or_exp><and_exp><literal name="exitcond56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6437" bw="0" op_0_bw="0">
<![CDATA[
.preheader421.loopexit:0  br label %.preheader421

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="6327" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6389" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader419:0  %i168 = phi i3 [ %i_169, %184 ], [ 0, %.preheader419.preheader ]

]]></Node>
<StgValue><ssdm name="i168"/></StgValue>
</operation>

<operation id="6328" st_id="590" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6390" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader419:1  %exitcond55 = icmp eq i3 %i168, -4

]]></Node>
<StgValue><ssdm name="exitcond55"/></StgValue>
</operation>

<operation id="6329" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6391" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader419:2  %empty_585 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="6330" st_id="590" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6392" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader419:3  %i_169 = add i3 %i168, 1

]]></Node>
<StgValue><ssdm name="i_169"/></StgValue>
</operation>

<operation id="6331" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader419:4  br i1 %exitcond55, label %.preheader420.loopexit, label %184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6332" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1827">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6395" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1313 = trunc i3 %i168 to i2

]]></Node>
<StgValue><ssdm name="tmp_1313"/></StgValue>
</operation>

<operation id="6333" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1827">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6396" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl223 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1313, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl223"/></StgValue>
</operation>

<operation id="6334" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1827">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6397" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl234_cast = zext i7 %p_shl223 to i8

]]></Node>
<StgValue><ssdm name="p_shl234_cast"/></StgValue>
</operation>

<operation id="6335" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1827">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6398" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl224 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1313, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl224"/></StgValue>
</operation>

<operation id="6336" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1827">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6399" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl235_cast = zext i5 %p_shl224 to i8

]]></Node>
<StgValue><ssdm name="p_shl235_cast"/></StgValue>
</operation>

<operation id="6337" st_id="590" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1827">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_776 = sub i8 %p_shl234_cast, %p_shl235_cast

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="6338" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1827">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6401" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_1000_cast = sext i8 %tmp_776 to i10

]]></Node>
<StgValue><ssdm name="tmp_1000_cast"/></StgValue>
</operation>

<operation id="6339" st_id="590" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1827">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6402" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp71 = add i10 -232, %tmp_1000_cast

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="6340" st_id="590" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1827">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6403" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_777 = add i10 %co161_cast1, %tmp71

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="6341" st_id="590" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1827">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_780 = add i8 %tmp_776, %co161_cast

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="6342" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1829">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6435" bw="0" op_0_bw="0">
<![CDATA[
.preheader420.loopexit:0  br label %.preheader420

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="6343" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6404" bw="13" op_0_bw="10">
<![CDATA[
:9  %tmp_779_cast = zext i10 %tmp_777 to i13

]]></Node>
<StgValue><ssdm name="tmp_779_cast"/></StgValue>
</operation>

<operation id="6344" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6405" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:10  %tmp_1314 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_777, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1314"/></StgValue>
</operation>

<operation id="6345" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6406" bw="13" op_0_bw="12">
<![CDATA[
:11  %p_shl470_cast = zext i12 %tmp_1314 to i13

]]></Node>
<StgValue><ssdm name="p_shl470_cast"/></StgValue>
</operation>

<operation id="6346" st_id="591" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6407" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %tmp_1315 = sub i13 %p_shl470_cast, %tmp_779_cast

]]></Node>
<StgValue><ssdm name="tmp_1315"/></StgValue>
</operation>

<operation id="6347" st_id="591" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6408" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13  %tmp_1316 = add i13 %tmp_1315, %tmp_765_cast1

]]></Node>
<StgValue><ssdm name="tmp_1316"/></StgValue>
</operation>

<operation id="6348" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6409" bw="15" op_0_bw="13">
<![CDATA[
:14  %tmp_1849_cast = sext i13 %tmp_1316 to i15

]]></Node>
<StgValue><ssdm name="tmp_1849_cast"/></StgValue>
</operation>

<operation id="6349" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6410" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:15  %p_shl469_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1316, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl469_cast"/></StgValue>
</operation>

<operation id="6350" st_id="591" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6411" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_1317 = sub i15 %p_shl469_cast, %tmp_1849_cast

]]></Node>
<StgValue><ssdm name="tmp_1317"/></StgValue>
</operation>

<operation id="6351" st_id="591" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6412" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1318 = add i15 %tmp_1317, %tmp_772_cast

]]></Node>
<StgValue><ssdm name="tmp_1318"/></StgValue>
</operation>

<operation id="6352" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6417" bw="32" op_0_bw="8">
<![CDATA[
:22  %tmp_1004_cast = sext i8 %tmp_780 to i32

]]></Node>
<StgValue><ssdm name="tmp_1004_cast"/></StgValue>
</operation>

<operation id="6353" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6418" bw="35" op_0_bw="32">
<![CDATA[
:23  %tmp_782_cast = zext i32 %tmp_1004_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_782_cast"/></StgValue>
</operation>

<operation id="6354" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6419" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:24  %tmp_1319 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_780, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1319"/></StgValue>
</operation>

<operation id="6355" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6420" bw="34" op_0_bw="10">
<![CDATA[
:25  %tmp_1320 = sext i10 %tmp_1319 to i34

]]></Node>
<StgValue><ssdm name="tmp_1320"/></StgValue>
</operation>

<operation id="6356" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6421" bw="35" op_0_bw="34">
<![CDATA[
:26  %p_shl468_cast = zext i34 %tmp_1320 to i35

]]></Node>
<StgValue><ssdm name="p_shl468_cast"/></StgValue>
</operation>

<operation id="6357" st_id="591" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6422" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:27  %tmp_1321 = sub i35 %p_shl468_cast, %tmp_782_cast

]]></Node>
<StgValue><ssdm name="tmp_1321"/></StgValue>
</operation>

<operation id="6358" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6423" bw="36" op_0_bw="35">
<![CDATA[
:28  %tmp_1855_cast = sext i35 %tmp_1321 to i36

]]></Node>
<StgValue><ssdm name="tmp_1855_cast"/></StgValue>
</operation>

<operation id="6359" st_id="591" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6424" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:29  %tmp_1322 = add i36 %tmp_1855_cast, %tmp_765_cast

]]></Node>
<StgValue><ssdm name="tmp_1322"/></StgValue>
</operation>

<operation id="6360" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6425" bw="11" op_0_bw="36">
<![CDATA[
:30  %tmp_1323 = trunc i36 %tmp_1322 to i11

]]></Node>
<StgValue><ssdm name="tmp_1323"/></StgValue>
</operation>

<operation id="6361" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6426" bw="9" op_0_bw="36">
<![CDATA[
:31  %tmp_1324 = trunc i36 %tmp_1322 to i9

]]></Node>
<StgValue><ssdm name="tmp_1324"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="6362" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6413" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_1852_cast = zext i15 %tmp_1318 to i64

]]></Node>
<StgValue><ssdm name="tmp_1852_cast"/></StgValue>
</operation>

<operation id="6363" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6414" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_3x3_add_17 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1852_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_17"/></StgValue>
</operation>

<operation id="6364" st_id="592" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6415" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_17 = load float* %shuffle_conv_3x3_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_17"/></StgValue>
</operation>

<operation id="6365" st_id="592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6427" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:32  %p_shl467_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1324, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl467_cast"/></StgValue>
</operation>

<operation id="6366" st_id="592" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_1325 = sub i11 %p_shl467_cast, %tmp_1323

]]></Node>
<StgValue><ssdm name="tmp_1325"/></StgValue>
</operation>

<operation id="6367" st_id="592" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6429" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %tmp_1326 = add i11 %tmp_1325, %tmp_772_cast1

]]></Node>
<StgValue><ssdm name="tmp_1326"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="6368" st_id="593" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6415" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_17 = load float* %shuffle_conv_3x3_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_17"/></StgValue>
</operation>

<operation id="6369" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6430" bw="64" op_0_bw="11">
<![CDATA[
:35  %tmp_1859_cast = zext i11 %tmp_1326 to i64

]]></Node>
<StgValue><ssdm name="tmp_1859_cast"/></StgValue>
</operation>

<operation id="6370" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6431" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_96_1_3x3_add_2 = getelementptr [864 x float]* @weights_96_1_3x3, i64 0, i64 %tmp_1859_cast

]]></Node>
<StgValue><ssdm name="weights_96_1_3x3_add_2"/></StgValue>
</operation>

<operation id="6371" st_id="593" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6432" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:37  store float %shuffle_conv_3x3_loa_17, float* %weights_96_1_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6372" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6433" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader419

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="6373" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6443" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader418:0  %i164 = phi i5 [ %i_165, %.preheader418.loopexit ], [ 0, %.preheader418.preheader ]

]]></Node>
<StgValue><ssdm name="i164"/></StgValue>
</operation>

<operation id="6374" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6444" bw="8" op_0_bw="5">
<![CDATA[
.preheader418:1  %i165_cast = zext i5 %i164 to i8

]]></Node>
<StgValue><ssdm name="i165_cast"/></StgValue>
</operation>

<operation id="6375" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6445" bw="12" op_0_bw="5">
<![CDATA[
.preheader418:2  %i165_cast1 = zext i5 %i164 to i12

]]></Node>
<StgValue><ssdm name="i165_cast1"/></StgValue>
</operation>

<operation id="6376" st_id="594" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6446" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader418:3  %exitcond54 = icmp eq i5 %i164, -8

]]></Node>
<StgValue><ssdm name="exitcond54"/></StgValue>
</operation>

<operation id="6377" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6447" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader418:4  %empty_586 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="6378" st_id="594" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6448" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader418:5  %i_165 = add i5 %i164, 1

]]></Node>
<StgValue><ssdm name="i_165"/></StgValue>
</operation>

<operation id="6379" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader418:6  br i1 %exitcond54, label %186, label %.preheader417.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6380" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1835">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6451" bw="0" op_0_bw="0">
<![CDATA[
.preheader417.preheader:0  br label %.preheader417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6381" st_id="594" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1837">
<or_exp><and_exp><literal name="exitcond54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([1536 x float]* @buffer1_1_96_4x4, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [1536 x float]* @buffer0_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="6382" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6453" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader417:0  %k61 = phi i3 [ %k_62, %185 ], [ 0, %.preheader417.preheader ]

]]></Node>
<StgValue><ssdm name="k61"/></StgValue>
</operation>

<operation id="6383" st_id="595" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6454" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader417:1  %exitcond53 = icmp eq i3 %k61, -4

]]></Node>
<StgValue><ssdm name="exitcond53"/></StgValue>
</operation>

<operation id="6384" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6455" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader417:2  %empty_587 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="6385" st_id="595" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6456" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader417:3  %k_62 = add i3 %k61, 1

]]></Node>
<StgValue><ssdm name="k_62"/></StgValue>
</operation>

<operation id="6386" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader417:4  br i1 %exitcond53, label %.preheader418.loopexit, label %185

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6387" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6459" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1312 = trunc i3 %k61 to i2

]]></Node>
<StgValue><ssdm name="tmp_1312"/></StgValue>
</operation>

<operation id="6388" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6460" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl221 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1312, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl221"/></StgValue>
</operation>

<operation id="6389" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6461" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl228_cast = zext i7 %p_shl221 to i8

]]></Node>
<StgValue><ssdm name="p_shl228_cast"/></StgValue>
</operation>

<operation id="6390" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6462" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl222 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1312, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl222"/></StgValue>
</operation>

<operation id="6391" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6463" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl229_cast = zext i5 %p_shl222 to i8

]]></Node>
<StgValue><ssdm name="p_shl229_cast"/></StgValue>
</operation>

<operation id="6392" st_id="595" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6464" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_767 = sub i8 %p_shl228_cast, %p_shl229_cast

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="6393" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6465" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_981_cast = sext i8 %tmp_767 to i12

]]></Node>
<StgValue><ssdm name="tmp_981_cast"/></StgValue>
</operation>

<operation id="6394" st_id="595" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6466" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp72 = add i12 -1768, %tmp_981_cast

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="6395" st_id="595" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_768 = add i12 %i165_cast1, %tmp72

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="6396" st_id="595" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1840">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6471" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_770 = add i8 %tmp_767, %i165_cast

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="6397" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1842">
<or_exp><and_exp><literal name="exitcond53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6478" bw="0" op_0_bw="0">
<![CDATA[
.preheader418.loopexit:0  br label %.preheader418

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="6398" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6468" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_769 = zext i12 %tmp_768 to i64

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="6399" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6469" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_52 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_769

]]></Node>
<StgValue><ssdm name="bias_addr_52"/></StgValue>
</operation>

<operation id="6400" st_id="596" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6470" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_52 = load float* %bias_addr_52, align 4

]]></Node>
<StgValue><ssdm name="bias_load_52"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="6401" st_id="597" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6470" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_52 = load float* %bias_addr_52, align 4

]]></Node>
<StgValue><ssdm name="bias_load_52"/></StgValue>
</operation>

<operation id="6402" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6472" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_985_cast = sext i8 %tmp_770 to i32

]]></Node>
<StgValue><ssdm name="tmp_985_cast"/></StgValue>
</operation>

<operation id="6403" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6473" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_771 = zext i32 %tmp_985_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="6404" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6474" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_6 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_771

]]></Node>
<StgValue><ssdm name="bias_96_addr_6"/></StgValue>
</operation>

<operation id="6405" st_id="597" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6475" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_52, float* %bias_96_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6406" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6476" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="6407" st_id="598" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([1536 x float]* @buffer1_1_96_4x4, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [1536 x float]* @buffer0_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6408" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6481" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit678

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="6409" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6483" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit678:0  %co162 = phi i5 [ 0, %186 ], [ %co_163, %.loopexit678.loopexit ]

]]></Node>
<StgValue><ssdm name="co162"/></StgValue>
</operation>

<operation id="6410" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6484" bw="11" op_0_bw="5">
<![CDATA[
.loopexit678:1  %co163_cast188_cast = zext i5 %co162 to i11

]]></Node>
<StgValue><ssdm name="co163_cast188_cast"/></StgValue>
</operation>

<operation id="6411" st_id="599" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6485" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit678:2  %exitcond52 = icmp eq i5 %co162, -8

]]></Node>
<StgValue><ssdm name="exitcond52"/></StgValue>
</operation>

<operation id="6412" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6486" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit678:3  %empty_588 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="6413" st_id="599" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6487" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit678:4  %co_163 = add i5 %co162, 1

]]></Node>
<StgValue><ssdm name="co_163"/></StgValue>
</operation>

<operation id="6414" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit678:5  br i1 %exitcond52, label %.preheader414.preheader, label %.preheader416.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6415" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6490" bw="2" op_0_bw="5">
<![CDATA[
.preheader416.preheader:0  %tmp_1310 = trunc i5 %co162 to i2

]]></Node>
<StgValue><ssdm name="tmp_1310"/></StgValue>
</operation>

<operation id="6416" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6491" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader416.preheader:1  %p_shl220 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1310, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl220"/></StgValue>
</operation>

<operation id="6417" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6492" bw="8" op_0_bw="7">
<![CDATA[
.preheader416.preheader:2  %p_shl230_cast = zext i7 %p_shl220 to i8

]]></Node>
<StgValue><ssdm name="p_shl230_cast"/></StgValue>
</operation>

<operation id="6418" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6493" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader416.preheader:3  %tmp_1311 = shl i5 %co162, 3

]]></Node>
<StgValue><ssdm name="tmp_1311"/></StgValue>
</operation>

<operation id="6419" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6494" bw="8" op_0_bw="5">
<![CDATA[
.preheader416.preheader:4  %p_shl231_cast = zext i5 %tmp_1311 to i8

]]></Node>
<StgValue><ssdm name="p_shl231_cast"/></StgValue>
</operation>

<operation id="6420" st_id="599" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6495" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader416.preheader:5  %tmp_766 = sub i8 %p_shl230_cast, %p_shl231_cast

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="6421" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6496" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader416.preheader:6  %p_lshr_f23_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co162, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f23_cast"/></StgValue>
</operation>

<operation id="6422" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6497" bw="8" op_0_bw="3">
<![CDATA[
.preheader416.preheader:7  %tmp_989_cast = zext i3 %p_lshr_f23_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_989_cast"/></StgValue>
</operation>

<operation id="6423" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1848">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6498" bw="0" op_0_bw="0">
<![CDATA[
.preheader416.preheader:8  br label %.preheader416

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6424" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1850">
<or_exp><and_exp><literal name="exitcond52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6558" bw="0" op_0_bw="0">
<![CDATA[
.preheader414.preheader:0  br label %.preheader414

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="6425" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6500" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader416:0  %ci72 = phi i5 [ 0, %.preheader416.preheader ], [ %ci_73, %.preheader416.loopexit ]

]]></Node>
<StgValue><ssdm name="ci72"/></StgValue>
</operation>

<operation id="6426" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6501" bw="8" op_0_bw="5">
<![CDATA[
.preheader416:1  %ci72_cast = zext i5 %ci72 to i8

]]></Node>
<StgValue><ssdm name="ci72_cast"/></StgValue>
</operation>

<operation id="6427" st_id="600" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6502" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader416:2  %exitcond51 = icmp eq i5 %ci72, -8

]]></Node>
<StgValue><ssdm name="exitcond51"/></StgValue>
</operation>

<operation id="6428" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6503" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader416:3  %empty_589 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="6429" st_id="600" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6504" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader416:4  %ci_73 = add i5 %ci72, 1

]]></Node>
<StgValue><ssdm name="ci_73"/></StgValue>
</operation>

<operation id="6430" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader416:5  br i1 %exitcond51, label %.loopexit678.loopexit, label %.preheader415.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6431" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1853">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6507" bw="19" op_0_bw="5">
<![CDATA[
.preheader415.preheader:0  %tmp_773_cast = zext i5 %ci72 to i19

]]></Node>
<StgValue><ssdm name="tmp_773_cast"/></StgValue>
</operation>

<operation id="6432" st_id="600" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1853">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader415.preheader:1  %tmp_774 = add i8 %tmp_766, %ci72_cast

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="6433" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1853">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6509" bw="15" op_0_bw="8">
<![CDATA[
.preheader415.preheader:2  %tmp_775_cast = sext i8 %tmp_774 to i15

]]></Node>
<StgValue><ssdm name="tmp_775_cast"/></StgValue>
</operation>

<operation id="6434" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1853">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6510" bw="0" op_0_bw="0">
<![CDATA[
.preheader415.preheader:3  br label %.preheader415

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6435" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1855">
<or_exp><and_exp><literal name="exitcond51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6556" bw="0" op_0_bw="0">
<![CDATA[
.loopexit678.loopexit:0  br label %.loopexit678

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="6436" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6512" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader415:0  %i170 = phi i5 [ %i_171, %187 ], [ 0, %.preheader415.preheader ]

]]></Node>
<StgValue><ssdm name="i170"/></StgValue>
</operation>

<operation id="6437" st_id="601" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6513" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader415:1  %exitcond50 = icmp eq i5 %i170, -16

]]></Node>
<StgValue><ssdm name="exitcond50"/></StgValue>
</operation>

<operation id="6438" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6514" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader415:2  %empty_590 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="6439" st_id="601" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6515" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader415:3  %i_171 = add i5 %i170, 1

]]></Node>
<StgValue><ssdm name="i_171"/></StgValue>
</operation>

<operation id="6440" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader415:4  br i1 %exitcond50, label %.preheader416.loopexit, label %187

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6441" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6518" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1329 = trunc i5 %i170 to i4

]]></Node>
<StgValue><ssdm name="tmp_1329"/></StgValue>
</operation>

<operation id="6442" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6519" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl227 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1329, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl227"/></StgValue>
</operation>

<operation id="6443" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6520" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl236_cast = zext i9 %p_shl227 to i10

]]></Node>
<StgValue><ssdm name="p_shl236_cast"/></StgValue>
</operation>

<operation id="6444" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6521" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl228 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1329, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl228"/></StgValue>
</operation>

<operation id="6445" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6522" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl237_cast1 = zext i7 %p_shl228 to i8

]]></Node>
<StgValue><ssdm name="p_shl237_cast1"/></StgValue>
</operation>

<operation id="6446" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6523" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl237_cast = zext i7 %p_shl228 to i10

]]></Node>
<StgValue><ssdm name="p_shl237_cast"/></StgValue>
</operation>

<operation id="6447" st_id="601" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6524" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_788 = sub i10 %p_shl236_cast, %p_shl237_cast

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="6448" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6525" bw="11" op_0_bw="10">
<![CDATA[
:7  %tmp_1007_cast_cast = sext i10 %tmp_788 to i11

]]></Node>
<StgValue><ssdm name="tmp_1007_cast_cast"/></StgValue>
</operation>

<operation id="6449" st_id="601" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6526" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp73 = add i11 -520, %tmp_1007_cast_cast

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="6450" st_id="601" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6527" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %tmp_789 = add i11 %tmp73, %co163_cast188_cast

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="6451" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6540" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:22  %tmp_1336 = shl i5 %i170, 1

]]></Node>
<StgValue><ssdm name="tmp_1336"/></StgValue>
</operation>

<operation id="6452" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6541" bw="8" op_0_bw="5">
<![CDATA[
:23  %p_shl238_cast = zext i5 %tmp_1336 to i8

]]></Node>
<StgValue><ssdm name="p_shl238_cast"/></StgValue>
</operation>

<operation id="6453" st_id="601" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %tmp_790 = sub i8 %p_shl237_cast1, %p_shl238_cast

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="6454" st_id="601" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %tmp_791 = add i8 %tmp_790, %tmp_989_cast

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="6455" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6544" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:26  %tmp_1337 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_791, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1337"/></StgValue>
</operation>

<operation id="6456" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6545" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:27  %tmp_1338 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_791, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1338"/></StgValue>
</operation>

<operation id="6457" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6546" bw="15" op_0_bw="13">
<![CDATA[
:28  %p_shl472_cast = sext i13 %tmp_1338 to i15

]]></Node>
<StgValue><ssdm name="p_shl472_cast"/></StgValue>
</operation>

<operation id="6458" st_id="601" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6547" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:29  %tmp_1339 = sub i15 %tmp_1337, %p_shl472_cast

]]></Node>
<StgValue><ssdm name="tmp_1339"/></StgValue>
</operation>

<operation id="6459" st_id="601" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1858">
<or_exp><and_exp><literal name="exitcond50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6548" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:30  %tmp_1340 = add i15 %tmp_775_cast, %tmp_1339

]]></Node>
<StgValue><ssdm name="tmp_1340"/></StgValue>
</operation>

<operation id="6460" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1860">
<or_exp><and_exp><literal name="exitcond50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6554" bw="0" op_0_bw="0">
<![CDATA[
.preheader416.loopexit:0  br label %.preheader416

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="6461" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6528" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:10  %tmp_1330 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_789, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1330"/></StgValue>
</operation>

<operation id="6462" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6529" bw="17" op_0_bw="16">
<![CDATA[
:11  %tmp_1331 = sext i16 %tmp_1330 to i17

]]></Node>
<StgValue><ssdm name="tmp_1331"/></StgValue>
</operation>

<operation id="6463" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6530" bw="18" op_0_bw="17">
<![CDATA[
:12  %p_shl473_cast = zext i17 %tmp_1331 to i18

]]></Node>
<StgValue><ssdm name="p_shl473_cast"/></StgValue>
</operation>

<operation id="6464" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6531" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:13  %tmp_1332 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_789, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1332"/></StgValue>
</operation>

<operation id="6465" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6532" bw="15" op_0_bw="14">
<![CDATA[
:14  %tmp_1333 = sext i14 %tmp_1332 to i15

]]></Node>
<StgValue><ssdm name="tmp_1333"/></StgValue>
</operation>

<operation id="6466" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6533" bw="18" op_0_bw="15">
<![CDATA[
:15  %p_shl474_cast = zext i15 %tmp_1333 to i18

]]></Node>
<StgValue><ssdm name="p_shl474_cast"/></StgValue>
</operation>

<operation id="6467" st_id="602" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6534" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:16  %tmp_1334 = sub i18 %p_shl473_cast, %p_shl474_cast

]]></Node>
<StgValue><ssdm name="tmp_1334"/></StgValue>
</operation>

<operation id="6468" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6535" bw="19" op_0_bw="18">
<![CDATA[
:17  %tmp_1870_cast = sext i18 %tmp_1334 to i19

]]></Node>
<StgValue><ssdm name="tmp_1870_cast"/></StgValue>
</operation>

<operation id="6469" st_id="602" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6536" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:18  %tmp_1335 = add i19 %tmp_773_cast, %tmp_1870_cast

]]></Node>
<StgValue><ssdm name="tmp_1335"/></StgValue>
</operation>

<operation id="6470" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6537" bw="64" op_0_bw="19">
<![CDATA[
:19  %tmp_1871_cast = sext i19 %tmp_1335 to i64

]]></Node>
<StgValue><ssdm name="tmp_1871_cast"/></StgValue>
</operation>

<operation id="6471" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6538" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_1x1_add_32 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1871_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_32"/></StgValue>
</operation>

<operation id="6472" st_id="602" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6539" bw="32" op_0_bw="18">
<![CDATA[
:21  %shuffle_conv_1x1_loa_32 = load float* %shuffle_conv_1x1_add_32, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_32"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="6473" st_id="603" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6539" bw="32" op_0_bw="18">
<![CDATA[
:21  %shuffle_conv_1x1_loa_32 = load float* %shuffle_conv_1x1_add_32, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_32"/></StgValue>
</operation>

<operation id="6474" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6549" bw="64" op_0_bw="15">
<![CDATA[
:31  %tmp_1878_cast = sext i15 %tmp_1340 to i64

]]></Node>
<StgValue><ssdm name="tmp_1878_cast"/></StgValue>
</operation>

<operation id="6475" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6550" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %weights_96_96_1x1_ad_4 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1878_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_4"/></StgValue>
</operation>

<operation id="6476" st_id="603" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6551" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:33  store float %shuffle_conv_1x1_loa_32, float* %weights_96_96_1x1_ad_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6477" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6552" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %.preheader415

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="6478" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6560" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader414:0  %i166 = phi i5 [ %i_167, %.preheader414.loopexit ], [ 0, %.preheader414.preheader ]

]]></Node>
<StgValue><ssdm name="i166"/></StgValue>
</operation>

<operation id="6479" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6561" bw="8" op_0_bw="5">
<![CDATA[
.preheader414:1  %i167_cast = zext i5 %i166 to i8

]]></Node>
<StgValue><ssdm name="i167_cast"/></StgValue>
</operation>

<operation id="6480" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6562" bw="12" op_0_bw="5">
<![CDATA[
.preheader414:2  %i167_cast1 = zext i5 %i166 to i12

]]></Node>
<StgValue><ssdm name="i167_cast1"/></StgValue>
</operation>

<operation id="6481" st_id="604" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6563" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader414:3  %exitcond49 = icmp eq i5 %i166, -8

]]></Node>
<StgValue><ssdm name="exitcond49"/></StgValue>
</operation>

<operation id="6482" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6564" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader414:4  %empty_591 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_591"/></StgValue>
</operation>

<operation id="6483" st_id="604" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6565" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader414:5  %i_167 = add i5 %i166, 1

]]></Node>
<StgValue><ssdm name="i_167"/></StgValue>
</operation>

<operation id="6484" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader414:6  br i1 %exitcond49, label %189, label %.preheader413.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6485" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1865">
<or_exp><and_exp><literal name="exitcond49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6568" bw="0" op_0_bw="0">
<![CDATA[
.preheader413.preheader:0  br label %.preheader413

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6486" st_id="604" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1867">
<or_exp><and_exp><literal name="exitcond49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="6487" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6570" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader413:0  %k63 = phi i3 [ %k_64, %188 ], [ 0, %.preheader413.preheader ]

]]></Node>
<StgValue><ssdm name="k63"/></StgValue>
</operation>

<operation id="6488" st_id="605" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6571" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader413:1  %exitcond48 = icmp eq i3 %k63, -4

]]></Node>
<StgValue><ssdm name="exitcond48"/></StgValue>
</operation>

<operation id="6489" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6572" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader413:2  %empty_592 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_592"/></StgValue>
</operation>

<operation id="6490" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6573" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader413:3  %k_64 = add i3 %k63, 1

]]></Node>
<StgValue><ssdm name="k_64"/></StgValue>
</operation>

<operation id="6491" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader413:4  br i1 %exitcond48, label %.preheader414.loopexit, label %188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6492" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6576" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1328 = trunc i3 %k63 to i2

]]></Node>
<StgValue><ssdm name="tmp_1328"/></StgValue>
</operation>

<operation id="6493" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6577" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl225 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1328, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl225"/></StgValue>
</operation>

<operation id="6494" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6578" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl232_cast = zext i7 %p_shl225 to i8

]]></Node>
<StgValue><ssdm name="p_shl232_cast"/></StgValue>
</operation>

<operation id="6495" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6579" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl226 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1328, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl226"/></StgValue>
</operation>

<operation id="6496" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6580" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl233_cast = zext i5 %p_shl226 to i8

]]></Node>
<StgValue><ssdm name="p_shl233_cast"/></StgValue>
</operation>

<operation id="6497" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6581" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_783 = sub i8 %p_shl232_cast, %p_shl233_cast

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="6498" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6582" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_991_cast = sext i8 %tmp_783 to i12

]]></Node>
<StgValue><ssdm name="tmp_991_cast"/></StgValue>
</operation>

<operation id="6499" st_id="605" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6583" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp74 = add i12 -1672, %tmp_991_cast

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="6500" st_id="605" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6584" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_784 = add i12 %i167_cast1, %tmp74

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="6501" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="exitcond48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_786 = add i8 %tmp_783, %i167_cast

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="6502" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1872">
<or_exp><and_exp><literal name="exitcond48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6595" bw="0" op_0_bw="0">
<![CDATA[
.preheader414.loopexit:0  br label %.preheader414

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="6503" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6585" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_785 = zext i12 %tmp_784 to i64

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="6504" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6586" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_53 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_785

]]></Node>
<StgValue><ssdm name="bias_addr_53"/></StgValue>
</operation>

<operation id="6505" st_id="606" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6587" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_53 = load float* %bias_addr_53, align 4

]]></Node>
<StgValue><ssdm name="bias_load_53"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="6506" st_id="607" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6587" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_53 = load float* %bias_addr_53, align 4

]]></Node>
<StgValue><ssdm name="bias_load_53"/></StgValue>
</operation>

<operation id="6507" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6589" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_995_cast = sext i8 %tmp_786 to i32

]]></Node>
<StgValue><ssdm name="tmp_995_cast"/></StgValue>
</operation>

<operation id="6508" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6590" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_787 = zext i32 %tmp_995_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="6509" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6591" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_7 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_787

]]></Node>
<StgValue><ssdm name="bias_96_addr_7"/></StgValue>
</operation>

<operation id="6510" st_id="607" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6592" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_53, float* %bias_96_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6511" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6593" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader413

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="6512" st_id="608" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6513" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6598" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit677

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="6514" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6600" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit677:0  %co164 = phi i7 [ 0, %189 ], [ %co_165, %.loopexit677.loopexit ]

]]></Node>
<StgValue><ssdm name="co164"/></StgValue>
</operation>

<operation id="6515" st_id="609" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6601" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit677:1  %exitcond47 = icmp eq i7 %co164, -32

]]></Node>
<StgValue><ssdm name="exitcond47"/></StgValue>
</operation>

<operation id="6516" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6602" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit677:2  %empty_593 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_593"/></StgValue>
</operation>

<operation id="6517" st_id="609" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6603" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit677:3  %co_165 = add i7 %co164, 1

]]></Node>
<StgValue><ssdm name="co_165"/></StgValue>
</operation>

<operation id="6518" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit677:4  br i1 %exitcond47, label %191, label %.preheader412.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6519" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1878">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6606" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader412.preheader:0  %tmp_1327 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co164, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1327"/></StgValue>
</operation>

<operation id="6520" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1878">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6607" bw="10" op_0_bw="9">
<![CDATA[
.preheader412.preheader:1  %tmp_1861_cast = zext i9 %tmp_1327 to i10

]]></Node>
<StgValue><ssdm name="tmp_1861_cast"/></StgValue>
</operation>

<operation id="6521" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1878">
<or_exp><and_exp><literal name="exitcond47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6608" bw="0" op_0_bw="0">
<![CDATA[
.preheader412.preheader:2  br label %.preheader412

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6522" st_id="609" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1880">
<or_exp><and_exp><literal name="exitcond47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6641" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96([1536 x float]* @buffer0_1_96_4x4, [3072 x float]* @shuffleunit2_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="6523" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6610" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader412:0  %h103 = phi i3 [ 0, %.preheader412.preheader ], [ %h_104, %.preheader412.loopexit ]

]]></Node>
<StgValue><ssdm name="h103"/></StgValue>
</operation>

<operation id="6524" st_id="610" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6611" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader412:1  %exitcond46 = icmp eq i3 %h103, -4

]]></Node>
<StgValue><ssdm name="exitcond46"/></StgValue>
</operation>

<operation id="6525" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6612" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader412:2  %empty_594 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_594"/></StgValue>
</operation>

<operation id="6526" st_id="610" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6613" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader412:3  %h_104 = add i3 %h103, 1

]]></Node>
<StgValue><ssdm name="h_104"/></StgValue>
</operation>

<operation id="6527" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader412:4  br i1 %exitcond46, label %.loopexit677.loopexit, label %.preheader411.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6528" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1883">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6616" bw="10" op_0_bw="3">
<![CDATA[
.preheader411.preheader:0  %tmp_793_cast = zext i3 %h103 to i10

]]></Node>
<StgValue><ssdm name="tmp_793_cast"/></StgValue>
</operation>

<operation id="6529" st_id="610" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1883">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6617" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader411.preheader:1  %tmp_1343 = add i10 %tmp_1861_cast, %tmp_793_cast

]]></Node>
<StgValue><ssdm name="tmp_1343"/></StgValue>
</operation>

<operation id="6530" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1883">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6618" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader411.preheader:2  %tmp_1344 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_1343, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1344"/></StgValue>
</operation>

<operation id="6531" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1883">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6619" bw="13" op_0_bw="12">
<![CDATA[
.preheader411.preheader:3  %tmp_1885_cast = zext i12 %tmp_1344 to i13

]]></Node>
<StgValue><ssdm name="tmp_1885_cast"/></StgValue>
</operation>

<operation id="6532" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1883">
<or_exp><and_exp><literal name="exitcond46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6620" bw="0" op_0_bw="0">
<![CDATA[
.preheader411.preheader:4  br label %.preheader411

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6533" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1885">
<or_exp><and_exp><literal name="exitcond46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6639" bw="0" op_0_bw="0">
<![CDATA[
.loopexit677.loopexit:0  br label %.loopexit677

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="6534" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6622" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader411:0  %w103 = phi i3 [ %w_104, %190 ], [ 0, %.preheader411.preheader ]

]]></Node>
<StgValue><ssdm name="w103"/></StgValue>
</operation>

<operation id="6535" st_id="611" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6623" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader411:1  %exitcond45 = icmp eq i3 %w103, -4

]]></Node>
<StgValue><ssdm name="exitcond45"/></StgValue>
</operation>

<operation id="6536" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6624" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader411:2  %empty_595 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_595"/></StgValue>
</operation>

<operation id="6537" st_id="611" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6625" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader411:3  %w_104 = add i3 %w103, 1

]]></Node>
<StgValue><ssdm name="w_104"/></StgValue>
</operation>

<operation id="6538" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader411:4  br i1 %exitcond45, label %.preheader412.loopexit, label %190

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6539" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1888">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6628" bw="13" op_0_bw="3">
<![CDATA[
:0  %tmp_796_cast = zext i3 %w103 to i13

]]></Node>
<StgValue><ssdm name="tmp_796_cast"/></StgValue>
</operation>

<operation id="6540" st_id="611" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1888">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6629" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %tmp_1349 = add i13 %tmp_1885_cast, %tmp_796_cast

]]></Node>
<StgValue><ssdm name="tmp_1349"/></StgValue>
</operation>

<operation id="6541" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1888">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6630" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_1894_cast = zext i13 %tmp_1349 to i64

]]></Node>
<StgValue><ssdm name="tmp_1894_cast"/></StgValue>
</operation>

<operation id="6542" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1888">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6631" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %downsampleunit2_outp_2 = getelementptr [3072 x float]* @downsampleunit2_outp, i64 0, i64 %tmp_1894_cast

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp_2"/></StgValue>
</operation>

<operation id="6543" st_id="611" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1888">
<or_exp><and_exp><literal name="exitcond45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6633" bw="32" op_0_bw="12">
<![CDATA[
:5  %downsampleunit2_outp_3 = load float* %downsampleunit2_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp_3"/></StgValue>
</operation>

<operation id="6544" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1890">
<or_exp><and_exp><literal name="exitcond45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6637" bw="0" op_0_bw="0">
<![CDATA[
.preheader412.loopexit:0  br label %.preheader412

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="6545" st_id="612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6632" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_96_4x4_add_1 = getelementptr [1536 x float]* @buffer0_1_96_4x4, i64 0, i64 %tmp_1894_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_add_1"/></StgValue>
</operation>

<operation id="6546" st_id="612" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6633" bw="32" op_0_bw="12">
<![CDATA[
:5  %downsampleunit2_outp_3 = load float* %downsampleunit2_outp_2, align 4

]]></Node>
<StgValue><ssdm name="downsampleunit2_outp_3"/></StgValue>
</operation>

<operation id="6547" st_id="612" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6634" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:6  store float %downsampleunit2_outp_3, float* %buffer0_1_96_4x4_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6548" st_id="612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6635" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader411

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="6549" st_id="613" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6641" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96([1536 x float]* @buffer0_1_96_4x4, [3072 x float]* @shuffleunit2_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6550" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6642" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit676

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="6551" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6644" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit676:0  %co166 = phi i7 [ 0, %191 ], [ %co_167, %.loopexit676.loopexit ]

]]></Node>
<StgValue><ssdm name="co166"/></StgValue>
</operation>

<operation id="6552" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6645" bw="8" op_0_bw="7">
<![CDATA[
.loopexit676:1  %co166_cast = zext i7 %co166 to i8

]]></Node>
<StgValue><ssdm name="co166_cast"/></StgValue>
</operation>

<operation id="6553" st_id="614" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6646" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit676:2  %exitcond44 = icmp eq i7 %co166, -32

]]></Node>
<StgValue><ssdm name="exitcond44"/></StgValue>
</operation>

<operation id="6554" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6647" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit676:3  %empty_596 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_596"/></StgValue>
</operation>

<operation id="6555" st_id="614" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6648" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit676:4  %co_167 = add i7 %co166, 1

]]></Node>
<StgValue><ssdm name="co_167"/></StgValue>
</operation>

<operation id="6556" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit676:5  br i1 %exitcond44, label %.preheader408.preheader, label %.preheader410.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6557" st_id="614" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1895">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader410.preheader:0  %tmp_792 = add i8 %co166_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="6558" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1895">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6652" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader410.preheader:1  %tmp_1341 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_792, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1341"/></StgValue>
</operation>

<operation id="6559" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1895">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6653" bw="11" op_0_bw="10">
<![CDATA[
.preheader410.preheader:2  %tmp_1880_cast = zext i10 %tmp_1341 to i11

]]></Node>
<StgValue><ssdm name="tmp_1880_cast"/></StgValue>
</operation>

<operation id="6560" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1895">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6654" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader410.preheader:3  %tmp_1342 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co166, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1342"/></StgValue>
</operation>

<operation id="6561" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1895">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6655" bw="10" op_0_bw="9">
<![CDATA[
.preheader410.preheader:4  %tmp_1882_cast = zext i9 %tmp_1342 to i10

]]></Node>
<StgValue><ssdm name="tmp_1882_cast"/></StgValue>
</operation>

<operation id="6562" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1895">
<or_exp><and_exp><literal name="exitcond44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6656" bw="0" op_0_bw="0">
<![CDATA[
.preheader410.preheader:5  br label %.preheader410

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6563" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1897">
<or_exp><and_exp><literal name="exitcond44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6694" bw="0" op_0_bw="0">
<![CDATA[
.preheader408.preheader:0  br label %.preheader408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="6564" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6658" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader410:0  %h105 = phi i3 [ 0, %.preheader410.preheader ], [ %h_106, %.preheader410.loopexit ]

]]></Node>
<StgValue><ssdm name="h105"/></StgValue>
</operation>

<operation id="6565" st_id="615" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6659" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader410:1  %exitcond43 = icmp eq i3 %h105, -4

]]></Node>
<StgValue><ssdm name="exitcond43"/></StgValue>
</operation>

<operation id="6566" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6660" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader410:2  %empty_597 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_597"/></StgValue>
</operation>

<operation id="6567" st_id="615" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6661" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader410:3  %h_106 = add i3 %h105, 1

]]></Node>
<StgValue><ssdm name="h_106"/></StgValue>
</operation>

<operation id="6568" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader410:4  br i1 %exitcond43, label %.loopexit676.loopexit, label %.preheader409.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6569" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1900">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6664" bw="11" op_0_bw="3">
<![CDATA[
.preheader409.preheader:0  %tmp_795_cast1 = zext i3 %h105 to i11

]]></Node>
<StgValue><ssdm name="tmp_795_cast1"/></StgValue>
</operation>

<operation id="6570" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1900">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6665" bw="10" op_0_bw="3">
<![CDATA[
.preheader409.preheader:1  %tmp_795_cast2 = zext i3 %h105 to i10

]]></Node>
<StgValue><ssdm name="tmp_795_cast2"/></StgValue>
</operation>

<operation id="6571" st_id="615" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1900">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6666" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader409.preheader:2  %tmp_1347 = add i10 %tmp_795_cast2, %tmp_1882_cast

]]></Node>
<StgValue><ssdm name="tmp_1347"/></StgValue>
</operation>

<operation id="6572" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1900">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6667" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader409.preheader:3  %tmp_1890_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_1347, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1890_cast"/></StgValue>
</operation>

<operation id="6573" st_id="615" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1900">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6668" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader409.preheader:4  %tmp_1348 = add i11 %tmp_795_cast1, %tmp_1880_cast

]]></Node>
<StgValue><ssdm name="tmp_1348"/></StgValue>
</operation>

<operation id="6574" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1900">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6669" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader409.preheader:5  %tmp_1893_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_1348, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1893_cast"/></StgValue>
</operation>

<operation id="6575" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1900">
<or_exp><and_exp><literal name="exitcond43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6670" bw="0" op_0_bw="0">
<![CDATA[
.preheader409.preheader:6  br label %.preheader409

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6576" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1902">
<or_exp><and_exp><literal name="exitcond43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6692" bw="0" op_0_bw="0">
<![CDATA[
.loopexit676.loopexit:0  br label %.loopexit676

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="6577" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6672" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader409:0  %w105 = phi i3 [ %w_106, %192 ], [ 0, %.preheader409.preheader ]

]]></Node>
<StgValue><ssdm name="w105"/></StgValue>
</operation>

<operation id="6578" st_id="616" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6673" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader409:1  %exitcond42 = icmp eq i3 %w105, -4

]]></Node>
<StgValue><ssdm name="exitcond42"/></StgValue>
</operation>

<operation id="6579" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6674" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader409:2  %empty_598 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_598"/></StgValue>
</operation>

<operation id="6580" st_id="616" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6675" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader409:3  %w_106 = add i3 %w105, 1

]]></Node>
<StgValue><ssdm name="w_106"/></StgValue>
</operation>

<operation id="6581" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader409:4  br i1 %exitcond42, label %.preheader410.loopexit, label %192

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6582" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1905">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6678" bw="13" op_0_bw="3">
<![CDATA[
:0  %tmp_802_cast1 = zext i3 %w105 to i13

]]></Node>
<StgValue><ssdm name="tmp_802_cast1"/></StgValue>
</operation>

<operation id="6583" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1905">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6679" bw="12" op_0_bw="3">
<![CDATA[
:1  %tmp_802_cast = zext i3 %w105 to i12

]]></Node>
<StgValue><ssdm name="tmp_802_cast"/></StgValue>
</operation>

<operation id="6584" st_id="616" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1905">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_1350 = add i12 %tmp_1890_cast, %tmp_802_cast

]]></Node>
<StgValue><ssdm name="tmp_1350"/></StgValue>
</operation>

<operation id="6585" st_id="616" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1905">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6683" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_1351 = add i13 %tmp_1893_cast, %tmp_802_cast1

]]></Node>
<StgValue><ssdm name="tmp_1351"/></StgValue>
</operation>

<operation id="6586" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1905">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6684" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_1896_cast = zext i13 %tmp_1351 to i64

]]></Node>
<StgValue><ssdm name="tmp_1896_cast"/></StgValue>
</operation>

<operation id="6587" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1905">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6685" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %shuffleunit2_0_outpu = getelementptr [3072 x float]* @shuffleunit2_0_outpu, i64 0, i64 %tmp_1896_cast

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu"/></StgValue>
</operation>

<operation id="6588" st_id="616" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1905">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6686" bw="32" op_0_bw="12">
<![CDATA[
:8  %shuffleunit2_0_outpu_1 = load float* %shuffleunit2_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu_1"/></StgValue>
</operation>

<operation id="6589" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1907">
<or_exp><and_exp><literal name="exitcond42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6690" bw="0" op_0_bw="0">
<![CDATA[
.preheader410.loopexit:0  br label %.preheader410

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="6590" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6681" bw="64" op_0_bw="12">
<![CDATA[
:3  %tmp_1895_cast = zext i12 %tmp_1350 to i64

]]></Node>
<StgValue><ssdm name="tmp_1895_cast"/></StgValue>
</operation>

<operation id="6591" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6682" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_96_4x4_add_2 = getelementptr [1536 x float]* @buffer0_1_96_4x4, i64 0, i64 %tmp_1895_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_add_2"/></StgValue>
</operation>

<operation id="6592" st_id="617" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6686" bw="32" op_0_bw="12">
<![CDATA[
:8  %shuffleunit2_0_outpu_1 = load float* %shuffleunit2_0_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu_1"/></StgValue>
</operation>

<operation id="6593" st_id="617" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6687" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store float %shuffleunit2_0_outpu_1, float* %buffer0_1_96_4x4_add_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6594" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6688" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader409

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="6595" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6696" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader408:0  %co168 = phi i5 [ %co_169, %.preheader408.loopexit ], [ 0, %.preheader408.preheader ]

]]></Node>
<StgValue><ssdm name="co168"/></StgValue>
</operation>

<operation id="6596" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6697" bw="13" op_0_bw="5">
<![CDATA[
.preheader408:1  %co168_cast = zext i5 %co168 to i13

]]></Node>
<StgValue><ssdm name="co168_cast"/></StgValue>
</operation>

<operation id="6597" st_id="618" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6698" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader408:2  %exitcond41 = icmp eq i5 %co168, -8

]]></Node>
<StgValue><ssdm name="exitcond41"/></StgValue>
</operation>

<operation id="6598" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6699" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader408:3  %empty_599 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_599"/></StgValue>
</operation>

<operation id="6599" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6700" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader408:4  %co_169 = add i5 %co168, 1

]]></Node>
<StgValue><ssdm name="co_169"/></StgValue>
</operation>

<operation id="6600" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader408:5  br i1 %exitcond41, label %.preheader405.preheader, label %.preheader407.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6601" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6703" bw="2" op_0_bw="5">
<![CDATA[
.preheader407.preheader:0  %tmp_1345 = trunc i5 %co168 to i2

]]></Node>
<StgValue><ssdm name="tmp_1345"/></StgValue>
</operation>

<operation id="6602" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6704" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader407.preheader:1  %p_shl229 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1345, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl229"/></StgValue>
</operation>

<operation id="6603" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6705" bw="8" op_0_bw="7">
<![CDATA[
.preheader407.preheader:2  %p_shl239_cast = zext i7 %p_shl229 to i8

]]></Node>
<StgValue><ssdm name="p_shl239_cast"/></StgValue>
</operation>

<operation id="6604" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6706" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader407.preheader:3  %tmp_1346 = shl i5 %co168, 3

]]></Node>
<StgValue><ssdm name="tmp_1346"/></StgValue>
</operation>

<operation id="6605" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6707" bw="8" op_0_bw="5">
<![CDATA[
.preheader407.preheader:4  %p_shl240_cast = zext i5 %tmp_1346 to i8

]]></Node>
<StgValue><ssdm name="p_shl240_cast"/></StgValue>
</operation>

<operation id="6606" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6708" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader407.preheader:5  %tmp_794 = sub i8 %p_shl239_cast, %p_shl240_cast

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="6607" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6709" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader407.preheader:6  %p_lshr_f24_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co168, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f24_cast"/></StgValue>
</operation>

<operation id="6608" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6710" bw="8" op_0_bw="3">
<![CDATA[
.preheader407.preheader:7  %tmp_1019_cast = zext i3 %p_lshr_f24_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_1019_cast"/></StgValue>
</operation>

<operation id="6609" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6711" bw="0" op_0_bw="0">
<![CDATA[
.preheader407.preheader:8  br label %.preheader407

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6610" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1913">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6768" bw="0" op_0_bw="0">
<![CDATA[
.preheader405.preheader:0  br label %.preheader405

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="6611" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6713" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader407:0  %ci74 = phi i5 [ 0, %.preheader407.preheader ], [ %ci_75, %.preheader407.loopexit ]

]]></Node>
<StgValue><ssdm name="ci74"/></StgValue>
</operation>

<operation id="6612" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6714" bw="8" op_0_bw="5">
<![CDATA[
.preheader407:1  %ci74_cast = zext i5 %ci74 to i8

]]></Node>
<StgValue><ssdm name="ci74_cast"/></StgValue>
</operation>

<operation id="6613" st_id="619" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6715" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader407:2  %exitcond40 = icmp eq i5 %ci74, -8

]]></Node>
<StgValue><ssdm name="exitcond40"/></StgValue>
</operation>

<operation id="6614" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6716" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader407:3  %empty_600 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_600"/></StgValue>
</operation>

<operation id="6615" st_id="619" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6717" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader407:4  %ci_75 = add i5 %ci74, 1

]]></Node>
<StgValue><ssdm name="ci_75"/></StgValue>
</operation>

<operation id="6616" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader407:5  br i1 %exitcond40, label %.preheader408.loopexit, label %.preheader406.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6617" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6720" bw="19" op_0_bw="5">
<![CDATA[
.preheader406.preheader:0  %tmp_797_cast = zext i5 %ci74 to i19

]]></Node>
<StgValue><ssdm name="tmp_797_cast"/></StgValue>
</operation>

<operation id="6618" st_id="619" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6721" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader406.preheader:1  %tmp_798 = add i8 %tmp_794, %ci74_cast

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="6619" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6722" bw="15" op_0_bw="8">
<![CDATA[
.preheader406.preheader:2  %tmp_801_cast = sext i8 %tmp_798 to i15

]]></Node>
<StgValue><ssdm name="tmp_801_cast"/></StgValue>
</operation>

<operation id="6620" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6723" bw="0" op_0_bw="0">
<![CDATA[
.preheader406.preheader:3  br label %.preheader406

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6621" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6766" bw="0" op_0_bw="0">
<![CDATA[
.preheader408.loopexit:0  br label %.preheader408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="6622" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6725" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader406:0  %i174 = phi i5 [ %i_175, %193 ], [ 0, %.preheader406.preheader ]

]]></Node>
<StgValue><ssdm name="i174"/></StgValue>
</operation>

<operation id="6623" st_id="620" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6726" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader406:1  %exitcond39 = icmp eq i5 %i174, -16

]]></Node>
<StgValue><ssdm name="exitcond39"/></StgValue>
</operation>

<operation id="6624" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6727" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader406:2  %empty_601 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_601"/></StgValue>
</operation>

<operation id="6625" st_id="620" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6728" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader406:3  %i_175 = add i5 %i174, 1

]]></Node>
<StgValue><ssdm name="i_175"/></StgValue>
</operation>

<operation id="6626" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6729" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader406:4  br i1 %exitcond39, label %.preheader407.loopexit, label %193

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6627" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6731" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1353 = trunc i5 %i174 to i4

]]></Node>
<StgValue><ssdm name="tmp_1353"/></StgValue>
</operation>

<operation id="6628" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6732" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl232 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1353, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl232"/></StgValue>
</operation>

<operation id="6629" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6733" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl243_cast = zext i9 %p_shl232 to i10

]]></Node>
<StgValue><ssdm name="p_shl243_cast"/></StgValue>
</operation>

<operation id="6630" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6734" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl233 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1353, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl233"/></StgValue>
</operation>

<operation id="6631" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6735" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl244_cast1 = zext i7 %p_shl233 to i8

]]></Node>
<StgValue><ssdm name="p_shl244_cast1"/></StgValue>
</operation>

<operation id="6632" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6736" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl244_cast = zext i7 %p_shl233 to i10

]]></Node>
<StgValue><ssdm name="p_shl244_cast"/></StgValue>
</operation>

<operation id="6633" st_id="620" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6737" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_809 = sub i10 %p_shl243_cast, %p_shl244_cast

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="6634" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6738" bw="13" op_0_bw="10">
<![CDATA[
:7  %tmp_1034_cast = sext i10 %tmp_809 to i13

]]></Node>
<StgValue><ssdm name="tmp_1034_cast"/></StgValue>
</operation>

<operation id="6635" st_id="620" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6739" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %tmp75 = add i13 3960, %tmp_1034_cast

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="6636" st_id="620" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6740" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_810 = add i13 %tmp75, %co168_cast

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="6637" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6750" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %tmp_1358 = shl i5 %i174, 1

]]></Node>
<StgValue><ssdm name="tmp_1358"/></StgValue>
</operation>

<operation id="6638" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6751" bw="8" op_0_bw="5">
<![CDATA[
:20  %p_shl245_cast = zext i5 %tmp_1358 to i8

]]></Node>
<StgValue><ssdm name="p_shl245_cast"/></StgValue>
</operation>

<operation id="6639" st_id="620" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6752" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_812 = sub i8 %p_shl244_cast1, %p_shl245_cast

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="6640" st_id="620" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6753" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_813 = add i8 %tmp_812, %tmp_1019_cast

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="6641" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6754" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:23  %tmp_1359 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_813, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1359"/></StgValue>
</operation>

<operation id="6642" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6755" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:24  %tmp_1360 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_813, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1360"/></StgValue>
</operation>

<operation id="6643" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6756" bw="15" op_0_bw="13">
<![CDATA[
:25  %p_shl476_cast = sext i13 %tmp_1360 to i15

]]></Node>
<StgValue><ssdm name="p_shl476_cast"/></StgValue>
</operation>

<operation id="6644" st_id="620" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6757" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %tmp_1361 = sub i15 %tmp_1359, %p_shl476_cast

]]></Node>
<StgValue><ssdm name="tmp_1361"/></StgValue>
</operation>

<operation id="6645" st_id="620" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6758" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1362 = add i15 %tmp_801_cast, %tmp_1361

]]></Node>
<StgValue><ssdm name="tmp_1362"/></StgValue>
</operation>

<operation id="6646" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1923">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6764" bw="0" op_0_bw="0">
<![CDATA[
.preheader407.loopexit:0  br label %.preheader407

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="6647" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6741" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:10  %tmp_1354 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_810, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1354"/></StgValue>
</operation>

<operation id="6648" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6742" bw="19" op_0_bw="18">
<![CDATA[
:11  %p_shl477_cast = zext i18 %tmp_1354 to i19

]]></Node>
<StgValue><ssdm name="p_shl477_cast"/></StgValue>
</operation>

<operation id="6649" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6743" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:12  %tmp_1355 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_810, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1355"/></StgValue>
</operation>

<operation id="6650" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6744" bw="19" op_0_bw="16">
<![CDATA[
:13  %p_shl478_cast = zext i16 %tmp_1355 to i19

]]></Node>
<StgValue><ssdm name="p_shl478_cast"/></StgValue>
</operation>

<operation id="6651" st_id="621" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6745" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %tmp_1356 = sub i19 %p_shl477_cast, %p_shl478_cast

]]></Node>
<StgValue><ssdm name="tmp_1356"/></StgValue>
</operation>

<operation id="6652" st_id="621" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6746" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:15  %tmp_1357 = add i19 %tmp_797_cast, %tmp_1356

]]></Node>
<StgValue><ssdm name="tmp_1357"/></StgValue>
</operation>

<operation id="6653" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6747" bw="64" op_0_bw="19">
<![CDATA[
:16  %tmp_1904_cast = sext i19 %tmp_1357 to i64

]]></Node>
<StgValue><ssdm name="tmp_1904_cast"/></StgValue>
</operation>

<operation id="6654" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6748" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_33 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1904_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_33"/></StgValue>
</operation>

<operation id="6655" st_id="621" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6749" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_33 = load float* %shuffle_conv_1x1_add_33, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_33"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="6656" st_id="622" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6749" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_33 = load float* %shuffle_conv_1x1_add_33, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_33"/></StgValue>
</operation>

<operation id="6657" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6759" bw="64" op_0_bw="15">
<![CDATA[
:28  %tmp_1911_cast = sext i15 %tmp_1362 to i64

]]></Node>
<StgValue><ssdm name="tmp_1911_cast"/></StgValue>
</operation>

<operation id="6658" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6760" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights_96_96_1x1_ad_5 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1911_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_5"/></StgValue>
</operation>

<operation id="6659" st_id="622" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6761" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:30  store float %shuffle_conv_1x1_loa_33, float* %weights_96_96_1x1_ad_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6660" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6762" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.preheader406

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="6661" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6770" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader405:0  %i172 = phi i5 [ %i_173, %.preheader405.loopexit ], [ 0, %.preheader405.preheader ]

]]></Node>
<StgValue><ssdm name="i172"/></StgValue>
</operation>

<operation id="6662" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6771" bw="8" op_0_bw="5">
<![CDATA[
.preheader405:1  %i173_cast = zext i5 %i172 to i8

]]></Node>
<StgValue><ssdm name="i173_cast"/></StgValue>
</operation>

<operation id="6663" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6772" bw="12" op_0_bw="5">
<![CDATA[
.preheader405:2  %i173_cast1 = zext i5 %i172 to i12

]]></Node>
<StgValue><ssdm name="i173_cast1"/></StgValue>
</operation>

<operation id="6664" st_id="623" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6773" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader405:3  %exitcond38 = icmp eq i5 %i172, -8

]]></Node>
<StgValue><ssdm name="exitcond38"/></StgValue>
</operation>

<operation id="6665" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6774" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader405:4  %empty_602 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_602"/></StgValue>
</operation>

<operation id="6666" st_id="623" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6775" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader405:5  %i_173 = add i5 %i172, 1

]]></Node>
<StgValue><ssdm name="i_173"/></StgValue>
</operation>

<operation id="6667" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader405:6  br i1 %exitcond38, label %195, label %.preheader404.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6668" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1928">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6778" bw="0" op_0_bw="0">
<![CDATA[
.preheader404.preheader:0  br label %.preheader404

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6669" st_id="623" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="6670" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6780" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader404:0  %k65 = phi i3 [ %k_66, %194 ], [ 0, %.preheader404.preheader ]

]]></Node>
<StgValue><ssdm name="k65"/></StgValue>
</operation>

<operation id="6671" st_id="624" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6781" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader404:1  %exitcond37 = icmp eq i3 %k65, -4

]]></Node>
<StgValue><ssdm name="exitcond37"/></StgValue>
</operation>

<operation id="6672" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6782" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader404:2  %empty_603 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_603"/></StgValue>
</operation>

<operation id="6673" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6783" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader404:3  %k_66 = add i3 %k65, 1

]]></Node>
<StgValue><ssdm name="k_66"/></StgValue>
</operation>

<operation id="6674" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader404:4  br i1 %exitcond37, label %.preheader405.loopexit, label %194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6675" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6786" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1352 = trunc i3 %k65 to i2

]]></Node>
<StgValue><ssdm name="tmp_1352"/></StgValue>
</operation>

<operation id="6676" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6787" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl230 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1352, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl230"/></StgValue>
</operation>

<operation id="6677" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6788" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl241_cast = zext i7 %p_shl230 to i8

]]></Node>
<StgValue><ssdm name="p_shl241_cast"/></StgValue>
</operation>

<operation id="6678" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6789" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl231 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1352, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl231"/></StgValue>
</operation>

<operation id="6679" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6790" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl242_cast = zext i5 %p_shl231 to i8

]]></Node>
<StgValue><ssdm name="p_shl242_cast"/></StgValue>
</operation>

<operation id="6680" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6791" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_803 = sub i8 %p_shl241_cast, %p_shl242_cast

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="6681" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6792" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1023_cast = sext i8 %tmp_803 to i12

]]></Node>
<StgValue><ssdm name="tmp_1023_cast"/></StgValue>
</operation>

<operation id="6682" st_id="624" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6793" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp76 = add i12 -1576, %tmp_1023_cast

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="6683" st_id="624" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6794" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_804 = add i12 %i173_cast1, %tmp76

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="6684" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_806 = add i8 %tmp_803, %i173_cast

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="6685" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1935">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6805" bw="0" op_0_bw="0">
<![CDATA[
.preheader405.loopexit:0  br label %.preheader405

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="6686" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6795" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_805 = zext i12 %tmp_804 to i64

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="6687" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6796" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_54 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_805

]]></Node>
<StgValue><ssdm name="bias_addr_54"/></StgValue>
</operation>

<operation id="6688" st_id="625" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6797" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_54 = load float* %bias_addr_54, align 4

]]></Node>
<StgValue><ssdm name="bias_load_54"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="6689" st_id="626" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6797" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_54 = load float* %bias_addr_54, align 4

]]></Node>
<StgValue><ssdm name="bias_load_54"/></StgValue>
</operation>

<operation id="6690" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6799" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1027_cast = sext i8 %tmp_806 to i32

]]></Node>
<StgValue><ssdm name="tmp_1027_cast"/></StgValue>
</operation>

<operation id="6691" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6800" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_807 = zext i32 %tmp_1027_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="6692" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6801" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_8 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_807

]]></Node>
<StgValue><ssdm name="bias_96_addr_8"/></StgValue>
</operation>

<operation id="6693" st_id="626" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6802" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_54, float* %bias_96_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6694" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6803" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader404

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="6695" st_id="627" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6696" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6808" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit675

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="6697" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6810" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit675:0  %co170 = phi i5 [ 0, %195 ], [ %co_171, %.loopexit675.loopexit ]

]]></Node>
<StgValue><ssdm name="co170"/></StgValue>
</operation>

<operation id="6698" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6811" bw="8" op_0_bw="5">
<![CDATA[
.loopexit675:1  %co171_cast = zext i5 %co170 to i8

]]></Node>
<StgValue><ssdm name="co171_cast"/></StgValue>
</operation>

<operation id="6699" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6812" bw="9" op_0_bw="5">
<![CDATA[
.loopexit675:2  %co171_cast155_cast = zext i5 %co170 to i9

]]></Node>
<StgValue><ssdm name="co171_cast155_cast"/></StgValue>
</operation>

<operation id="6700" st_id="628" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6813" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit675:3  %exitcond36 = icmp eq i5 %co170, -8

]]></Node>
<StgValue><ssdm name="exitcond36"/></StgValue>
</operation>

<operation id="6701" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6814" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit675:4  %empty_604 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_604"/></StgValue>
</operation>

<operation id="6702" st_id="628" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6815" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit675:5  %co_171 = add i5 %co170, 1

]]></Node>
<StgValue><ssdm name="co_171"/></StgValue>
</operation>

<operation id="6703" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit675:6  br i1 %exitcond36, label %.preheader400.preheader, label %.preheader403.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6704" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1941">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6818" bw="0" op_0_bw="0">
<![CDATA[
.preheader403.preheader:0  br label %.preheader403

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6705" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6896" bw="0" op_0_bw="0">
<![CDATA[
.preheader400.preheader:0  br label %.preheader400

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="6706" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6820" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader403:0  %w107 = phi i2 [ %w_108, %.preheader403.loopexit ], [ 0, %.preheader403.preheader ]

]]></Node>
<StgValue><ssdm name="w107"/></StgValue>
</operation>

<operation id="6707" st_id="629" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6821" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader403:1  %exitcond35 = icmp eq i2 %w107, -1

]]></Node>
<StgValue><ssdm name="exitcond35"/></StgValue>
</operation>

<operation id="6708" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6822" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader403:2  %empty_605 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_605"/></StgValue>
</operation>

<operation id="6709" st_id="629" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6823" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader403:3  %w_108 = add i2 %w107, 1

]]></Node>
<StgValue><ssdm name="w_108"/></StgValue>
</operation>

<operation id="6710" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6824" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader403:4  br i1 %exitcond35, label %.loopexit675.loopexit, label %.preheader402.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6711" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1946">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6826" bw="36" op_0_bw="2">
<![CDATA[
.preheader402.preheader:0  %tmp_814_cast1 = zext i2 %w107 to i36

]]></Node>
<StgValue><ssdm name="tmp_814_cast1"/></StgValue>
</operation>

<operation id="6712" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1946">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6827" bw="14" op_0_bw="2">
<![CDATA[
.preheader402.preheader:1  %tmp_814_cast2 = zext i2 %w107 to i14

]]></Node>
<StgValue><ssdm name="tmp_814_cast2"/></StgValue>
</operation>

<operation id="6713" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1946">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6828" bw="0" op_0_bw="0">
<![CDATA[
.preheader402.preheader:2  br label %.preheader402

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6714" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1948">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6894" bw="0" op_0_bw="0">
<![CDATA[
.loopexit675.loopexit:0  br label %.loopexit675

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="6715" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6830" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader402:0  %h107 = phi i2 [ 0, %.preheader402.preheader ], [ %h_108, %.preheader402.loopexit ]

]]></Node>
<StgValue><ssdm name="h107"/></StgValue>
</operation>

<operation id="6716" st_id="630" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6831" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader402:1  %exitcond34 = icmp eq i2 %h107, -1

]]></Node>
<StgValue><ssdm name="exitcond34"/></StgValue>
</operation>

<operation id="6717" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6832" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader402:2  %empty_606 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_606"/></StgValue>
</operation>

<operation id="6718" st_id="630" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6833" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader402:3  %h_108 = add i2 %h107, 1

]]></Node>
<StgValue><ssdm name="h_108"/></StgValue>
</operation>

<operation id="6719" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader402:4  br i1 %exitcond34, label %.preheader403.loopexit, label %.preheader401.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6720" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1951">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6836" bw="11" op_0_bw="2">
<![CDATA[
.preheader401.preheader:0  %tmp_821_cast1 = zext i2 %h107 to i11

]]></Node>
<StgValue><ssdm name="tmp_821_cast1"/></StgValue>
</operation>

<operation id="6721" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1951">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6837" bw="15" op_0_bw="2">
<![CDATA[
.preheader401.preheader:1  %tmp_821_cast = zext i2 %h107 to i15

]]></Node>
<StgValue><ssdm name="tmp_821_cast"/></StgValue>
</operation>

<operation id="6722" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1951">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6838" bw="0" op_0_bw="0">
<![CDATA[
.preheader401.preheader:2  br label %.preheader401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6723" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1953">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6892" bw="0" op_0_bw="0">
<![CDATA[
.preheader403.loopexit:0  br label %.preheader403

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="6724" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6840" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader401:0  %i180 = phi i3 [ %i_181, %196 ], [ 0, %.preheader401.preheader ]

]]></Node>
<StgValue><ssdm name="i180"/></StgValue>
</operation>

<operation id="6725" st_id="631" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6841" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader401:1  %exitcond33 = icmp eq i3 %i180, -4

]]></Node>
<StgValue><ssdm name="exitcond33"/></StgValue>
</operation>

<operation id="6726" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6842" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader401:2  %empty_607 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_607"/></StgValue>
</operation>

<operation id="6727" st_id="631" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6843" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader401:3  %i_181 = add i3 %i180, 1

]]></Node>
<StgValue><ssdm name="i_181"/></StgValue>
</operation>

<operation id="6728" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader401:4  br i1 %exitcond33, label %.preheader402.loopexit, label %196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6729" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6846" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1366 = trunc i3 %i180 to i2

]]></Node>
<StgValue><ssdm name="tmp_1366"/></StgValue>
</operation>

<operation id="6730" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6847" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl237 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1366, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl237"/></StgValue>
</operation>

<operation id="6731" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6848" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl252_cast = zext i7 %p_shl237 to i8

]]></Node>
<StgValue><ssdm name="p_shl252_cast"/></StgValue>
</operation>

<operation id="6732" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6849" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl238 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1366, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl238"/></StgValue>
</operation>

<operation id="6733" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6850" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl253_cast = zext i5 %p_shl238 to i8

]]></Node>
<StgValue><ssdm name="p_shl253_cast"/></StgValue>
</operation>

<operation id="6734" st_id="631" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_826 = sub i8 %p_shl252_cast, %p_shl253_cast

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="6735" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6852" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_1060_cast_cast = sext i8 %tmp_826 to i9

]]></Node>
<StgValue><ssdm name="tmp_1060_cast_cast"/></StgValue>
</operation>

<operation id="6736" st_id="631" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6853" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp77 = add i9 -136, %tmp_1060_cast_cast

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="6737" st_id="631" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_827 = add i9 %co171_cast155_cast, %tmp77

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="6738" st_id="631" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6871" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %tmp_830 = add i8 %tmp_826, %co171_cast

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="6739" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1958">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6890" bw="0" op_0_bw="0">
<![CDATA[
.preheader402.loopexit:0  br label %.preheader402

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="6740" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6855" bw="10" op_0_bw="9">
<![CDATA[
:9  %tmp_1062_cast = sext i9 %tmp_827 to i10

]]></Node>
<StgValue><ssdm name="tmp_1062_cast"/></StgValue>
</operation>

<operation id="6741" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6856" bw="13" op_0_bw="10">
<![CDATA[
:10  %tmp_829_cast = zext i10 %tmp_1062_cast to i13

]]></Node>
<StgValue><ssdm name="tmp_829_cast"/></StgValue>
</operation>

<operation id="6742" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6857" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:11  %tmp_1367 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_827, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1367"/></StgValue>
</operation>

<operation id="6743" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6858" bw="12" op_0_bw="11">
<![CDATA[
:12  %tmp_1368 = sext i11 %tmp_1367 to i12

]]></Node>
<StgValue><ssdm name="tmp_1368"/></StgValue>
</operation>

<operation id="6744" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6859" bw="13" op_0_bw="12">
<![CDATA[
:13  %p_shl482_cast = zext i12 %tmp_1368 to i13

]]></Node>
<StgValue><ssdm name="p_shl482_cast"/></StgValue>
</operation>

<operation id="6745" st_id="632" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6860" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %tmp_1369 = sub i13 %p_shl482_cast, %tmp_829_cast

]]></Node>
<StgValue><ssdm name="tmp_1369"/></StgValue>
</operation>

<operation id="6746" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6861" bw="14" op_0_bw="13">
<![CDATA[
:15  %tmp_1920_cast = sext i13 %tmp_1369 to i14

]]></Node>
<StgValue><ssdm name="tmp_1920_cast"/></StgValue>
</operation>

<operation id="6747" st_id="632" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6862" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:16  %tmp_1370 = add i14 %tmp_1920_cast, %tmp_814_cast2

]]></Node>
<StgValue><ssdm name="tmp_1370"/></StgValue>
</operation>

<operation id="6748" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6863" bw="15" op_0_bw="14">
<![CDATA[
:17  %tmp_1921_cast = sext i14 %tmp_1370 to i15

]]></Node>
<StgValue><ssdm name="tmp_1921_cast"/></StgValue>
</operation>

<operation id="6749" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6864" bw="13" op_0_bw="14">
<![CDATA[
:18  %tmp_1371 = trunc i14 %tmp_1370 to i13

]]></Node>
<StgValue><ssdm name="tmp_1371"/></StgValue>
</operation>

<operation id="6750" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6865" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:19  %p_shl481_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1371, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl481_cast"/></StgValue>
</operation>

<operation id="6751" st_id="632" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6866" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp_1372 = sub i15 %p_shl481_cast, %tmp_1921_cast

]]></Node>
<StgValue><ssdm name="tmp_1372"/></StgValue>
</operation>

<operation id="6752" st_id="632" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6867" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:21  %tmp_1373 = add i15 %tmp_1372, %tmp_821_cast

]]></Node>
<StgValue><ssdm name="tmp_1373"/></StgValue>
</operation>

<operation id="6753" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6872" bw="32" op_0_bw="8">
<![CDATA[
:26  %tmp_1064_cast = sext i8 %tmp_830 to i32

]]></Node>
<StgValue><ssdm name="tmp_1064_cast"/></StgValue>
</operation>

<operation id="6754" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6873" bw="35" op_0_bw="32">
<![CDATA[
:27  %tmp_831_cast = zext i32 %tmp_1064_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_831_cast"/></StgValue>
</operation>

<operation id="6755" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6874" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:28  %tmp_1374 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_830, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1374"/></StgValue>
</operation>

<operation id="6756" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6875" bw="34" op_0_bw="10">
<![CDATA[
:29  %tmp_1375 = sext i10 %tmp_1374 to i34

]]></Node>
<StgValue><ssdm name="tmp_1375"/></StgValue>
</operation>

<operation id="6757" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6876" bw="35" op_0_bw="34">
<![CDATA[
:30  %p_shl480_cast = zext i34 %tmp_1375 to i35

]]></Node>
<StgValue><ssdm name="p_shl480_cast"/></StgValue>
</operation>

<operation id="6758" st_id="632" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6877" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:31  %tmp_1376 = sub i35 %p_shl480_cast, %tmp_831_cast

]]></Node>
<StgValue><ssdm name="tmp_1376"/></StgValue>
</operation>

<operation id="6759" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6878" bw="36" op_0_bw="35">
<![CDATA[
:32  %tmp_1927_cast = sext i35 %tmp_1376 to i36

]]></Node>
<StgValue><ssdm name="tmp_1927_cast"/></StgValue>
</operation>

<operation id="6760" st_id="632" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6879" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:33  %tmp_1377 = add i36 %tmp_1927_cast, %tmp_814_cast1

]]></Node>
<StgValue><ssdm name="tmp_1377"/></StgValue>
</operation>

<operation id="6761" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6880" bw="11" op_0_bw="36">
<![CDATA[
:34  %tmp_1378 = trunc i36 %tmp_1377 to i11

]]></Node>
<StgValue><ssdm name="tmp_1378"/></StgValue>
</operation>

<operation id="6762" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6881" bw="9" op_0_bw="36">
<![CDATA[
:35  %tmp_1379 = trunc i36 %tmp_1377 to i9

]]></Node>
<StgValue><ssdm name="tmp_1379"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="6763" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6868" bw="64" op_0_bw="15">
<![CDATA[
:22  %tmp_1924_cast = zext i15 %tmp_1373 to i64

]]></Node>
<StgValue><ssdm name="tmp_1924_cast"/></StgValue>
</operation>

<operation id="6764" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6869" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %shuffle_conv_3x3_add_18 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1924_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_18"/></StgValue>
</operation>

<operation id="6765" st_id="633" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6870" bw="32" op_0_bw="14">
<![CDATA[
:24  %shuffle_conv_3x3_loa_18 = load float* %shuffle_conv_3x3_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_18"/></StgValue>
</operation>

<operation id="6766" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6882" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:36  %p_shl479_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1379, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl479_cast"/></StgValue>
</operation>

<operation id="6767" st_id="633" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6883" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:37  %tmp_1380 = sub i11 %p_shl479_cast, %tmp_1378

]]></Node>
<StgValue><ssdm name="tmp_1380"/></StgValue>
</operation>

<operation id="6768" st_id="633" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6884" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:38  %tmp_1381 = add i11 %tmp_1380, %tmp_821_cast1

]]></Node>
<StgValue><ssdm name="tmp_1381"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="6769" st_id="634" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6870" bw="32" op_0_bw="14">
<![CDATA[
:24  %shuffle_conv_3x3_loa_18 = load float* %shuffle_conv_3x3_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_18"/></StgValue>
</operation>

<operation id="6770" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6885" bw="64" op_0_bw="11">
<![CDATA[
:39  %tmp_1931_cast = zext i11 %tmp_1381 to i64

]]></Node>
<StgValue><ssdm name="tmp_1931_cast"/></StgValue>
</operation>

<operation id="6771" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6886" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %weights_96_1_3x3_add_3 = getelementptr [864 x float]* @weights_96_1_3x3, i64 0, i64 %tmp_1931_cast

]]></Node>
<StgValue><ssdm name="weights_96_1_3x3_add_3"/></StgValue>
</operation>

<operation id="6772" st_id="634" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6887" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:41  store float %shuffle_conv_3x3_loa_18, float* %weights_96_1_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6773" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6888" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %.preheader401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="6774" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6898" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader400:0  %i176 = phi i5 [ %i_177, %.preheader400.loopexit ], [ 0, %.preheader400.preheader ]

]]></Node>
<StgValue><ssdm name="i176"/></StgValue>
</operation>

<operation id="6775" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6899" bw="8" op_0_bw="5">
<![CDATA[
.preheader400:1  %i177_cast = zext i5 %i176 to i8

]]></Node>
<StgValue><ssdm name="i177_cast"/></StgValue>
</operation>

<operation id="6776" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6900" bw="12" op_0_bw="5">
<![CDATA[
.preheader400:2  %i177_cast1 = zext i5 %i176 to i12

]]></Node>
<StgValue><ssdm name="i177_cast1"/></StgValue>
</operation>

<operation id="6777" st_id="635" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6901" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader400:3  %exitcond32 = icmp eq i5 %i176, -8

]]></Node>
<StgValue><ssdm name="exitcond32"/></StgValue>
</operation>

<operation id="6778" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6902" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader400:4  %empty_608 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_608"/></StgValue>
</operation>

<operation id="6779" st_id="635" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6903" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader400:5  %i_177 = add i5 %i176, 1

]]></Node>
<StgValue><ssdm name="i_177"/></StgValue>
</operation>

<operation id="6780" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6904" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader400:6  br i1 %exitcond32, label %198, label %.preheader399.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6781" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1964">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6906" bw="0" op_0_bw="0">
<![CDATA[
.preheader399.preheader:0  br label %.preheader399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6782" st_id="635" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1966">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6935" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([1536 x float]* @buffer1_1_96_4x4, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [1536 x float]* @buffer0_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="6783" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6908" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader399:0  %k67 = phi i3 [ %k_68, %197 ], [ 0, %.preheader399.preheader ]

]]></Node>
<StgValue><ssdm name="k67"/></StgValue>
</operation>

<operation id="6784" st_id="636" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6909" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader399:1  %exitcond31 = icmp eq i3 %k67, -4

]]></Node>
<StgValue><ssdm name="exitcond31"/></StgValue>
</operation>

<operation id="6785" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6910" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader399:2  %empty_609 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_609"/></StgValue>
</operation>

<operation id="6786" st_id="636" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6911" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader399:3  %k_68 = add i3 %k67, 1

]]></Node>
<StgValue><ssdm name="k_68"/></StgValue>
</operation>

<operation id="6787" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6912" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader399:4  br i1 %exitcond31, label %.preheader400.loopexit, label %197

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6788" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6914" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1365 = trunc i3 %k67 to i2

]]></Node>
<StgValue><ssdm name="tmp_1365"/></StgValue>
</operation>

<operation id="6789" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6915" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl235 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1365, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl235"/></StgValue>
</operation>

<operation id="6790" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6916" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl246_cast = zext i7 %p_shl235 to i8

]]></Node>
<StgValue><ssdm name="p_shl246_cast"/></StgValue>
</operation>

<operation id="6791" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6917" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl236 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1365, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl236"/></StgValue>
</operation>

<operation id="6792" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6918" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl247_cast = zext i5 %p_shl236 to i8

]]></Node>
<StgValue><ssdm name="p_shl247_cast"/></StgValue>
</operation>

<operation id="6793" st_id="636" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_816 = sub i8 %p_shl246_cast, %p_shl247_cast

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="6794" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6920" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1041_cast = sext i8 %tmp_816 to i12

]]></Node>
<StgValue><ssdm name="tmp_1041_cast"/></StgValue>
</operation>

<operation id="6795" st_id="636" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6921" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp78 = add i12 -1480, %tmp_1041_cast

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="6796" st_id="636" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6922" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_817 = add i12 %i177_cast1, %tmp78

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="6797" st_id="636" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_819 = add i8 %tmp_816, %i177_cast

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="6798" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6933" bw="0" op_0_bw="0">
<![CDATA[
.preheader400.loopexit:0  br label %.preheader400

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="6799" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6923" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_818 = zext i12 %tmp_817 to i64

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="6800" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6924" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_55 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_818

]]></Node>
<StgValue><ssdm name="bias_addr_55"/></StgValue>
</operation>

<operation id="6801" st_id="637" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6925" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_55 = load float* %bias_addr_55, align 4

]]></Node>
<StgValue><ssdm name="bias_load_55"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="6802" st_id="638" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6925" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_55 = load float* %bias_addr_55, align 4

]]></Node>
<StgValue><ssdm name="bias_load_55"/></StgValue>
</operation>

<operation id="6803" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6927" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1045_cast = sext i8 %tmp_819 to i32

]]></Node>
<StgValue><ssdm name="tmp_1045_cast"/></StgValue>
</operation>

<operation id="6804" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6928" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_820 = zext i32 %tmp_1045_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="6805" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6929" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_9 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_820

]]></Node>
<StgValue><ssdm name="bias_96_addr_9"/></StgValue>
</operation>

<operation id="6806" st_id="638" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6930" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_55, float* %bias_96_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6807" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6931" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="6808" st_id="639" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6935" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([1536 x float]* @buffer1_1_96_4x4, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [1536 x float]* @buffer0_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6809" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6936" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit674

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="6810" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6938" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit674:0  %co172 = phi i5 [ 0, %198 ], [ %co_173, %.loopexit674.loopexit ]

]]></Node>
<StgValue><ssdm name="co172"/></StgValue>
</operation>

<operation id="6811" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6939" bw="13" op_0_bw="5">
<![CDATA[
.loopexit674:1  %co173_cast = zext i5 %co172 to i13

]]></Node>
<StgValue><ssdm name="co173_cast"/></StgValue>
</operation>

<operation id="6812" st_id="640" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6940" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit674:2  %exitcond30 = icmp eq i5 %co172, -8

]]></Node>
<StgValue><ssdm name="exitcond30"/></StgValue>
</operation>

<operation id="6813" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6941" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit674:3  %empty_610 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_610"/></StgValue>
</operation>

<operation id="6814" st_id="640" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6942" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit674:4  %co_173 = add i5 %co172, 1

]]></Node>
<StgValue><ssdm name="co_173"/></StgValue>
</operation>

<operation id="6815" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6943" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit674:5  br i1 %exitcond30, label %.preheader396.preheader, label %.preheader398.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6816" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6945" bw="2" op_0_bw="5">
<![CDATA[
.preheader398.preheader:0  %tmp_1363 = trunc i5 %co172 to i2

]]></Node>
<StgValue><ssdm name="tmp_1363"/></StgValue>
</operation>

<operation id="6817" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6946" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader398.preheader:1  %p_shl234 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1363, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl234"/></StgValue>
</operation>

<operation id="6818" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6947" bw="8" op_0_bw="7">
<![CDATA[
.preheader398.preheader:2  %p_shl248_cast = zext i7 %p_shl234 to i8

]]></Node>
<StgValue><ssdm name="p_shl248_cast"/></StgValue>
</operation>

<operation id="6819" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6948" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader398.preheader:3  %tmp_1364 = shl i5 %co172, 3

]]></Node>
<StgValue><ssdm name="tmp_1364"/></StgValue>
</operation>

<operation id="6820" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6949" bw="8" op_0_bw="5">
<![CDATA[
.preheader398.preheader:4  %p_shl249_cast = zext i5 %tmp_1364 to i8

]]></Node>
<StgValue><ssdm name="p_shl249_cast"/></StgValue>
</operation>

<operation id="6821" st_id="640" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6950" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader398.preheader:5  %tmp_815 = sub i8 %p_shl248_cast, %p_shl249_cast

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="6822" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6951" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader398.preheader:6  %p_lshr_f25_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co172, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f25_cast"/></StgValue>
</operation>

<operation id="6823" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6952" bw="8" op_0_bw="3">
<![CDATA[
.preheader398.preheader:7  %tmp_1049_cast = zext i3 %p_lshr_f25_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_1049_cast"/></StgValue>
</operation>

<operation id="6824" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6953" bw="0" op_0_bw="0">
<![CDATA[
.preheader398.preheader:8  br label %.preheader398

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6825" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7010" bw="0" op_0_bw="0">
<![CDATA[
.preheader396.preheader:0  br label %.preheader396

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="6826" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6955" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader398:0  %ci76 = phi i5 [ 0, %.preheader398.preheader ], [ %ci_77, %.preheader398.loopexit ]

]]></Node>
<StgValue><ssdm name="ci76"/></StgValue>
</operation>

<operation id="6827" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6956" bw="8" op_0_bw="5">
<![CDATA[
.preheader398:1  %ci76_cast = zext i5 %ci76 to i8

]]></Node>
<StgValue><ssdm name="ci76_cast"/></StgValue>
</operation>

<operation id="6828" st_id="641" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6957" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader398:2  %exitcond29 = icmp eq i5 %ci76, -8

]]></Node>
<StgValue><ssdm name="exitcond29"/></StgValue>
</operation>

<operation id="6829" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6958" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader398:3  %empty_611 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_611"/></StgValue>
</operation>

<operation id="6830" st_id="641" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6959" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader398:4  %ci_77 = add i5 %ci76, 1

]]></Node>
<StgValue><ssdm name="ci_77"/></StgValue>
</operation>

<operation id="6831" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6960" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader398:5  br i1 %exitcond29, label %.loopexit674.loopexit, label %.preheader397.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6832" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6962" bw="19" op_0_bw="5">
<![CDATA[
.preheader397.preheader:0  %tmp_822_cast1 = zext i5 %ci76 to i19

]]></Node>
<StgValue><ssdm name="tmp_822_cast1"/></StgValue>
</operation>

<operation id="6833" st_id="641" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader397.preheader:1  %tmp_823 = add i8 %tmp_815, %ci76_cast

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="6834" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6964" bw="15" op_0_bw="8">
<![CDATA[
.preheader397.preheader:2  %tmp_824_cast = sext i8 %tmp_823 to i15

]]></Node>
<StgValue><ssdm name="tmp_824_cast"/></StgValue>
</operation>

<operation id="6835" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6965" bw="0" op_0_bw="0">
<![CDATA[
.preheader397.preheader:3  br label %.preheader397

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6836" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7008" bw="0" op_0_bw="0">
<![CDATA[
.loopexit674.loopexit:0  br label %.loopexit674

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="6837" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6967" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader397:0  %i182 = phi i5 [ %i_183, %199 ], [ 0, %.preheader397.preheader ]

]]></Node>
<StgValue><ssdm name="i182"/></StgValue>
</operation>

<operation id="6838" st_id="642" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6968" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader397:1  %exitcond28 = icmp eq i5 %i182, -16

]]></Node>
<StgValue><ssdm name="exitcond28"/></StgValue>
</operation>

<operation id="6839" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6969" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader397:2  %empty_612 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_612"/></StgValue>
</operation>

<operation id="6840" st_id="642" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6970" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader397:3  %i_183 = add i5 %i182, 1

]]></Node>
<StgValue><ssdm name="i_183"/></StgValue>
</operation>

<operation id="6841" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6971" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader397:4  br i1 %exitcond28, label %.preheader398.loopexit, label %199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6842" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6973" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1384 = trunc i5 %i182 to i4

]]></Node>
<StgValue><ssdm name="tmp_1384"/></StgValue>
</operation>

<operation id="6843" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6974" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl241 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1384, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl241"/></StgValue>
</operation>

<operation id="6844" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6975" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl254_cast = zext i9 %p_shl241 to i10

]]></Node>
<StgValue><ssdm name="p_shl254_cast"/></StgValue>
</operation>

<operation id="6845" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6976" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl242 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1384, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl242"/></StgValue>
</operation>

<operation id="6846" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6977" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl255_cast1 = zext i7 %p_shl242 to i8

]]></Node>
<StgValue><ssdm name="p_shl255_cast1"/></StgValue>
</operation>

<operation id="6847" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6978" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl255_cast = zext i7 %p_shl242 to i10

]]></Node>
<StgValue><ssdm name="p_shl255_cast"/></StgValue>
</operation>

<operation id="6848" st_id="642" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6979" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_837 = sub i10 %p_shl254_cast, %p_shl255_cast

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="6849" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6980" bw="13" op_0_bw="10">
<![CDATA[
:7  %tmp_1067_cast = sext i10 %tmp_837 to i13

]]></Node>
<StgValue><ssdm name="tmp_1067_cast"/></StgValue>
</operation>

<operation id="6850" st_id="642" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6981" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %tmp79 = add i13 -3848, %tmp_1067_cast

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="6851" st_id="642" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6982" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_838 = add i13 %tmp79, %co173_cast

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="6852" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6992" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %tmp_1389 = shl i5 %i182, 1

]]></Node>
<StgValue><ssdm name="tmp_1389"/></StgValue>
</operation>

<operation id="6853" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6993" bw="8" op_0_bw="5">
<![CDATA[
:20  %p_shl256_cast = zext i5 %tmp_1389 to i8

]]></Node>
<StgValue><ssdm name="p_shl256_cast"/></StgValue>
</operation>

<operation id="6854" st_id="642" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6994" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_839 = sub i8 %p_shl255_cast1, %p_shl256_cast

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="6855" st_id="642" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6995" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_840 = add i8 %tmp_839, %tmp_1049_cast

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="6856" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6996" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:23  %tmp_1390 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_840, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1390"/></StgValue>
</operation>

<operation id="6857" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6997" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:24  %tmp_1391 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_840, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1391"/></StgValue>
</operation>

<operation id="6858" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6998" bw="15" op_0_bw="13">
<![CDATA[
:25  %p_shl484_cast = sext i13 %tmp_1391 to i15

]]></Node>
<StgValue><ssdm name="p_shl484_cast"/></StgValue>
</operation>

<operation id="6859" st_id="642" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6999" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %tmp_1392 = sub i15 %tmp_1390, %p_shl484_cast

]]></Node>
<StgValue><ssdm name="tmp_1392"/></StgValue>
</operation>

<operation id="6860" st_id="642" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7000" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1393 = add i15 %tmp_824_cast, %tmp_1392

]]></Node>
<StgValue><ssdm name="tmp_1393"/></StgValue>
</operation>

<operation id="6861" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7006" bw="0" op_0_bw="0">
<![CDATA[
.preheader398.loopexit:0  br label %.preheader398

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="6862" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6983" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:10  %tmp_1385 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_838, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1385"/></StgValue>
</operation>

<operation id="6863" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6984" bw="19" op_0_bw="18">
<![CDATA[
:11  %p_shl485_cast = zext i18 %tmp_1385 to i19

]]></Node>
<StgValue><ssdm name="p_shl485_cast"/></StgValue>
</operation>

<operation id="6864" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6985" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:12  %tmp_1386 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_838, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1386"/></StgValue>
</operation>

<operation id="6865" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6986" bw="19" op_0_bw="16">
<![CDATA[
:13  %p_shl486_cast = zext i16 %tmp_1386 to i19

]]></Node>
<StgValue><ssdm name="p_shl486_cast"/></StgValue>
</operation>

<operation id="6866" st_id="643" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6987" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %tmp_1387 = sub i19 %p_shl485_cast, %p_shl486_cast

]]></Node>
<StgValue><ssdm name="tmp_1387"/></StgValue>
</operation>

<operation id="6867" st_id="643" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6988" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:15  %tmp_1388 = add i19 %tmp_822_cast1, %tmp_1387

]]></Node>
<StgValue><ssdm name="tmp_1388"/></StgValue>
</operation>

<operation id="6868" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6989" bw="64" op_0_bw="19">
<![CDATA[
:16  %tmp_1941_cast = sext i19 %tmp_1388 to i64

]]></Node>
<StgValue><ssdm name="tmp_1941_cast"/></StgValue>
</operation>

<operation id="6869" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6990" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_34 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1941_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_34"/></StgValue>
</operation>

<operation id="6870" st_id="643" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6991" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_34 = load float* %shuffle_conv_1x1_add_34, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_34"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="6871" st_id="644" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6991" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_34 = load float* %shuffle_conv_1x1_add_34, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_34"/></StgValue>
</operation>

<operation id="6872" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7001" bw="64" op_0_bw="15">
<![CDATA[
:28  %tmp_1948_cast = sext i15 %tmp_1393 to i64

]]></Node>
<StgValue><ssdm name="tmp_1948_cast"/></StgValue>
</operation>

<operation id="6873" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7002" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights_96_96_1x1_ad_6 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1948_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_6"/></StgValue>
</operation>

<operation id="6874" st_id="644" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7003" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:30  store float %shuffle_conv_1x1_loa_34, float* %weights_96_96_1x1_ad_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6875" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7004" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.preheader397

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="6876" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7012" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader396:0  %i178 = phi i5 [ %i_179, %.preheader396.loopexit ], [ 0, %.preheader396.preheader ]

]]></Node>
<StgValue><ssdm name="i178"/></StgValue>
</operation>

<operation id="6877" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7013" bw="8" op_0_bw="5">
<![CDATA[
.preheader396:1  %i179_cast = zext i5 %i178 to i8

]]></Node>
<StgValue><ssdm name="i179_cast"/></StgValue>
</operation>

<operation id="6878" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7014" bw="12" op_0_bw="5">
<![CDATA[
.preheader396:2  %i179_cast1 = zext i5 %i178 to i12

]]></Node>
<StgValue><ssdm name="i179_cast1"/></StgValue>
</operation>

<operation id="6879" st_id="645" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7015" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader396:3  %exitcond27 = icmp eq i5 %i178, -8

]]></Node>
<StgValue><ssdm name="exitcond27"/></StgValue>
</operation>

<operation id="6880" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7016" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader396:4  %empty_613 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_613"/></StgValue>
</operation>

<operation id="6881" st_id="645" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7017" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader396:5  %i_179 = add i5 %i178, 1

]]></Node>
<StgValue><ssdm name="i_179"/></StgValue>
</operation>

<operation id="6882" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7018" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader396:6  br i1 %exitcond27, label %201, label %.preheader395.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6883" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1994">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7020" bw="0" op_0_bw="0">
<![CDATA[
.preheader395.preheader:0  br label %.preheader395

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6884" st_id="645" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1996">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7049" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="6885" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7022" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader395:0  %k69 = phi i3 [ %k_70, %200 ], [ 0, %.preheader395.preheader ]

]]></Node>
<StgValue><ssdm name="k69"/></StgValue>
</operation>

<operation id="6886" st_id="646" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7023" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader395:1  %exitcond26 = icmp eq i3 %k69, -4

]]></Node>
<StgValue><ssdm name="exitcond26"/></StgValue>
</operation>

<operation id="6887" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7024" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader395:2  %empty_614 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_614"/></StgValue>
</operation>

<operation id="6888" st_id="646" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7025" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader395:3  %k_70 = add i3 %k69, 1

]]></Node>
<StgValue><ssdm name="k_70"/></StgValue>
</operation>

<operation id="6889" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader395:4  br i1 %exitcond26, label %.preheader396.loopexit, label %200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6890" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7028" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1383 = trunc i3 %k69 to i2

]]></Node>
<StgValue><ssdm name="tmp_1383"/></StgValue>
</operation>

<operation id="6891" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7029" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl239 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1383, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl239"/></StgValue>
</operation>

<operation id="6892" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7030" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl250_cast = zext i7 %p_shl239 to i8

]]></Node>
<StgValue><ssdm name="p_shl250_cast"/></StgValue>
</operation>

<operation id="6893" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7031" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl240 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1383, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl240"/></StgValue>
</operation>

<operation id="6894" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7032" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl251_cast = zext i5 %p_shl240 to i8

]]></Node>
<StgValue><ssdm name="p_shl251_cast"/></StgValue>
</operation>

<operation id="6895" st_id="646" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7033" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_832 = sub i8 %p_shl250_cast, %p_shl251_cast

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="6896" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7034" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1051_cast = sext i8 %tmp_832 to i12

]]></Node>
<StgValue><ssdm name="tmp_1051_cast"/></StgValue>
</operation>

<operation id="6897" st_id="646" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7035" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp80 = add i12 -1384, %tmp_1051_cast

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="6898" st_id="646" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7036" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_833 = add i12 %i179_cast1, %tmp80

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="6899" st_id="646" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7040" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_835 = add i8 %tmp_832, %i179_cast

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="6900" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2001">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7047" bw="0" op_0_bw="0">
<![CDATA[
.preheader396.loopexit:0  br label %.preheader396

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="6901" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7037" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_834 = zext i12 %tmp_833 to i64

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="6902" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7038" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_56 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_834

]]></Node>
<StgValue><ssdm name="bias_addr_56"/></StgValue>
</operation>

<operation id="6903" st_id="647" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7039" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_56 = load float* %bias_addr_56, align 4

]]></Node>
<StgValue><ssdm name="bias_load_56"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="6904" st_id="648" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7039" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_56 = load float* %bias_addr_56, align 4

]]></Node>
<StgValue><ssdm name="bias_load_56"/></StgValue>
</operation>

<operation id="6905" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7041" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1055_cast = sext i8 %tmp_835 to i32

]]></Node>
<StgValue><ssdm name="tmp_1055_cast"/></StgValue>
</operation>

<operation id="6906" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7042" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_836 = zext i32 %tmp_1055_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="6907" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7043" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_10 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_836

]]></Node>
<StgValue><ssdm name="bias_96_addr_10"/></StgValue>
</operation>

<operation id="6908" st_id="648" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7044" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_56, float* %bias_96_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6909" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7045" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader395

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="6910" st_id="649" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7049" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6911" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7050" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit673

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="6912" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7052" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit673:0  %co174 = phi i7 [ 0, %201 ], [ %co_175, %.loopexit673.loopexit ]

]]></Node>
<StgValue><ssdm name="co174"/></StgValue>
</operation>

<operation id="6913" st_id="650" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7053" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit673:1  %exitcond25 = icmp eq i7 %co174, -32

]]></Node>
<StgValue><ssdm name="exitcond25"/></StgValue>
</operation>

<operation id="6914" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7054" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit673:2  %empty_615 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_615"/></StgValue>
</operation>

<operation id="6915" st_id="650" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7055" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit673:3  %co_175 = add i7 %co174, 1

]]></Node>
<StgValue><ssdm name="co_175"/></StgValue>
</operation>

<operation id="6916" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7056" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit673:4  br i1 %exitcond25, label %203, label %.preheader394.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6917" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7058" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader394.preheader:0  %tmp_1382 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co174, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1382"/></StgValue>
</operation>

<operation id="6918" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7059" bw="10" op_0_bw="9">
<![CDATA[
.preheader394.preheader:1  %tmp_1933_cast = zext i9 %tmp_1382 to i10

]]></Node>
<StgValue><ssdm name="tmp_1933_cast"/></StgValue>
</operation>

<operation id="6919" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7060" bw="0" op_0_bw="0">
<![CDATA[
.preheader394.preheader:2  br label %.preheader394

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6920" st_id="650" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7093" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96([1536 x float]* @buffer0_1_96_4x4, [3072 x float]* @shuffleunit2_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="6921" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7062" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader394:0  %h109 = phi i3 [ 0, %.preheader394.preheader ], [ %h_110, %.preheader394.loopexit ]

]]></Node>
<StgValue><ssdm name="h109"/></StgValue>
</operation>

<operation id="6922" st_id="651" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7063" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader394:1  %exitcond24 = icmp eq i3 %h109, -4

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="6923" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7064" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader394:2  %empty_616 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_616"/></StgValue>
</operation>

<operation id="6924" st_id="651" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7065" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader394:3  %h_110 = add i3 %h109, 1

]]></Node>
<StgValue><ssdm name="h_110"/></StgValue>
</operation>

<operation id="6925" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader394:4  br i1 %exitcond24, label %.loopexit673.loopexit, label %.preheader393.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6926" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7068" bw="10" op_0_bw="3">
<![CDATA[
.preheader393.preheader:0  %tmp_842_cast = zext i3 %h109 to i10

]]></Node>
<StgValue><ssdm name="tmp_842_cast"/></StgValue>
</operation>

<operation id="6927" st_id="651" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7069" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader393.preheader:1  %tmp_1396 = add i10 %tmp_1933_cast, %tmp_842_cast

]]></Node>
<StgValue><ssdm name="tmp_1396"/></StgValue>
</operation>

<operation id="6928" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7070" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader393.preheader:2  %tmp_1397 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_1396, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1397"/></StgValue>
</operation>

<operation id="6929" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7071" bw="13" op_0_bw="12">
<![CDATA[
.preheader393.preheader:3  %tmp_1955_cast = zext i12 %tmp_1397 to i13

]]></Node>
<StgValue><ssdm name="tmp_1955_cast"/></StgValue>
</operation>

<operation id="6930" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7072" bw="0" op_0_bw="0">
<![CDATA[
.preheader393.preheader:4  br label %.preheader393

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6931" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2014">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7091" bw="0" op_0_bw="0">
<![CDATA[
.loopexit673.loopexit:0  br label %.loopexit673

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="6932" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7074" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader393:0  %w109 = phi i3 [ %w_110, %202 ], [ 0, %.preheader393.preheader ]

]]></Node>
<StgValue><ssdm name="w109"/></StgValue>
</operation>

<operation id="6933" st_id="652" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7075" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader393:1  %exitcond23 = icmp eq i3 %w109, -4

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="6934" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7076" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader393:2  %empty_617 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_617"/></StgValue>
</operation>

<operation id="6935" st_id="652" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7077" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader393:3  %w_110 = add i3 %w109, 1

]]></Node>
<StgValue><ssdm name="w_110"/></StgValue>
</operation>

<operation id="6936" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7078" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader393:4  br i1 %exitcond23, label %.preheader394.loopexit, label %202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6937" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7080" bw="13" op_0_bw="3">
<![CDATA[
:0  %tmp_846_cast = zext i3 %w109 to i13

]]></Node>
<StgValue><ssdm name="tmp_846_cast"/></StgValue>
</operation>

<operation id="6938" st_id="652" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7081" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %tmp_1402 = add i13 %tmp_1955_cast, %tmp_846_cast

]]></Node>
<StgValue><ssdm name="tmp_1402"/></StgValue>
</operation>

<operation id="6939" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7082" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_1964_cast = zext i13 %tmp_1402 to i64

]]></Node>
<StgValue><ssdm name="tmp_1964_cast"/></StgValue>
</operation>

<operation id="6940" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7084" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit2_0_outpu_2 = getelementptr [3072 x float]* @shuffleunit2_0_outpu, i64 0, i64 %tmp_1964_cast

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu_2"/></StgValue>
</operation>

<operation id="6941" st_id="652" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7085" bw="32" op_0_bw="12">
<![CDATA[
:5  %shuffleunit2_0_outpu_3 = load float* %shuffleunit2_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu_3"/></StgValue>
</operation>

<operation id="6942" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7089" bw="0" op_0_bw="0">
<![CDATA[
.preheader394.loopexit:0  br label %.preheader394

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="6943" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7083" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer0_1_96_4x4_add_3 = getelementptr [1536 x float]* @buffer0_1_96_4x4, i64 0, i64 %tmp_1964_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_add_3"/></StgValue>
</operation>

<operation id="6944" st_id="653" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7085" bw="32" op_0_bw="12">
<![CDATA[
:5  %shuffleunit2_0_outpu_3 = load float* %shuffleunit2_0_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_0_outpu_3"/></StgValue>
</operation>

<operation id="6945" st_id="653" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7086" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:6  store float %shuffleunit2_0_outpu_3, float* %buffer0_1_96_4x4_add_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6946" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7087" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader393

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="6947" st_id="654" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7093" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96([1536 x float]* @buffer0_1_96_4x4, [3072 x float]* @shuffleunit2_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6948" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7094" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit672

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="6949" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7096" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit672:0  %co176 = phi i7 [ 0, %203 ], [ %co_177, %.loopexit672.loopexit ]

]]></Node>
<StgValue><ssdm name="co176"/></StgValue>
</operation>

<operation id="6950" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7097" bw="8" op_0_bw="7">
<![CDATA[
.loopexit672:1  %co176_cast = zext i7 %co176 to i8

]]></Node>
<StgValue><ssdm name="co176_cast"/></StgValue>
</operation>

<operation id="6951" st_id="655" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7098" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit672:2  %exitcond22 = icmp eq i7 %co176, -32

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="6952" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7099" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit672:3  %empty_618 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_618"/></StgValue>
</operation>

<operation id="6953" st_id="655" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit672:4  %co_177 = add i7 %co176, 1

]]></Node>
<StgValue><ssdm name="co_177"/></StgValue>
</operation>

<operation id="6954" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit672:5  br i1 %exitcond22, label %.preheader390.preheader, label %.preheader392.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6955" st_id="655" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.preheader:0  %tmp_841 = add i8 %co176_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="6956" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7104" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader392.preheader:1  %tmp_1394 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_841, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1394"/></StgValue>
</operation>

<operation id="6957" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7105" bw="11" op_0_bw="10">
<![CDATA[
.preheader392.preheader:2  %tmp_1950_cast = zext i10 %tmp_1394 to i11

]]></Node>
<StgValue><ssdm name="tmp_1950_cast"/></StgValue>
</operation>

<operation id="6958" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7106" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader392.preheader:3  %tmp_1395 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co176, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1395"/></StgValue>
</operation>

<operation id="6959" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7107" bw="10" op_0_bw="9">
<![CDATA[
.preheader392.preheader:4  %tmp_1952_cast = zext i9 %tmp_1395 to i10

]]></Node>
<StgValue><ssdm name="tmp_1952_cast"/></StgValue>
</operation>

<operation id="6960" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7108" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.preheader:5  br label %.preheader392

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6961" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7146" bw="0" op_0_bw="0">
<![CDATA[
.preheader390.preheader:0  br label %.preheader390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="6962" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7110" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader392:0  %h111 = phi i3 [ 0, %.preheader392.preheader ], [ %h_112, %.preheader392.loopexit ]

]]></Node>
<StgValue><ssdm name="h111"/></StgValue>
</operation>

<operation id="6963" st_id="656" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7111" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader392:1  %exitcond21 = icmp eq i3 %h111, -4

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="6964" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader392:2  %empty_619 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_619"/></StgValue>
</operation>

<operation id="6965" st_id="656" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7113" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader392:3  %h_112 = add i3 %h111, 1

]]></Node>
<StgValue><ssdm name="h_112"/></StgValue>
</operation>

<operation id="6966" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader392:4  br i1 %exitcond21, label %.loopexit672.loopexit, label %.preheader391.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6967" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7116" bw="10" op_0_bw="3">
<![CDATA[
.preheader391.preheader:0  %tmp_844_cast1 = zext i3 %h111 to i10

]]></Node>
<StgValue><ssdm name="tmp_844_cast1"/></StgValue>
</operation>

<operation id="6968" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7117" bw="11" op_0_bw="3">
<![CDATA[
.preheader391.preheader:1  %tmp_844_cast2 = zext i3 %h111 to i11

]]></Node>
<StgValue><ssdm name="tmp_844_cast2"/></StgValue>
</operation>

<operation id="6969" st_id="656" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader391.preheader:2  %tmp_1400 = add i11 %tmp_844_cast2, %tmp_1950_cast

]]></Node>
<StgValue><ssdm name="tmp_1400"/></StgValue>
</operation>

<operation id="6970" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7119" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader391.preheader:3  %tmp_1960_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_1400, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1960_cast"/></StgValue>
</operation>

<operation id="6971" st_id="656" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader391.preheader:4  %tmp_1401 = add i10 %tmp_844_cast1, %tmp_1952_cast

]]></Node>
<StgValue><ssdm name="tmp_1401"/></StgValue>
</operation>

<operation id="6972" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7121" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader391.preheader:5  %tmp_1963_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_1401, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1963_cast"/></StgValue>
</operation>

<operation id="6973" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7122" bw="0" op_0_bw="0">
<![CDATA[
.preheader391.preheader:6  br label %.preheader391

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6974" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7144" bw="0" op_0_bw="0">
<![CDATA[
.loopexit672.loopexit:0  br label %.loopexit672

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="6975" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7124" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader391:0  %w111 = phi i3 [ %w_112, %204 ], [ 0, %.preheader391.preheader ]

]]></Node>
<StgValue><ssdm name="w111"/></StgValue>
</operation>

<operation id="6976" st_id="657" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7125" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader391:1  %exitcond20 = icmp eq i3 %w111, -4

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="6977" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader391:2  %empty_620 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_620"/></StgValue>
</operation>

<operation id="6978" st_id="657" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7127" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader391:3  %w_112 = add i3 %w111, 1

]]></Node>
<StgValue><ssdm name="w_112"/></StgValue>
</operation>

<operation id="6979" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader391:4  br i1 %exitcond20, label %.preheader392.loopexit, label %204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6980" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7130" bw="12" op_0_bw="3">
<![CDATA[
:0  %tmp_850_cast1 = zext i3 %w111 to i12

]]></Node>
<StgValue><ssdm name="tmp_850_cast1"/></StgValue>
</operation>

<operation id="6981" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7131" bw="13" op_0_bw="3">
<![CDATA[
:1  %tmp_850_cast2 = zext i3 %w111 to i13

]]></Node>
<StgValue><ssdm name="tmp_850_cast2"/></StgValue>
</operation>

<operation id="6982" st_id="657" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_1403 = add i13 %tmp_1960_cast, %tmp_850_cast2

]]></Node>
<StgValue><ssdm name="tmp_1403"/></StgValue>
</operation>

<operation id="6983" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7133" bw="64" op_0_bw="13">
<![CDATA[
:3  %tmp_1965_cast = zext i13 %tmp_1403 to i64

]]></Node>
<StgValue><ssdm name="tmp_1965_cast"/></StgValue>
</operation>

<operation id="6984" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7134" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shuffleunit2_1_outpu = getelementptr [3072 x float]* @shuffleunit2_1_outpu, i64 0, i64 %tmp_1965_cast

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu"/></StgValue>
</operation>

<operation id="6985" st_id="657" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %tmp_1404 = add i12 %tmp_1963_cast, %tmp_850_cast1

]]></Node>
<StgValue><ssdm name="tmp_1404"/></StgValue>
</operation>

<operation id="6986" st_id="657" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7138" bw="32" op_0_bw="12">
<![CDATA[
:8  %shuffleunit2_1_outpu_1 = load float* %shuffleunit2_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu_1"/></StgValue>
</operation>

<operation id="6987" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7142" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.loopexit:0  br label %.preheader392

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="6988" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7136" bw="64" op_0_bw="12">
<![CDATA[
:6  %tmp_1966_cast = zext i12 %tmp_1404 to i64

]]></Node>
<StgValue><ssdm name="tmp_1966_cast"/></StgValue>
</operation>

<operation id="6989" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buffer0_1_96_4x4_add_4 = getelementptr [1536 x float]* @buffer0_1_96_4x4, i64 0, i64 %tmp_1966_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_add_4"/></StgValue>
</operation>

<operation id="6990" st_id="658" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7138" bw="32" op_0_bw="12">
<![CDATA[
:8  %shuffleunit2_1_outpu_1 = load float* %shuffleunit2_1_outpu, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu_1"/></StgValue>
</operation>

<operation id="6991" st_id="658" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7139" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store float %shuffleunit2_1_outpu_1, float* %buffer0_1_96_4x4_add_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6992" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7140" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader391

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="6993" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7148" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader390:0  %co178 = phi i5 [ %co_179, %.preheader390.loopexit ], [ 0, %.preheader390.preheader ]

]]></Node>
<StgValue><ssdm name="co178"/></StgValue>
</operation>

<operation id="6994" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7149" bw="13" op_0_bw="5">
<![CDATA[
.preheader390:1  %co178_cast = zext i5 %co178 to i13

]]></Node>
<StgValue><ssdm name="co178_cast"/></StgValue>
</operation>

<operation id="6995" st_id="659" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7150" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader390:2  %exitcond19 = icmp eq i5 %co178, -8

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="6996" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader390:3  %empty_621 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_621"/></StgValue>
</operation>

<operation id="6997" st_id="659" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader390:4  %co_179 = add i5 %co178, 1

]]></Node>
<StgValue><ssdm name="co_179"/></StgValue>
</operation>

<operation id="6998" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader390:5  br i1 %exitcond19, label %.preheader387.preheader, label %.preheader389.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6999" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7155" bw="2" op_0_bw="5">
<![CDATA[
.preheader389.preheader:0  %tmp_1398 = trunc i5 %co178 to i2

]]></Node>
<StgValue><ssdm name="tmp_1398"/></StgValue>
</operation>

<operation id="7000" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7156" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader389.preheader:1  %p_shl243 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1398, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl243"/></StgValue>
</operation>

<operation id="7001" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7157" bw="8" op_0_bw="7">
<![CDATA[
.preheader389.preheader:2  %p_shl257_cast = zext i7 %p_shl243 to i8

]]></Node>
<StgValue><ssdm name="p_shl257_cast"/></StgValue>
</operation>

<operation id="7002" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7158" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader389.preheader:3  %tmp_1399 = shl i5 %co178, 3

]]></Node>
<StgValue><ssdm name="tmp_1399"/></StgValue>
</operation>

<operation id="7003" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7159" bw="8" op_0_bw="5">
<![CDATA[
.preheader389.preheader:4  %p_shl258_cast = zext i5 %tmp_1399 to i8

]]></Node>
<StgValue><ssdm name="p_shl258_cast"/></StgValue>
</operation>

<operation id="7004" st_id="659" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader389.preheader:5  %tmp_843 = sub i8 %p_shl257_cast, %p_shl258_cast

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="7005" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7161" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader389.preheader:6  %p_lshr_f26_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co178, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f26_cast"/></StgValue>
</operation>

<operation id="7006" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7162" bw="8" op_0_bw="3">
<![CDATA[
.preheader389.preheader:7  %tmp_1079_cast = zext i3 %p_lshr_f26_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_1079_cast"/></StgValue>
</operation>

<operation id="7007" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7163" bw="0" op_0_bw="0">
<![CDATA[
.preheader389.preheader:8  br label %.preheader389

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7008" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2042">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7220" bw="0" op_0_bw="0">
<![CDATA[
.preheader387.preheader:0  br label %.preheader387

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="7009" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7165" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader389:0  %ci78 = phi i5 [ 0, %.preheader389.preheader ], [ %ci_79, %.preheader389.loopexit ]

]]></Node>
<StgValue><ssdm name="ci78"/></StgValue>
</operation>

<operation id="7010" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7166" bw="8" op_0_bw="5">
<![CDATA[
.preheader389:1  %ci78_cast = zext i5 %ci78 to i8

]]></Node>
<StgValue><ssdm name="ci78_cast"/></StgValue>
</operation>

<operation id="7011" st_id="660" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7167" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader389:2  %exitcond18 = icmp eq i5 %ci78, -8

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="7012" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7168" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader389:3  %empty_622 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_622"/></StgValue>
</operation>

<operation id="7013" st_id="660" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7169" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader389:4  %ci_79 = add i5 %ci78, 1

]]></Node>
<StgValue><ssdm name="ci_79"/></StgValue>
</operation>

<operation id="7014" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader389:5  br i1 %exitcond18, label %.preheader390.loopexit, label %.preheader388.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7015" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7172" bw="19" op_0_bw="5">
<![CDATA[
.preheader388.preheader:0  %tmp_847_cast = zext i5 %ci78 to i19

]]></Node>
<StgValue><ssdm name="tmp_847_cast"/></StgValue>
</operation>

<operation id="7016" st_id="660" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.preheader:1  %tmp_848 = add i8 %tmp_843, %ci78_cast

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="7017" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7174" bw="15" op_0_bw="8">
<![CDATA[
.preheader388.preheader:2  %tmp_849_cast = sext i8 %tmp_848 to i15

]]></Node>
<StgValue><ssdm name="tmp_849_cast"/></StgValue>
</operation>

<operation id="7018" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7175" bw="0" op_0_bw="0">
<![CDATA[
.preheader388.preheader:3  br label %.preheader388

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7019" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2047">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7218" bw="0" op_0_bw="0">
<![CDATA[
.preheader390.loopexit:0  br label %.preheader390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="7020" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7177" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader388:0  %i186 = phi i5 [ %i_187, %205 ], [ 0, %.preheader388.preheader ]

]]></Node>
<StgValue><ssdm name="i186"/></StgValue>
</operation>

<operation id="7021" st_id="661" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7178" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader388:1  %exitcond17 = icmp eq i5 %i186, -16

]]></Node>
<StgValue><ssdm name="exitcond17"/></StgValue>
</operation>

<operation id="7022" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader388:2  %empty_623 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_623"/></StgValue>
</operation>

<operation id="7023" st_id="661" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7180" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader388:3  %i_187 = add i5 %i186, 1

]]></Node>
<StgValue><ssdm name="i_187"/></StgValue>
</operation>

<operation id="7024" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader388:4  br i1 %exitcond17, label %.preheader389.loopexit, label %205

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7025" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7183" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1406 = trunc i5 %i186 to i4

]]></Node>
<StgValue><ssdm name="tmp_1406"/></StgValue>
</operation>

<operation id="7026" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7184" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl246 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1406, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl246"/></StgValue>
</operation>

<operation id="7027" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7185" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl261_cast = zext i9 %p_shl246 to i10

]]></Node>
<StgValue><ssdm name="p_shl261_cast"/></StgValue>
</operation>

<operation id="7028" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7186" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl247 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1406, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl247"/></StgValue>
</operation>

<operation id="7029" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7187" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl262_cast1 = zext i7 %p_shl247 to i8

]]></Node>
<StgValue><ssdm name="p_shl262_cast1"/></StgValue>
</operation>

<operation id="7030" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7188" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl262_cast = zext i7 %p_shl247 to i10

]]></Node>
<StgValue><ssdm name="p_shl262_cast"/></StgValue>
</operation>

<operation id="7031" st_id="661" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_860 = sub i10 %p_shl261_cast, %p_shl262_cast

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="7032" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7190" bw="13" op_0_bw="10">
<![CDATA[
:7  %tmp_1094_cast = sext i10 %tmp_860 to i13

]]></Node>
<StgValue><ssdm name="tmp_1094_cast"/></StgValue>
</operation>

<operation id="7033" st_id="661" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7191" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %tmp81 = add i13 -3464, %tmp_1094_cast

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="7034" st_id="661" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7192" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_861 = add i13 %tmp81, %co178_cast

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="7035" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %tmp_1411 = shl i5 %i186, 1

]]></Node>
<StgValue><ssdm name="tmp_1411"/></StgValue>
</operation>

<operation id="7036" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7203" bw="8" op_0_bw="5">
<![CDATA[
:20  %p_shl263_cast = zext i5 %tmp_1411 to i8

]]></Node>
<StgValue><ssdm name="p_shl263_cast"/></StgValue>
</operation>

<operation id="7037" st_id="661" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_862 = sub i8 %p_shl262_cast1, %p_shl263_cast

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="7038" st_id="661" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_863 = add i8 %tmp_862, %tmp_1079_cast

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="7039" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7206" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:23  %tmp_1412 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_863, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1412"/></StgValue>
</operation>

<operation id="7040" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7207" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:24  %tmp_1413 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_863, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1413"/></StgValue>
</operation>

<operation id="7041" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7208" bw="15" op_0_bw="13">
<![CDATA[
:25  %p_shl488_cast = sext i13 %tmp_1413 to i15

]]></Node>
<StgValue><ssdm name="p_shl488_cast"/></StgValue>
</operation>

<operation id="7042" st_id="661" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7209" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %tmp_1414 = sub i15 %tmp_1412, %p_shl488_cast

]]></Node>
<StgValue><ssdm name="tmp_1414"/></StgValue>
</operation>

<operation id="7043" st_id="661" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7210" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1415 = add i15 %tmp_849_cast, %tmp_1414

]]></Node>
<StgValue><ssdm name="tmp_1415"/></StgValue>
</operation>

<operation id="7044" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2052">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7216" bw="0" op_0_bw="0">
<![CDATA[
.preheader389.loopexit:0  br label %.preheader389

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="7045" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7193" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:10  %tmp_1407 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_861, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1407"/></StgValue>
</operation>

<operation id="7046" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7194" bw="19" op_0_bw="18">
<![CDATA[
:11  %p_shl489_cast = zext i18 %tmp_1407 to i19

]]></Node>
<StgValue><ssdm name="p_shl489_cast"/></StgValue>
</operation>

<operation id="7047" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7195" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:12  %tmp_1408 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_861, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1408"/></StgValue>
</operation>

<operation id="7048" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7196" bw="19" op_0_bw="16">
<![CDATA[
:13  %p_shl490_cast = zext i16 %tmp_1408 to i19

]]></Node>
<StgValue><ssdm name="p_shl490_cast"/></StgValue>
</operation>

<operation id="7049" st_id="662" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7197" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %tmp_1409 = sub i19 %p_shl489_cast, %p_shl490_cast

]]></Node>
<StgValue><ssdm name="tmp_1409"/></StgValue>
</operation>

<operation id="7050" st_id="662" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7198" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:15  %tmp_1410 = add i19 %tmp_847_cast, %tmp_1409

]]></Node>
<StgValue><ssdm name="tmp_1410"/></StgValue>
</operation>

<operation id="7051" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7199" bw="64" op_0_bw="19">
<![CDATA[
:16  %tmp_1974_cast = sext i19 %tmp_1410 to i64

]]></Node>
<StgValue><ssdm name="tmp_1974_cast"/></StgValue>
</operation>

<operation id="7052" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7200" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_35 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_1974_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_35"/></StgValue>
</operation>

<operation id="7053" st_id="662" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7201" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_35 = load float* %shuffle_conv_1x1_add_35, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_35"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="7054" st_id="663" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7201" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_35 = load float* %shuffle_conv_1x1_add_35, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_35"/></StgValue>
</operation>

<operation id="7055" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7211" bw="64" op_0_bw="15">
<![CDATA[
:28  %tmp_1981_cast = sext i15 %tmp_1415 to i64

]]></Node>
<StgValue><ssdm name="tmp_1981_cast"/></StgValue>
</operation>

<operation id="7056" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7212" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights_96_96_1x1_ad_7 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_1981_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_7"/></StgValue>
</operation>

<operation id="7057" st_id="663" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7213" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:30  store float %shuffle_conv_1x1_loa_35, float* %weights_96_96_1x1_ad_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7058" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7214" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.preheader388

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="7059" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7222" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader387:0  %i184 = phi i5 [ %i_185, %.preheader387.loopexit ], [ 0, %.preheader387.preheader ]

]]></Node>
<StgValue><ssdm name="i184"/></StgValue>
</operation>

<operation id="7060" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7223" bw="8" op_0_bw="5">
<![CDATA[
.preheader387:1  %i185_cast = zext i5 %i184 to i8

]]></Node>
<StgValue><ssdm name="i185_cast"/></StgValue>
</operation>

<operation id="7061" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7224" bw="12" op_0_bw="5">
<![CDATA[
.preheader387:2  %i185_cast1 = zext i5 %i184 to i12

]]></Node>
<StgValue><ssdm name="i185_cast1"/></StgValue>
</operation>

<operation id="7062" st_id="664" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7225" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader387:3  %exitcond16 = icmp eq i5 %i184, -8

]]></Node>
<StgValue><ssdm name="exitcond16"/></StgValue>
</operation>

<operation id="7063" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7226" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader387:4  %empty_624 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_624"/></StgValue>
</operation>

<operation id="7064" st_id="664" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7227" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader387:5  %i_185 = add i5 %i184, 1

]]></Node>
<StgValue><ssdm name="i_185"/></StgValue>
</operation>

<operation id="7065" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader387:6  br i1 %exitcond16, label %207, label %.preheader386.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7066" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2057">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7230" bw="0" op_0_bw="0">
<![CDATA[
.preheader386.preheader:0  br label %.preheader386

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7067" st_id="664" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="7068" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7232" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader386:0  %k71 = phi i3 [ %k_72, %206 ], [ 0, %.preheader386.preheader ]

]]></Node>
<StgValue><ssdm name="k71"/></StgValue>
</operation>

<operation id="7069" st_id="665" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7233" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader386:1  %exitcond15 = icmp eq i3 %k71, -4

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="7070" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader386:2  %empty_625 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_625"/></StgValue>
</operation>

<operation id="7071" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7235" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader386:3  %k_72 = add i3 %k71, 1

]]></Node>
<StgValue><ssdm name="k_72"/></StgValue>
</operation>

<operation id="7072" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader386:4  br i1 %exitcond15, label %.preheader387.loopexit, label %206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7073" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7238" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1405 = trunc i3 %k71 to i2

]]></Node>
<StgValue><ssdm name="tmp_1405"/></StgValue>
</operation>

<operation id="7074" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7239" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl244 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1405, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl244"/></StgValue>
</operation>

<operation id="7075" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7240" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl259_cast = zext i7 %p_shl244 to i8

]]></Node>
<StgValue><ssdm name="p_shl259_cast"/></StgValue>
</operation>

<operation id="7076" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7241" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl245 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1405, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl245"/></StgValue>
</operation>

<operation id="7077" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7242" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl260_cast = zext i5 %p_shl245 to i8

]]></Node>
<StgValue><ssdm name="p_shl260_cast"/></StgValue>
</operation>

<operation id="7078" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_851 = sub i8 %p_shl259_cast, %p_shl260_cast

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="7079" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7244" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1083_cast = sext i8 %tmp_851 to i12

]]></Node>
<StgValue><ssdm name="tmp_1083_cast"/></StgValue>
</operation>

<operation id="7080" st_id="665" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp82 = add i12 -1288, %tmp_1083_cast

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="7081" st_id="665" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_852 = add i12 %i185_cast1, %tmp82

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="7082" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_855 = add i8 %tmp_851, %i185_cast

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="7083" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7257" bw="0" op_0_bw="0">
<![CDATA[
.preheader387.loopexit:0  br label %.preheader387

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="7084" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7247" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_854 = zext i12 %tmp_852 to i64

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="7085" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7248" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_57 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_854

]]></Node>
<StgValue><ssdm name="bias_addr_57"/></StgValue>
</operation>

<operation id="7086" st_id="666" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7249" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_57 = load float* %bias_addr_57, align 4

]]></Node>
<StgValue><ssdm name="bias_load_57"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="7087" st_id="667" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7249" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_57 = load float* %bias_addr_57, align 4

]]></Node>
<StgValue><ssdm name="bias_load_57"/></StgValue>
</operation>

<operation id="7088" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7251" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1087_cast = sext i8 %tmp_855 to i32

]]></Node>
<StgValue><ssdm name="tmp_1087_cast"/></StgValue>
</operation>

<operation id="7089" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7252" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_857 = zext i32 %tmp_1087_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="7090" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7253" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_11 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_857

]]></Node>
<StgValue><ssdm name="bias_96_addr_11"/></StgValue>
</operation>

<operation id="7091" st_id="667" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7254" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_57, float* %bias_96_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7092" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7255" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader386

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="7093" st_id="668" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7094" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7260" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit671

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="7095" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7262" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit671:0  %co180 = phi i5 [ 0, %207 ], [ %co_181, %.loopexit671.loopexit ]

]]></Node>
<StgValue><ssdm name="co180"/></StgValue>
</operation>

<operation id="7096" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7263" bw="8" op_0_bw="5">
<![CDATA[
.loopexit671:1  %co181_cast = zext i5 %co180 to i8

]]></Node>
<StgValue><ssdm name="co181_cast"/></StgValue>
</operation>

<operation id="7097" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7264" bw="11" op_0_bw="5">
<![CDATA[
.loopexit671:2  %co181_cast1 = zext i5 %co180 to i11

]]></Node>
<StgValue><ssdm name="co181_cast1"/></StgValue>
</operation>

<operation id="7098" st_id="669" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7265" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit671:3  %exitcond14 = icmp eq i5 %co180, -8

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="7099" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit671:4  %empty_626 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_626"/></StgValue>
</operation>

<operation id="7100" st_id="669" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7267" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit671:5  %co_181 = add i5 %co180, 1

]]></Node>
<StgValue><ssdm name="co_181"/></StgValue>
</operation>

<operation id="7101" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit671:6  br i1 %exitcond14, label %.preheader382.preheader, label %.preheader385.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7102" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7270" bw="0" op_0_bw="0">
<![CDATA[
.preheader385.preheader:0  br label %.preheader385

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7103" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7344" bw="0" op_0_bw="0">
<![CDATA[
.preheader382.preheader:0  br label %.preheader382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="7104" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7272" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader385:0  %w113 = phi i2 [ %w_114, %.preheader385.loopexit ], [ 0, %.preheader385.preheader ]

]]></Node>
<StgValue><ssdm name="w113"/></StgValue>
</operation>

<operation id="7105" st_id="670" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7273" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader385:1  %exitcond13 = icmp eq i2 %w113, -1

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="7106" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader385:2  %empty_627 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_627"/></StgValue>
</operation>

<operation id="7107" st_id="670" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7275" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader385:3  %w_114 = add i2 %w113, 1

]]></Node>
<StgValue><ssdm name="w_114"/></StgValue>
</operation>

<operation id="7108" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader385:4  br i1 %exitcond13, label %.loopexit671.loopexit, label %.preheader384.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7109" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7278" bw="36" op_0_bw="2">
<![CDATA[
.preheader384.preheader:0  %tmp_864_cast1 = zext i2 %w113 to i36

]]></Node>
<StgValue><ssdm name="tmp_864_cast1"/></StgValue>
</operation>

<operation id="7110" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7279" bw="15" op_0_bw="2">
<![CDATA[
.preheader384.preheader:1  %tmp_864_cast = zext i2 %w113 to i15

]]></Node>
<StgValue><ssdm name="tmp_864_cast"/></StgValue>
</operation>

<operation id="7111" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7280" bw="0" op_0_bw="0">
<![CDATA[
.preheader384.preheader:2  br label %.preheader384

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7112" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2077">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7342" bw="0" op_0_bw="0">
<![CDATA[
.loopexit671.loopexit:0  br label %.loopexit671

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="7113" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7282" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader384:0  %h113 = phi i2 [ 0, %.preheader384.preheader ], [ %h_114, %.preheader384.loopexit ]

]]></Node>
<StgValue><ssdm name="h113"/></StgValue>
</operation>

<operation id="7114" st_id="671" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7283" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader384:1  %exitcond12 = icmp eq i2 %h113, -1

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="7115" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7284" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader384:2  %empty_628 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_628"/></StgValue>
</operation>

<operation id="7116" st_id="671" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7285" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader384:3  %h_114 = add i2 %h113, 1

]]></Node>
<StgValue><ssdm name="h_114"/></StgValue>
</operation>

<operation id="7117" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader384:4  br i1 %exitcond12, label %.preheader385.loopexit, label %.preheader383.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7118" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2080">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7288" bw="11" op_0_bw="2">
<![CDATA[
.preheader383.preheader:0  %tmp_871_cast1 = zext i2 %h113 to i11

]]></Node>
<StgValue><ssdm name="tmp_871_cast1"/></StgValue>
</operation>

<operation id="7119" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2080">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7289" bw="15" op_0_bw="2">
<![CDATA[
.preheader383.preheader:1  %tmp_871_cast = zext i2 %h113 to i15

]]></Node>
<StgValue><ssdm name="tmp_871_cast"/></StgValue>
</operation>

<operation id="7120" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2080">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7290" bw="0" op_0_bw="0">
<![CDATA[
.preheader383.preheader:2  br label %.preheader383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7121" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7340" bw="0" op_0_bw="0">
<![CDATA[
.preheader385.loopexit:0  br label %.preheader385

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="7122" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7292" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader383:0  %i192 = phi i3 [ %i_193, %208 ], [ 0, %.preheader383.preheader ]

]]></Node>
<StgValue><ssdm name="i192"/></StgValue>
</operation>

<operation id="7123" st_id="672" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7293" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader383:1  %exitcond11 = icmp eq i3 %i192, -4

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="7124" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7294" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader383:2  %empty_629 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_629"/></StgValue>
</operation>

<operation id="7125" st_id="672" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7295" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader383:3  %i_193 = add i3 %i192, 1

]]></Node>
<StgValue><ssdm name="i_193"/></StgValue>
</operation>

<operation id="7126" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader383:4  br i1 %exitcond11, label %.preheader384.loopexit, label %208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7127" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7298" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1419 = trunc i3 %i192 to i2

]]></Node>
<StgValue><ssdm name="tmp_1419"/></StgValue>
</operation>

<operation id="7128" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7299" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl251 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1419, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl251"/></StgValue>
</operation>

<operation id="7129" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7300" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl270_cast = zext i7 %p_shl251 to i8

]]></Node>
<StgValue><ssdm name="p_shl270_cast"/></StgValue>
</operation>

<operation id="7130" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7301" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl252 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1419, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl252"/></StgValue>
</operation>

<operation id="7131" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7302" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl271_cast = zext i5 %p_shl252 to i8

]]></Node>
<StgValue><ssdm name="p_shl271_cast"/></StgValue>
</operation>

<operation id="7132" st_id="672" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_876 = sub i8 %p_shl270_cast, %p_shl271_cast

]]></Node>
<StgValue><ssdm name="tmp_876"/></StgValue>
</operation>

<operation id="7133" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7304" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_1120_cast = sext i8 %tmp_876 to i11

]]></Node>
<StgValue><ssdm name="tmp_1120_cast"/></StgValue>
</operation>

<operation id="7134" st_id="672" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp83 = add i11 984, %tmp_1120_cast

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="7135" st_id="672" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7306" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_877 = add i11 %co181_cast1, %tmp83

]]></Node>
<StgValue><ssdm name="tmp_877"/></StgValue>
</operation>

<operation id="7136" st_id="672" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_880 = add i8 %tmp_876, %co181_cast

]]></Node>
<StgValue><ssdm name="tmp_880"/></StgValue>
</operation>

<operation id="7137" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2087">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7338" bw="0" op_0_bw="0">
<![CDATA[
.preheader384.loopexit:0  br label %.preheader384

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="7138" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7307" bw="14" op_0_bw="11">
<![CDATA[
:9  %tmp_879_cast = zext i11 %tmp_877 to i14

]]></Node>
<StgValue><ssdm name="tmp_879_cast"/></StgValue>
</operation>

<operation id="7139" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7308" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:10  %tmp_1420 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_877, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1420"/></StgValue>
</operation>

<operation id="7140" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7309" bw="14" op_0_bw="13">
<![CDATA[
:11  %p_shl494_cast = zext i13 %tmp_1420 to i14

]]></Node>
<StgValue><ssdm name="p_shl494_cast"/></StgValue>
</operation>

<operation id="7141" st_id="673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7310" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12  %tmp_1421 = sub i14 %p_shl494_cast, %tmp_879_cast

]]></Node>
<StgValue><ssdm name="tmp_1421"/></StgValue>
</operation>

<operation id="7142" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7311" bw="15" op_0_bw="14">
<![CDATA[
:13  %tmp_1989_cast = sext i14 %tmp_1421 to i15

]]></Node>
<StgValue><ssdm name="tmp_1989_cast"/></StgValue>
</operation>

<operation id="7143" st_id="673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7312" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:14  %tmp_1422 = add i15 %tmp_1989_cast, %tmp_864_cast

]]></Node>
<StgValue><ssdm name="tmp_1422"/></StgValue>
</operation>

<operation id="7144" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7313" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:15  %tmp_1423 = shl i15 %tmp_1422, 2

]]></Node>
<StgValue><ssdm name="tmp_1423"/></StgValue>
</operation>

<operation id="7145" st_id="673" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7314" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_1424 = sub i15 %tmp_1423, %tmp_1422

]]></Node>
<StgValue><ssdm name="tmp_1424"/></StgValue>
</operation>

<operation id="7146" st_id="673" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7315" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_1425 = add i15 %tmp_1424, %tmp_871_cast

]]></Node>
<StgValue><ssdm name="tmp_1425"/></StgValue>
</operation>

<operation id="7147" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7320" bw="32" op_0_bw="8">
<![CDATA[
:22  %tmp_1124_cast = sext i8 %tmp_880 to i32

]]></Node>
<StgValue><ssdm name="tmp_1124_cast"/></StgValue>
</operation>

<operation id="7148" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7321" bw="35" op_0_bw="32">
<![CDATA[
:23  %tmp_881_cast = zext i32 %tmp_1124_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_881_cast"/></StgValue>
</operation>

<operation id="7149" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7322" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:24  %tmp_1426 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_880, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1426"/></StgValue>
</operation>

<operation id="7150" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7323" bw="34" op_0_bw="10">
<![CDATA[
:25  %tmp_1427 = sext i10 %tmp_1426 to i34

]]></Node>
<StgValue><ssdm name="tmp_1427"/></StgValue>
</operation>

<operation id="7151" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7324" bw="35" op_0_bw="34">
<![CDATA[
:26  %p_shl492_cast = zext i34 %tmp_1427 to i35

]]></Node>
<StgValue><ssdm name="p_shl492_cast"/></StgValue>
</operation>

<operation id="7152" st_id="673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7325" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:27  %tmp_1428 = sub i35 %p_shl492_cast, %tmp_881_cast

]]></Node>
<StgValue><ssdm name="tmp_1428"/></StgValue>
</operation>

<operation id="7153" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7326" bw="36" op_0_bw="35">
<![CDATA[
:28  %tmp_1996_cast = sext i35 %tmp_1428 to i36

]]></Node>
<StgValue><ssdm name="tmp_1996_cast"/></StgValue>
</operation>

<operation id="7154" st_id="673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7327" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:29  %tmp_1429 = add i36 %tmp_1996_cast, %tmp_864_cast1

]]></Node>
<StgValue><ssdm name="tmp_1429"/></StgValue>
</operation>

<operation id="7155" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7328" bw="11" op_0_bw="36">
<![CDATA[
:30  %tmp_1430 = trunc i36 %tmp_1429 to i11

]]></Node>
<StgValue><ssdm name="tmp_1430"/></StgValue>
</operation>

<operation id="7156" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7329" bw="9" op_0_bw="36">
<![CDATA[
:31  %tmp_1431 = trunc i36 %tmp_1429 to i9

]]></Node>
<StgValue><ssdm name="tmp_1431"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="7157" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7316" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_1993_cast = zext i15 %tmp_1425 to i64

]]></Node>
<StgValue><ssdm name="tmp_1993_cast"/></StgValue>
</operation>

<operation id="7158" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7317" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_3x3_add_19 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_1993_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_19"/></StgValue>
</operation>

<operation id="7159" st_id="674" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7318" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_19 = load float* %shuffle_conv_3x3_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_19"/></StgValue>
</operation>

<operation id="7160" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7330" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:32  %p_shl491_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1431, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl491_cast"/></StgValue>
</operation>

<operation id="7161" st_id="674" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_1432 = sub i11 %p_shl491_cast, %tmp_1430

]]></Node>
<StgValue><ssdm name="tmp_1432"/></StgValue>
</operation>

<operation id="7162" st_id="674" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7332" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %tmp_1433 = add i11 %tmp_1432, %tmp_871_cast1

]]></Node>
<StgValue><ssdm name="tmp_1433"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="7163" st_id="675" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7318" bw="32" op_0_bw="14">
<![CDATA[
:20  %shuffle_conv_3x3_loa_19 = load float* %shuffle_conv_3x3_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_19"/></StgValue>
</operation>

<operation id="7164" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7333" bw="64" op_0_bw="11">
<![CDATA[
:35  %tmp_2000_cast = zext i11 %tmp_1433 to i64

]]></Node>
<StgValue><ssdm name="tmp_2000_cast"/></StgValue>
</operation>

<operation id="7165" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7334" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_96_1_3x3_add_4 = getelementptr [864 x float]* @weights_96_1_3x3, i64 0, i64 %tmp_2000_cast

]]></Node>
<StgValue><ssdm name="weights_96_1_3x3_add_4"/></StgValue>
</operation>

<operation id="7166" st_id="675" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7335" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:37  store float %shuffle_conv_3x3_loa_19, float* %weights_96_1_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7167" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7336" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="7168" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7346" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader382:0  %i188 = phi i5 [ %i_189, %.preheader382.loopexit ], [ 0, %.preheader382.preheader ]

]]></Node>
<StgValue><ssdm name="i188"/></StgValue>
</operation>

<operation id="7169" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7347" bw="8" op_0_bw="5">
<![CDATA[
.preheader382:1  %i189_cast = zext i5 %i188 to i8

]]></Node>
<StgValue><ssdm name="i189_cast"/></StgValue>
</operation>

<operation id="7170" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7348" bw="12" op_0_bw="5">
<![CDATA[
.preheader382:2  %i189_cast1 = zext i5 %i188 to i12

]]></Node>
<StgValue><ssdm name="i189_cast1"/></StgValue>
</operation>

<operation id="7171" st_id="676" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7349" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader382:3  %exitcond10 = icmp eq i5 %i188, -8

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="7172" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7350" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader382:4  %empty_630 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_630"/></StgValue>
</operation>

<operation id="7173" st_id="676" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7351" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader382:5  %i_189 = add i5 %i188, 1

]]></Node>
<StgValue><ssdm name="i_189"/></StgValue>
</operation>

<operation id="7174" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader382:6  br i1 %exitcond10, label %210, label %.preheader381.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7175" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7354" bw="0" op_0_bw="0">
<![CDATA[
.preheader381.preheader:0  br label %.preheader381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7176" st_id="676" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2095">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7383" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([1536 x float]* @buffer1_1_96_4x4, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [1536 x float]* @buffer0_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="7177" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7356" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader381:0  %k73 = phi i3 [ %k_74, %209 ], [ 0, %.preheader381.preheader ]

]]></Node>
<StgValue><ssdm name="k73"/></StgValue>
</operation>

<operation id="7178" st_id="677" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7357" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader381:1  %exitcond9 = icmp eq i3 %k73, -4

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="7179" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7358" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader381:2  %empty_631 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_631"/></StgValue>
</operation>

<operation id="7180" st_id="677" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7359" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader381:3  %k_74 = add i3 %k73, 1

]]></Node>
<StgValue><ssdm name="k_74"/></StgValue>
</operation>

<operation id="7181" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader381:4  br i1 %exitcond9, label %.preheader382.loopexit, label %209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7182" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7362" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1418 = trunc i3 %k73 to i2

]]></Node>
<StgValue><ssdm name="tmp_1418"/></StgValue>
</operation>

<operation id="7183" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7363" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl249 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1418, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl249"/></StgValue>
</operation>

<operation id="7184" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7364" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl264_cast = zext i7 %p_shl249 to i8

]]></Node>
<StgValue><ssdm name="p_shl264_cast"/></StgValue>
</operation>

<operation id="7185" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7365" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl250 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1418, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl250"/></StgValue>
</operation>

<operation id="7186" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7366" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl265_cast = zext i5 %p_shl250 to i8

]]></Node>
<StgValue><ssdm name="p_shl265_cast"/></StgValue>
</operation>

<operation id="7187" st_id="677" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_866 = sub i8 %p_shl264_cast, %p_shl265_cast

]]></Node>
<StgValue><ssdm name="tmp_866"/></StgValue>
</operation>

<operation id="7188" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7368" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1101_cast = sext i8 %tmp_866 to i12

]]></Node>
<StgValue><ssdm name="tmp_1101_cast"/></StgValue>
</operation>

<operation id="7189" st_id="677" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp84 = add i12 -1192, %tmp_1101_cast

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="7190" st_id="677" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_867 = add i12 %i189_cast1, %tmp84

]]></Node>
<StgValue><ssdm name="tmp_867"/></StgValue>
</operation>

<operation id="7191" st_id="677" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_869 = add i8 %tmp_866, %i189_cast

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="7192" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2100">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7381" bw="0" op_0_bw="0">
<![CDATA[
.preheader382.loopexit:0  br label %.preheader382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="7193" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7371" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_868 = zext i12 %tmp_867 to i64

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="7194" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7372" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_58 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_868

]]></Node>
<StgValue><ssdm name="bias_addr_58"/></StgValue>
</operation>

<operation id="7195" st_id="678" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7373" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_58 = load float* %bias_addr_58, align 4

]]></Node>
<StgValue><ssdm name="bias_load_58"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="7196" st_id="679" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7373" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_58 = load float* %bias_addr_58, align 4

]]></Node>
<StgValue><ssdm name="bias_load_58"/></StgValue>
</operation>

<operation id="7197" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7375" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1105_cast = sext i8 %tmp_869 to i32

]]></Node>
<StgValue><ssdm name="tmp_1105_cast"/></StgValue>
</operation>

<operation id="7198" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7376" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_870 = zext i32 %tmp_1105_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="7199" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7377" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_12 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_870

]]></Node>
<StgValue><ssdm name="bias_96_addr_12"/></StgValue>
</operation>

<operation id="7200" st_id="679" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7378" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_58, float* %bias_96_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7201" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7379" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="7202" st_id="680" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7383" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_3x3_4_no_rel([1536 x float]* @buffer1_1_96_4x4, [864 x float]* @weights_96_1_3x3, [96 x float]* @bias_96, [1536 x float]* @buffer0_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7203" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7384" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="7204" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7386" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit670:0  %co182 = phi i5 [ 0, %210 ], [ %co_183, %.loopexit670.loopexit ]

]]></Node>
<StgValue><ssdm name="co182"/></StgValue>
</operation>

<operation id="7205" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7387" bw="13" op_0_bw="5">
<![CDATA[
.loopexit670:1  %co183_cast = zext i5 %co182 to i13

]]></Node>
<StgValue><ssdm name="co183_cast"/></StgValue>
</operation>

<operation id="7206" st_id="681" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7388" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit670:2  %exitcond8 = icmp eq i5 %co182, -8

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="7207" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7389" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit670:3  %empty_632 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_632"/></StgValue>
</operation>

<operation id="7208" st_id="681" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7390" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit670:4  %co_183 = add i5 %co182, 1

]]></Node>
<StgValue><ssdm name="co_183"/></StgValue>
</operation>

<operation id="7209" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit670:5  br i1 %exitcond8, label %.preheader378.preheader, label %.preheader380.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7210" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7393" bw="2" op_0_bw="5">
<![CDATA[
.preheader380.preheader:0  %tmp_1416 = trunc i5 %co182 to i2

]]></Node>
<StgValue><ssdm name="tmp_1416"/></StgValue>
</operation>

<operation id="7211" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7394" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader380.preheader:1  %p_shl248 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1416, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl248"/></StgValue>
</operation>

<operation id="7212" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7395" bw="8" op_0_bw="7">
<![CDATA[
.preheader380.preheader:2  %p_shl266_cast = zext i7 %p_shl248 to i8

]]></Node>
<StgValue><ssdm name="p_shl266_cast"/></StgValue>
</operation>

<operation id="7213" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7396" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader380.preheader:3  %tmp_1417 = shl i5 %co182, 3

]]></Node>
<StgValue><ssdm name="tmp_1417"/></StgValue>
</operation>

<operation id="7214" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7397" bw="8" op_0_bw="5">
<![CDATA[
.preheader380.preheader:4  %p_shl267_cast = zext i5 %tmp_1417 to i8

]]></Node>
<StgValue><ssdm name="p_shl267_cast"/></StgValue>
</operation>

<operation id="7215" st_id="681" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader380.preheader:5  %tmp_865 = sub i8 %p_shl266_cast, %p_shl267_cast

]]></Node>
<StgValue><ssdm name="tmp_865"/></StgValue>
</operation>

<operation id="7216" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7399" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader380.preheader:6  %p_lshr_f27_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co182, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f27_cast"/></StgValue>
</operation>

<operation id="7217" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7400" bw="8" op_0_bw="3">
<![CDATA[
.preheader380.preheader:7  %tmp_1109_cast = zext i3 %p_lshr_f27_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_1109_cast"/></StgValue>
</operation>

<operation id="7218" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7401" bw="0" op_0_bw="0">
<![CDATA[
.preheader380.preheader:8  br label %.preheader380

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7219" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2108">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7458" bw="0" op_0_bw="0">
<![CDATA[
.preheader378.preheader:0  br label %.preheader378

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="7220" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7403" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader380:0  %ci80 = phi i5 [ 0, %.preheader380.preheader ], [ %ci_81, %.preheader380.loopexit ]

]]></Node>
<StgValue><ssdm name="ci80"/></StgValue>
</operation>

<operation id="7221" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7404" bw="8" op_0_bw="5">
<![CDATA[
.preheader380:1  %ci80_cast = zext i5 %ci80 to i8

]]></Node>
<StgValue><ssdm name="ci80_cast"/></StgValue>
</operation>

<operation id="7222" st_id="682" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7405" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader380:2  %exitcond7 = icmp eq i5 %ci80, -8

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="7223" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7406" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader380:3  %empty_633 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_633"/></StgValue>
</operation>

<operation id="7224" st_id="682" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7407" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader380:4  %ci_81 = add i5 %ci80, 1

]]></Node>
<StgValue><ssdm name="ci_81"/></StgValue>
</operation>

<operation id="7225" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader380:5  br i1 %exitcond7, label %.loopexit670.loopexit, label %.preheader379.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7226" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7410" bw="19" op_0_bw="5">
<![CDATA[
.preheader379.preheader:0  %tmp_872_cast = zext i5 %ci80 to i19

]]></Node>
<StgValue><ssdm name="tmp_872_cast"/></StgValue>
</operation>

<operation id="7227" st_id="682" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader379.preheader:1  %tmp_873 = add i8 %tmp_865, %ci80_cast

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="7228" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7412" bw="15" op_0_bw="8">
<![CDATA[
.preheader379.preheader:2  %tmp_874_cast = sext i8 %tmp_873 to i15

]]></Node>
<StgValue><ssdm name="tmp_874_cast"/></StgValue>
</operation>

<operation id="7229" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7413" bw="0" op_0_bw="0">
<![CDATA[
.preheader379.preheader:3  br label %.preheader379

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7230" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2113">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7456" bw="0" op_0_bw="0">
<![CDATA[
.loopexit670.loopexit:0  br label %.loopexit670

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="7231" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7415" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader379:0  %i194 = phi i5 [ %i_195, %211 ], [ 0, %.preheader379.preheader ]

]]></Node>
<StgValue><ssdm name="i194"/></StgValue>
</operation>

<operation id="7232" st_id="683" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7416" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader379:1  %exitcond6 = icmp eq i5 %i194, -16

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="7233" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7417" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader379:2  %empty_634 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_634"/></StgValue>
</operation>

<operation id="7234" st_id="683" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7418" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader379:3  %i_195 = add i5 %i194, 1

]]></Node>
<StgValue><ssdm name="i_195"/></StgValue>
</operation>

<operation id="7235" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader379:4  br i1 %exitcond6, label %.preheader380.loopexit, label %211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7236" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7421" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_1436 = trunc i5 %i194 to i4

]]></Node>
<StgValue><ssdm name="tmp_1436"/></StgValue>
</operation>

<operation id="7237" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7422" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl255 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1436, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl255"/></StgValue>
</operation>

<operation id="7238" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7423" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl272_cast = zext i9 %p_shl255 to i10

]]></Node>
<StgValue><ssdm name="p_shl272_cast"/></StgValue>
</operation>

<operation id="7239" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7424" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl256 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1436, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl256"/></StgValue>
</operation>

<operation id="7240" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7425" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl273_cast1 = zext i7 %p_shl256 to i8

]]></Node>
<StgValue><ssdm name="p_shl273_cast1"/></StgValue>
</operation>

<operation id="7241" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7426" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl273_cast = zext i7 %p_shl256 to i10

]]></Node>
<StgValue><ssdm name="p_shl273_cast"/></StgValue>
</operation>

<operation id="7242" st_id="683" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_887 = sub i10 %p_shl272_cast, %p_shl273_cast

]]></Node>
<StgValue><ssdm name="tmp_887"/></StgValue>
</operation>

<operation id="7243" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7428" bw="13" op_0_bw="10">
<![CDATA[
:7  %tmp_1127_cast = sext i10 %tmp_887 to i13

]]></Node>
<StgValue><ssdm name="tmp_1127_cast"/></StgValue>
</operation>

<operation id="7244" st_id="683" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7429" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %tmp85 = add i13 -3080, %tmp_1127_cast

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="7245" st_id="683" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7430" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_888 = add i13 %tmp85, %co183_cast

]]></Node>
<StgValue><ssdm name="tmp_888"/></StgValue>
</operation>

<operation id="7246" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7440" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %tmp_1441 = shl i5 %i194, 1

]]></Node>
<StgValue><ssdm name="tmp_1441"/></StgValue>
</operation>

<operation id="7247" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7441" bw="8" op_0_bw="5">
<![CDATA[
:20  %p_shl274_cast = zext i5 %tmp_1441 to i8

]]></Node>
<StgValue><ssdm name="p_shl274_cast"/></StgValue>
</operation>

<operation id="7248" st_id="683" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_889 = sub i8 %p_shl273_cast1, %p_shl274_cast

]]></Node>
<StgValue><ssdm name="tmp_889"/></StgValue>
</operation>

<operation id="7249" st_id="683" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_890 = add i8 %tmp_889, %tmp_1109_cast

]]></Node>
<StgValue><ssdm name="tmp_890"/></StgValue>
</operation>

<operation id="7250" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7444" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:23  %tmp_1442 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_890, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1442"/></StgValue>
</operation>

<operation id="7251" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7445" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:24  %tmp_1443 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_890, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1443"/></StgValue>
</operation>

<operation id="7252" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7446" bw="15" op_0_bw="13">
<![CDATA[
:25  %p_shl496_cast = sext i13 %tmp_1443 to i15

]]></Node>
<StgValue><ssdm name="p_shl496_cast"/></StgValue>
</operation>

<operation id="7253" st_id="683" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7447" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %tmp_1444 = sub i15 %tmp_1442, %p_shl496_cast

]]></Node>
<StgValue><ssdm name="tmp_1444"/></StgValue>
</operation>

<operation id="7254" st_id="683" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7448" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:27  %tmp_1445 = add i15 %tmp_874_cast, %tmp_1444

]]></Node>
<StgValue><ssdm name="tmp_1445"/></StgValue>
</operation>

<operation id="7255" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7454" bw="0" op_0_bw="0">
<![CDATA[
.preheader380.loopexit:0  br label %.preheader380

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="7256" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7431" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:10  %tmp_1437 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_888, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1437"/></StgValue>
</operation>

<operation id="7257" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7432" bw="19" op_0_bw="18">
<![CDATA[
:11  %p_shl497_cast = zext i18 %tmp_1437 to i19

]]></Node>
<StgValue><ssdm name="p_shl497_cast"/></StgValue>
</operation>

<operation id="7258" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7433" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:12  %tmp_1438 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_888, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1438"/></StgValue>
</operation>

<operation id="7259" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7434" bw="19" op_0_bw="16">
<![CDATA[
:13  %p_shl498_cast = zext i16 %tmp_1438 to i19

]]></Node>
<StgValue><ssdm name="p_shl498_cast"/></StgValue>
</operation>

<operation id="7260" st_id="684" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7435" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %tmp_1439 = sub i19 %p_shl497_cast, %p_shl498_cast

]]></Node>
<StgValue><ssdm name="tmp_1439"/></StgValue>
</operation>

<operation id="7261" st_id="684" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7436" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:15  %tmp_1440 = add i19 %tmp_872_cast, %tmp_1439

]]></Node>
<StgValue><ssdm name="tmp_1440"/></StgValue>
</operation>

<operation id="7262" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7437" bw="64" op_0_bw="19">
<![CDATA[
:16  %tmp_2010_cast = sext i19 %tmp_1440 to i64

]]></Node>
<StgValue><ssdm name="tmp_2010_cast"/></StgValue>
</operation>

<operation id="7263" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7438" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_1x1_add_36 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_2010_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_36"/></StgValue>
</operation>

<operation id="7264" st_id="684" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7439" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_36 = load float* %shuffle_conv_1x1_add_36, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_36"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="7265" st_id="685" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7439" bw="32" op_0_bw="18">
<![CDATA[
:18  %shuffle_conv_1x1_loa_36 = load float* %shuffle_conv_1x1_add_36, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_36"/></StgValue>
</operation>

<operation id="7266" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7449" bw="64" op_0_bw="15">
<![CDATA[
:28  %tmp_2017_cast = sext i15 %tmp_1445 to i64

]]></Node>
<StgValue><ssdm name="tmp_2017_cast"/></StgValue>
</operation>

<operation id="7267" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7450" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights_96_96_1x1_ad_8 = getelementptr [9216 x float]* @weights_96_96_1x1, i64 0, i64 %tmp_2017_cast

]]></Node>
<StgValue><ssdm name="weights_96_96_1x1_ad_8"/></StgValue>
</operation>

<operation id="7268" st_id="685" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7451" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:30  store float %shuffle_conv_1x1_loa_36, float* %weights_96_96_1x1_ad_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7269" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7452" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.preheader379

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="7270" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7460" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader378:0  %i190 = phi i5 [ %i_191, %.preheader378.loopexit ], [ 0, %.preheader378.preheader ]

]]></Node>
<StgValue><ssdm name="i190"/></StgValue>
</operation>

<operation id="7271" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7461" bw="8" op_0_bw="5">
<![CDATA[
.preheader378:1  %i191_cast = zext i5 %i190 to i8

]]></Node>
<StgValue><ssdm name="i191_cast"/></StgValue>
</operation>

<operation id="7272" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7462" bw="12" op_0_bw="5">
<![CDATA[
.preheader378:2  %i191_cast1 = zext i5 %i190 to i12

]]></Node>
<StgValue><ssdm name="i191_cast1"/></StgValue>
</operation>

<operation id="7273" st_id="686" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7463" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader378:3  %exitcond5 = icmp eq i5 %i190, -8

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="7274" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7464" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader378:4  %empty_635 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_635"/></StgValue>
</operation>

<operation id="7275" st_id="686" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7465" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader378:5  %i_191 = add i5 %i190, 1

]]></Node>
<StgValue><ssdm name="i_191"/></StgValue>
</operation>

<operation id="7276" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader378:6  br i1 %exitcond5, label %213, label %.preheader377.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7277" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7468" bw="0" op_0_bw="0">
<![CDATA[
.preheader377.preheader:0  br label %.preheader377

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7278" st_id="686" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2125">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7497" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="7279" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7470" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader377:0  %k75 = phi i3 [ %k_76, %212 ], [ 0, %.preheader377.preheader ]

]]></Node>
<StgValue><ssdm name="k75"/></StgValue>
</operation>

<operation id="7280" st_id="687" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7471" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader377:1  %exitcond4 = icmp eq i3 %k75, -4

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="7281" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7472" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader377:2  %empty_636 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_636"/></StgValue>
</operation>

<operation id="7282" st_id="687" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7473" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader377:3  %k_76 = add i3 %k75, 1

]]></Node>
<StgValue><ssdm name="k_76"/></StgValue>
</operation>

<operation id="7283" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader377:4  br i1 %exitcond4, label %.preheader378.loopexit, label %212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7284" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7476" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_1435 = trunc i3 %k75 to i2

]]></Node>
<StgValue><ssdm name="tmp_1435"/></StgValue>
</operation>

<operation id="7285" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7477" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl253 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_1435, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl253"/></StgValue>
</operation>

<operation id="7286" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7478" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl268_cast = zext i7 %p_shl253 to i8

]]></Node>
<StgValue><ssdm name="p_shl268_cast"/></StgValue>
</operation>

<operation id="7287" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7479" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl254 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_1435, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl254"/></StgValue>
</operation>

<operation id="7288" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7480" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl269_cast = zext i5 %p_shl254 to i8

]]></Node>
<StgValue><ssdm name="p_shl269_cast"/></StgValue>
</operation>

<operation id="7289" st_id="687" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_882 = sub i8 %p_shl268_cast, %p_shl269_cast

]]></Node>
<StgValue><ssdm name="tmp_882"/></StgValue>
</operation>

<operation id="7290" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7482" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_1111_cast = sext i8 %tmp_882 to i12

]]></Node>
<StgValue><ssdm name="tmp_1111_cast"/></StgValue>
</operation>

<operation id="7291" st_id="687" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp86 = add i12 -1096, %tmp_1111_cast

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="7292" st_id="687" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7484" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_883 = add i12 %i191_cast1, %tmp86

]]></Node>
<StgValue><ssdm name="tmp_883"/></StgValue>
</operation>

<operation id="7293" st_id="687" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7488" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_885 = add i8 %tmp_882, %i191_cast

]]></Node>
<StgValue><ssdm name="tmp_885"/></StgValue>
</operation>

<operation id="7294" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7495" bw="0" op_0_bw="0">
<![CDATA[
.preheader378.loopexit:0  br label %.preheader378

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="7295" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7485" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_884 = zext i12 %tmp_883 to i64

]]></Node>
<StgValue><ssdm name="tmp_884"/></StgValue>
</operation>

<operation id="7296" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7486" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bias_addr_59 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_884

]]></Node>
<StgValue><ssdm name="bias_addr_59"/></StgValue>
</operation>

<operation id="7297" st_id="688" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7487" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_59 = load float* %bias_addr_59, align 4

]]></Node>
<StgValue><ssdm name="bias_load_59"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="7298" st_id="689" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7487" bw="32" op_0_bw="12">
<![CDATA[
:11  %bias_load_59 = load float* %bias_addr_59, align 4

]]></Node>
<StgValue><ssdm name="bias_load_59"/></StgValue>
</operation>

<operation id="7299" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7489" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_1115_cast = sext i8 %tmp_885 to i32

]]></Node>
<StgValue><ssdm name="tmp_1115_cast"/></StgValue>
</operation>

<operation id="7300" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7490" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_886 = zext i32 %tmp_1115_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_886"/></StgValue>
</operation>

<operation id="7301" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7491" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bias_96_addr_13 = getelementptr inbounds [96 x float]* @bias_96, i64 0, i64 %tmp_886

]]></Node>
<StgValue><ssdm name="bias_96_addr_13"/></StgValue>
</operation>

<operation id="7302" st_id="689" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7492" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %bias_load_59, float* %bias_96_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7303" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7493" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader377

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="7304" st_id="690" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7497" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  call fastcc void @subconv_1x1_4([1536 x float]* @buffer0_1_96_4x4, [9216 x float]* @weights_96_96_1x1, [96 x float]* @bias_96, [1536 x float]* @buffer1_1_96_4x4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7305" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7498" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="7306" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7500" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit:0  %co184 = phi i7 [ 0, %213 ], [ %co_185, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co184"/></StgValue>
</operation>

<operation id="7307" st_id="691" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7501" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:1  %exitcond3 = icmp eq i7 %co184, -32

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="7308" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7502" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_637 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></Node>
<StgValue><ssdm name="empty_637"/></StgValue>
</operation>

<operation id="7309" st_id="691" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7503" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %co_185 = add i7 %co184, 1

]]></Node>
<StgValue><ssdm name="co_185"/></StgValue>
</operation>

<operation id="7310" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond3, label %215, label %.preheader376.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7311" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7506" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader376.preheader:0  %tmp_1434 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co184, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1434"/></StgValue>
</operation>

<operation id="7312" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7507" bw="10" op_0_bw="9">
<![CDATA[
.preheader376.preheader:1  %tmp_2002_cast = zext i9 %tmp_1434 to i10

]]></Node>
<StgValue><ssdm name="tmp_2002_cast"/></StgValue>
</operation>

<operation id="7313" st_id="691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7508" bw="0" op_0_bw="0">
<![CDATA[
.preheader376.preheader:2  br label %.preheader376

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7314" st_id="691" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2138">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7541" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96([1536 x float]* @buffer0_1_96_4x4, [3072 x float]* @shuffleunit2_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="7315" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7510" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader376:0  %h115 = phi i3 [ 0, %.preheader376.preheader ], [ %h_116, %.preheader376.loopexit ]

]]></Node>
<StgValue><ssdm name="h115"/></StgValue>
</operation>

<operation id="7316" st_id="692" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7511" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader376:1  %exitcond2 = icmp eq i3 %h115, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="7317" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7512" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader376:2  %empty_638 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_638"/></StgValue>
</operation>

<operation id="7318" st_id="692" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7513" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader376:3  %h_116 = add i3 %h115, 1

]]></Node>
<StgValue><ssdm name="h_116"/></StgValue>
</operation>

<operation id="7319" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader376:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7320" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2141">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7516" bw="10" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_891_cast = zext i3 %h115 to i10

]]></Node>
<StgValue><ssdm name="tmp_891_cast"/></StgValue>
</operation>

<operation id="7321" st_id="692" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2141">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7517" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:1  %tmp_1447 = add i10 %tmp_2002_cast, %tmp_891_cast

]]></Node>
<StgValue><ssdm name="tmp_1447"/></StgValue>
</operation>

<operation id="7322" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2141">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7518" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %tmp_1448 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_1447, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1448"/></StgValue>
</operation>

<operation id="7323" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2141">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7519" bw="13" op_0_bw="12">
<![CDATA[
.preheader.preheader:3  %tmp_2022_cast = zext i12 %tmp_1448 to i13

]]></Node>
<StgValue><ssdm name="tmp_2022_cast"/></StgValue>
</operation>

<operation id="7324" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2141">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7520" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7325" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2143">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7539" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="7326" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7522" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %w115 = phi i3 [ %w_116, %214 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w115"/></StgValue>
</operation>

<operation id="7327" st_id="693" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7523" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i3 %w115, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="7328" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7524" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_639 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_639"/></StgValue>
</operation>

<operation id="7329" st_id="693" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7525" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %w_116 = add i3 %w115, 1

]]></Node>
<StgValue><ssdm name="w_116"/></StgValue>
</operation>

<operation id="7330" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.preheader376.loopexit, label %214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7331" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7528" bw="13" op_0_bw="3">
<![CDATA[
:0  %tmp_892_cast = zext i3 %w115 to i13

]]></Node>
<StgValue><ssdm name="tmp_892_cast"/></StgValue>
</operation>

<operation id="7332" st_id="693" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7529" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %tmp_1450 = add i13 %tmp_2022_cast, %tmp_892_cast

]]></Node>
<StgValue><ssdm name="tmp_1450"/></StgValue>
</operation>

<operation id="7333" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7530" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_2024_cast = zext i13 %tmp_1450 to i64

]]></Node>
<StgValue><ssdm name="tmp_2024_cast"/></StgValue>
</operation>

<operation id="7334" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7531" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shuffleunit2_1_outpu_2 = getelementptr [3072 x float]* @shuffleunit2_1_outpu, i64 0, i64 %tmp_2024_cast

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu_2"/></StgValue>
</operation>

<operation id="7335" st_id="693" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7533" bw="32" op_0_bw="12">
<![CDATA[
:5  %shuffleunit2_1_outpu_3 = load float* %shuffleunit2_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu_3"/></StgValue>
</operation>

<operation id="7336" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2148">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7537" bw="0" op_0_bw="0">
<![CDATA[
.preheader376.loopexit:0  br label %.preheader376

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="7337" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7532" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buffer0_1_96_4x4_add_5 = getelementptr [1536 x float]* @buffer0_1_96_4x4, i64 0, i64 %tmp_2024_cast

]]></Node>
<StgValue><ssdm name="buffer0_1_96_4x4_add_5"/></StgValue>
</operation>

<operation id="7338" st_id="694" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7533" bw="32" op_0_bw="12">
<![CDATA[
:5  %shuffleunit2_1_outpu_3 = load float* %shuffleunit2_1_outpu_2, align 4

]]></Node>
<StgValue><ssdm name="shuffleunit2_1_outpu_3"/></StgValue>
</operation>

<operation id="7339" st_id="694" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7534" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:6  store float %shuffleunit2_1_outpu_3, float* %buffer0_1_96_4x4_add_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7340" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7535" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="7341" st_id="695" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7541" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call fastcc void @shuffle_96([1536 x float]* @buffer0_1_96_4x4, [3072 x float]* @shuffleunit2_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="7342" st_id="696" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  call fastcc void @conv_last([98304 x float]* %conv_last_weight, [512 x float]* @conv_last_bias, [8192 x float]* @conv_last_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="7343" st_id="697" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  call fastcc void @conv_last([98304 x float]* %conv_last_weight, [512 x float]* @conv_last_bias, [8192 x float]* @conv_last_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="7344" st_id="698" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7543" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call fastcc void @avgpool([512 x float]* @avgpool_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="7345" st_id="699" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7543" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call fastcc void @avgpool([512 x float]* @avgpool_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7346" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7544" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="7347" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7546" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %co_i = phi i4 [ 0, %215 ], [ %co_186, %218 ]

]]></Node>
<StgValue><ssdm name="co_i"/></StgValue>
</operation>

<operation id="7348" st_id="700" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7547" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1_i = icmp eq i4 %co_i, -6

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="7349" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7548" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_640 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_640"/></StgValue>
</operation>

<operation id="7350" st_id="700" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7549" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %co_186 = add i4 %co_i, 1

]]></Node>
<StgValue><ssdm name="co_186"/></StgValue>
</operation>

<operation id="7351" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1_i, label %fc.exit.preheader_ifconv, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7352" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7552" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader.i:0  %tmp_i = zext i4 %co_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="7353" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7553" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
.preheader.preheader.i:1  %tmp_1446 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %co_i, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_1446"/></StgValue>
</operation>

<operation id="7354" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7554" bw="14" op_0_bw="13">
<![CDATA[
.preheader.preheader.i:2  %tmp_2019_cast = zext i13 %tmp_1446 to i14

]]></Node>
<StgValue><ssdm name="tmp_2019_cast"/></StgValue>
</operation>

<operation id="7355" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7555" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:3  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7356" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2159">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7583" bw="0">
<![CDATA[
fc.exit.preheader_ifconv:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="7357" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7557" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %sum_i = phi float [ %sum, %217 ], [ 0.000000e+00, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="7358" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7558" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i:1  %ci_i = phi i10 [ %ci_82, %217 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="ci_i"/></StgValue>
</operation>

<operation id="7359" st_id="701" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7559" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:2  %exitcond_i = icmp eq i10 %ci_i, -512

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="7360" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7560" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_641 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></Node>
<StgValue><ssdm name="empty_641"/></StgValue>
</operation>

<operation id="7361" st_id="701" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7561" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:4  %ci_82 = add i10 %ci_i, 1

]]></Node>
<StgValue><ssdm name="ci_82"/></StgValue>
</operation>

<operation id="7362" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_i, label %218, label %217

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7363" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7564" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_i_642 = zext i10 %ci_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_642"/></StgValue>
</operation>

<operation id="7364" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7565" bw="14" op_0_bw="10">
<![CDATA[
:1  %tmp_i_cast = zext i10 %ci_i to i14

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="7365" st_id="701" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7566" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_1449 = add i14 %tmp_2019_cast, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="tmp_1449"/></StgValue>
</operation>

<operation id="7366" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7567" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_2023_cast = zext i14 %tmp_1449 to i64

]]></Node>
<StgValue><ssdm name="tmp_2023_cast"/></StgValue>
</operation>

<operation id="7367" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7568" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_weight_addr = getelementptr [5120 x float]* %fc_weight, i64 0, i64 %tmp_2023_cast

]]></Node>
<StgValue><ssdm name="fc_weight_addr"/></StgValue>
</operation>

<operation id="7368" st_id="701" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7569" bw="32" op_0_bw="13">
<![CDATA[
:5  %fc_weight_load = load float* %fc_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_weight_load"/></StgValue>
</operation>

<operation id="7369" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7570" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %avgpool_output_addr = getelementptr [512 x float]* @avgpool_output, i64 0, i64 %tmp_i_642

]]></Node>
<StgValue><ssdm name="avgpool_output_addr"/></StgValue>
</operation>

<operation id="7370" st_id="701" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7571" bw="32" op_0_bw="9">
<![CDATA[
:7  %avgpool_output_load = load float* %avgpool_output_addr, align 4

]]></Node>
<StgValue><ssdm name="avgpool_output_load"/></StgValue>
</operation>

<operation id="7371" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2164">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7576" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %fc_bias_addr_1 = getelementptr [10 x float]* @fc_bias, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="fc_bias_addr_1"/></StgValue>
</operation>

<operation id="7372" st_id="701" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2164">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7577" bw="32" op_0_bw="4">
<![CDATA[
:1  %fc_bias_load = load float* %fc_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_bias_load"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="7373" st_id="702" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7569" bw="32" op_0_bw="13">
<![CDATA[
:5  %fc_weight_load = load float* %fc_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_weight_load"/></StgValue>
</operation>

<operation id="7374" st_id="702" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7571" bw="32" op_0_bw="9">
<![CDATA[
:7  %avgpool_output_load = load float* %avgpool_output_addr, align 4

]]></Node>
<StgValue><ssdm name="avgpool_output_load"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="7375" st_id="703" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_154_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_154_i"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="7376" st_id="704" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_154_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_154_i"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="7377" st_id="705" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_154_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_154_i"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="7378" st_id="706" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_154_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_154_i"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="7379" st_id="707" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_154_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="7380" st_id="708" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_154_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="7381" st_id="709" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_154_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="7382" st_id="710" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_154_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="7383" st_id="711" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_154_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="7384" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7574" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="7385" st_id="712" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7577" bw="32" op_0_bw="4">
<![CDATA[
:1  %fc_bias_load = load float* %fc_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_bias_load"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="7386" st_id="713" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="7387" st_id="714" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="7388" st_id="715" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="7389" st_id="716" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="7390" st_id="717" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="7391" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7579" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %fc_output_addr = getelementptr [1000 x float]* %fc_output, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="fc_output_addr"/></StgValue>
</operation>

<operation id="7392" st_id="718" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7580" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %result, float* %fc_output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7393" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7581" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
