#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Oct  1 23:41:41 2023
# Process ID: 12264
# Current directory: D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.runs/pll_clock_synth_1
# Command line: vivado.exe -log pll_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pll_clock.tcl
# Log file: D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.runs/pll_clock_synth_1/pll_clock.vds
# Journal file: D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.runs/pll_clock_synth_1\vivado.jou
# Running On: DESKTOP-ACVK3GV, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16886 MB
#-----------------------------------------------------------
source pll_clock.tcl -notrace
