{"Source Block": ["hdl/library/axi_ad9434/axi_ad9434_if.v@234:248@HdlStmProcess", "\n  // adc overange\n  assign adc_or = adc_or_s[0] | adc_or_s[1] | adc_or_s[2] | adc_or_s[3];\n\n  // adc status: adc is up, if both the MMCM_OR_BUFR_N and DELAY blocks are up\n  always @(posedge adc_div_clk) begin\n    if(adc_rst == 1'b1) begin\n      adc_status_m1 <= 1'b0;\n      adc_status <= 1'b0;\n    end else begin\n      adc_status_m1 <= up_drp_locked & delay_locked;\n    end\n  end\n\nendmodule\n"], "Clone Blocks": [["hdl/library/axi_ad9434/axi_ad9434_if.v@231:241", "    .up_drp_rdata (up_drp_rdata),\n    .up_drp_ready (up_drp_ready),\n    .up_drp_locked (up_drp_locked));\n\n  // adc overange\n  assign adc_or = adc_or_s[0] | adc_or_s[1] | adc_or_s[2] | adc_or_s[3];\n\n  // adc status: adc is up, if both the MMCM_OR_BUFR_N and DELAY blocks are up\n  always @(posedge adc_div_clk) begin\n    if(adc_rst == 1'b1) begin\n      adc_status_m1 <= 1'b0;\n"]], "Diff Content": {"Delete": [], "Add": [[244, "      adc_status <= adc_status_m1;\n"]]}}