
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000560                       # Number of seconds simulated (Second)
simTicks                                    559529577                       # Number of ticks simulated (Tick)
finalTick                                  3259695042                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     16.16                       # Real time elapsed on the host (Second)
hostTickRate                                 34630855                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4543284                       # Number of bytes of host memory used (Byte)
simInsts                                      2016539                       # Number of instructions simulated (Count)
simOps                                        3610290                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   124808                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     223448                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::processor.cores0.core.data       249289                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::total       249289                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::processor.cores0.core.data       249289                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::total       249289                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::processor.cores0.core.data         8134                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::total         8134                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::processor.cores0.core.data         8134                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::total         8134                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::processor.cores0.core.data    104368194                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::total    104368194                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::processor.cores0.core.data    104368194                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::total    104368194                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::processor.cores0.core.data       257423                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::total       257423                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::processor.cores0.core.data       257423                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::total       257423                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::processor.cores0.core.data     0.031598                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::total     0.031598                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::processor.cores0.core.data     0.031598                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::total     0.031598                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::processor.cores0.core.data 12831.103270                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::total 12831.103270                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::processor.cores0.core.data 12831.103270                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::total 12831.103270                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.writebacks::writebacks         1743                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.writebacks::total         1743                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::processor.cores0.core.data         3018                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::total         3018                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::processor.cores0.core.data         3018                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::total         3018                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::processor.cores0.core.data         5116                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::total         5116                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1037                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::processor.cores0.core.data         5116                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::total         6153                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::processor.cores0.core.data     63468135                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::total     63468135                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      8268773                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::processor.cores0.core.data     63468135                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::total     71736908                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::processor.cores0.core.data     0.019874                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::total     0.019874                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::processor.cores0.core.data     0.019874                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::total     0.023902                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::processor.cores0.core.data 12405.812158                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::total 12405.812158                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  7973.744455                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::processor.cores0.core.data 12405.812158                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::total 11658.850642                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.replacements         1743                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1037                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::total         1037                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      8268773                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::total      8268773                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  7973.744455                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::total  7973.744455                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::processor.cores0.core.data           25                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::total           25                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::processor.cores0.core.data          477                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::total          477                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::processor.cores0.core.data      5154840                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::total      5154840                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::processor.cores0.core.data          502                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::total          502                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::processor.cores0.core.data     0.950199                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::total     0.950199                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data 10806.792453                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::total 10806.792453                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores0.core.data          477                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::total          477                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data     10652670                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     10652670                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.950199                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.950199                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data 22332.641509                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 22332.641509                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::processor.cores0.core.data          502                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::total          502                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::processor.cores0.core.data          502                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::total          502                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::processor.cores0.core.data       195904                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::total       195904                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::processor.cores0.core.data         1052                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::total         1052                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::processor.cores0.core.data      9287370                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::total      9287370                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::processor.cores0.core.data       196956                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::total       196956                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::processor.cores0.core.data     0.005341                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::total     0.005341                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::processor.cores0.core.data  8828.298479                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::total  8828.298479                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::processor.cores0.core.data         1052                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::total         1052                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::processor.cores0.core.data      8937054                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::total      8937054                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::processor.cores0.core.data     0.005341                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::total     0.005341                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.data  8495.298479                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::total  8495.298479                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::processor.cores0.core.data        53385                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::total        53385                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::processor.cores0.core.data         7082                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::total         7082                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::processor.cores0.core.data     95080824                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::total     95080824                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::processor.cores0.core.data        60467                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::total        60467                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::processor.cores0.core.data     0.117122                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::total     0.117122                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::processor.cores0.core.data 13425.702344                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::total 13425.702344                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::processor.cores0.core.data         3018                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::total         3018                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::processor.cores0.core.data         4064                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::total         4064                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::processor.cores0.core.data     54531081                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::total     54531081                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::processor.cores0.core.data     0.067210                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::total     0.067210                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores0.core.data 13418.080955                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::total 13418.080955                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.demandMshrMisses         5116                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIssued         2995                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUnused          211                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUseful          819                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulButMiss           64                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.accuracy     0.273456                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.coverage     0.137995                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInCache         1947                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInMSHR           11                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfLate         1958                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIdentified         2995                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfSpanPage         1245                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulSpanPage          382                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagsInUse   508.194999                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.totalRefs       129342                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.sampledRefs         3390                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.avgRefs    38.153982                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   323.232713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::processor.cores0.core.data   184.962286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.631314                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::processor.cores0.core.data     0.361254                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::total     0.992568                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1022          373                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1024          134                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::0           45                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::1          217                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::2          111                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::1           41                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::2           80                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1022     0.728516                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1024     0.261719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagAccesses      2070802                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.dataAccesses      2070802                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::processor.cores0.core.inst       233996                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::total       233996                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::processor.cores0.core.inst       233996                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::total       233996                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::processor.cores0.core.inst           36                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::total           36                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::processor.cores0.core.inst           36                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::total           36                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::processor.cores0.core.inst      1242423                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::total      1242423                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::processor.cores0.core.inst      1242423                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::total      1242423                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::processor.cores0.core.inst       234032                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::total       234032                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::processor.cores0.core.inst       234032                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::total       234032                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::processor.cores0.core.inst     0.000154                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::total     0.000154                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::processor.cores0.core.inst     0.000154                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::total     0.000154                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::processor.cores0.core.inst 34511.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::total 34511.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::processor.cores0.core.inst 34511.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::total 34511.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.writebacks::writebacks           37                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.writebacks::total           37                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::processor.cores0.core.inst           36                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::total           36                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::processor.cores0.core.inst           36                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::total           36                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::processor.cores0.core.inst      1230102                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::total      1230102                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::processor.cores0.core.inst      1230102                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::total      1230102                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::processor.cores0.core.inst     0.000154                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::total     0.000154                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::processor.cores0.core.inst     0.000154                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::total     0.000154                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 34169.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::total 34169.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 34169.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::total 34169.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.replacements           37                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::processor.cores0.core.inst       233996                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::total       233996                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::processor.cores0.core.inst           36                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::total           36                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::processor.cores0.core.inst      1242423                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::total      1242423                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::processor.cores0.core.inst       234032                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::total       234032                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::processor.cores0.core.inst     0.000154                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::total     0.000154                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::processor.cores0.core.inst 34511.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::total 34511.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::processor.cores0.core.inst           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::processor.cores0.core.inst      1230102                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::total      1230102                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::processor.cores0.core.inst     0.000154                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::total     0.000154                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 34169.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::total 34169.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.demandMshrMisses           36                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.totalRefs         4236                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.sampledRefs           37                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.avgRefs   114.486486                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.occupancies::processor.cores0.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::processor.cores0.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::3          398                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagAccesses      1872293                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.dataAccesses      1872293                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadResp         8358                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadRespWithInvalidate           46                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackDirty         1033                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackClean          995                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::CleanEvict         1051                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::HardPFReq         1283                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeReq         4153                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeResp         3990                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExReq         2161                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExResp         2045                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadSharedReq         9307                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port        22775                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port          110                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount::total        22885                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port       777920                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port         4736                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize::total       782656                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoops        19309                       # Total snoops (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopTraffic       465536                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::samples        18203                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::mean     0.488601                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::stdev     0.500213                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::0         9312     51.16%     51.16% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::1         8888     48.83%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::2            3      0.02%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::total        18203                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.occupancy      4226506                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.occupancy      4462866                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.occupancy        36963                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.occupancy      7269194                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totRequests         8446                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleRequests         5036                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totSnoops         8888                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleSnoops         8885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          748                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.inst           15                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.data          313                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::total         1076                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          748                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.inst           15                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.data          313                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::total         1076                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          289                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.inst           21                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.data         2026                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::total         2336                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          289                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.inst           21                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.data         2026                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::total         2336                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      4438197                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.inst      1149849                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.data     18298317                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::total     23886363                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      4438197                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.inst      1149849                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.data     18298317                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::total     23886363                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1037                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.inst           36                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.data         2339                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::total         3412                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1037                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.inst           36                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.data         2339                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::total         3412                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.278689                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.data     0.866182                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::total     0.684642                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.278689                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.data     0.866182                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::total     0.684642                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15357.083045                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.inst 54754.714286                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.data  9031.745805                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::total 10225.326627                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15357.083045                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.inst 54754.714286                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.data  9031.745805                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::total 10225.326627                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.writebacks::writebacks          248                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.writebacks::total          248                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          183                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::total          183                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          183                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::total          183                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          106                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.inst           21                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.data         2026                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::total         2153                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          106                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          891                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.inst           21                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.data         2026                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::total         3044                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1600395                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.inst      1142523                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.data     17620329                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::total     20363247                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1600395                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     14185186                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.inst      1142523                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.data     17620329                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::total     34548433                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.102218                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.inst     0.583333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.data     0.866182                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::total     0.631008                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.102218                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.inst     0.583333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.data     0.866182                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::total     0.892145                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15098.066038                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 54405.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.data  8697.102172                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::total  9458.080353                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15098.066038                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 15920.523008                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 54405.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.data  8697.102172                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::total 11349.682326                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.replacements         1299                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          891                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::total          891                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     14185186                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::total     14185186                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 15920.523008                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::total 15920.523008                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::processor.cores0.core.data           92                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::total           92                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::processor.cores0.core.data         1195                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::total         1195                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::processor.cores0.core.data     10873422                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::total     10873422                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::processor.cores0.core.data         1287                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::total         1287                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::processor.cores0.core.data     0.928516                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::total     0.928516                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::processor.cores0.core.data  9099.097908                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::total  9099.097908                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::processor.cores0.core.data         1195                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::total         1195                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     10472157                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::total     10472157                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.928516                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::total     0.928516                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data  8763.311297                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::total  8763.311297                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher          748                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.inst           15                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.data          221                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::total          984                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher          289                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.inst           21                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.data          831                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::total         1141                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      4438197                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      1149849                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.data      7424895                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::total     13012941                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1037                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.inst           36                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.data         1052                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::total         2125                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.278689                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.789924                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::total     0.536941                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15357.083045                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 54754.714286                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data  8934.891697                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::total 11404.856266                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          183                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::total          183                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          106                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst           21                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          831                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::total          958                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1600395                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      1142523                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data      7148172                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::total      9891090                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.102218                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.583333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.789924                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::total     0.450824                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15098.066038                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 54405.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data  8601.891697                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10324.728601                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::processor.cores0.core.data         3254                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::total         3254                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::processor.cores0.core.data     45230685                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::total     45230685                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::processor.cores0.core.data         3254                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::total         3254                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::processor.cores0.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::processor.cores0.core.data 13900.026122                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::total 13900.026122                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::processor.cores0.core.data         3254                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::total         3254                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::processor.cores0.core.data     44150433                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::total     44150433                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data 13568.049478                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::total 13568.049478                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::writebacks          994                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::total          994                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::writebacks          994                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::total          994                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::writebacks          785                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::total          785                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::writebacks          785                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::total          785                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.demandMshrMisses         2153                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIssued         2678                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUnused            6                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUseful          593                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulButMiss            6                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.accuracy     0.221434                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.coverage     0.215950                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInCache         1672                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInMSHR          115                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfLate         1787                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIdentified         3440                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfBufferHit          477                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedDemand          213                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfSpanPage          872                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulSpanPage          124                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.tagsInUse  4060.529890                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.totalRefs         7558                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.sampledRefs         2946                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.avgRefs     2.565513                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::writebacks    92.067005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   145.917578                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  2058.624647                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.inst   937.565934                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.data   826.354725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::writebacks     0.022477                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.035624                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.502594                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.inst     0.228898                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.data     0.201747                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::total     0.991340                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1022         2680                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1024         1407                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::0           54                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::1          280                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::2          736                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::3         1610                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::1           41                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::2          409                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::3          947                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1022     0.654297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1024     0.343506                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.tagAccesses        70599                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.dataAccesses        70599                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::processor.cores1.core.data       196061                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::total       196061                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::processor.cores1.core.data       196061                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::total       196061                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::processor.cores1.core.data         3249                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::total         3249                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::processor.cores1.core.data         3249                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::total         3249                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::processor.cores1.core.data     33394239                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::total     33394239                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::processor.cores1.core.data     33394239                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::total     33394239                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::processor.cores1.core.data       199310                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::total       199310                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::processor.cores1.core.data       199310                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::total       199310                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::processor.cores1.core.data     0.016301                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::total     0.016301                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::processor.cores1.core.data     0.016301                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::total     0.016301                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::processor.cores1.core.data 10278.313019                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::total 10278.313019                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::processor.cores1.core.data 10278.313019                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::total 10278.313019                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.writebacks::writebacks         1452                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.writebacks::total         1452                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::processor.cores1.core.data           62                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::total           62                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::processor.cores1.core.data           62                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::total           62                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::processor.cores1.core.data         3187                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::total         3187                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          836                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::processor.cores1.core.data         3187                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::total         4023                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::processor.cores1.core.data     31390578                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::total     31390578                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      6574578                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::processor.cores1.core.data     31390578                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::total     37965156                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::processor.cores1.core.data     0.015990                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::total     0.015990                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::processor.cores1.core.data     0.015990                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::total     0.020185                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::processor.cores1.core.data  9849.569501                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::total  9849.569501                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  7864.327751                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::processor.cores1.core.data  9849.569501                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::total  9437.026100                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.replacements         1452                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          836                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::total          836                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      6574578                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::total      6574578                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  7864.327751                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::total  7864.327751                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::processor.cores1.core.data           28                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::total           28                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::processor.cores1.core.data          521                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::total          521                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::processor.cores1.core.data      5868792                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::total      5868792                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::processor.cores1.core.data          549                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::total          549                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::processor.cores1.core.data     0.948998                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::total     0.948998                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data 11264.476008                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::total 11264.476008                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores1.core.data          521                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::total          521                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data     12123864                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     12123864                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data     0.948998                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.948998                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data 23270.372361                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 23270.372361                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::processor.cores1.core.data          549                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::total          549                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::processor.cores1.core.data          549                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::total          549                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::processor.cores1.core.data       189400                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::total       189400                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::processor.cores1.core.data         2624                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::total         2624                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::processor.cores1.core.data     26838801                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::total     26838801                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::processor.cores1.core.data       192024                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::total       192024                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::processor.cores1.core.data     0.013665                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::total     0.013665                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::processor.cores1.core.data 10228.201601                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::total 10228.201601                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::processor.cores1.core.data           57                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::total           57                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::processor.cores1.core.data         2567                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::total         2567                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::processor.cores1.core.data     25419555                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::total     25419555                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::processor.cores1.core.data     0.013368                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::total     0.013368                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.data  9902.436697                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::total  9902.436697                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::processor.cores1.core.data         6661                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::total         6661                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::processor.cores1.core.data          625                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::total          625                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::processor.cores1.core.data      6555438                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::total      6555438                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::processor.cores1.core.data         7286                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::total         7286                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::processor.cores1.core.data     0.085781                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::total     0.085781                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::processor.cores1.core.data 10488.700800                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::total 10488.700800                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::processor.cores1.core.data            5                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::processor.cores1.core.data          620                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::total          620                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::processor.cores1.core.data      5971023                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::total      5971023                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::processor.cores1.core.data     0.085095                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::total     0.085095                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores1.core.data  9630.682258                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::total  9630.682258                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.demandMshrMisses         3187                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIssued         2432                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUnused          146                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUseful          670                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulButMiss           45                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.accuracy     0.275493                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.coverage     0.173710                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInCache         1589                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInMSHR            7                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfLate         1596                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIdentified         2432                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfSpanPage         1276                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulSpanPage          442                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagsInUse   505.656035                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.totalRefs       154905                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.sampledRefs         4166                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.avgRefs    37.183149                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher   301.361878                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::processor.cores1.core.data   204.294157                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.588597                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::processor.cores1.core.data     0.399012                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::total     0.987609                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1022          326                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1024          182                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::0           30                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::1          139                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::2          157                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::1           56                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::2          108                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1022     0.636719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1024     0.355469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagAccesses      1607434                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.dataAccesses      1607434                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::processor.cores1.core.inst       240338                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::total       240338                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::processor.cores1.core.inst       240338                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::total       240338                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::processor.cores1.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::processor.cores1.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::processor.cores1.core.inst       335997                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::total       335997                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::processor.cores1.core.inst       335997                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::total       335997                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::processor.cores1.core.inst       240350                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::total       240350                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::processor.cores1.core.inst       240350                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::total       240350                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::processor.cores1.core.inst     0.000050                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::total     0.000050                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::processor.cores1.core.inst     0.000050                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::total     0.000050                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::processor.cores1.core.inst 27999.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::total 27999.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::processor.cores1.core.inst 27999.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::total 27999.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::processor.cores1.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::processor.cores1.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::processor.cores1.core.inst       332001                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::total       332001                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::processor.cores1.core.inst       332001                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::total       332001                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::processor.cores1.core.inst     0.000050                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::total     0.000050                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::processor.cores1.core.inst     0.000050                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::total     0.000050                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 27666.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::total 27666.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 27666.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::total 27666.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::processor.cores1.core.inst       240338                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::total       240338                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::processor.cores1.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::processor.cores1.core.inst       335997                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::total       335997                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::processor.cores1.core.inst       240350                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::total       240350                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::processor.cores1.core.inst     0.000050                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::total     0.000050                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::processor.cores1.core.inst 27999.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::total 27999.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::processor.cores1.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::processor.cores1.core.inst       332001                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::total       332001                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::processor.cores1.core.inst     0.000050                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::total     0.000050                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 27666.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::total 27666.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagsInUse   176.669565                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.occupancies::processor.cores1.core.inst   176.669565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::processor.cores1.core.inst     0.345058                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::total     0.345058                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.occupanciesTaskId::1024          177                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::3          156                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ratioOccsTaskId::1024     0.345703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagAccesses      1922812                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.dataAccesses      1922812                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadResp         4119                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadRespWithInvalidate           50                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackDirty          480                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackClean          973                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::CleanEvict           16                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::HardPFReq          853                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeReq         2335                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeResp          619                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExReq         1750                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExResp         1532                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadSharedReq         7276                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port        12304                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount::total        12328                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port       457024                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize::total       457792                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoops         9439                       # Total snoops (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopTraffic        97280                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::samples        12231                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::mean     0.508299                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::stdev     0.499952                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::0         6014     49.17%     49.17% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::1         6217     50.83%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::total        12231                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.occupancy      3134687                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.occupancy      4290372                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.occupancy      1600882                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totRequests         6008                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleRequests         1885                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totSnoops         6217                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleSnoops         6217                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          636                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::processor.cores1.core.data          193                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::total          829                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          636                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::processor.cores1.core.data          193                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::total          829                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          200                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.data         3124                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::total         3336                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          200                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.data         3124                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::total         3336                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3304005                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.inst       324009                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.data     30552746                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::total     34180760                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3304005                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.inst       324009                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.data     30552746                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::total     34180760                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          836                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.data         3317                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::total         4165                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          836                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.data         3317                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::total         4165                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.239234                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.data     0.941815                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::total     0.800960                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.239234                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.data     0.941815                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::total     0.800960                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 16520.025000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.inst 27000.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.data  9780.008323                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::total 10246.031175                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 16520.025000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.inst 27000.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.data  9780.008323                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::total 10246.031175                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.writebacks::writebacks            1                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.writebacks::total            1                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          119                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::total          119                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          119                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::total          119                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           81                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.data         3124                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::total         3217                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           81                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          603                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.data         3124                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::total         3820                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1244421                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.inst       320013                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.data     29506793                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::total     31071227                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1244421                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     11228014                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.inst       320013                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.data     29506793                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::total     42299241                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.096890                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.data     0.941815                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::total     0.772389                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.096890                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.data     0.941815                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::total     0.917167                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 15363.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 26667.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.data  9445.196223                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::total  9658.447933                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 15363.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 18620.255390                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 26667.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.data  9445.196223                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::total 11073.099738                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.replacements           17                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          603                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::total          603                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     11228014                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::total     11228014                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 18620.255390                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::total 18620.255390                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::processor.cores1.core.data           48                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::total           48                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::processor.cores1.core.data          702                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::total          702                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::processor.cores1.core.data      7376616                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::total      7376616                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::processor.cores1.core.data          750                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::total          750                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::processor.cores1.core.data     0.936000                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::total     0.936000                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::processor.cores1.core.data        10508                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::total        10508                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::processor.cores1.core.data          702                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::total          702                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data      7137189                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::total      7137189                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.936000                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::total     0.936000                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 10166.935897                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::total 10166.935897                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l1d_cache.prefetcher          636                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::processor.cores1.core.data          145                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::total          781                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher          200                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.data         2422                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::total         2634                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3304005                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       324009                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.data     23176130                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::total     26804144                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          836                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.data         2567                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::total         3415                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.239234                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.data     0.943514                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::total     0.771303                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 16520.025000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 27000.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data  9569.004955                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::total 10176.212604                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          119                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::total          119                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           81                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.data         2422                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::total         2515                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1244421                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst       320013                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data     22369604                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::total     23934038                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.096890                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.943514                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::total     0.736457                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 15363.222222                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 26667.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data  9236.004955                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::total  9516.516103                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::processor.cores1.core.data          391                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::total          391                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::processor.cores1.core.data      3347649                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::total      3347649                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::processor.cores1.core.data          391                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::total          391                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::processor.cores1.core.data  8561.762148                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::total  8561.762148                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::processor.cores1.core.data          391                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::total          391                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::processor.cores1.core.data      3223107                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::total      3223107                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data  8243.240409                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::total  8243.240409                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::writebacks          973                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::total          973                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::writebacks          973                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::total          973                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::writebacks          479                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::total          479                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::writebacks          479                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::total          479                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.demandMshrMisses         3217                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIssued         2003                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUnused            4                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUseful          454                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulButMiss            9                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.accuracy     0.226660                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.coverage     0.123672                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInCache         1299                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInMSHR          101                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfLate         1400                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIdentified         2486                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfBufferHit          293                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedDemand          139                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfSpanPage          754                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulSpanPage           86                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.tagsInUse  2506.517727                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.totalRefs         3710                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.sampledRefs         2781                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.avgRefs     1.334052                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher    92.202100                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher  1833.997369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.inst   174.441988                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.data   405.876270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.022510                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.447753                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.inst     0.042588                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.data     0.099091                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::total     0.611943                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1022         2255                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1024          796                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::0           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::1          177                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::2          487                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::3         1555                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::1           58                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::2          472                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::3          248                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1022     0.550537                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1024     0.194336                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.tagAccesses        51891                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.dataAccesses        51891                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandHits::processor.cores2.core.data       194954                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandHits::total       194954                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallHits::processor.cores2.core.data       194954                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallHits::total       194954                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMisses::processor.cores2.core.data         3345                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMisses::total         3345                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMisses::processor.cores2.core.data         3345                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMisses::total         3345                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMissLatency::processor.cores2.core.data     33869097                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMissLatency::total     33869097                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMissLatency::processor.cores2.core.data     33869097                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMissLatency::total     33869097                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandAccesses::processor.cores2.core.data       198299                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandAccesses::total       198299                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallAccesses::processor.cores2.core.data       198299                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallAccesses::total       198299                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMissRate::processor.cores2.core.data     0.016868                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandMissRate::total     0.016868                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMissRate::processor.cores2.core.data     0.016868                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMissRate::total     0.016868                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMissLatency::processor.cores2.core.data 10125.290583                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMissLatency::total 10125.290583                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMissLatency::processor.cores2.core.data 10125.290583                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMissLatency::total 10125.290583                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1d_cache.writebacks::writebacks         1349                       # number of writebacks (Count)
board.cache_hierarchy.clusters2.l1d_cache.writebacks::total         1349                       # number of writebacks (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrHits::processor.cores2.core.data           71                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrHits::total           71                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrHits::processor.cores2.core.data           71                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrHits::total           71                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMisses::processor.cores2.core.data         3274                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMisses::total         3274                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          627                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::processor.cores2.core.data         3274                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::total         3901                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissLatency::processor.cores2.core.data     31767867                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissLatency::total     31767867                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      5596019                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::processor.cores2.core.data     31767867                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::total     37363886                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissRate::processor.cores2.core.data     0.016510                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissRate::total     0.016510                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::processor.cores2.core.data     0.016510                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::total     0.019672                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMshrMissLatency::processor.cores2.core.data  9703.074832                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMshrMissLatency::total  9703.074832                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher  8925.070175                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::processor.cores2.core.data  9703.074832                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::total  9578.027685                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.replacements         1349                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          627                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMisses::total          627                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      5596019                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissLatency::total      5596019                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher  8925.070175                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.avgMshrMissLatency::total  8925.070175                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.hits::processor.cores2.core.data           36                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.hits::total           36                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.misses::processor.cores2.core.data          523                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.misses::total          523                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missLatency::processor.cores2.core.data      5772555                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missLatency::total      5772555                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.accesses::processor.cores2.core.data          559                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.accesses::total          559                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missRate::processor.cores2.core.data     0.935599                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missRate::total     0.935599                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores2.core.data 11037.390057                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMissLatency::total 11037.390057                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores2.core.data          523                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMisses::total          523                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores2.core.data     11942046                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     11942046                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores2.core.data     0.935599                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.935599                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores2.core.data 22833.739962                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 22833.739962                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.hits::processor.cores2.core.data          559                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.hits::total          559                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.accesses::processor.cores2.core.data          559                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.accesses::total          559                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.hits::processor.cores2.core.data       188271                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.hits::total       188271                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.misses::processor.cores2.core.data         2740                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.misses::total         2740                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missLatency::processor.cores2.core.data     27609363                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missLatency::total     27609363                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.accesses::processor.cores2.core.data       191011                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.accesses::total       191011                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missRate::processor.cores2.core.data     0.014345                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missRate::total     0.014345                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMissLatency::processor.cores2.core.data 10076.409854                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMissLatency::total 10076.409854                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrHits::processor.cores2.core.data           63                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrHits::total           63                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMisses::processor.cores2.core.data         2677                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMisses::total         2677                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissLatency::processor.cores2.core.data     26088552                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissLatency::total     26088552                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissRate::processor.cores2.core.data     0.014015                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissRate::total     0.014015                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores2.core.data  9745.443407                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMshrMissLatency::total  9745.443407                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.hits::processor.cores2.core.data         6683                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.hits::total         6683                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.misses::processor.cores2.core.data          605                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.misses::total          605                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missLatency::processor.cores2.core.data      6259734                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missLatency::total      6259734                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.accesses::processor.cores2.core.data         7288                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.accesses::total         7288                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missRate::processor.cores2.core.data     0.083013                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missRate::total     0.083013                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMissLatency::processor.cores2.core.data 10346.667769                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMissLatency::total 10346.667769                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrHits::processor.cores2.core.data            8                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMisses::processor.cores2.core.data          597                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMisses::total          597                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissLatency::processor.cores2.core.data      5679315                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissLatency::total      5679315                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissRate::processor.cores2.core.data     0.081915                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissRate::total     0.081915                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores2.core.data  9513.090452                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMshrMissLatency::total  9513.090452                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.demandMshrMisses         3274                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfIssued         1823                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUnused          116                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUseful          512                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUsefulButMiss           32                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.accuracy     0.280856                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.coverage     0.135235                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInCache         1185                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInMSHR           11                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfLate         1196                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfIdentified         1823                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfSpanPage         1085                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUsefulSpanPage          380                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.tags.tagsInUse   505.255461                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.tags.totalRefs       145393                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.sampledRefs         4052                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.avgRefs    35.881787                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l1d_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher   254.776495                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.occupancies::processor.cores2.core.data   250.478966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.497610                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::processor.cores2.core.data     0.489217                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::total     0.986827                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.occupanciesTaskId::1022          198                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.occupanciesTaskId::1024          308                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1022::0           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1022::1           71                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1022::2          112                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1024::1           90                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1024::2          205                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ratioOccsTaskId::1022     0.386719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.tags.ratioOccsTaskId::1024     0.601562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.tags.tagAccesses      1599390                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.dataAccesses      1599390                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandHits::processor.cores2.core.inst       239322                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandHits::total       239322                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallHits::processor.cores2.core.inst       239322                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallHits::total       239322                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMisses::processor.cores2.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMisses::processor.cores2.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMissLatency::processor.cores2.core.inst       345987                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMissLatency::total       345987                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMissLatency::processor.cores2.core.inst       345987                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMissLatency::total       345987                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandAccesses::processor.cores2.core.inst       239334                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandAccesses::total       239334                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallAccesses::processor.cores2.core.inst       239334                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallAccesses::total       239334                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMissRate::processor.cores2.core.inst     0.000050                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandMissRate::total     0.000050                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMissRate::processor.cores2.core.inst     0.000050                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMissRate::total     0.000050                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMissLatency::processor.cores2.core.inst 28832.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMissLatency::total 28832.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMissLatency::processor.cores2.core.inst 28832.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMissLatency::total 28832.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMisses::processor.cores2.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMisses::processor.cores2.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissLatency::processor.cores2.core.inst       341991                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissLatency::total       341991                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissLatency::processor.cores2.core.inst       341991                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissLatency::total       341991                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissRate::processor.cores2.core.inst     0.000050                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissRate::total     0.000050                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissRate::processor.cores2.core.inst     0.000050                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissRate::total     0.000050                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMshrMissLatency::processor.cores2.core.inst 28499.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMshrMissLatency::total 28499.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMshrMissLatency::processor.cores2.core.inst 28499.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMshrMissLatency::total 28499.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.hits::processor.cores2.core.inst       239322                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.hits::total       239322                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.misses::processor.cores2.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missLatency::processor.cores2.core.inst       345987                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missLatency::total       345987                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.accesses::processor.cores2.core.inst       239334                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.accesses::total       239334                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missRate::processor.cores2.core.inst     0.000050                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missRate::total     0.000050                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMissLatency::processor.cores2.core.inst 28832.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMissLatency::total 28832.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMisses::processor.cores2.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissLatency::processor.cores2.core.inst       341991                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissLatency::total       341991                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissRate::processor.cores2.core.inst     0.000050                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissRate::total     0.000050                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores2.core.inst 28499.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMshrMissLatency::total 28499.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.tags.tagsInUse   169.623963                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l1i_cache.tags.occupancies::processor.cores2.core.inst   169.623963                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.avgOccs::processor.cores2.core.inst     0.331297                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.avgOccs::total     0.331297                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.tags.tagAccesses      1914684                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.dataAccesses      1914684                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadResp         4242                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadRespWithInvalidate           50                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::WritebackDirty          431                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::WritebackClean          918                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::HardPFReq          498                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::UpgradeReq         2346                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::UpgradeResp          609                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadExReq         1757                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadExResp         1516                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadSharedReq         7551                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount_board.cache_hierarchy.clusters2.l1d_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port        12178                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount_board.cache_hierarchy.clusters2.l1i_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount::total        12202                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktSize_board.cache_hierarchy.clusters2.l1d_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port       457280                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.pktSize_board.cache_hierarchy.clusters2.l1i_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.pktSize::total       458048                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.snoops         9711                       # Total snoops (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopTraffic       111488                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::samples        12166                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::mean     0.518905                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::stdev     0.499663                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::0         5853     48.11%     48.11% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::1         6313     51.89%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::total        12166                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_bus.reqLayer0.occupancy      2950580                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.respLayer0.occupancy      4173156                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.snoopLayer0.occupancy      1823191                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.totRequests         5785                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitSingleRequests         1793                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.totSnoops         6313                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitSingleSnoops         6313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          506                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::processor.cores2.core.data          241                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::total          747                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          506                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::processor.cores2.core.data          241                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::total          747                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          121                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::processor.cores2.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::processor.cores2.core.data         3165                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::total         3298                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          121                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::processor.cores2.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::processor.cores2.core.data         3165                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::total         3298                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2979327                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::processor.cores2.core.inst       333999                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::processor.cores2.core.data     30640990                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::total     33954316                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2979327                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::processor.cores2.core.inst       333999                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::processor.cores2.core.data     30640990                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::total     33954316                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          627                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::processor.cores2.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::processor.cores2.core.data         3406                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::total         4045                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          627                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::processor.cores2.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::processor.cores2.core.data         3406                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::total         4045                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.192982                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::processor.cores2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::processor.cores2.core.data     0.929243                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::total     0.815328                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.192982                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::processor.cores2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::processor.cores2.core.data     0.929243                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::total     0.815328                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 24622.537190                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::processor.cores2.core.inst 27833.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::processor.cores2.core.data  9681.197472                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::total 10295.426319                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 24622.537190                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::processor.cores2.core.inst 27833.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::processor.cores2.core.data  9681.197472                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::total 10295.426319                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l2_cache.demandMshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher           61                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrHits::total           61                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher           61                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrHits::total           61                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           60                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::processor.cores2.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::processor.cores2.core.data         3165                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::total         3237                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           60                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher          359                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::processor.cores2.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::processor.cores2.core.data         3165                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::total         3596                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       920079                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::processor.cores2.core.inst       330003                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::processor.cores2.core.data     29580052                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::total     30830134                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       920079                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      9163215                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::processor.cores2.core.inst       330003                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::processor.cores2.core.data     29580052                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::total     39993349                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.095694                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::processor.cores2.core.data     0.929243                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::total     0.800247                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.095694                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::processor.cores2.core.data     0.929243                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::total     0.888999                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 15334.650000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::processor.cores2.core.inst 27500.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::processor.cores2.core.data  9345.987994                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::total  9524.292246                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 15334.650000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 25524.275766                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::processor.cores2.core.inst 27500.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::processor.cores2.core.data  9345.987994                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::total 11121.620968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.replacements           14                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher          359                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMisses::total          359                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      9163215                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissLatency::total      9163215                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 25524.275766                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.avgMshrMissLatency::total 25524.275766                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.hits::processor.cores2.core.data           60                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.hits::total           60                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.misses::processor.cores2.core.data          669                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.misses::total          669                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missLatency::processor.cores2.core.data      6999992                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missLatency::total      6999992                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.accesses::processor.cores2.core.data          729                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.accesses::total          729                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missRate::processor.cores2.core.data     0.917695                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missRate::total     0.917695                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMissLatency::processor.cores2.core.data 10463.366218                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMissLatency::total 10463.366218                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMisses::processor.cores2.core.data          669                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMisses::total          669                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissLatency::processor.cores2.core.data      6770222                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissLatency::total      6770222                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissRate::processor.cores2.core.data     0.917695                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissRate::total     0.917695                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 10119.913303                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMshrMissLatency::total 10119.913303                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters2.l1d_cache.prefetcher          506                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::processor.cores2.core.data          181                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::total          687                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l1d_cache.prefetcher          121                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::processor.cores2.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::processor.cores2.core.data         2496                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::total         2629                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2979327                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::processor.cores2.core.inst       333999                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::processor.cores2.core.data     23640998                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::total     26954324                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          627                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::processor.cores2.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::processor.cores2.core.data         2677                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::total         3316                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.192982                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::processor.cores2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::processor.cores2.core.data     0.932387                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::total     0.792823                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 24622.537190                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 27833.250000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data  9471.553686                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::total 10252.690757                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher           61                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrHits::total           61                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           60                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::processor.cores2.core.data         2496                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::total         2568                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       920079                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       330003                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data     22809830                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::total     24059912                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.095694                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data     0.932387                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::total     0.774427                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 15334.650000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 27500.250000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data  9138.553686                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::total  9369.124611                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.misses::processor.cores2.core.data          391                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.misses::total          391                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missLatency::processor.cores2.core.data      3309687                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missLatency::total      3309687                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.accesses::processor.cores2.core.data          391                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.accesses::total          391                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missRate::processor.cores2.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMissLatency::processor.cores2.core.data  8464.672634                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMissLatency::total  8464.672634                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMisses::processor.cores2.core.data          391                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMisses::total          391                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissLatency::processor.cores2.core.data      3186477                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissLatency::total      3186477                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores2.core.data  8149.557545                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMshrMissLatency::total  8149.557545                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.hits::writebacks          918                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.hits::total          918                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.accesses::writebacks          918                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.accesses::total          918                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.hits::writebacks          431                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.hits::total          431                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.accesses::writebacks          431                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.accesses::total          431                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.demandMshrMisses         3237                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfIssued         1374                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUnused            2                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUseful          331                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.accuracy     0.240902                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.coverage     0.092769                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInCache          945                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInMSHR           70                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfLate         1015                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfIdentified         1649                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfBufferHit          162                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfRemovedDemand           76                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfSpanPage          391                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUsefulSpanPage           60                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_cache.tags.tagsInUse  2417.743874                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.tags.totalRefs         3652                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.sampledRefs         2804                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.avgRefs     1.302425                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher    79.019742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::cache_hierarchy.clusters2.l2_cache.prefetcher  1767.215206                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::processor.cores2.core.inst   167.408818                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::processor.cores2.core.data   404.100107                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.019292                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::cache_hierarchy.clusters2.l2_cache.prefetcher     0.431449                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::processor.cores2.core.inst     0.040871                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::processor.cores2.core.data     0.098657                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::total     0.590270                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupanciesTaskId::1022         1973                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.occupanciesTaskId::1024          842                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::0           19                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::1           91                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::2          334                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::3         1529                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::1           73                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::2          516                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::3          240                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ratioOccsTaskId::1022     0.481689                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l2_cache.tags.ratioOccsTaskId::1024     0.205566                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l2_cache.tags.tagAccesses        49892                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.dataAccesses        49892                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandHits::processor.cores3.core.data       194462                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandHits::total       194462                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallHits::processor.cores3.core.data       194462                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallHits::total       194462                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMisses::processor.cores3.core.data         3196                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMisses::total         3196                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMisses::processor.cores3.core.data         3196                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMisses::total         3196                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMissLatency::processor.cores3.core.data     32264037                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMissLatency::total     32264037                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMissLatency::processor.cores3.core.data     32264037                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMissLatency::total     32264037                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandAccesses::processor.cores3.core.data       197658                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandAccesses::total       197658                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallAccesses::processor.cores3.core.data       197658                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallAccesses::total       197658                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMissRate::processor.cores3.core.data     0.016169                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandMissRate::total     0.016169                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMissRate::processor.cores3.core.data     0.016169                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMissRate::total     0.016169                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMissLatency::processor.cores3.core.data 10095.130476                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMissLatency::total 10095.130476                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMissLatency::processor.cores3.core.data 10095.130476                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMissLatency::total 10095.130476                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1d_cache.writebacks::writebacks         1358                       # number of writebacks (Count)
board.cache_hierarchy.clusters3.l1d_cache.writebacks::total         1358                       # number of writebacks (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrHits::processor.cores3.core.data           60                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrHits::total           60                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrHits::processor.cores3.core.data           60                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMisses::processor.cores3.core.data         3136                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMisses::total         3136                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          756                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::processor.cores3.core.data         3136                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::total         3892                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissLatency::processor.cores3.core.data     30413889                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissLatency::total     30413889                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      5555260                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::processor.cores3.core.data     30413889                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::total     35969149                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissRate::processor.cores3.core.data     0.015866                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissRate::total     0.015866                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::processor.cores3.core.data     0.015866                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::total     0.019691                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMshrMissLatency::processor.cores3.core.data  9698.306441                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMshrMissLatency::total  9698.306441                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher  7348.227513                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::processor.cores3.core.data  9698.306441                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::total  9241.816290                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.replacements         1358                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          756                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMisses::total          756                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      5555260                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissLatency::total      5555260                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher  7348.227513                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.avgMshrMissLatency::total  7348.227513                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.hits::processor.cores3.core.data           61                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.hits::total           61                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.misses::processor.cores3.core.data          488                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.misses::total          488                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missLatency::processor.cores3.core.data      5502159                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missLatency::total      5502159                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.accesses::processor.cores3.core.data          549                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.accesses::total          549                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missRate::processor.cores3.core.data     0.888889                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missRate::total     0.888889                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores3.core.data 11274.915984                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMissLatency::total 11274.915984                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores3.core.data          488                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMisses::total          488                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores3.core.data     11405916                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     11405916                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores3.core.data     0.888889                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.888889                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores3.core.data 23372.778689                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 23372.778689                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.hits::processor.cores3.core.data          549                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.hits::total          549                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.accesses::processor.cores3.core.data          549                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.accesses::total          549                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.hits::processor.cores3.core.data       187764                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.hits::total       187764                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.misses::processor.cores3.core.data         2664                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.misses::total         2664                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missLatency::processor.cores3.core.data     27141831                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missLatency::total     27141831                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.accesses::processor.cores3.core.data       190428                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.accesses::total       190428                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missRate::processor.cores3.core.data     0.013990                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missRate::total     0.013990                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMissLatency::processor.cores3.core.data 10188.375000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMissLatency::total 10188.375000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrHits::processor.cores3.core.data           55                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrHits::total           55                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMisses::processor.cores3.core.data         2609                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMisses::total         2609                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissLatency::processor.cores3.core.data     25723584                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissLatency::total     25723584                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissRate::processor.cores3.core.data     0.013701                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissRate::total     0.013701                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores3.core.data  9859.556918                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMshrMissLatency::total  9859.556918                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.hits::processor.cores3.core.data         6698                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.hits::total         6698                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.misses::processor.cores3.core.data          532                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.misses::total          532                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missLatency::processor.cores3.core.data      5122206                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missLatency::total      5122206                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.accesses::processor.cores3.core.data         7230                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.accesses::total         7230                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missRate::processor.cores3.core.data     0.073582                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missRate::total     0.073582                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMissLatency::processor.cores3.core.data  9628.206767                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMissLatency::total  9628.206767                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrHits::processor.cores3.core.data            5                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMisses::processor.cores3.core.data          527                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMisses::total          527                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissLatency::processor.cores3.core.data      4690305                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissLatency::total      4690305                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissRate::processor.cores3.core.data     0.072891                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissRate::total     0.072891                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores3.core.data  8900.009488                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMshrMissLatency::total  8900.009488                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.demandMshrMisses         3136                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfIssued         2216                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUnused          121                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUseful          556                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.accuracy     0.250903                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.coverage     0.150596                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInCache         1453                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInMSHR            7                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfLate         1460                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfIdentified         2216                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfSpanPage          860                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUsefulSpanPage          314                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.tags.tagsInUse   505.889688                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.tags.totalRefs       135685                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.sampledRefs         4034                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.avgRefs    33.635350                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l1d_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher   278.233005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.occupancies::processor.cores3.core.data   227.656683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.543424                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::processor.cores3.core.data     0.444642                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::total     0.988066                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.occupanciesTaskId::1022          304                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.occupanciesTaskId::1024          204                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1022::1          158                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1022::2          146                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1024::1           89                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1024::2          100                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ratioOccsTaskId::1022     0.593750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.tags.ratioOccsTaskId::1024     0.398438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.tags.tagAccesses      1594083                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.dataAccesses      1594083                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandHits::processor.cores3.core.inst       238852                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandHits::total       238852                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallHits::processor.cores3.core.inst       238852                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallHits::total       238852                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMisses::processor.cores3.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMisses::total           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMisses::processor.cores3.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMisses::total           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMissLatency::processor.cores3.core.inst       316350                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMissLatency::total       316350                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMissLatency::processor.cores3.core.inst       316350                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMissLatency::total       316350                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandAccesses::processor.cores3.core.inst       238862                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandAccesses::total       238862                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallAccesses::processor.cores3.core.inst       238862                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallAccesses::total       238862                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMissRate::processor.cores3.core.inst     0.000042                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMissRate::processor.cores3.core.inst     0.000042                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMissLatency::processor.cores3.core.inst        31635                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMissLatency::total        31635                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMissLatency::processor.cores3.core.inst        31635                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMissLatency::total        31635                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMisses::processor.cores3.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMisses::total           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMisses::processor.cores3.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMisses::total           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissLatency::processor.cores3.core.inst       313020                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissLatency::total       313020                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissLatency::processor.cores3.core.inst       313020                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissLatency::total       313020                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissRate::processor.cores3.core.inst     0.000042                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissRate::total     0.000042                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissRate::processor.cores3.core.inst     0.000042                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissRate::total     0.000042                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMshrMissLatency::processor.cores3.core.inst        31302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMshrMissLatency::total        31302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMshrMissLatency::processor.cores3.core.inst        31302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMshrMissLatency::total        31302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.hits::processor.cores3.core.inst       238852                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.hits::total       238852                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.misses::processor.cores3.core.inst           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.misses::total           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missLatency::processor.cores3.core.inst       316350                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missLatency::total       316350                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.accesses::processor.cores3.core.inst       238862                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.accesses::total       238862                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missRate::processor.cores3.core.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMissLatency::processor.cores3.core.inst        31635                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMissLatency::total        31635                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMisses::processor.cores3.core.inst           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMisses::total           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissLatency::processor.cores3.core.inst       313020                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissLatency::total       313020                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissRate::processor.cores3.core.inst     0.000042                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissRate::total     0.000042                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores3.core.inst        31302                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMshrMissLatency::total        31302                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.demandMshrMisses           10                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.tags.tagsInUse   169.749706                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l1i_cache.tags.occupancies::processor.cores3.core.inst   169.749706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.avgOccs::processor.cores3.core.inst     0.331542                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.avgOccs::total     0.331542                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.tags.tagAccesses      1910906                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.dataAccesses      1910906                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadResp         4180                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadRespWithInvalidate           51                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::WritebackDirty          483                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::WritebackClean          875                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::CleanEvict           15                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::HardPFReq          504                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::UpgradeReq         2334                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::UpgradeResp          550                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadExReq         1649                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadExResp         1415                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadSharedReq         7367                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount_board.cache_hierarchy.clusters3.l1d_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port        11924                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount_board.cache_hierarchy.clusters3.l1i_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount::total        11944                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktSize_board.cache_hierarchy.clusters3.l1d_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port       447616                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.pktSize_board.cache_hierarchy.clusters3.l1i_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.pktSize::total       448256                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.snoops         9285                       # Total snoops (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopTraffic       102464                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::samples        11869                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::mean     0.493386                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::stdev     0.499977                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::0         6013     50.66%     50.66% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::1         5856     49.34%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::total        11869                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_bus.reqLayer0.occupancy      2946266                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.respLayer0.occupancy      4145850                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.respLayer1.occupancy         9990                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.snoopLayer0.occupancy      1670295                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.totRequests         5748                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitSingleRequests         1778                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.totSnoops         5856                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitSingleSnoops         5856                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          623                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::processor.cores3.core.data          269                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::total          892                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          623                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::processor.cores3.core.data          269                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::total          892                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          133                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::processor.cores3.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::processor.cores3.core.data         2982                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::total         3125                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          133                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::processor.cores3.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::processor.cores3.core.data         2982                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::total         3125                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2329297                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::processor.cores3.core.inst       306360                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::processor.cores3.core.data     29331634                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::total     31967291                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2329297                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::processor.cores3.core.inst       306360                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::processor.cores3.core.data     29331634                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::total     31967291                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          756                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::processor.cores3.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::processor.cores3.core.data         3251                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::total         4017                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          756                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::processor.cores3.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::processor.cores3.core.data         3251                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::total         4017                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.175926                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::processor.cores3.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::processor.cores3.core.data     0.917256                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::total     0.777944                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.175926                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::processor.cores3.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::processor.cores3.core.data     0.917256                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::total     0.777944                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17513.511278                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::processor.cores3.core.inst        30636                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::processor.cores3.core.data  9836.228706                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::total 10229.533120                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17513.511278                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::processor.cores3.core.inst        30636                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::processor.cores3.core.data  9836.228706                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::total 10229.533120                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l2_cache.demandMshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher           80                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrHits::total           80                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher           80                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrHits::total           80                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           53                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::processor.cores3.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::processor.cores3.core.data         2982                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::total         3045                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           53                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          354                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::processor.cores3.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::processor.cores3.core.data         2982                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::total         3399                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       944371                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::processor.cores3.core.inst       303030                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::processor.cores3.core.data     28329304                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::total     29576705                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       944371                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      8773516                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::processor.cores3.core.inst       303030                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::processor.cores3.core.data     28329304                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::total     38350221                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.070106                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::processor.cores3.core.data     0.917256                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::total     0.758028                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.070106                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::processor.cores3.core.data     0.917256                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::total     0.846154                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17818.320755                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::processor.cores3.core.inst        30303                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::processor.cores3.core.data  9500.101945                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::total  9713.203612                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17818.320755                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 24783.943503                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::processor.cores3.core.inst        30303                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::processor.cores3.core.data  9500.101945                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::total 11282.795234                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.replacements           15                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          354                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMisses::total          354                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      8773516                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissLatency::total      8773516                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 24783.943503                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.avgMshrMissLatency::total 24783.943503                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.hits::processor.cores3.core.data          107                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.hits::total          107                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.misses::processor.cores3.core.data          535                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.misses::total          535                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missLatency::processor.cores3.core.data      5940387                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missLatency::total      5940387                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.accesses::processor.cores3.core.data          642                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.accesses::total          642                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missRate::processor.cores3.core.data     0.833333                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missRate::total     0.833333                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMissLatency::processor.cores3.core.data 11103.527103                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMissLatency::total 11103.527103                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMisses::processor.cores3.core.data          535                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMisses::total          535                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissLatency::processor.cores3.core.data      5752908                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissLatency::total      5752908                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissRate::processor.cores3.core.data     0.833333                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissRate::total     0.833333                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data 10753.099065                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMshrMissLatency::total 10753.099065                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters3.l1d_cache.prefetcher          623                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::processor.cores3.core.data          162                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::total          785                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l1d_cache.prefetcher          133                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::processor.cores3.core.inst           10                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::processor.cores3.core.data         2447                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::total         2590                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2329297                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::processor.cores3.core.inst       306360                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::processor.cores3.core.data     23391247                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::total     26026904                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          756                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::processor.cores3.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::processor.cores3.core.data         2609                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::total         3375                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.175926                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::processor.cores3.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::processor.cores3.core.data     0.937907                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::total     0.767407                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17513.511278                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst        30636                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data  9559.152840                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::total 10048.997683                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher           80                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrHits::total           80                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           53                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst           10                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::processor.cores3.core.data         2447                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::total         2510                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       944371                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       303030                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data     22576396                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::total     23823797                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.070106                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data     0.937907                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::total     0.743704                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17818.320755                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        30303                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data  9226.152840                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::total  9491.552590                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.misses::processor.cores3.core.data          373                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.misses::total          373                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missLatency::processor.cores3.core.data      3020643                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missLatency::total      3020643                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.accesses::processor.cores3.core.data          373                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.accesses::total          373                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missRate::processor.cores3.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMissLatency::processor.cores3.core.data  8098.238606                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMissLatency::total  8098.238606                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMisses::processor.cores3.core.data          373                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMisses::total          373                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissLatency::processor.cores3.core.data      2905758                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissLatency::total      2905758                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores3.core.data  7790.235925                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMshrMissLatency::total  7790.235925                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.hits::writebacks          875                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.hits::total          875                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.accesses::writebacks          875                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.accesses::total          875                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.hits::writebacks          483                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.hits::total          483                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.accesses::writebacks          483                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.accesses::total          483                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.demandMshrMisses         3045                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfIssued         1393                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUseful          310                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.accuracy     0.222541                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.coverage     0.092399                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInCache          970                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInMSHR           69                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfLate         1039                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfIdentified         1733                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfBufferHit          215                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfRemovedDemand           83                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfSpanPage          119                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUsefulSpanPage           85                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_cache.tags.tagsInUse  2344.614011                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.tags.totalRefs         3620                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.sampledRefs         2785                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.avgRefs     1.299820                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher   103.453244                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::cache_hierarchy.clusters3.l2_cache.prefetcher  1762.963652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::processor.cores3.core.inst   166.608845                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::processor.cores3.core.data   311.588269                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.025257                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::cache_hierarchy.clusters3.l2_cache.prefetcher     0.430411                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::processor.cores3.core.inst     0.040676                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::processor.cores3.core.data     0.076071                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::total     0.572416                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupanciesTaskId::1022         2004                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.occupanciesTaskId::1024          664                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::1           70                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::2          369                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::3         1565                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::1           58                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::2          352                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::3          239                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ratioOccsTaskId::1022     0.489258                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l2_cache.tags.ratioOccsTaskId::1024     0.162109                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l2_cache.tags.tagAccesses        49411                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.dataAccesses        49411                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.transDist::ReadResp        10665                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadRespWithInvalidate           94                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::WritebackDirty          249                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::CleanEvict          897                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeReq         4372                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeResp         4372                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExReq         3138                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExResp         3138                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadSharedReq        10759                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        10340                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4383                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters2.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4143                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters3.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         3914                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount::total        22780                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        26368                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         8896                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters2.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         8064                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters3.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         7936                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize::total        51264                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.snoops             14904                       # Total snoops (Count)
board.cache_hierarchy.l3_bus.snoopTraffic       854080                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3_bus.snoopFanout::samples        18269                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::mean     1.643057                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::stdev     0.919980                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::0          501      2.74%      2.74% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::1        10652     58.31%     61.05% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::2         1983     10.85%     71.90% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::3         5133     28.10%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::max_value            3                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::total        18269                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.occupancy      6997978                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer0.occupancy      4152961                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer1.occupancy      3983002                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer2.occupancy      3757918                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer3.occupancy      3554017                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.snoop_filter.totRequests        19415                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleRequests         6702                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiRequests        12212                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l2_cache.prefetcher            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters1.l2_cache.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters2.l2_cache.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters3.l2_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.inst            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.data            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores1.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores1.core.data            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores2.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores2.core.data            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores3.core.inst            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::total           33                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l2_cache.prefetcher            2                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters1.l2_cache.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters2.l2_cache.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters3.l2_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.inst            2                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.data            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores1.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores1.core.data            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores2.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores2.core.data            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores3.core.inst            3                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::total           33                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          124                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.inst           20                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.data            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores2.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores2.core.data            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores3.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores3.core.data            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::total          519                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          124                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.inst           20                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.data            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores2.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores2.core.data            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores3.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores3.core.data            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::total          519                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       579420                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      9690189                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       469530                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8356215                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       349650                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7554063                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       494505                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7311875                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.inst      1033299                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.data       455877                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.inst       215784                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.data       386280                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores2.core.inst       225774                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores2.core.data       326340                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores3.core.inst       228771                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores3.core.data       264735                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::total     37942307                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       579420                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      9690189                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       469530                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8356215                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       349650                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7554063                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       494505                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7311875                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.inst      1033299                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.data       455877                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.inst       215784                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.data       386280                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores2.core.inst       225774                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores2.core.data       326340                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores3.core.inst       228771                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores3.core.data       264735                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::total     37942307                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          126                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          115                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher          103                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher          101                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.inst           22                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.data           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores2.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores2.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores3.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores3.core.data            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::total          552                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          126                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          115                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher          103                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher          101                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.inst           22                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.data           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores2.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores2.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores3.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores3.core.data            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::total          552                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.984127                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.inst     0.909091                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.data     0.600000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.data     0.833333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores2.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores2.core.data     0.833333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores3.core.inst     0.700000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores3.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::total     0.940217                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.984127                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.inst     0.909091                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.data     0.600000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.data     0.833333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores2.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores2.core.data     0.833333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores3.core.inst     0.700000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores3.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::total     0.940217                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115884                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 78146.685484                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93906                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 75281.216216                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69930                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 76303.666667                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61813.125000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 73118.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.inst 51664.950000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.data 75979.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.inst 30826.285714                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.data        77256                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores2.core.inst 32253.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores2.core.data        65268                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores3.core.inst 32681.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores3.core.data        52947                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::total 73106.564547                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115884                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 78146.685484                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93906                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 75281.216216                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69930                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 76303.666667                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61813.125000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 73118.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.inst 51664.950000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.data 75979.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.inst 30826.285714                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.data        77256                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores2.core.inst 32253.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores2.core.data        65268                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores3.core.inst 32681.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores3.core.data        52947                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::total 73106.564547                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores1.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores2.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores3.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores1.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores2.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores3.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          124                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.inst           20                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores1.core.data            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores2.core.data            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores3.core.data            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::total          498                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          124                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.inst           20                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores1.core.data            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores2.core.data            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores3.core.data            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::total          498                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       577755                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      9648897                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       467865                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8319252                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       347985                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7521096                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       491841                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7278575                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.inst      1026639                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.data       453879                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores1.core.data       384615                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores2.core.data       324675                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores3.core.data       263070                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::total     37106144                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       577755                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      9648897                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       467865                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8319252                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       347985                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7521096                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       491841                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7278575                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.inst      1026639                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.data       453879                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores1.core.data       384615                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores2.core.data       324675                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores3.core.data       263070                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::total     37106144                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.984127                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.inst     0.909091                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.data     0.600000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores1.core.data     0.833333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores2.core.data     0.833333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::total     0.902174                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.984127                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.inst     0.909091                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.data     0.600000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores1.core.data     0.833333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores2.core.data     0.833333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::total     0.902174                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115551                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 77813.685484                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93573                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 74948.216216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69597                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 75970.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61480.125000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 72785.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 51331.950000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.data 75646.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores1.core.data        76923                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores2.core.data        64935                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores3.core.data        52614                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::total 74510.329317                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115551                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 77813.685484                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93573                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 74948.216216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69597                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 75970.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61480.125000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 72785.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 51331.950000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.data 75646.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores1.core.data        76923                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores2.core.data        64935                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores3.core.data        52614                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::total 74510.329317                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores0.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores1.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores2.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores3.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::total           20                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores0.core.data       406260                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores1.core.data       386280                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores2.core.data       326340                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores3.core.data       264735                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::total      1383615                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores0.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores1.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores2.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores3.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::total           20                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores0.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores0.core.data        81252                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores1.core.data        77256                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores2.core.data        65268                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores3.core.data        52947                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::total 69180.750000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores0.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores2.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores3.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::total           20                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data       404595                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       384615                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       324675                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       263070                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::total      1376955                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data        80919                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data        76923                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data        64935                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data        52614                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::total 68847.750000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l2_cache.prefetcher            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l2_cache.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters2.l2_cache.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters3.l2_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.inst            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.data            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores1.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores1.core.data            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores2.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores2.core.data            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores3.core.inst            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::total           33                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l2_cache.prefetcher          124                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.inst           20                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores1.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores2.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores3.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::total          499                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       579420                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      9690189                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       469530                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8356215                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       349650                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7554063                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       494505                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7311875                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      1033299                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.data        49617                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       215784                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores2.core.inst       225774                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores3.core.inst       228771                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::total     36558692                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l2_cache.prefetcher          126                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l2_cache.prefetcher          115                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l2_cache.prefetcher          103                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l2_cache.prefetcher          101                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.inst           22                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores1.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores1.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores2.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores2.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores3.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::total          532                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.984127                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.909091                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.200000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores2.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores3.core.inst     0.700000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::total     0.937970                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115884                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 78146.685484                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93906                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 75281.216216                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69930                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 76303.666667                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61813.125000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 73118.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 51664.950000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data        49617                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 30826.285714                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 32253.428571                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst 32681.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::total 73263.911824                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores2.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores3.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::total           21                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          124                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst           20                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::total          478                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       577755                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      9648897                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       467865                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8319252                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       347985                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7521096                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       491841                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7278575                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      1026639                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data        49284                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::total     35729189                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.984127                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.909091                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.200000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::total     0.898496                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115551                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 77813.685484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93573                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 74948.216216                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69597                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 75970.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61480.125000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 72785.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 51331.950000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data        49284                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::total 74747.257322                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores0.core.data         2746                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores1.core.data           28                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores2.core.data           26                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores3.core.data           13                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::total         2813                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores0.core.data         2746                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores1.core.data           28                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores2.core.data           26                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores3.core.data           13                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::total         2813                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::writebacks          249                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::total          249                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::writebacks          249                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::total          249                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_cache.tags.tagsInUse  8200.387832                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   139.893681                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  2333.537094                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher    34.892907                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher   538.816006                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher    34.891757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters2.l2_cache.prefetcher   538.068103                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher    37.579226                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters3.l2_cache.prefetcher   547.477629                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.inst  2174.699997                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.data  1672.855607                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.inst           51                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.data    31.893059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores2.core.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores2.core.data    29.891802                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores3.core.inst            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores3.core.data    29.890963                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.004269                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.071214                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.001065                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.016443                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.001065                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters2.l2_cache.prefetcher     0.016421                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.001147                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters3.l2_cache.prefetcher     0.016708                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.inst     0.066367                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.data     0.051052                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.inst     0.001556                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.data     0.000973                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores2.core.inst     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores2.core.data     0.000912                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores3.core.inst     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores3.core.data     0.000912                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::total     0.250256                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1022         4216                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1024         3996                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::2          793                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::3         3423                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::2           88                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::3         3908                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1022     0.128662                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1024     0.121948                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.tagAccesses        72082                       # Number of tag accesses (Count)
board.cache_hierarchy.l3_cache.tags.dataAccesses        72082                       # Number of data accesses (Count)
board.cache_hierarchy.l3_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp          478                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq         1559                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         2509                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp           20                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq          478                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port         5044                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::total         5044                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         5044                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port        31872                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::total        31872                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total        31872                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops              4048                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         4546                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         4546    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         4546                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       167545                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer5.occupancy       423440                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         4546                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         4048                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l1d_cache.prefetcher::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l2_cache.prefetcher::samples       124.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l1d_cache.prefetcher::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l2_cache.prefetcher::samples       111.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters2.l1d_cache.prefetcher::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters2.l2_cache.prefetcher::samples        99.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters3.l1d_cache.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters3.l2_cache.prefetcher::samples       100.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000655236                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           1111                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                    498                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                  498                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.39                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6              498                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                167                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                139                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 84                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 25                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 19                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 18                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              31872                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         56962136.24825056                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                238502256                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                478920.19                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l1d_cache.prefetcher          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l2_cache.prefetcher         7936                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l1d_cache.prefetcher          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l2_cache.prefetcher         7104                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters2.l1d_cache.prefetcher          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters2.l2_cache.prefetcher         6336                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters3.l1d_cache.prefetcher          512                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters3.l2_cache.prefetcher         6400                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst         1280                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l1d_cache.prefetcher 571908.998476411216                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l2_cache.prefetcher 14183343.162214998156                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l1d_cache.prefetcher 571908.998476411216                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l2_cache.prefetcher 12696379.766176328063                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters2.l1d_cache.prefetcher 571908.998476411216                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters2.l2_cache.prefetcher 11323798.169832941145                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters3.l1d_cache.prefetcher 915054.397562257946                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters3.l2_cache.prefetcher 11438179.969528224319                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 2287635.993905644864                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 686290.798171693459                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 571908.998476411216                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 571908.998476411216                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 571908.998476411216                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          124                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst           20                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l1d_cache.prefetcher       425435                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l2_cache.prefetcher      5810319                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l1d_cache.prefetcher       315435                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l2_cache.prefetcher      4881206                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters2.l1d_cache.prefetcher       195435                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters2.l2_cache.prefetcher      4455698                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters3.l1d_cache.prefetcher       247935                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters3.l2_cache.prefetcher      4170581                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst       416250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data       270850                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data       232100                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data       172100                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data       110430                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l1d_cache.prefetcher     85087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l2_cache.prefetcher     46857.41                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l1d_cache.prefetcher     63087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l2_cache.prefetcher     43974.83                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters2.l1d_cache.prefetcher     39087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters2.l2_cache.prefetcher     45007.05                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters3.l1d_cache.prefetcher     30991.88                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters3.l2_cache.prefetcher     41705.81                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     20812.50                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     45141.67                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     46420.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data     34420.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data     22086.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l1d_cache.prefetcher          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l2_cache.prefetcher         7936                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l1d_cache.prefetcher          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l2_cache.prefetcher         7104                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters2.l1d_cache.prefetcher          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters2.l2_cache.prefetcher         6336                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters3.l1d_cache.prefetcher          512                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters3.l2_cache.prefetcher         6400                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst         1280                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        31872                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst         1280                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total         1280                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l1d_cache.prefetcher            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l2_cache.prefetcher          124                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst           20                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total          498                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l1d_cache.prefetcher       571909                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l2_cache.prefetcher     14183343                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l1d_cache.prefetcher       571909                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l2_cache.prefetcher     12696380                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters2.l1d_cache.prefetcher       571909                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters2.l2_cache.prefetcher     11323798                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters3.l1d_cache.prefetcher       915054                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters3.l2_cache.prefetcher     11438180                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst      2287636                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data       686291                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data       571909                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data       571909                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data       571909                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     56962136                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst      2287636                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      2287636                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l1d_cache.prefetcher       571909                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l2_cache.prefetcher     14183343                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l1d_cache.prefetcher       571909                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l2_cache.prefetcher     12696380                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters2.l1d_cache.prefetcher       571909                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters2.l2_cache.prefetcher     11323798                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters3.l1d_cache.prefetcher       915054                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters3.l2_cache.prefetcher     11438180                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst      2287636                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data       686291                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data       571909                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data       571909                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data       571909                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     56962136                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts             498                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           35                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           22                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           21                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           21                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           20                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           48                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           55                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           25                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           26                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           24                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           31                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           23                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           23                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat           12366274                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          2490000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      21703774                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           24831.88                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      43581.88                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            438                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        87.95                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples           70                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean          480                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   315.810292                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   382.101588                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           12     17.14%     17.14% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           14     20.00%     37.14% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383            9     12.86%     50.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511            8     11.43%     61.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            4      5.71%     67.14% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            2      2.86%     70.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            1      1.43%     71.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           20     28.57%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total           70                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        31872                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          56.962136                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.45                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.45                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          87.95                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy       228480                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       121440                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      1970640                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 44254080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     20480100                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy    198758400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy    265813140                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   475.065396                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    516553792                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     18720000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     27238466                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy       299880                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       159390                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      1906380                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 44254080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     32733960                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy    189094560                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy    268448250                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   479.774906                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    491301391                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     18720000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     54197162                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles         1680269                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              3.462480                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.288810                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commitStats0.numInsts       485279                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       872341                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     3.462480                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.288810                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         4193      0.48%      0.48% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu       509974     58.46%     58.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult          203      0.02%     58.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         1407      0.16%     59.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd        47638      5.46%     64.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     64.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     64.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     64.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     64.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     64.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     64.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     64.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     64.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     64.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu         5362      0.61%     65.20% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.20% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.20% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc         3818      0.44%     65.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd        45025      5.16%     70.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     70.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt          100      0.01%     70.81% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv         1275      0.15%     70.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult        43550      4.99%     75.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt          100      0.01%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     75.96% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        51911      5.95%     81.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        46328      5.31%     87.22% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead        96816     11.10%     98.32% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite        14641      1.68%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       872341                       # Class of committed instruction. (Count)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps       274200                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch2.intInstructions            7                       # Number of integer instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses       198216                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        63652                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           30                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       234032                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts       485279                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps       872341                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          228                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         1680269                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              3.306230                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.302459                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commitStats0.numInsts       508213                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       909686                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     3.306230                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.302459                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         1949      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       639002     70.24%     70.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult          203      0.02%     70.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv         1407      0.15%     70.64% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd        43672      4.80%     75.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     75.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     75.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     75.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     75.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     75.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     75.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.44% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu         2700      0.30%     75.73% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     75.73% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     75.73% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          294      0.03%     75.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     75.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     75.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     75.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd        43672      4.80%     80.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv         1250      0.14%     80.70% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.70% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult        42275      4.65%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        39627      4.36%     89.71% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite         6585      0.72%     90.43% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead        85800      9.43%     99.86% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite         1250      0.14%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       909686                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps       335282                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses       192573                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses         9309                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           28                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses       240350                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts       508213                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       909686                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles         1680269                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              3.294645                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.303523                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commitStats0.numInsts       510000                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       911928                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     3.294645                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.303523                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         1940      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu       646244     70.87%     71.08% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult          203      0.02%     71.10% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv         1407      0.15%     71.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd        42407      4.65%     75.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     75.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     75.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     75.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     75.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     75.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     75.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu         2650      0.29%     76.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     76.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     76.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc          314      0.03%     76.23% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     76.23% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.23% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.23% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     76.23% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.23% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     76.23% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.23% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd        42407      4.65%     80.88% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.88% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.88% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.88% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv         1225      0.13%     81.01% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.01% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult        41025      4.50%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     85.51% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        40984      4.49%     90.01% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite         6622      0.73%     90.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead        83275      9.13%     99.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite         1225      0.13%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       911928                       # Class of committed instruction. (Count)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps       334397                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses       191570                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses         9282                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           28                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses       239334                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts       510000                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       911928                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles         1680269                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              3.275078                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.305336                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commitStats0.numInsts       513047                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       916335                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     3.275078                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.305336                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         1946      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu       655527     71.54%     71.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult          203      0.02%     71.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv         1407      0.15%     71.93% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd        41147      4.49%     76.42% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     76.42% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     76.42% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     76.42% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.42% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     76.42% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     76.42% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.42% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     76.42% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.42% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu         2600      0.28%     76.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     76.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     76.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc          294      0.03%     76.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     76.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     76.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     76.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd        41147      4.49%     81.22% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.22% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.22% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.22% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv         1200      0.13%     81.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult        39800      4.34%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     85.70% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        42485      4.64%     90.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite         6579      0.72%     91.05% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead        80800      8.82%     99.87% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite         1200      0.13%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       916335                       # Class of committed instruction. (Count)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps       334038                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses       190977                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses         9155                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           29                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses       238862                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON   3259695042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts       513047                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       916335                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores0.core.idleCycles         133918                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores0.core.tickCycles        1546351                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores1.core.idleCycles          76328                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores1.core.tickCycles        1603941                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores2.core.idleCycles          76876                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores2.core.tickCycles        1603393                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores3.core.idleCycles          74883                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores3.core.tickCycles        1605386                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000613                       # Number of seconds simulated (Second)
simTicks                                    613194192                       # Number of ticks simulated (Tick)
finalTick                                  3313359657                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     18.09                       # Real time elapsed on the host (Second)
hostTickRate                                 33903877                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4553524                       # Number of bytes of host memory used (Byte)
simInsts                                      2264279                       # Number of instructions simulated (Count)
simOps                                        4053283                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   125192                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     224106                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::processor.cores0.core.data       273347                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::total       273347                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::processor.cores0.core.data       273347                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::total       273347                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::processor.cores0.core.data         8691                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::total         8691                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::processor.cores0.core.data         8691                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::total         8691                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::processor.cores0.core.data    110404152                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::total    110404152                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::processor.cores0.core.data    110404152                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::total    110404152                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::processor.cores0.core.data       282038                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::total       282038                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::processor.cores0.core.data       282038                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::total       282038                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::processor.cores0.core.data     0.030815                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::total     0.030815                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::processor.cores0.core.data     0.030815                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::total     0.030815                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::processor.cores0.core.data 12703.273731                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::total 12703.273731                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::processor.cores0.core.data 12703.273731                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::total 12703.273731                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.writebacks::writebacks         2504                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.writebacks::total         2504                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::processor.cores0.core.data         3045                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::total         3045                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::processor.cores0.core.data         3045                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::total         3045                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::processor.cores0.core.data         5646                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::total         5646                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1451                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::processor.cores0.core.data         5646                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::total         7097                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::processor.cores0.core.data     68903694                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::total     68903694                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher     11759180                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::processor.cores0.core.data     68903694                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::total     80662874                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::processor.cores0.core.data     0.020019                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::total     0.020019                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::processor.cores0.core.data     0.020019                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::total     0.025163                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::processor.cores0.core.data 12203.984060                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::total 12203.984060                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  8104.190214                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::processor.cores0.core.data 12203.984060                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::total 11365.770607                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.replacements         2504                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1451                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::total         1451                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher     11759180                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::total     11759180                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  8104.190214                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::total  8104.190214                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::processor.cores0.core.data          447                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::total          447                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::processor.cores0.core.data          482                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::total          482                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::processor.cores0.core.data      5242086                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::total      5242086                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::processor.cores0.core.data          929                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::total          929                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::processor.cores0.core.data     0.518837                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::total     0.518837                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data 10875.697095                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::total 10875.697095                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores0.core.data          482                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::total          482                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data     11252736                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     11252736                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.518837                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.518837                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data 23345.925311                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 23345.925311                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::processor.cores0.core.data          929                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::total          929                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::processor.cores0.core.data          929                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::total          929                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::processor.cores0.core.data       212201                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::total       212201                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::processor.cores0.core.data         1379                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::total         1379                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::processor.cores0.core.data     12930723                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::total     12930723                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::processor.cores0.core.data       213580                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::total       213580                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::processor.cores0.core.data     0.006457                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::total     0.006457                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::processor.cores0.core.data  9376.883974                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::total  9376.883974                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrHits::processor.cores0.core.data            3                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::processor.cores0.core.data         1376                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::total         1376                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::processor.cores0.core.data     12377610                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::total     12377610                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::processor.cores0.core.data     0.006443                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::total     0.006443                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.data  8995.356105                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::total  8995.356105                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::processor.cores0.core.data        61146                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::total        61146                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::processor.cores0.core.data         7312                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::total         7312                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::processor.cores0.core.data     97473429                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::total     97473429                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::processor.cores0.core.data        68458                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::total        68458                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::processor.cores0.core.data     0.106810                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::total     0.106810                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::processor.cores0.core.data 13330.611187                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::total 13330.611187                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::processor.cores0.core.data         3042                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::total         3042                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::processor.cores0.core.data         4270                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::total         4270                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::processor.cores0.core.data     56526084                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::total     56526084                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::processor.cores0.core.data     0.062374                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::total     0.062374                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores0.core.data 13237.958782                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::total 13237.958782                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.demandMshrMisses         5646                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIssued         3878                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUnused          316                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUseful         1095                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulButMiss           66                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.accuracy     0.282362                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.coverage     0.162439                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInCache         2416                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInMSHR           11                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfLate         2427                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIdentified         3878                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfSpanPage         2282                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulSpanPage         1067                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagsInUse   508.418427                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.totalRefs       303428                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.sampledRefs         4663                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.avgRefs    65.071413                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   323.563461                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::processor.cores0.core.data   184.854966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.631960                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::processor.cores0.core.data     0.361045                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::total     0.993005                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1022          235                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1024          277                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::1          220                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::2           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::0          154                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::1          109                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1022     0.458984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1024     0.541016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagAccesses      2275320                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.dataAccesses      2275320                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::processor.cores0.core.inst       249112                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::total       249112                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::processor.cores0.core.inst       249112                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::total       249112                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::processor.cores0.core.inst          280                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::total          280                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::processor.cores0.core.inst          280                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::total          280                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::processor.cores0.core.inst      9582408                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::total      9582408                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::processor.cores0.core.inst      9582408                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::total      9582408                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::processor.cores0.core.inst       249392                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::total       249392                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::processor.cores0.core.inst       249392                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::total       249392                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::processor.cores0.core.inst     0.001123                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::total     0.001123                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::processor.cores0.core.inst     0.001123                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::total     0.001123                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::processor.cores0.core.inst 34222.885714                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::total 34222.885714                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::processor.cores0.core.inst 34222.885714                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::total 34222.885714                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.writebacks::writebacks          281                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.writebacks::total          281                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::processor.cores0.core.inst          280                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::total          280                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::processor.cores0.core.inst          280                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::total          280                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::processor.cores0.core.inst      9488835                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::total      9488835                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::processor.cores0.core.inst      9488835                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::total      9488835                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::processor.cores0.core.inst     0.001123                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::total     0.001123                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::processor.cores0.core.inst     0.001123                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::total     0.001123                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 33888.696429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::total 33888.696429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 33888.696429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::total 33888.696429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.replacements          281                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::processor.cores0.core.inst       249112                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::total       249112                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::processor.cores0.core.inst          280                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::total          280                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::processor.cores0.core.inst      9582408                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::total      9582408                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::processor.cores0.core.inst       249392                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::total       249392                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::processor.cores0.core.inst     0.001123                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::total     0.001123                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::processor.cores0.core.inst 34222.885714                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::total 34222.885714                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::processor.cores0.core.inst          280                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::total          280                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::processor.cores0.core.inst      9488835                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::total      9488835                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::processor.cores0.core.inst     0.001123                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::total     0.001123                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 33888.696429                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::total 33888.696429                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.demandMshrMisses          280                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.totalRefs      1042325                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.sampledRefs          793                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.avgRefs  1314.407314                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.occupancies::processor.cores0.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::processor.cores0.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::0          207                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::2           85                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::3          184                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagAccesses      1995417                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.dataAccesses      1995417                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadResp         9340                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadRespWithInvalidate           46                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackDirty         1598                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackClean         1744                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::CleanEvict         1347                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::HardPFReq         1296                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeReq         4336                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeResp         4173                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExReq         2189                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExResp         2073                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadSharedReq        10289                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port        25434                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port          842                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount::total        26276                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port       875648                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port        35968                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize::total       911616                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoops        19927                       # Total snoops (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopTraffic       485312                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::samples        20014                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::mean     0.449286                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::stdev     0.497735                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::0        11025     55.09%     55.09% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::1         8986     44.90%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::2            3      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::total        20014                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.occupancy      5630085                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.occupancy      5289039                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.occupancy       280719                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.occupancy      7269194                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totRequests        10644                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleRequests         6227                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totSnoops         8981                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleSnoops         8978                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher         1077                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.inst           85                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.data          465                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::total         1627                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher         1077                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.inst           85                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.data          465                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::total         1627                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          374                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.inst          195                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.data         2226                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::total         2795                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          374                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.inst          195                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.data         2226                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::total         2795                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      6125175                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.inst      8987004                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.data     21338940                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::total     36451119                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      6125175                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.inst      8987004                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.data     21338940                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::total     36451119                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1451                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.inst          280                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.data         2691                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::total         4422                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1451                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.inst          280                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.data         2691                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::total         4422                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.257753                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.inst     0.696429                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.data     0.827202                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::total     0.632067                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.257753                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.inst     0.696429                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.data     0.827202                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::total     0.632067                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 16377.473262                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.inst 46087.200000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.data  9586.226415                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::total 13041.545259                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 16377.473262                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.inst 46087.200000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.data  9586.226415                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::total 13041.545259                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.writebacks::writebacks          557                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.writebacks::total          557                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          191                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::total          191                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          191                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::total          191                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          183                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.inst          195                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.data         2226                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::total         2604                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          183                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          900                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.inst          195                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.data         2226                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::total         3504                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2845149                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.inst      8921736                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.data     20594352                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::total     32361237                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2845149                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     14607093                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.inst      8921736                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.data     20594352                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::total     46968330                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.126120                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.inst     0.696429                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.data     0.827202                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::total     0.588874                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.126120                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.inst     0.696429                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.data     0.827202                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::total     0.792402                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15547.262295                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 45752.492308                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.data  9251.730458                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::total 12427.510369                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15547.262295                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 16230.103333                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 45752.492308                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.data  9251.730458                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::total 13404.203767                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.replacements         1904                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          900                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::total          900                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     14607093                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::total     14607093                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 16230.103333                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::total 16230.103333                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::processor.cores0.core.data           98                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::total           98                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::processor.cores0.core.data         1217                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::total         1217                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::processor.cores0.core.data     11232396                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::total     11232396                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::processor.cores0.core.data         1315                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::total         1315                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::processor.cores0.core.data     0.925475                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::total     0.925475                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::processor.cores0.core.data  9229.577650                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::total  9229.577650                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::processor.cores0.core.data         1217                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::total         1217                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     10823805                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::total     10823805                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.925475                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::total     0.925475                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data  8893.841413                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::total  8893.841413                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher         1077                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.inst           85                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.data          367                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::total         1529                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher          374                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.inst          195                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.data         1009                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::total         1578                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      6125175                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      8987004                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.data     10106544                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::total     25218723                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1451                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.inst          280                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.data         1376                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::total         3107                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.257753                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.696429                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.733285                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::total     0.507885                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 16377.473262                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 46087.200000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 10016.396432                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::total 15981.446768                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          191                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::total          191                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          183                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          195                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data         1009                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::total         1387                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2845149                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      8921736                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data      9770547                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::total     21537432                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.126120                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.696429                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.733285                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::total     0.446411                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15547.262295                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 45752.492308                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data  9683.396432                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::total 15528.069214                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.hits::processor.cores0.core.data           15                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.hits::total           15                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::processor.cores0.core.data         3422                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::total         3422                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::processor.cores0.core.data     46726854                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::total     46726854                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::processor.cores0.core.data         3437                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::total         3437                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::processor.cores0.core.data     0.995636                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::total     0.995636                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::processor.cores0.core.data 13654.837522                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::total 13654.837522                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::processor.cores0.core.data         3422                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::total         3422                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::processor.cores0.core.data     45590658                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::total     45590658                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::processor.cores0.core.data     0.995636                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::total     0.995636                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data 13322.810637                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::total 13322.810637                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::writebacks         1741                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::total         1741                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::writebacks         1741                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::total         1741                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::writebacks         1041                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::total         1041                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::writebacks         1041                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::total         1041                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.demandMshrMisses         2604                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIssued         2700                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUnused            7                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUseful          636                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulButMiss            6                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.accuracy     0.235556                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.coverage     0.196296                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInCache         1684                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInMSHR          116                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfLate         1800                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIdentified         3480                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfBufferHit          482                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedDemand          222                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfSpanPage          960                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulSpanPage          128                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.tagsInUse  4063.027614                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.totalRefs        83932                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.sampledRefs         7645                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.avgRefs    10.978679                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::writebacks    92.994267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   153.240070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  2091.369054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.inst   902.612875                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.data   822.811347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::writebacks     0.022704                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.037412                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.510588                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.inst     0.220364                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.data     0.200882                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::total     0.991950                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1022         2488                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1024         1606                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::1          273                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::2          871                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::3         1344                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::0          373                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::1          182                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::2          422                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::3          629                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1022     0.607422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1024     0.392090                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.tagAccesses        88779                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.dataAccesses        88779                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::processor.cores1.core.data       215021                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::total       215021                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::processor.cores1.core.data       215021                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::total       215021                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::processor.cores1.core.data         3249                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::total         3249                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::processor.cores1.core.data         3249                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::total         3249                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::processor.cores1.core.data     33394239                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::total     33394239                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::processor.cores1.core.data     33394239                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::total     33394239                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::processor.cores1.core.data       218270                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::total       218270                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::processor.cores1.core.data       218270                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::total       218270                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::processor.cores1.core.data     0.014885                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::total     0.014885                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::processor.cores1.core.data     0.014885                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::total     0.014885                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::processor.cores1.core.data 10278.313019                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::total 10278.313019                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::processor.cores1.core.data 10278.313019                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::total 10278.313019                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.writebacks::writebacks         1452                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.writebacks::total         1452                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::processor.cores1.core.data           62                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::total           62                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::processor.cores1.core.data           62                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::total           62                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::processor.cores1.core.data         3187                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::total         3187                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          836                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::processor.cores1.core.data         3187                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::total         4023                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::processor.cores1.core.data     31390578                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::total     31390578                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      6574578                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::processor.cores1.core.data     31390578                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::total     37965156                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::processor.cores1.core.data     0.014601                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::total     0.014601                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::processor.cores1.core.data     0.014601                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::total     0.018431                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::processor.cores1.core.data  9849.569501                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::total  9849.569501                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  7864.327751                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::processor.cores1.core.data  9849.569501                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::total  9437.026100                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.replacements         1452                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          836                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::total          836                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      6574578                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::total      6574578                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  7864.327751                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::total  7864.327751                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::processor.cores1.core.data           28                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::total           28                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::processor.cores1.core.data          521                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::total          521                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::processor.cores1.core.data      5868792                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::total      5868792                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::processor.cores1.core.data          549                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::total          549                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::processor.cores1.core.data     0.948998                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::total     0.948998                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data 11264.476008                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::total 11264.476008                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores1.core.data          521                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::total          521                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data     12123864                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     12123864                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data     0.948998                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.948998                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data 23270.372361                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 23270.372361                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::processor.cores1.core.data          549                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::total          549                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::processor.cores1.core.data          549                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::total          549                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::processor.cores1.core.data       208360                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::total       208360                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::processor.cores1.core.data         2624                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::total         2624                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::processor.cores1.core.data     26838801                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::total     26838801                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::processor.cores1.core.data       210984                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::total       210984                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::processor.cores1.core.data     0.012437                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::total     0.012437                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::processor.cores1.core.data 10228.201601                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::total 10228.201601                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::processor.cores1.core.data           57                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::total           57                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::processor.cores1.core.data         2567                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::total         2567                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::processor.cores1.core.data     25419555                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::total     25419555                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::processor.cores1.core.data     0.012167                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::total     0.012167                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.data  9902.436697                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::total  9902.436697                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::processor.cores1.core.data         6661                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::total         6661                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::processor.cores1.core.data          625                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::total          625                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::processor.cores1.core.data      6555438                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::total      6555438                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::processor.cores1.core.data         7286                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::total         7286                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::processor.cores1.core.data     0.085781                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::total     0.085781                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::processor.cores1.core.data 10488.700800                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::total 10488.700800                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::processor.cores1.core.data            5                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::processor.cores1.core.data          620                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::total          620                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::processor.cores1.core.data      5971023                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::total      5971023                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::processor.cores1.core.data     0.085095                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::total     0.085095                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores1.core.data  9630.682258                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::total  9630.682258                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.demandMshrMisses         3187                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIssued         2432                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUnused          160                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUseful          670                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulButMiss           45                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.accuracy     0.275493                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.coverage     0.173710                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInCache         1589                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInMSHR            7                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfLate         1596                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIdentified         2432                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfSpanPage         1276                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulSpanPage          442                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagsInUse   504.836400                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.totalRefs       239644                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.sampledRefs         4674                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.avgRefs    51.271716                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher   303.175322                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::processor.cores1.core.data   201.661078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.592139                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::processor.cores1.core.data     0.393869                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::total     0.986009                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1022          311                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1024          162                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::1           82                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::2          229                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::2          128                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1022     0.607422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1024     0.316406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagAccesses      1759114                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.dataAccesses      1759114                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::processor.cores1.core.inst       259296                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::total       259296                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::processor.cores1.core.inst       259296                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::total       259296                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::processor.cores1.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::processor.cores1.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::processor.cores1.core.inst       335997                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::total       335997                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::processor.cores1.core.inst       335997                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::total       335997                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::processor.cores1.core.inst       259308                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::total       259308                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::processor.cores1.core.inst       259308                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::total       259308                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::processor.cores1.core.inst     0.000046                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::total     0.000046                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::processor.cores1.core.inst     0.000046                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::total     0.000046                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::processor.cores1.core.inst 27999.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::total 27999.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::processor.cores1.core.inst 27999.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::total 27999.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::processor.cores1.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::processor.cores1.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::processor.cores1.core.inst       332001                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::total       332001                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::processor.cores1.core.inst       332001                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::total       332001                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::processor.cores1.core.inst     0.000046                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::total     0.000046                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::processor.cores1.core.inst     0.000046                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::total     0.000046                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 27666.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::total 27666.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 27666.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::total 27666.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::processor.cores1.core.inst       259296                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::total       259296                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::processor.cores1.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::processor.cores1.core.inst       335997                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::total       335997                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::processor.cores1.core.inst       259308                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::total       259308                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::processor.cores1.core.inst     0.000046                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::total     0.000046                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::processor.cores1.core.inst 27999.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::total 27999.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::processor.cores1.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::processor.cores1.core.inst       332001                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::total       332001                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::processor.cores1.core.inst     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::total     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 27666.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::total 27666.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagsInUse   176.698484                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.totalRefs      1016406                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.sampledRefs          177                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.avgRefs  5742.406780                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.occupancies::processor.cores1.core.inst   176.698484                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::processor.cores1.core.inst     0.345114                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::total     0.345114                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.occupanciesTaskId::1024          177                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::3          156                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ratioOccsTaskId::1024     0.345703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagAccesses      2074476                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.dataAccesses      2074476                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadResp         4119                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadRespWithInvalidate           50                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackDirty          480                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackClean          973                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::CleanEvict           16                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::HardPFReq          853                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeReq         2475                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeResp          619                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExReq         1750                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExResp         1532                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadSharedReq         7362                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port        12304                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount::total        12328                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port       457024                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize::total       457792                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoops         9665                       # Total snoops (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopTraffic        97280                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::samples        12457                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::mean     0.501886                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::stdev     0.500017                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::0         6205     49.81%     49.81% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::1         6252     50.19%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::total        12457                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.occupancy      3134687                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.occupancy      4290372                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.occupancy      1600882                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totRequests         6008                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleRequests         1885                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totSnoops         6252                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleSnoops         6252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          636                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::processor.cores1.core.data          193                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::total          829                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          636                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::processor.cores1.core.data          193                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::total          829                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          200                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.data         3124                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::total         3336                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          200                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.data         3124                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::total         3336                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3304005                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.inst       324009                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.data     30552746                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::total     34180760                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3304005                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.inst       324009                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.data     30552746                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::total     34180760                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          836                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.data         3317                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::total         4165                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          836                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.data         3317                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::total         4165                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.239234                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.data     0.941815                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::total     0.800960                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.239234                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.data     0.941815                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::total     0.800960                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 16520.025000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.inst 27000.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.data  9780.008323                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::total 10246.031175                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 16520.025000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.inst 27000.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.data  9780.008323                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::total 10246.031175                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.writebacks::writebacks            1                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.writebacks::total            1                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          119                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::total          119                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          119                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::total          119                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           81                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.data         3124                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::total         3217                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           81                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          603                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.data         3124                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::total         3820                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1244421                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.inst       320013                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.data     29506793                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::total     31071227                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1244421                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     11228014                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.inst       320013                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.data     29506793                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::total     42299241                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.096890                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.data     0.941815                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::total     0.772389                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.096890                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.data     0.941815                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::total     0.917167                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 15363.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 26667.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.data  9445.196223                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::total  9658.447933                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 15363.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 18620.255390                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 26667.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.data  9445.196223                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::total 11073.099738                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.replacements           17                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          603                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::total          603                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     11228014                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::total     11228014                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 18620.255390                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::total 18620.255390                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::processor.cores1.core.data           48                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::total           48                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::processor.cores1.core.data          702                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::total          702                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::processor.cores1.core.data      7376616                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::total      7376616                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::processor.cores1.core.data          750                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::total          750                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::processor.cores1.core.data     0.936000                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::total     0.936000                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::processor.cores1.core.data        10508                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::total        10508                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::processor.cores1.core.data          702                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::total          702                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data      7137189                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::total      7137189                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.936000                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::total     0.936000                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 10166.935897                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::total 10166.935897                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l1d_cache.prefetcher          636                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::processor.cores1.core.data          145                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::total          781                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher          200                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.data         2422                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::total         2634                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3304005                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       324009                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.data     23176130                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::total     26804144                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          836                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.data         2567                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::total         3415                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.239234                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.data     0.943514                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::total     0.771303                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 16520.025000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 27000.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data  9569.004955                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::total 10176.212604                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          119                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::total          119                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           81                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.data         2422                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::total         2515                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1244421                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst       320013                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data     22369604                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::total     23934038                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.096890                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.943514                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::total     0.736457                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 15363.222222                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 26667.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data  9236.004955                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::total  9516.516103                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::processor.cores1.core.data          391                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::total          391                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::processor.cores1.core.data      3347649                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::total      3347649                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::processor.cores1.core.data          391                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::total          391                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::processor.cores1.core.data  8561.762148                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::total  8561.762148                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::processor.cores1.core.data          391                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::total          391                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::processor.cores1.core.data      3223107                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::total      3223107                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data  8243.240409                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::total  8243.240409                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::writebacks          973                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::total          973                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::writebacks          973                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::total          973                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::writebacks          479                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::total          479                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::writebacks          479                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::total          479                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.demandMshrMisses         3217                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIssued         2003                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUnused           11                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUseful          454                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulButMiss            9                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.accuracy     0.226660                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.coverage     0.123672                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInCache         1299                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInMSHR          101                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfLate         1400                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIdentified         2486                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfBufferHit          293                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedDemand          139                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfSpanPage          754                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulSpanPage           86                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.tagsInUse  2547.836342                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.totalRefs        70886                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.sampledRefs         5832                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.avgRefs    12.154664                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher    95.597557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher  1856.946028                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.inst   173.703175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.data   421.589582                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.023339                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.453356                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.inst     0.042408                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.data     0.102927                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::total     0.622030                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1022         2186                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1024          725                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::1          104                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::2          559                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::3         1523                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::2          463                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::3          228                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1022     0.533691                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1024     0.177002                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.tagAccesses        51891                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.dataAccesses        51891                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandHits::processor.cores2.core.data       213914                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandHits::total       213914                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallHits::processor.cores2.core.data       213914                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallHits::total       213914                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMisses::processor.cores2.core.data         3345                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMisses::total         3345                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMisses::processor.cores2.core.data         3345                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMisses::total         3345                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMissLatency::processor.cores2.core.data     33869097                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMissLatency::total     33869097                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMissLatency::processor.cores2.core.data     33869097                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMissLatency::total     33869097                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandAccesses::processor.cores2.core.data       217259                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandAccesses::total       217259                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallAccesses::processor.cores2.core.data       217259                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallAccesses::total       217259                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMissRate::processor.cores2.core.data     0.015396                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandMissRate::total     0.015396                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMissRate::processor.cores2.core.data     0.015396                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMissRate::total     0.015396                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMissLatency::processor.cores2.core.data 10125.290583                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMissLatency::total 10125.290583                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMissLatency::processor.cores2.core.data 10125.290583                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMissLatency::total 10125.290583                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1d_cache.writebacks::writebacks         1349                       # number of writebacks (Count)
board.cache_hierarchy.clusters2.l1d_cache.writebacks::total         1349                       # number of writebacks (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrHits::processor.cores2.core.data           71                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrHits::total           71                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrHits::processor.cores2.core.data           71                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrHits::total           71                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMisses::processor.cores2.core.data         3274                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMisses::total         3274                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          627                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::processor.cores2.core.data         3274                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::total         3901                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissLatency::processor.cores2.core.data     31767867                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissLatency::total     31767867                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      5596019                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::processor.cores2.core.data     31767867                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::total     37363886                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissRate::processor.cores2.core.data     0.015070                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissRate::total     0.015070                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::processor.cores2.core.data     0.015070                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::total     0.017956                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMshrMissLatency::processor.cores2.core.data  9703.074832                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMshrMissLatency::total  9703.074832                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher  8925.070175                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::processor.cores2.core.data  9703.074832                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::total  9578.027685                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.replacements         1349                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          627                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMisses::total          627                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      5596019                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissLatency::total      5596019                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher  8925.070175                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.avgMshrMissLatency::total  8925.070175                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.hits::processor.cores2.core.data           36                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.hits::total           36                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.misses::processor.cores2.core.data          523                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.misses::total          523                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missLatency::processor.cores2.core.data      5772555                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missLatency::total      5772555                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.accesses::processor.cores2.core.data          559                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.accesses::total          559                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missRate::processor.cores2.core.data     0.935599                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missRate::total     0.935599                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores2.core.data 11037.390057                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMissLatency::total 11037.390057                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores2.core.data          523                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMisses::total          523                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores2.core.data     11942046                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     11942046                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores2.core.data     0.935599                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.935599                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores2.core.data 22833.739962                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 22833.739962                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.hits::processor.cores2.core.data          559                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.hits::total          559                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.accesses::processor.cores2.core.data          559                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.accesses::total          559                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.hits::processor.cores2.core.data       207231                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.hits::total       207231                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.misses::processor.cores2.core.data         2740                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.misses::total         2740                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missLatency::processor.cores2.core.data     27609363                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missLatency::total     27609363                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.accesses::processor.cores2.core.data       209971                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.accesses::total       209971                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missRate::processor.cores2.core.data     0.013049                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missRate::total     0.013049                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMissLatency::processor.cores2.core.data 10076.409854                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMissLatency::total 10076.409854                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrHits::processor.cores2.core.data           63                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrHits::total           63                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMisses::processor.cores2.core.data         2677                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMisses::total         2677                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissLatency::processor.cores2.core.data     26088552                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissLatency::total     26088552                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissRate::processor.cores2.core.data     0.012749                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissRate::total     0.012749                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores2.core.data  9745.443407                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMshrMissLatency::total  9745.443407                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.hits::processor.cores2.core.data         6683                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.hits::total         6683                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.misses::processor.cores2.core.data          605                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.misses::total          605                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missLatency::processor.cores2.core.data      6259734                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missLatency::total      6259734                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.accesses::processor.cores2.core.data         7288                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.accesses::total         7288                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missRate::processor.cores2.core.data     0.083013                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missRate::total     0.083013                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMissLatency::processor.cores2.core.data 10346.667769                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMissLatency::total 10346.667769                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrHits::processor.cores2.core.data            8                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMisses::processor.cores2.core.data          597                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMisses::total          597                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissLatency::processor.cores2.core.data      5679315                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissLatency::total      5679315                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissRate::processor.cores2.core.data     0.081915                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissRate::total     0.081915                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores2.core.data  9513.090452                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMshrMissLatency::total  9513.090452                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.demandMshrMisses         3274                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfIssued         1823                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUnused          126                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUseful          512                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUsefulButMiss           32                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.accuracy     0.280856                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.coverage     0.135235                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInCache         1185                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInMSHR           11                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfLate         1196                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfIdentified         1823                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfSpanPage         1085                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUsefulSpanPage          380                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.tags.tagsInUse   504.210082                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.tags.totalRefs       239358                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.sampledRefs         4558                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.avgRefs    52.513822                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l1d_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher   249.512850                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.occupancies::processor.cores2.core.data   254.697233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.487330                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::processor.cores2.core.data     0.497456                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::total     0.984785                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.occupanciesTaskId::1022          186                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.occupanciesTaskId::1024          284                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1022::1           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1022::2          144                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1024::2          251                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ratioOccsTaskId::1022     0.363281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.tags.ratioOccsTaskId::1024     0.554688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.tags.tagAccesses      1751070                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.dataAccesses      1751070                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandHits::processor.cores2.core.inst       258281                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandHits::total       258281                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallHits::processor.cores2.core.inst       258281                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallHits::total       258281                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMisses::processor.cores2.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMisses::processor.cores2.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMissLatency::processor.cores2.core.inst       345987                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMissLatency::total       345987                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMissLatency::processor.cores2.core.inst       345987                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMissLatency::total       345987                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandAccesses::processor.cores2.core.inst       258293                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandAccesses::total       258293                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallAccesses::processor.cores2.core.inst       258293                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallAccesses::total       258293                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMissRate::processor.cores2.core.inst     0.000046                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandMissRate::total     0.000046                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMissRate::processor.cores2.core.inst     0.000046                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMissRate::total     0.000046                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMissLatency::processor.cores2.core.inst 28832.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMissLatency::total 28832.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMissLatency::processor.cores2.core.inst 28832.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMissLatency::total 28832.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMisses::processor.cores2.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMisses::processor.cores2.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissLatency::processor.cores2.core.inst       341991                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissLatency::total       341991                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissLatency::processor.cores2.core.inst       341991                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissLatency::total       341991                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissRate::processor.cores2.core.inst     0.000046                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissRate::total     0.000046                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissRate::processor.cores2.core.inst     0.000046                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissRate::total     0.000046                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMshrMissLatency::processor.cores2.core.inst 28499.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMshrMissLatency::total 28499.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMshrMissLatency::processor.cores2.core.inst 28499.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMshrMissLatency::total 28499.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.hits::processor.cores2.core.inst       258281                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.hits::total       258281                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.misses::processor.cores2.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missLatency::processor.cores2.core.inst       345987                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missLatency::total       345987                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.accesses::processor.cores2.core.inst       258293                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.accesses::total       258293                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missRate::processor.cores2.core.inst     0.000046                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missRate::total     0.000046                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMissLatency::processor.cores2.core.inst 28832.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMissLatency::total 28832.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMisses::processor.cores2.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissLatency::processor.cores2.core.inst       341991                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissLatency::total       341991                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissRate::processor.cores2.core.inst     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissRate::total     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores2.core.inst 28499.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMshrMissLatency::total 28499.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.tags.tagsInUse   169.656873                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.tags.totalRefs      1015243                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.sampledRefs          170                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.avgRefs  5972.017647                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l1i_cache.tags.occupancies::processor.cores2.core.inst   169.656873                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.avgOccs::processor.cores2.core.inst     0.331361                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.avgOccs::total     0.331361                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.tags.tagAccesses      2066356                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.dataAccesses      2066356                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadResp         4242                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadRespWithInvalidate           50                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::WritebackDirty          431                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::WritebackClean          918                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::HardPFReq          498                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::UpgradeReq         2473                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::UpgradeResp          618                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadExReq         1757                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadExResp         1516                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadSharedReq         7596                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount_board.cache_hierarchy.clusters2.l1d_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port        12187                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount_board.cache_hierarchy.clusters2.l1i_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount::total        12211                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktSize_board.cache_hierarchy.clusters2.l1d_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port       457280                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.pktSize_board.cache_hierarchy.clusters2.l1i_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.pktSize::total       458048                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.snoops         9892                       # Total snoops (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopTraffic       111488                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::samples        12338                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::mean     0.514589                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::stdev     0.499807                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::0         5989     48.54%     48.54% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::1         6349     51.46%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::total        12338                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_bus.reqLayer0.occupancy      2950580                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.respLayer0.occupancy      4173156                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.snoopLayer0.occupancy      1826188                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.totRequests         5785                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitSingleRequests         1793                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.totSnoops         6349                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitSingleSnoops         6349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          506                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::processor.cores2.core.data          241                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::total          747                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          506                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::processor.cores2.core.data          241                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::total          747                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          121                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::processor.cores2.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::processor.cores2.core.data         3165                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::total         3298                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          121                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::processor.cores2.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::processor.cores2.core.data         3165                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::total         3298                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2979327                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::processor.cores2.core.inst       333999                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::processor.cores2.core.data     30640990                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::total     33954316                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2979327                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::processor.cores2.core.inst       333999                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::processor.cores2.core.data     30640990                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::total     33954316                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          627                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::processor.cores2.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::processor.cores2.core.data         3406                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::total         4045                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          627                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::processor.cores2.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::processor.cores2.core.data         3406                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::total         4045                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.192982                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::processor.cores2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::processor.cores2.core.data     0.929243                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::total     0.815328                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.192982                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::processor.cores2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::processor.cores2.core.data     0.929243                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::total     0.815328                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 24622.537190                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::processor.cores2.core.inst 27833.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::processor.cores2.core.data  9681.197472                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::total 10295.426319                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 24622.537190                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::processor.cores2.core.inst 27833.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::processor.cores2.core.data  9681.197472                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::total 10295.426319                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l2_cache.demandMshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher           61                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrHits::total           61                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher           61                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrHits::total           61                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           60                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::processor.cores2.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::processor.cores2.core.data         3165                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::total         3237                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           60                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher          359                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::processor.cores2.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::processor.cores2.core.data         3165                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::total         3596                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       920079                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::processor.cores2.core.inst       330003                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::processor.cores2.core.data     29580052                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::total     30830134                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       920079                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      9163215                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::processor.cores2.core.inst       330003                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::processor.cores2.core.data     29580052                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::total     39993349                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.095694                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::processor.cores2.core.data     0.929243                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::total     0.800247                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.095694                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::processor.cores2.core.data     0.929243                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::total     0.888999                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 15334.650000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::processor.cores2.core.inst 27500.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::processor.cores2.core.data  9345.987994                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::total  9524.292246                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 15334.650000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 25524.275766                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::processor.cores2.core.inst 27500.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::processor.cores2.core.data  9345.987994                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::total 11121.620968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.replacements           14                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher          359                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMisses::total          359                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      9163215                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissLatency::total      9163215                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 25524.275766                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.avgMshrMissLatency::total 25524.275766                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.hits::processor.cores2.core.data           60                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.hits::total           60                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.misses::processor.cores2.core.data          669                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.misses::total          669                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missLatency::processor.cores2.core.data      6999992                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missLatency::total      6999992                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.accesses::processor.cores2.core.data          729                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.accesses::total          729                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missRate::processor.cores2.core.data     0.917695                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missRate::total     0.917695                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMissLatency::processor.cores2.core.data 10463.366218                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMissLatency::total 10463.366218                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMisses::processor.cores2.core.data          669                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMisses::total          669                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissLatency::processor.cores2.core.data      6770222                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissLatency::total      6770222                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissRate::processor.cores2.core.data     0.917695                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissRate::total     0.917695                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 10119.913303                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMshrMissLatency::total 10119.913303                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters2.l1d_cache.prefetcher          506                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::processor.cores2.core.data          181                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::total          687                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l1d_cache.prefetcher          121                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::processor.cores2.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::processor.cores2.core.data         2496                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::total         2629                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2979327                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::processor.cores2.core.inst       333999                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::processor.cores2.core.data     23640998                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::total     26954324                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          627                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::processor.cores2.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::processor.cores2.core.data         2677                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::total         3316                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.192982                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::processor.cores2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::processor.cores2.core.data     0.932387                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::total     0.792823                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 24622.537190                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 27833.250000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data  9471.553686                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::total 10252.690757                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher           61                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrHits::total           61                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           60                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::processor.cores2.core.data         2496                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::total         2568                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       920079                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       330003                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data     22809830                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::total     24059912                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.095694                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data     0.932387                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::total     0.774427                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 15334.650000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 27500.250000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data  9138.553686                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::total  9369.124611                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.misses::processor.cores2.core.data          391                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.misses::total          391                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missLatency::processor.cores2.core.data      3309687                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missLatency::total      3309687                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.accesses::processor.cores2.core.data          391                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.accesses::total          391                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missRate::processor.cores2.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMissLatency::processor.cores2.core.data  8464.672634                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMissLatency::total  8464.672634                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMisses::processor.cores2.core.data          391                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMisses::total          391                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissLatency::processor.cores2.core.data      3186477                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissLatency::total      3186477                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores2.core.data  8149.557545                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMshrMissLatency::total  8149.557545                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.hits::writebacks          918                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.hits::total          918                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.accesses::writebacks          918                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.accesses::total          918                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.hits::writebacks          431                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.hits::total          431                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.accesses::writebacks          431                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.accesses::total          431                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.demandMshrMisses         3237                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfIssued         1374                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUnused            4                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUseful          331                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.accuracy     0.240902                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.coverage     0.092769                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInCache          945                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInMSHR           70                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfLate         1015                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfIdentified         1649                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfBufferHit          162                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfRemovedDemand           76                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfSpanPage          391                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUsefulSpanPage           60                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_cache.tags.tagsInUse  2447.249254                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.tags.totalRefs        70514                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.sampledRefs         5619                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.avgRefs    12.549208                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher    80.996582                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::cache_hierarchy.clusters2.l2_cache.prefetcher  1774.688556                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::processor.cores2.core.inst   166.760425                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::processor.cores2.core.data   424.803691                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.019775                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::cache_hierarchy.clusters2.l2_cache.prefetcher     0.433274                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::processor.cores2.core.inst     0.040713                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::processor.cores2.core.data     0.103712                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::total     0.597473                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupanciesTaskId::1022         1916                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.occupanciesTaskId::1024          772                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::1           54                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::2          364                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::3         1498                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::2          520                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::3          219                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ratioOccsTaskId::1022     0.467773                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l2_cache.tags.ratioOccsTaskId::1024     0.188477                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l2_cache.tags.tagAccesses        49892                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.dataAccesses        49892                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandHits::processor.cores3.core.data       213422                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandHits::total       213422                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallHits::processor.cores3.core.data       213422                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallHits::total       213422                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMisses::processor.cores3.core.data         3196                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMisses::total         3196                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMisses::processor.cores3.core.data         3196                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMisses::total         3196                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMissLatency::processor.cores3.core.data     32264037                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMissLatency::total     32264037                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMissLatency::processor.cores3.core.data     32264037                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMissLatency::total     32264037                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandAccesses::processor.cores3.core.data       216618                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandAccesses::total       216618                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallAccesses::processor.cores3.core.data       216618                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallAccesses::total       216618                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMissRate::processor.cores3.core.data     0.014754                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandMissRate::total     0.014754                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMissRate::processor.cores3.core.data     0.014754                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMissRate::total     0.014754                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMissLatency::processor.cores3.core.data 10095.130476                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMissLatency::total 10095.130476                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMissLatency::processor.cores3.core.data 10095.130476                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMissLatency::total 10095.130476                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1d_cache.writebacks::writebacks         1358                       # number of writebacks (Count)
board.cache_hierarchy.clusters3.l1d_cache.writebacks::total         1358                       # number of writebacks (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrHits::processor.cores3.core.data           60                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrHits::total           60                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrHits::processor.cores3.core.data           60                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMisses::processor.cores3.core.data         3136                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMisses::total         3136                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          756                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::processor.cores3.core.data         3136                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::total         3892                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissLatency::processor.cores3.core.data     30413889                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissLatency::total     30413889                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      5555260                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::processor.cores3.core.data     30413889                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::total     35969149                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissRate::processor.cores3.core.data     0.014477                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissRate::total     0.014477                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::processor.cores3.core.data     0.014477                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::total     0.017967                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMshrMissLatency::processor.cores3.core.data  9698.306441                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMshrMissLatency::total  9698.306441                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher  7348.227513                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::processor.cores3.core.data  9698.306441                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::total  9241.816290                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.replacements         1358                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          756                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMisses::total          756                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      5555260                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissLatency::total      5555260                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher  7348.227513                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.avgMshrMissLatency::total  7348.227513                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.hits::processor.cores3.core.data           61                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.hits::total           61                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.misses::processor.cores3.core.data          488                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.misses::total          488                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missLatency::processor.cores3.core.data      5502159                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missLatency::total      5502159                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.accesses::processor.cores3.core.data          549                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.accesses::total          549                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missRate::processor.cores3.core.data     0.888889                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missRate::total     0.888889                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores3.core.data 11274.915984                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMissLatency::total 11274.915984                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores3.core.data          488                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMisses::total          488                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores3.core.data     11405916                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     11405916                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores3.core.data     0.888889                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.888889                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores3.core.data 23372.778689                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 23372.778689                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.hits::processor.cores3.core.data          549                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.hits::total          549                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.accesses::processor.cores3.core.data          549                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.accesses::total          549                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.hits::processor.cores3.core.data       206724                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.hits::total       206724                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.misses::processor.cores3.core.data         2664                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.misses::total         2664                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missLatency::processor.cores3.core.data     27141831                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missLatency::total     27141831                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.accesses::processor.cores3.core.data       209388                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.accesses::total       209388                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missRate::processor.cores3.core.data     0.012723                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missRate::total     0.012723                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMissLatency::processor.cores3.core.data 10188.375000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMissLatency::total 10188.375000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrHits::processor.cores3.core.data           55                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrHits::total           55                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMisses::processor.cores3.core.data         2609                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMisses::total         2609                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissLatency::processor.cores3.core.data     25723584                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissLatency::total     25723584                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissRate::processor.cores3.core.data     0.012460                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissRate::total     0.012460                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores3.core.data  9859.556918                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMshrMissLatency::total  9859.556918                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.hits::processor.cores3.core.data         6698                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.hits::total         6698                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.misses::processor.cores3.core.data          532                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.misses::total          532                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missLatency::processor.cores3.core.data      5122206                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missLatency::total      5122206                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.accesses::processor.cores3.core.data         7230                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.accesses::total         7230                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missRate::processor.cores3.core.data     0.073582                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missRate::total     0.073582                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMissLatency::processor.cores3.core.data  9628.206767                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMissLatency::total  9628.206767                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrHits::processor.cores3.core.data            5                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMisses::processor.cores3.core.data          527                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMisses::total          527                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissLatency::processor.cores3.core.data      4690305                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissLatency::total      4690305                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissRate::processor.cores3.core.data     0.072891                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissRate::total     0.072891                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores3.core.data  8900.009488                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMshrMissLatency::total  8900.009488                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.demandMshrMisses         3136                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfIssued         2216                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUnused          134                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUseful          556                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.accuracy     0.250903                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.coverage     0.150596                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInCache         1453                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInMSHR            7                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfLate         1460                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfIdentified         2216                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfSpanPage          860                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUsefulSpanPage          314                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.tags.tagsInUse   505.081526                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.tags.totalRefs       234375                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.sampledRefs         4542                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.avgRefs    51.601717                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l1d_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher   280.053700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.occupancies::processor.cores3.core.data   225.027826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.546980                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::processor.cores3.core.data     0.439507                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::total     0.986487                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.occupanciesTaskId::1022          288                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.occupanciesTaskId::1024          188                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1022::1           39                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1022::2          249                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1024::1           55                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1024::2          133                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ratioOccsTaskId::1022     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.tags.ratioOccsTaskId::1024     0.367188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.tags.tagAccesses      1745763                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.dataAccesses      1745763                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandHits::processor.cores3.core.inst       257810                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandHits::total       257810                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallHits::processor.cores3.core.inst       257810                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallHits::total       257810                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMisses::processor.cores3.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMisses::total           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMisses::processor.cores3.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMisses::total           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMissLatency::processor.cores3.core.inst       316350                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMissLatency::total       316350                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMissLatency::processor.cores3.core.inst       316350                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMissLatency::total       316350                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandAccesses::processor.cores3.core.inst       257820                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandAccesses::total       257820                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallAccesses::processor.cores3.core.inst       257820                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallAccesses::total       257820                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMissRate::processor.cores3.core.inst     0.000039                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandMissRate::total     0.000039                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMissRate::processor.cores3.core.inst     0.000039                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMissRate::total     0.000039                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMissLatency::processor.cores3.core.inst        31635                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMissLatency::total        31635                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMissLatency::processor.cores3.core.inst        31635                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMissLatency::total        31635                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMisses::processor.cores3.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMisses::total           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMisses::processor.cores3.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMisses::total           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissLatency::processor.cores3.core.inst       313020                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissLatency::total       313020                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissLatency::processor.cores3.core.inst       313020                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissLatency::total       313020                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissRate::processor.cores3.core.inst     0.000039                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissRate::total     0.000039                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissRate::processor.cores3.core.inst     0.000039                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissRate::total     0.000039                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMshrMissLatency::processor.cores3.core.inst        31302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMshrMissLatency::total        31302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMshrMissLatency::processor.cores3.core.inst        31302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMshrMissLatency::total        31302                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.hits::processor.cores3.core.inst       257810                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.hits::total       257810                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.misses::processor.cores3.core.inst           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.misses::total           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missLatency::processor.cores3.core.inst       316350                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missLatency::total       316350                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.accesses::processor.cores3.core.inst       257820                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.accesses::total       257820                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missRate::processor.cores3.core.inst     0.000039                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missRate::total     0.000039                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMissLatency::processor.cores3.core.inst        31635                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMissLatency::total        31635                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMisses::processor.cores3.core.inst           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMisses::total           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissLatency::processor.cores3.core.inst       313020                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissLatency::total       313020                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissRate::processor.cores3.core.inst     0.000039                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissRate::total     0.000039                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores3.core.inst        31302                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMshrMissLatency::total        31302                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.demandMshrMisses           10                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.tags.tagsInUse   169.771611                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.tags.totalRefs      1014006                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.sampledRefs          170                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.avgRefs  5964.741176                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l1i_cache.tags.occupancies::processor.cores3.core.inst   169.771611                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.avgOccs::processor.cores3.core.inst     0.331585                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.avgOccs::total     0.331585                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.tags.tagAccesses      2062570                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.dataAccesses      2062570                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadResp         4180                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadRespWithInvalidate           51                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::WritebackDirty          483                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::WritebackClean          875                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::CleanEvict           15                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::HardPFReq          504                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::UpgradeReq         2458                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::UpgradeResp          558                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadExReq         1649                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadExResp         1415                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadSharedReq         7387                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount_board.cache_hierarchy.clusters3.l1d_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port        11932                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount_board.cache_hierarchy.clusters3.l1i_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount::total        11952                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktSize_board.cache_hierarchy.clusters3.l1d_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port       447616                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.pktSize_board.cache_hierarchy.clusters3.l1i_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.pktSize::total       448256                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.snoops         9437                       # Total snoops (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopTraffic       102464                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::samples        12013                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::mean     0.490136                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::stdev     0.499923                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::0         6125     50.99%     50.99% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::1         5888     49.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::total        12013                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_bus.reqLayer0.occupancy      2946266                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.respLayer0.occupancy      4145850                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.respLayer1.occupancy         9990                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.snoopLayer0.occupancy      1672959                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.totRequests         5748                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitSingleRequests         1778                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.totSnoops         5888                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitSingleSnoops         5888                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          623                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::processor.cores3.core.data          269                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::total          892                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          623                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::processor.cores3.core.data          269                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::total          892                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          133                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::processor.cores3.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::processor.cores3.core.data         2982                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::total         3125                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          133                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::processor.cores3.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::processor.cores3.core.data         2982                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::total         3125                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2329297                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::processor.cores3.core.inst       306360                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::processor.cores3.core.data     29331634                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::total     31967291                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2329297                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::processor.cores3.core.inst       306360                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::processor.cores3.core.data     29331634                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::total     31967291                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          756                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::processor.cores3.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::processor.cores3.core.data         3251                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::total         4017                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          756                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::processor.cores3.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::processor.cores3.core.data         3251                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::total         4017                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.175926                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::processor.cores3.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::processor.cores3.core.data     0.917256                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::total     0.777944                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.175926                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::processor.cores3.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::processor.cores3.core.data     0.917256                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::total     0.777944                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17513.511278                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::processor.cores3.core.inst        30636                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::processor.cores3.core.data  9836.228706                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::total 10229.533120                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17513.511278                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::processor.cores3.core.inst        30636                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::processor.cores3.core.data  9836.228706                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::total 10229.533120                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l2_cache.demandMshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher           80                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrHits::total           80                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher           80                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrHits::total           80                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           53                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::processor.cores3.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::processor.cores3.core.data         2982                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::total         3045                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           53                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          354                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::processor.cores3.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::processor.cores3.core.data         2982                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::total         3399                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       944371                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::processor.cores3.core.inst       303030                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::processor.cores3.core.data     28329304                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::total     29576705                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       944371                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      8773516                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::processor.cores3.core.inst       303030                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::processor.cores3.core.data     28329304                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::total     38350221                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.070106                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::processor.cores3.core.data     0.917256                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::total     0.758028                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.070106                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::processor.cores3.core.data     0.917256                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::total     0.846154                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17818.320755                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::processor.cores3.core.inst        30303                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::processor.cores3.core.data  9500.101945                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::total  9713.203612                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17818.320755                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 24783.943503                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::processor.cores3.core.inst        30303                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::processor.cores3.core.data  9500.101945                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::total 11282.795234                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.replacements           15                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          354                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMisses::total          354                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      8773516                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissLatency::total      8773516                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 24783.943503                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.avgMshrMissLatency::total 24783.943503                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.hits::processor.cores3.core.data          107                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.hits::total          107                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.misses::processor.cores3.core.data          535                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.misses::total          535                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missLatency::processor.cores3.core.data      5940387                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missLatency::total      5940387                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.accesses::processor.cores3.core.data          642                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.accesses::total          642                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missRate::processor.cores3.core.data     0.833333                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missRate::total     0.833333                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMissLatency::processor.cores3.core.data 11103.527103                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMissLatency::total 11103.527103                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMisses::processor.cores3.core.data          535                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMisses::total          535                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissLatency::processor.cores3.core.data      5752908                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissLatency::total      5752908                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissRate::processor.cores3.core.data     0.833333                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissRate::total     0.833333                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data 10753.099065                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMshrMissLatency::total 10753.099065                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters3.l1d_cache.prefetcher          623                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::processor.cores3.core.data          162                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::total          785                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l1d_cache.prefetcher          133                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::processor.cores3.core.inst           10                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::processor.cores3.core.data         2447                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::total         2590                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2329297                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::processor.cores3.core.inst       306360                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::processor.cores3.core.data     23391247                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::total     26026904                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          756                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::processor.cores3.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::processor.cores3.core.data         2609                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::total         3375                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.175926                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::processor.cores3.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::processor.cores3.core.data     0.937907                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::total     0.767407                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17513.511278                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst        30636                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data  9559.152840                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::total 10048.997683                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher           80                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrHits::total           80                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           53                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst           10                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::processor.cores3.core.data         2447                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::total         2510                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       944371                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       303030                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data     22576396                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::total     23823797                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.070106                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data     0.937907                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::total     0.743704                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 17818.320755                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        30303                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data  9226.152840                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::total  9491.552590                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.misses::processor.cores3.core.data          373                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.misses::total          373                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missLatency::processor.cores3.core.data      3020643                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missLatency::total      3020643                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.accesses::processor.cores3.core.data          373                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.accesses::total          373                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missRate::processor.cores3.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMissLatency::processor.cores3.core.data  8098.238606                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMissLatency::total  8098.238606                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMisses::processor.cores3.core.data          373                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMisses::total          373                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissLatency::processor.cores3.core.data      2905758                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissLatency::total      2905758                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores3.core.data  7790.235925                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMshrMissLatency::total  7790.235925                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.hits::writebacks          875                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.hits::total          875                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.accesses::writebacks          875                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.accesses::total          875                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.hits::writebacks          483                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.hits::total          483                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.accesses::writebacks          483                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.accesses::total          483                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.demandMshrMisses         3045                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfIssued         1393                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUnused            9                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUseful          310                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.accuracy     0.222541                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.coverage     0.092399                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInCache          970                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInMSHR           69                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfLate         1039                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfIdentified         1733                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfBufferHit          215                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfRemovedDemand           83                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfSpanPage          119                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUsefulSpanPage           85                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_cache.tags.tagsInUse  2368.149883                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.tags.totalRefs        70160                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.sampledRefs         5453                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.avgRefs    12.866312                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher   106.110381                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::cache_hierarchy.clusters3.l2_cache.prefetcher  1770.814400                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::processor.cores3.core.inst   166.030462                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::processor.cores3.core.data   325.194639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.025906                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::cache_hierarchy.clusters3.l2_cache.prefetcher     0.432328                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::processor.cores3.core.inst     0.040535                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::processor.cores3.core.data     0.079393                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::total     0.578162                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupanciesTaskId::1022         1944                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.occupanciesTaskId::1024          600                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::1           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::2          399                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::3         1535                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::1           43                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::2          338                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::3          219                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ratioOccsTaskId::1022     0.474609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l2_cache.tags.ratioOccsTaskId::1024     0.146484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l2_cache.tags.tagAccesses        49411                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.dataAccesses        49411                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.transDist::ReadResp        11103                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadRespWithInvalidate           94                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::WritebackDirty          558                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::CleanEvict         1100                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeReq         4556                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeResp         4556                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExReq         3144                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExResp         3144                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadSharedReq        11197                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        11814                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4383                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters2.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4143                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters3.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         3914                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount::total        24254                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        65088                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         8896                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters2.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         8064                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters3.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         7936                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize::total        89984                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.snoops             15198                       # Total snoops (Count)
board.cache_hierarchy.l3_bus.snoopTraffic       863552                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3_bus.snoopFanout::samples        18897                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::mean     1.617135                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::stdev     0.934706                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::0          797      4.22%      4.22% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::1        10866     57.50%     61.72% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::2         2009     10.63%     72.35% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::3         5225     27.65%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::max_value            3                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::total        18897                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.occupancy      7583392                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer0.occupancy      4657789                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer1.occupancy      3983002                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer2.occupancy      3757918                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer3.occupancy      3554017                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.snoop_filter.totRequests        20555                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleRequests         7126                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiRequests        12632                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l2_cache.prefetcher            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters1.l2_cache.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters2.l2_cache.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters3.l2_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.inst           47                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.data           90                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores1.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores1.core.data            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores2.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores2.core.data            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores3.core.inst            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::total          168                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l2_cache.prefetcher            3                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters1.l2_cache.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters2.l2_cache.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters3.l2_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.inst           47                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.data           90                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores1.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores1.core.data            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores2.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores2.core.data            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores3.core.inst            3                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::total          168                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           15                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          131                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.inst          149                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.data           21                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.data            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores2.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores2.core.data            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores3.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores3.core.data            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::total          680                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           15                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          131                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.inst          149                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.data           21                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.data            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores2.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores2.core.data            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores3.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores3.core.data            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::total          680                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1216782                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     10097115                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       469530                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8356215                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       349650                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7554063                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       494505                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7311875                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.inst      7802523                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.data      1556775                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.inst       215784                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.data       386280                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores2.core.inst       225774                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores2.core.data       326340                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores3.core.inst       228771                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores3.core.data       264735                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::total     46856717                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1216782                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     10097115                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       469530                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8356215                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       349650                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7554063                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       494505                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7311875                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.inst      7802523                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.data      1556775                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.inst       215784                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.data       386280                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores2.core.inst       225774                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores2.core.data       326340                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores3.core.inst       228771                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores3.core.data       264735                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::total     46856717                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           19                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          134                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          115                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher          103                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher          101                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.inst          196                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.data          111                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores2.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores2.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores3.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores3.core.data            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::total          848                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           19                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          134                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          115                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher          103                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher          101                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.inst          196                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.data          111                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores2.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores2.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores3.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores3.core.data            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::total          848                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.789474                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.977612                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.inst     0.760204                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.data     0.189189                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.data     0.833333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores2.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores2.core.data     0.833333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores3.core.inst     0.700000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores3.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::total     0.801887                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.789474                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.977612                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.inst     0.760204                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.data     0.189189                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.data     0.833333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores2.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores2.core.data     0.833333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores3.core.inst     0.700000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores3.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::total     0.801887                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 81118.800000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 77077.213740                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93906                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 75281.216216                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69930                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 76303.666667                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61813.125000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 73118.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.inst 52365.926174                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.data 74132.142857                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.inst 30826.285714                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.data        77256                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores2.core.inst 32253.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores2.core.data        65268                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores3.core.inst 32681.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores3.core.data        52947                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::total 68906.936765                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 81118.800000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 77077.213740                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93906                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 75281.216216                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69930                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 76303.666667                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61813.125000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 73118.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.inst 52365.926174                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.data 74132.142857                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.inst 30826.285714                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.data        77256                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores2.core.inst 32253.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores2.core.data        65268                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores3.core.inst 32681.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores3.core.data        52947                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::total 68906.936765                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores1.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores2.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores3.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores1.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores2.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores3.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           15                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          131                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.inst          149                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.data           21                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores1.core.data            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores2.core.data            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores3.core.data            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::total          659                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           15                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          131                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.inst          149                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.data           21                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores1.core.data            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores2.core.data            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores3.core.data            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::total          659                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1211787                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     10053492                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       467865                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8319252                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       347985                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7521096                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       491841                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7278575                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.inst      7752906                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.data      1549782                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores1.core.data       384615                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores2.core.data       324675                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores3.core.data       263070                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::total     45966941                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1211787                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     10053492                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       467865                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8319252                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       347985                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7521096                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       491841                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7278575                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.inst      7752906                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.data      1549782                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores1.core.data       384615                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores2.core.data       324675                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores3.core.data       263070                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::total     45966941                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.789474                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.977612                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.inst     0.760204                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.data     0.189189                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores1.core.data     0.833333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores2.core.data     0.833333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::total     0.777123                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.789474                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.977612                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.inst     0.760204                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.data     0.189189                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores1.core.data     0.833333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores2.core.data     0.833333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::total     0.777123                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 80785.800000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 76744.213740                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93573                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 74948.216216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69597                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 75970.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61480.125000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 72785.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 52032.926174                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.data 73799.142857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores1.core.data        76923                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores2.core.data        64935                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores3.core.data        52614                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::total 69752.566009                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 80785.800000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 76744.213740                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93573                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 74948.216216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69597                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 75970.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61480.125000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 72785.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 52032.926174                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.data 73799.142857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores1.core.data        76923                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores2.core.data        64935                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores3.core.data        52614                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::total 69752.566009                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3_cache.ReadExReq.hits::processor.cores0.core.data            5                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3_cache.ReadExReq.hits::total            5                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores0.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores1.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores2.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores3.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::total           21                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores0.core.data       469530                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores1.core.data       386280                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores2.core.data       326340                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores3.core.data       264735                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::total      1446885                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores0.core.data           11                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores1.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores2.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores3.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::total           26                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores0.core.data     0.545455                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::total     0.807692                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores0.core.data        78255                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores1.core.data        77256                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores2.core.data        65268                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores3.core.data        52947                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::total 68899.285714                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores0.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores2.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores3.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::total           21                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data       467532                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       384615                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       324675                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       263070                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::total      1439892                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.545455                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::total     0.807692                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data        77922                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data        76923                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data        64935                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data        52614                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::total 68566.285714                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l2_cache.prefetcher            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l2_cache.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters2.l2_cache.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters3.l2_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.inst           47                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.data           85                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores1.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores1.core.data            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores2.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores2.core.data            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores3.core.inst            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::total          163                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher           15                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l2_cache.prefetcher          131                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.inst          149                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.data           15                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores1.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores2.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores3.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::total          659                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1216782                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     10097115                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       469530                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8356215                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       349650                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7554063                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       494505                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7311875                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      7802523                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.data      1087245                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       215784                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores2.core.inst       225774                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores3.core.inst       228771                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::total     45409832                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l2_cache.prefetcher          134                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l2_cache.prefetcher          115                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l2_cache.prefetcher          103                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l2_cache.prefetcher          101                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.inst          196                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.data          100                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores1.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores1.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores2.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores2.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores3.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::total          822                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.789474                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.977612                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.760204                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.150000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores2.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores3.core.inst     0.700000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::total     0.801703                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 81118.800000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 77077.213740                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93906                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 75281.216216                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69930                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 76303.666667                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61813.125000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 73118.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 52365.926174                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data        72483                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 30826.285714                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 32253.428571                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst 32681.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::total 68907.180577                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores2.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores3.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::total           21                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           15                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          131                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          149                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data           15                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::total          638                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1211787                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     10053492                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       467865                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8319252                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       347985                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      7521096                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       491841                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      7278575                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      7752906                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data      1082250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::total     44527049                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.789474                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.977612                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.965217                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.961165                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.990099                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.760204                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.150000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::total     0.776156                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 80785.800000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 76744.213740                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher        93573                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 74948.216216                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher        69597                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 75970.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 61480.125000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 72785.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 52032.926174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data        72150                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::total 69791.612853                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores0.core.data         2784                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores1.core.data           28                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores2.core.data           26                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores3.core.data           13                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::total         2851                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores0.core.data         2784                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores1.core.data           28                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores2.core.data           26                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores3.core.data           13                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::total         2851                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::writebacks          558                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::total          558                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::writebacks          558                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::total          558                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_cache.tags.tagsInUse  8206.270731                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3_cache.tags.totalRefs        15537                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.sampledRefs         8373                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.avgRefs     1.855607                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   140.703727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  2334.297754                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher    34.902279                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher   539.007142                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher    34.901230                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters2.l2_cache.prefetcher   538.237176                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher    37.616050                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters3.l2_cache.prefetcher   547.785895                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.inst  2177.475347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.data  1673.639936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.inst           51                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.data    31.902418                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores2.core.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores2.core.data    29.901271                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores3.core.inst            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores3.core.data    29.900505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.004294                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.071237                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.001065                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.016449                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.001065                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters2.l2_cache.prefetcher     0.016426                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.001148                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters3.l2_cache.prefetcher     0.016717                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.inst     0.066451                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.data     0.051075                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.inst     0.001556                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.data     0.000974                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores2.core.inst     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores2.core.data     0.000913                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores3.core.inst     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores3.core.data     0.000912                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::total     0.250436                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1022         4233                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1024         4140                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::1           17                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::2          767                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::3         3449                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::2           88                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::3         3908                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1022     0.129181                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1024     0.126343                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.tagAccesses        85427                       # Number of tag accesses (Count)
board.cache_hierarchy.l3_cache.tags.dataAccesses        85427                       # Number of data accesses (Count)
board.cache_hierarchy.l3_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp          638                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq         1705                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         2510                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp           21                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq          638                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port         5512                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::total         5512                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         5512                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port        42176                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::total        42176                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total        42176                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops              4194                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         4853                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         4853    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         4853                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       221158                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer5.occupancy       560218                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         4853                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         4194                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l1d_cache.prefetcher::samples        15.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l2_cache.prefetcher::samples       131.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l1d_cache.prefetcher::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l2_cache.prefetcher::samples       111.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters2.l1d_cache.prefetcher::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters2.l2_cache.prefetcher::samples        99.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters3.l1d_cache.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters3.l2_cache.prefetcher::samples       100.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples       149.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples        21.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000655236                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           1445                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                    659                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                  659                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.37                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6              659                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                311                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                147                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 89                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 28                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 20                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 18                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              42176                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         68780821.06818129                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                613220832                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                930532.37                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l1d_cache.prefetcher          960                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l2_cache.prefetcher         8384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l1d_cache.prefetcher          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l2_cache.prefetcher         7104                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters2.l1d_cache.prefetcher          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters2.l2_cache.prefetcher         6336                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters3.l1d_cache.prefetcher          512                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters3.l2_cache.prefetcher         6400                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst         9536                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data         1344                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l1d_cache.prefetcher 1565572.558456326835                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l2_cache.prefetcher 13672667.010518588126                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l1d_cache.prefetcher 521857.519485442259                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l2_cache.prefetcher 11585236.932576818392                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters2.l1d_cache.prefetcher 521857.519485442259                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters2.l2_cache.prefetcher 10332778.885811757296                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters3.l1d_cache.prefetcher 834972.031176707591                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters3.l2_cache.prefetcher 10437150.389708844945                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 15551354.080666178837                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 2191801.581838857383                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 521857.519485442259                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 521857.519485442259                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 521857.519485442259                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           15                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          131                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst          149                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data           21                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l1d_cache.prefetcher       754702                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l2_cache.prefetcher      6001487                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l1d_cache.prefetcher       315435                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l2_cache.prefetcher      4881206                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters2.l1d_cache.prefetcher       195435                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters2.l2_cache.prefetcher      4455698                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters3.l1d_cache.prefetcher       247935                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters3.l2_cache.prefetcher      4170581                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst      3206250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data       909657                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data       232100                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data       172100                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data       110430                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l1d_cache.prefetcher     50313.47                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l2_cache.prefetcher     45812.88                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l1d_cache.prefetcher     63087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l2_cache.prefetcher     43974.83                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters2.l1d_cache.prefetcher     39087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters2.l2_cache.prefetcher     45007.05                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters3.l1d_cache.prefetcher     30991.88                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters3.l2_cache.prefetcher     41705.81                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     21518.46                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     43317.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     46420.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data     34420.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data     22086.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l1d_cache.prefetcher          960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l2_cache.prefetcher         8384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l1d_cache.prefetcher          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l2_cache.prefetcher         7104                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters2.l1d_cache.prefetcher          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters2.l2_cache.prefetcher         6336                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters3.l1d_cache.prefetcher          512                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters3.l2_cache.prefetcher         6400                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst         9536                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data         1344                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        42176                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst         9536                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total         9536                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l1d_cache.prefetcher           15                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l2_cache.prefetcher          131                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l2_cache.prefetcher          111                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters2.l1d_cache.prefetcher            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters2.l2_cache.prefetcher           99                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters3.l1d_cache.prefetcher            8                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters3.l2_cache.prefetcher          100                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst          149                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data           21                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total          659                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l1d_cache.prefetcher      1565573                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l2_cache.prefetcher     13672667                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l1d_cache.prefetcher       521858                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l2_cache.prefetcher     11585237                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters2.l1d_cache.prefetcher       521858                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters2.l2_cache.prefetcher     10332779                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters3.l1d_cache.prefetcher       834972                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters3.l2_cache.prefetcher     10437150                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst     15551354                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data      2191802                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data       521858                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data       521858                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data       521858                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     68780821                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst     15551354                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total     15551354                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l1d_cache.prefetcher      1565573                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l2_cache.prefetcher     13672667                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l1d_cache.prefetcher       521858                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l2_cache.prefetcher     11585237                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters2.l1d_cache.prefetcher       521858                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters2.l2_cache.prefetcher     10332779                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters3.l1d_cache.prefetcher       834972                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters3.l2_cache.prefetcher     10437150                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst     15551354                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data      2191802                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data       521858                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data       521858                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data       521858                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     68780821                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts             659                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           52                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           37                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           44                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           59                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           51                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           53                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           68                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           25                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           33                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           26                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           38                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           52                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           31                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat           13296766                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          3295000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      25653016                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           20177.19                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      38927.19                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            566                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        85.89                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples           97                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   432.164948                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   276.860099                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   369.853988                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           20     20.62%     20.62% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           21     21.65%     42.27% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           14     14.43%     56.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           10     10.31%     67.01% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            4      4.12%     71.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            3      3.09%     74.23% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            2      2.06%     76.29% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            1      1.03%     77.32% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           22     22.68%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total           97                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        42176                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          68.780821                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.54                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.54                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          85.89                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy       378420                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       189750                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      2648940                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 48556560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     30432300                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy    210984480                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy    293190450                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   478.136378                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    548254420                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     20540000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     47382453                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy       385560                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       193545                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      2377620                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 48556560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     38203680                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy    205095360                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy    294812325                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   480.781339                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    532846282                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     20540000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     64496886                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles         1841424                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              3.448747                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.289960                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commitStats0.numInsts       533940                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       974056                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     3.448747                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.289960                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         4473      0.46%      0.46% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu       586172     60.18%     60.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult          212      0.02%     60.66% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         1422      0.15%     60.81% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd        48040      4.93%     65.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt           16      0.00%     65.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            6      0.00%     65.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu         5761      0.59%     66.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     66.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt           12      0.00%     66.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc         4407      0.45%     66.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     66.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            5      0.00%     66.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     66.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd        45025      4.62%     71.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt          100      0.01%     71.42% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv         1275      0.13%     71.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult        43550      4.47%     76.02% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt          100      0.01%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     76.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        66834      6.86%     82.89% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        53721      5.52%     88.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead        97259      9.98%     98.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite        15666      1.61%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       974056                       # Class of committed instruction. (Count)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps       288203                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch2.intInstructions            7                       # Number of integer instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses       215271                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        72667                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           55                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       249396                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts       533940                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps       974056                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          229                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         1841424                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              3.204856                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.312026                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commitStats0.numInsts       574573                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps      1023446                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     3.204856                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.312026                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         1949      0.19%      0.19% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       743282     72.63%     72.82% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult          203      0.02%     72.84% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv         1407      0.14%     72.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd        43672      4.27%     77.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     77.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     77.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     77.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     77.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     77.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     77.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu         2700      0.26%     77.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     77.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     77.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          294      0.03%     77.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     77.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     77.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     77.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd        43672      4.27%     81.80% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.80% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.80% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.80% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv         1250      0.12%     81.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult        42275      4.13%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        49107      4.80%     90.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite         6585      0.64%     91.49% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead        85800      8.38%     99.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite         1250      0.12%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total      1023446                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps       373198                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses       211533                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses         9309                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           28                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses       259308                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts       574573                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps      1023446                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles         1841424                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              3.194920                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.312997                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commitStats0.numInsts       576360                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps      1025688                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     3.194920                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.312997                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         1940      0.19%      0.19% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu       750524     73.17%     73.36% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult          203      0.02%     73.38% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv         1407      0.14%     73.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd        42407      4.13%     77.65% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     77.65% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     77.65% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     77.65% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.65% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     77.65% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     77.65% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.65% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     77.65% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.65% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu         2650      0.26%     77.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     77.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     77.91% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc          314      0.03%     77.94% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     77.94% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.94% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.94% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     77.94% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.94% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     77.94% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.94% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd        42407      4.13%     82.08% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.08% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     82.08% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     82.08% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv         1225      0.12%     82.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult        41025      4.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        50464      4.92%     91.12% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite         6622      0.65%     91.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead        83275      8.12%     99.88% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite         1225      0.12%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total      1025688                       # Class of committed instruction. (Count)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps       372317                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses       210530                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses         9282                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           28                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses       258293                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts       576360                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps      1025688                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles         1841424                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              3.178124                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.314651                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commitStats0.numInsts       579406                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps      1030093                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     3.178124                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.314651                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         1946      0.19%      0.19% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu       759805     73.76%     73.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult          203      0.02%     73.97% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv         1407      0.14%     74.11% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd        41147      3.99%     78.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     78.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     78.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     78.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     78.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     78.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu         2600      0.25%     78.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     78.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     78.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc          294      0.03%     78.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     78.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     78.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     78.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd        41147      3.99%     82.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     82.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     82.38% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv         1200      0.12%     82.49% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.49% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult        39800      3.86%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        51965      5.04%     91.40% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite         6579      0.64%     92.04% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead        80800      7.84%     99.88% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite         1200      0.12%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total      1030093                       # Class of committed instruction. (Count)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps       371954                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses       209937                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses         9155                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           29                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses       257820                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON   3313359657                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts       579406                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps      1030093                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores0.core.idleCycles         162725                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores0.core.tickCycles        1678699                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores1.core.idleCycles          76328                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores1.core.tickCycles        1765096                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores2.core.idleCycles          76876                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores2.core.tickCycles        1764548                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores3.core.idleCycles          74883                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores3.core.tickCycles        1766541                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
