
ubuntu-preinstalled/dmesg:     file format elf32-littlearm


Disassembly of section .init:

000019a0 <.init>:
    19a0:	push	{r3, lr}
    19a4:	bl	3458 <__assert_fail@plt+0x151c>
    19a8:	pop	{r3, pc}

Disassembly of section .plt:

000019ac <raise@plt-0x14>:
    19ac:	push	{lr}		; (str lr, [sp, #-4]!)
    19b0:	ldr	lr, [pc, #4]	; 19bc <raise@plt-0x4>
    19b4:	add	lr, pc, lr
    19b8:	ldr	pc, [lr, #8]!
    19bc:	andeq	r9, r1, r4, lsr r4

000019c0 <raise@plt>:
    19c0:			; <UNDEFINED> instruction: 0xe7fd4778
    19c4:	add	ip, pc, #0, 12
    19c8:	add	ip, ip, #102400	; 0x19000
    19cc:	ldr	pc, [ip, #1072]!	; 0x430

000019d0 <tigetnum@plt>:
    19d0:	add	ip, pc, #0, 12
    19d4:	add	ip, ip, #102400	; 0x19000
    19d8:	ldr	pc, [ip, #1064]!	; 0x428

000019dc <gmtime_r@plt>:
    19dc:	add	ip, pc, #0, 12
    19e0:	add	ip, ip, #102400	; 0x19000
    19e4:	ldr	pc, [ip, #1056]!	; 0x420

000019e8 <strcmp@plt>:
    19e8:			; <UNDEFINED> instruction: 0xe7fd4778
    19ec:	add	ip, pc, #0, 12
    19f0:	add	ip, ip, #102400	; 0x19000
    19f4:	ldr	pc, [ip, #1044]!	; 0x414

000019f8 <__cxa_finalize@plt>:
    19f8:	add	ip, pc, #0, 12
    19fc:	add	ip, ip, #102400	; 0x19000
    1a00:	ldr	pc, [ip, #1036]!	; 0x40c

00001a04 <strtol@plt>:
    1a04:	add	ip, pc, #0, 12
    1a08:	add	ip, ip, #102400	; 0x19000
    1a0c:	ldr	pc, [ip, #1028]!	; 0x404

00001a10 <strcspn@plt>:
    1a10:	add	ip, pc, #0, 12
    1a14:	add	ip, ip, #102400	; 0x19000
    1a18:	ldr	pc, [ip, #1020]!	; 0x3fc

00001a1c <read@plt>:
    1a1c:	add	ip, pc, #0, 12
    1a20:	add	ip, ip, #102400	; 0x19000
    1a24:	ldr	pc, [ip, #1012]!	; 0x3f4

00001a28 <mktime@plt>:
    1a28:	add	ip, pc, #0, 12
    1a2c:	add	ip, ip, #102400	; 0x19000
    1a30:	ldr	pc, [ip, #1004]!	; 0x3ec

00001a34 <fflush@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #102400	; 0x19000
    1a3c:	ldr	pc, [ip, #996]!	; 0x3e4

00001a40 <getuid@plt>:
    1a40:	add	ip, pc, #0, 12
    1a44:	add	ip, ip, #102400	; 0x19000
    1a48:	ldr	pc, [ip, #988]!	; 0x3dc

00001a4c <free@plt>:
    1a4c:			; <UNDEFINED> instruction: 0xe7fd4778
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #102400	; 0x19000
    1a58:	ldr	pc, [ip, #976]!	; 0x3d0

00001a5c <fgets@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #102400	; 0x19000
    1a64:	ldr	pc, [ip, #968]!	; 0x3c8

00001a68 <faccessat@plt>:
    1a68:	add	ip, pc, #0, 12
    1a6c:	add	ip, ip, #102400	; 0x19000
    1a70:	ldr	pc, [ip, #960]!	; 0x3c0

00001a74 <ferror@plt>:
    1a74:	add	ip, pc, #0, 12
    1a78:	add	ip, ip, #102400	; 0x19000
    1a7c:	ldr	pc, [ip, #952]!	; 0x3b8

00001a80 <strndup@plt>:
    1a80:			; <UNDEFINED> instruction: 0xe7fd4778
    1a84:	add	ip, pc, #0, 12
    1a88:	add	ip, ip, #102400	; 0x19000
    1a8c:	ldr	pc, [ip, #940]!	; 0x3ac

00001a90 <clock_gettime@plt>:
    1a90:	add	ip, pc, #0, 12
    1a94:	add	ip, ip, #102400	; 0x19000
    1a98:	ldr	pc, [ip, #932]!	; 0x3a4

00001a9c <_exit@plt>:
    1a9c:	add	ip, pc, #0, 12
    1aa0:	add	ip, ip, #102400	; 0x19000
    1aa4:	ldr	pc, [ip, #924]!	; 0x39c

00001aa8 <memcpy@plt>:
    1aa8:	add	ip, pc, #0, 12
    1aac:	add	ip, ip, #102400	; 0x19000
    1ab0:	ldr	pc, [ip, #916]!	; 0x394

00001ab4 <execvp@plt>:
    1ab4:	add	ip, pc, #0, 12
    1ab8:	add	ip, ip, #102400	; 0x19000
    1abc:	ldr	pc, [ip, #908]!	; 0x38c

00001ac0 <mmap64@plt>:
    1ac0:	add	ip, pc, #0, 12
    1ac4:	add	ip, ip, #102400	; 0x19000
    1ac8:	ldr	pc, [ip, #900]!	; 0x384

00001acc <__strtoull_internal@plt>:
    1acc:	add	ip, pc, #0, 12
    1ad0:	add	ip, ip, #102400	; 0x19000
    1ad4:	ldr	pc, [ip, #892]!	; 0x37c

00001ad8 <time@plt>:
    1ad8:	add	ip, pc, #0, 12
    1adc:	add	ip, ip, #102400	; 0x19000
    1ae0:	ldr	pc, [ip, #884]!	; 0x374

00001ae4 <select@plt>:
    1ae4:	add	ip, pc, #0, 12
    1ae8:	add	ip, ip, #102400	; 0x19000
    1aec:	ldr	pc, [ip, #876]!	; 0x36c

00001af0 <dcgettext@plt>:
    1af0:	add	ip, pc, #0, 12
    1af4:	add	ip, ip, #102400	; 0x19000
    1af8:	ldr	pc, [ip, #868]!	; 0x364

00001afc <strdup@plt>:
    1afc:			; <UNDEFINED> instruction: 0xe7fd4778
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #102400	; 0x19000
    1b08:	ldr	pc, [ip, #856]!	; 0x358

00001b0c <__stack_chk_fail@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #102400	; 0x19000
    1b14:	ldr	pc, [ip, #848]!	; 0x350

00001b18 <dup2@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #102400	; 0x19000
    1b20:	ldr	pc, [ip, #840]!	; 0x348

00001b24 <realloc@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #102400	; 0x19000
    1b2c:	ldr	pc, [ip, #832]!	; 0x340

00001b30 <strptime@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #102400	; 0x19000
    1b38:	ldr	pc, [ip, #824]!	; 0x338

00001b3c <dup@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #102400	; 0x19000
    1b44:	ldr	pc, [ip, #816]!	; 0x330

00001b48 <localtime_r@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #102400	; 0x19000
    1b50:	ldr	pc, [ip, #808]!	; 0x328

00001b54 <textdomain@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #102400	; 0x19000
    1b5c:	ldr	pc, [ip, #800]!	; 0x320

00001b60 <strcasecmp@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #102400	; 0x19000
    1b68:	ldr	pc, [ip, #792]!	; 0x318

00001b6c <err@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #102400	; 0x19000
    1b74:	ldr	pc, [ip, #784]!	; 0x310

00001b78 <geteuid@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #102400	; 0x19000
    1b80:	ldr	pc, [ip, #776]!	; 0x308

00001b84 <iswprint@plt>:
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #102400	; 0x19000
    1b8c:	ldr	pc, [ip, #768]!	; 0x300

00001b90 <__fxstat64@plt>:
    1b90:	add	ip, pc, #0, 12
    1b94:	add	ip, ip, #102400	; 0x19000
    1b98:	ldr	pc, [ip, #760]!	; 0x2f8

00001b9c <getegid@plt>:
    1b9c:	add	ip, pc, #0, 12
    1ba0:	add	ip, ip, #102400	; 0x19000
    1ba4:	ldr	pc, [ip, #752]!	; 0x2f0

00001ba8 <sigaction@plt>:
    1ba8:	add	ip, pc, #0, 12
    1bac:	add	ip, ip, #102400	; 0x19000
    1bb0:	ldr	pc, [ip, #744]!	; 0x2e8

00001bb4 <fwrite@plt>:
    1bb4:			; <UNDEFINED> instruction: 0xe7fd4778
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #102400	; 0x19000
    1bc0:	ldr	pc, [ip, #732]!	; 0x2dc

00001bc4 <lseek64@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #102400	; 0x19000
    1bcc:	ldr	pc, [ip, #724]!	; 0x2d4

00001bd0 <strtoll@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #102400	; 0x19000
    1bd8:	ldr	pc, [ip, #716]!	; 0x2cc

00001bdc <waitpid@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #102400	; 0x19000
    1be4:	ldr	pc, [ip, #708]!	; 0x2c4

00001be8 <gettimeofday@plt>:
    1be8:	add	ip, pc, #0, 12
    1bec:	add	ip, ip, #102400	; 0x19000
    1bf0:	ldr	pc, [ip, #700]!	; 0x2bc

00001bf4 <__fpending@plt>:
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #102400	; 0x19000
    1bfc:	ldr	pc, [ip, #692]!	; 0x2b4

00001c00 <mbrtowc@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #102400	; 0x19000
    1c08:	ldr	pc, [ip, #684]!	; 0x2ac

00001c0c <opendir@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #102400	; 0x19000
    1c14:	ldr	pc, [ip, #676]!	; 0x2a4

00001c18 <open64@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #102400	; 0x19000
    1c20:	ldr	pc, [ip, #668]!	; 0x29c

00001c24 <__asprintf_chk@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #102400	; 0x19000
    1c2c:	ldr	pc, [ip, #660]!	; 0x294

00001c30 <getenv@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #102400	; 0x19000
    1c38:	ldr	pc, [ip, #652]!	; 0x28c

00001c3c <puts@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #102400	; 0x19000
    1c44:	ldr	pc, [ip, #644]!	; 0x284

00001c48 <sysinfo@plt>:
    1c48:	add	ip, pc, #0, 12
    1c4c:	add	ip, ip, #102400	; 0x19000
    1c50:	ldr	pc, [ip, #636]!	; 0x27c

00001c54 <malloc@plt>:
    1c54:	add	ip, pc, #0, 12
    1c58:	add	ip, ip, #102400	; 0x19000
    1c5c:	ldr	pc, [ip, #628]!	; 0x274

00001c60 <__libc_start_main@plt>:
    1c60:	add	ip, pc, #0, 12
    1c64:	add	ip, ip, #102400	; 0x19000
    1c68:	ldr	pc, [ip, #620]!	; 0x26c

00001c6c <strerror@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #102400	; 0x19000
    1c74:	ldr	pc, [ip, #612]!	; 0x264

00001c78 <strftime@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #102400	; 0x19000
    1c80:	ldr	pc, [ip, #604]!	; 0x25c

00001c84 <__vfprintf_chk@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #102400	; 0x19000
    1c8c:	ldr	pc, [ip, #596]!	; 0x254

00001c90 <__ctype_tolower_loc@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #102400	; 0x19000
    1c98:	ldr	pc, [ip, #588]!	; 0x24c

00001c9c <__gmon_start__@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #102400	; 0x19000
    1ca4:	ldr	pc, [ip, #580]!	; 0x244

00001ca8 <getopt_long@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #102400	; 0x19000
    1cb0:	ldr	pc, [ip, #572]!	; 0x23c

00001cb4 <__ctype_b_loc@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #102400	; 0x19000
    1cbc:	ldr	pc, [ip, #564]!	; 0x234

00001cc0 <getpid@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #102400	; 0x19000
    1cc8:	ldr	pc, [ip, #556]!	; 0x22c

00001ccc <exit@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #102400	; 0x19000
    1cd4:	ldr	pc, [ip, #548]!	; 0x224

00001cd8 <feof@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #102400	; 0x19000
    1ce0:	ldr	pc, [ip, #540]!	; 0x21c

00001ce4 <strtoul@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #102400	; 0x19000
    1cec:	ldr	pc, [ip, #532]!	; 0x214

00001cf0 <strlen@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #102400	; 0x19000
    1cf8:	ldr	pc, [ip, #524]!	; 0x20c

00001cfc <strchr@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #102400	; 0x19000
    1d04:	ldr	pc, [ip, #516]!	; 0x204

00001d08 <setenv@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #102400	; 0x19000
    1d10:	ldr	pc, [ip, #508]!	; 0x1fc

00001d14 <warnx@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #102400	; 0x19000
    1d1c:	ldr	pc, [ip, #500]!	; 0x1f4

00001d20 <getpagesize@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #102400	; 0x19000
    1d28:	ldr	pc, [ip, #492]!	; 0x1ec

00001d2c <setlinebuf@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #102400	; 0x19000
    1d34:	ldr	pc, [ip, #484]!	; 0x1e4

00001d38 <__open64_2@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #102400	; 0x19000
    1d40:	ldr	pc, [ip, #476]!	; 0x1dc

00001d44 <__errno_location@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #102400	; 0x19000
    1d4c:	ldr	pc, [ip, #468]!	; 0x1d4

00001d50 <strncasecmp@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #102400	; 0x19000
    1d58:	ldr	pc, [ip, #460]!	; 0x1cc

00001d5c <klogctl@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #102400	; 0x19000
    1d64:	ldr	pc, [ip, #452]!	; 0x1c4

00001d68 <__cxa_atexit@plt>:
    1d68:			; <UNDEFINED> instruction: 0xe7fd4778
    1d6c:	add	ip, pc, #0, 12
    1d70:	add	ip, ip, #102400	; 0x19000
    1d74:	ldr	pc, [ip, #440]!	; 0x1b8

00001d78 <__isoc99_sscanf@plt>:
    1d78:	add	ip, pc, #0, 12
    1d7c:	add	ip, ip, #102400	; 0x19000
    1d80:	ldr	pc, [ip, #432]!	; 0x1b0

00001d84 <__vasprintf_chk@plt>:
    1d84:	add	ip, pc, #0, 12
    1d88:	add	ip, ip, #102400	; 0x19000
    1d8c:	ldr	pc, [ip, #424]!	; 0x1a8

00001d90 <getgid@plt>:
    1d90:	add	ip, pc, #0, 12
    1d94:	add	ip, ip, #102400	; 0x19000
    1d98:	ldr	pc, [ip, #416]!	; 0x1a0

00001d9c <memset@plt>:
    1d9c:			; <UNDEFINED> instruction: 0xe7fd4778
    1da0:	add	ip, pc, #0, 12
    1da4:	add	ip, ip, #102400	; 0x19000
    1da8:	ldr	pc, [ip, #404]!	; 0x194

00001dac <strncpy@plt>:
    1dac:	add	ip, pc, #0, 12
    1db0:	add	ip, ip, #102400	; 0x19000
    1db4:	ldr	pc, [ip, #396]!	; 0x18c

00001db8 <fgetc@plt>:
    1db8:	add	ip, pc, #0, 12
    1dbc:	add	ip, ip, #102400	; 0x19000
    1dc0:	ldr	pc, [ip, #388]!	; 0x184

00001dc4 <__printf_chk@plt>:
    1dc4:	add	ip, pc, #0, 12
    1dc8:	add	ip, ip, #102400	; 0x19000
    1dcc:	ldr	pc, [ip, #380]!	; 0x17c

00001dd0 <strtod@plt>:
    1dd0:	add	ip, pc, #0, 12
    1dd4:	add	ip, ip, #102400	; 0x19000
    1dd8:	ldr	pc, [ip, #372]!	; 0x174

00001ddc <__fprintf_chk@plt>:
    1ddc:	add	ip, pc, #0, 12
    1de0:	add	ip, ip, #102400	; 0x19000
    1de4:	ldr	pc, [ip, #364]!	; 0x16c

00001de8 <access@plt>:
    1de8:	add	ip, pc, #0, 12
    1dec:	add	ip, ip, #102400	; 0x19000
    1df0:	ldr	pc, [ip, #356]!	; 0x164

00001df4 <setupterm@plt>:
    1df4:	add	ip, pc, #0, 12
    1df8:	add	ip, ip, #102400	; 0x19000
    1dfc:	ldr	pc, [ip, #348]!	; 0x15c

00001e00 <fclose@plt>:
    1e00:	add	ip, pc, #0, 12
    1e04:	add	ip, ip, #102400	; 0x19000
    1e08:	ldr	pc, [ip, #340]!	; 0x154

00001e0c <pipe@plt>:
    1e0c:	add	ip, pc, #0, 12
    1e10:	add	ip, ip, #102400	; 0x19000
    1e14:	ldr	pc, [ip, #332]!	; 0x14c

00001e18 <munmap@plt>:
    1e18:	add	ip, pc, #0, 12
    1e1c:	add	ip, ip, #102400	; 0x19000
    1e20:	ldr	pc, [ip, #324]!	; 0x144

00001e24 <strtok@plt>:
    1e24:	add	ip, pc, #0, 12
    1e28:	add	ip, ip, #102400	; 0x19000
    1e2c:	ldr	pc, [ip, #316]!	; 0x13c

00001e30 <setlocale@plt>:
    1e30:	add	ip, pc, #0, 12
    1e34:	add	ip, ip, #102400	; 0x19000
    1e38:	ldr	pc, [ip, #308]!	; 0x134

00001e3c <fork@plt>:
    1e3c:	add	ip, pc, #0, 12
    1e40:	add	ip, ip, #102400	; 0x19000
    1e44:	ldr	pc, [ip, #300]!	; 0x12c

00001e48 <errx@plt>:
    1e48:	add	ip, pc, #0, 12
    1e4c:	add	ip, ip, #102400	; 0x19000
    1e50:	ldr	pc, [ip, #292]!	; 0x124

00001e54 <strrchr@plt>:
    1e54:	add	ip, pc, #0, 12
    1e58:	add	ip, ip, #102400	; 0x19000
    1e5c:	ldr	pc, [ip, #284]!	; 0x11c

00001e60 <warn@plt>:
    1e60:	add	ip, pc, #0, 12
    1e64:	add	ip, ip, #102400	; 0x19000
    1e68:	ldr	pc, [ip, #276]!	; 0x114

00001e6c <fputc@plt>:
    1e6c:	add	ip, pc, #0, 12
    1e70:	add	ip, ip, #102400	; 0x19000
    1e74:	ldr	pc, [ip, #268]!	; 0x10c

00001e78 <localeconv@plt>:
    1e78:	add	ip, pc, #0, 12
    1e7c:	add	ip, ip, #102400	; 0x19000
    1e80:	ldr	pc, [ip, #260]!	; 0x104

00001e84 <readdir64@plt>:
    1e84:	add	ip, pc, #0, 12
    1e88:	add	ip, ip, #102400	; 0x19000
    1e8c:	ldr	pc, [ip, #252]!	; 0xfc

00001e90 <putc@plt>:
    1e90:	add	ip, pc, #0, 12
    1e94:	add	ip, ip, #102400	; 0x19000
    1e98:	ldr	pc, [ip, #244]!	; 0xf4

00001e9c <__strtoll_internal@plt>:
    1e9c:	add	ip, pc, #0, 12
    1ea0:	add	ip, ip, #102400	; 0x19000
    1ea4:	ldr	pc, [ip, #236]!	; 0xec

00001ea8 <fopen64@plt>:
    1ea8:	add	ip, pc, #0, 12
    1eac:	add	ip, ip, #102400	; 0x19000
    1eb0:	ldr	pc, [ip, #228]!	; 0xe4

00001eb4 <qsort@plt>:
    1eb4:	add	ip, pc, #0, 12
    1eb8:	add	ip, ip, #102400	; 0x19000
    1ebc:	ldr	pc, [ip, #220]!	; 0xdc

00001ec0 <bindtextdomain@plt>:
    1ec0:	add	ip, pc, #0, 12
    1ec4:	add	ip, ip, #102400	; 0x19000
    1ec8:	ldr	pc, [ip, #212]!	; 0xd4

00001ecc <memmem@plt>:
    1ecc:	add	ip, pc, #0, 12
    1ed0:	add	ip, ip, #102400	; 0x19000
    1ed4:	ldr	pc, [ip, #204]!	; 0xcc

00001ed8 <isatty@plt>:
    1ed8:	add	ip, pc, #0, 12
    1edc:	add	ip, ip, #102400	; 0x19000
    1ee0:	ldr	pc, [ip, #196]!	; 0xc4

00001ee4 <fputs@plt>:
    1ee4:			; <UNDEFINED> instruction: 0xe7fd4778
    1ee8:	add	ip, pc, #0, 12
    1eec:	add	ip, ip, #102400	; 0x19000
    1ef0:	ldr	pc, [ip, #184]!	; 0xb8

00001ef4 <strncmp@plt>:
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #102400	; 0x19000
    1efc:	ldr	pc, [ip, #176]!	; 0xb0

00001f00 <abort@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #102400	; 0x19000
    1f08:	ldr	pc, [ip, #168]!	; 0xa8

00001f0c <close@plt>:
    1f0c:	add	ip, pc, #0, 12
    1f10:	add	ip, ip, #102400	; 0x19000
    1f14:	ldr	pc, [ip, #160]!	; 0xa0

00001f18 <closedir@plt>:
    1f18:	add	ip, pc, #0, 12
    1f1c:	add	ip, ip, #102400	; 0x19000
    1f20:	ldr	pc, [ip, #152]!	; 0x98

00001f24 <__snprintf_chk@plt>:
    1f24:	add	ip, pc, #0, 12
    1f28:	add	ip, ip, #102400	; 0x19000
    1f2c:	ldr	pc, [ip, #144]!	; 0x90

00001f30 <strspn@plt>:
    1f30:	add	ip, pc, #0, 12
    1f34:	add	ip, ip, #102400	; 0x19000
    1f38:	ldr	pc, [ip, #136]!	; 0x88

00001f3c <__assert_fail@plt>:
    1f3c:	add	ip, pc, #0, 12
    1f40:	add	ip, ip, #102400	; 0x19000
    1f44:	ldr	pc, [ip, #128]!	; 0x80

Disassembly of section .text:

00001f48 <.text>:
    1f48:	svcmi	0x00f0e92d
    1f4c:			; <UNDEFINED> instruction: 0xf8dfb0b3
    1f50:			; <UNDEFINED> instruction: 0xf10d5d28
    1f54:			; <UNDEFINED> instruction: 0xf8df099c
    1f58:	eorcs	r3, r8, #36, 26	; 0x900
    1f5c:			; <UNDEFINED> instruction: 0x4606447d
    1f60:	strbmi	r4, [r8], -pc, lsl #12
    1f64:	smlattcs	r0, fp, r8, r5
    1f68:	ldcmi	8, cr15, [r4, #-892]	; 0xfffffc84
    1f6c:	ldmdavs	fp, {r8, sl, sp}
    1f70:			; <UNDEFINED> instruction: 0xf04f9331
    1f74:			; <UNDEFINED> instruction: 0xf7ff0300
    1f78:			; <UNDEFINED> instruction: 0xf8dfef14
    1f7c:	andcs	r1, r6, r8, lsl #26
    1f80:	strls	r4, [r6, #-1148]	; 0xfffffb84
    1f84:			; <UNDEFINED> instruction: 0xf8df4479
    1f88:			; <UNDEFINED> instruction: 0xf7ffbd00
    1f8c:			; <UNDEFINED> instruction: 0xf8dfef52
    1f90:			; <UNDEFINED> instruction: 0x46201cfc
    1f94:	ldrbtmi	r9, [r9], #-1285	; 0xfffffafb
    1f98:	ldclge	8, cr15, [r4], #892	; 0x37c
    1f9c:	svc	0x0090f7ff
    1fa0:			; <UNDEFINED> instruction: 0xf7ff4620
    1fa4:			; <UNDEFINED> instruction: 0xf8dfedd8
    1fa8:			; <UNDEFINED> instruction: 0xf8df0cec
    1fac:	ldrbtmi	r8, [fp], #3308	; 0xcec
    1fb0:	ldrbtmi	r4, [sl], #1144	; 0x478
    1fb4:			; <UNDEFINED> instruction: 0xf8daf006
    1fb8:	stclcc	8, cr15, [r0], #892	; 0x37c
    1fbc:	andpl	pc, r1, #46137344	; 0x2c00000
    1fc0:	beq	ff83e3f0 <__assert_fail@plt+0xff83c4b4>
    1fc4:	ldcllt	8, cr15, [r8], {223}	; 0xdf
    1fc8:	ldrbtmi	r4, [r8], #1147	; 0x47b
    1fcc:	movwpl	pc, #5379	; 0x1503	; <UNPREDICTABLE>
    1fd0:	ldrbtmi	r3, [fp], #800	; 0x320
    1fd4:			; <UNDEFINED> instruction: 0xf1029307
    1fd8:	strls	r0, [r9, #-804]	; 0xfffffcdc
    1fdc:	movwcs	r9, #13064	; 0x3308
    1fe0:	ldrtmi	r9, [r9], -r4, lsl #6
    1fe4:	ldrbmi	r2, [r3], -r0, lsl #10
    1fe8:	ldrtmi	r4, [r0], -r2, asr #12
    1fec:			; <UNDEFINED> instruction: 0xf7ff9500
    1ff0:	mcrrne	14, 5, lr, r1, cr12
    1ff4:	eorhi	pc, r4, #0
    1ff8:	stcle	8, cr2, [r2, #-264]!	; 0xfffffef8
    1ffc:	stcpl	8, cr15, [r4], #892	; 0x37c
    2000:	subcs	r4, r3, #78643200	; 0x4b00000
    2004:	addsmi	r4, r0, #2097152000	; 0x7d000000
    2008:	strtmi	fp, [r9], -r8, lsr #31
    200c:	addsmi	sp, r0, #13312	; 0x3400
    2010:	bichi	pc, r1, r0
    2014:	svccs	0x0004f851
    2018:	svclt	0x00b44290
    201c:	strcs	r2, [r1], #-1024	; 0xfffffc00
    2020:	svclt	0x00082a00
    2024:	cfstrscs	mvf2, [r0], {-0}
    2028:			; <UNDEFINED> instruction: 0xf855d1f1
    202c:	movwcc	r2, #20288	; 0x4f40
    2030:	svclt	0x00b44290
    2034:	mrscs	r2, (UNDEF: 17)
    2038:	svclt	0x00082a00
    203c:	stmdbcs	r0, {r8, sp}
    2040:	stmdacc	r3, {r0, r5, r6, r7, r8, ip, lr, pc}^
    2044:	vtst.8	d2, d0, d29
    2048:	ldm	pc, {r0, r5, r6, r8, r9, pc}^	; <UNPREDICTABLE>
    204c:	orrseq	pc, lr, r0, lsl r0	; <UNPREDICTABLE>
    2050:			; <UNDEFINED> instruction: 0x01920198
    2054:	cmpeq	pc, #132, 2	; 0x21
    2058:	cmpeq	pc, #116, 2
    205c:	cmpeq	pc, #2080374785	; 0x7c000001
    2060:	cmpeq	pc, #-1073741801	; 0xc0000017
    2064:	cmpeq	pc, #2080374785	; 0x7c000001
    2068:	cmpeq	pc, #-1073741765	; 0xc000003b
    206c:	cmpeq	r9, pc, asr r3
    2070:	cmpeq	pc, #1073741844	; 0x40000014
    2074:	cmpeq	pc, #-1073741810	; 0xc000000e
    2078:	cmpeq	pc, #2080374785	; 0x7c000001
    207c:	cmpeq	pc, #2080374785	; 0x7c000001
    2080:	cmpeq	pc, #2080374785	; 0x7c000001
    2084:	cmpeq	pc, #2080374785	; 0x7c000001
    2088:	cmpeq	pc, #2080374785	; 0x7c000001
    208c:	teqeq	r5, pc, asr r3
    2090:	smulwteq	sp, ip, r1
    2094:	cmpeq	pc, #-1073741820	; 0xc0000004
    2098:	cmpeq	pc, #120, 6	; 0xe0000001
    209c:	tsteq	r3, pc, asr r3
    20a0:	cmpeq	pc, #233	; 0xe9
    20a4:	cmpeq	pc, #218	; 0xda
    20a8:	cmpeq	pc, #206	; 0xce
    20ac:	adceq	r0, r7, r2, asr #1
    20b0:	umulleq	r0, r4, pc, r0	; <UNPREDICTABLE>
    20b4:	rsbseq	r0, r8, pc, asr r3
    20b8:	cmpeq	pc, #114	; 0x72
    20bc:	cmpeq	pc, #2080374785	; 0x7c000001
    20c0:	cmpeq	pc, #2080374785	; 0x7c000001
    20c4:	cmpeq	pc, #2080374785	; 0x7c000001
    20c8:			; <UNDEFINED> instruction: 0xf8df003e
    20cc:			; <UNDEFINED> instruction: 0xf8df3bdc
    20d0:			; <UNDEFINED> instruction: 0xf85b1bdc
    20d4:	ldrbtmi	r3, [r9], #-3
    20d8:			; <UNDEFINED> instruction: 0x4620681c
    20dc:	stc	7, cr15, [r6], {255}	; 0xff
    20e0:			; <UNDEFINED> instruction: 0xf8dfb320
    20e4:	strtmi	r1, [r0], -ip, asr #23
    20e8:			; <UNDEFINED> instruction: 0xf7ff4479
    20ec:	stmdacs	r0, {r7, sl, fp, sp, lr, pc}
    20f0:	rscshi	pc, r6, #0
    20f4:	blne	fef40478 <__assert_fail@plt+0xfef3e53c>
    20f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    20fc:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    2100:			; <UNDEFINED> instruction: 0xf0002800
    2104:			; <UNDEFINED> instruction: 0xf8df8301
    2108:			; <UNDEFINED> instruction: 0x46201bb0
    210c:			; <UNDEFINED> instruction: 0xf7ff4479
    2110:	stmdacs	r0, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    2114:	ldrthi	pc, [lr], #0	; <UNPREDICTABLE>
    2118:	blne	fe84049c <__assert_fail@plt+0xfe83e560>
    211c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2120:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    2124:			; <UNDEFINED> instruction: 0xf0412800
    2128:	andcs	r8, r7, r5, lsr #2
    212c:	andsvs	r9, r8, r7, lsl #22
    2130:	bls	23be94 <__assert_fail@plt+0x239f58>
    2134:			; <UNDEFINED> instruction: 0xf0437813
    2138:	andsvc	r0, r3, r0, lsl r3
    213c:			; <UNDEFINED> instruction: 0xf8dfe751
    2140:	ldrbtmi	r3, [fp], #-2944	; 0xfffff480
    2144:	movwpl	pc, #5379	; 0x1503	; <UNPREDICTABLE>
    2148:	mlacs	r4, r3, r8, pc	; <UNPREDICTABLE>
    214c:	andeq	pc, r1, #66	; 0x42
    2150:	eorcs	pc, r4, r3, lsl #17
    2154:			; <UNDEFINED> instruction: 0xf8dfe745
    2158:	andcs	r4, r1, #108, 22	; 0x1b000
    215c:	ldrbtmi	r4, [ip], #-1557	; 0xfffff9eb
    2160:	movwpl	pc, #5380	; 0x1504	; <UNPREDICTABLE>
    2164:	mlane	r4, r3, r8, pc	; <UNPREDICTABLE>
    2168:	tsteq	r8, r1, asr #32	; <UNPREDICTABLE>
    216c:	eorne	pc, r4, r3, lsl #17
    2170:	mvneq	lr, r4, lsl #22
    2174:	movweq	pc, #28674	; 0x7002	; <UNPREDICTABLE>
    2178:	blx	14e984 <__assert_fail@plt+0x14ca48>
    217c:	stmvc	r8, {r0, r1, r8, r9, ip, sp, lr, pc}
    2180:	b	10cc9b8 <__assert_fail@plt+0x10caa7c>
    2184:	addvc	r0, fp, r0, lsl #6
    2188:			; <UNDEFINED> instruction: 0xe72ad1f2
    218c:	blcc	e40510 <__assert_fail@plt+0xe3e5d4>
    2190:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    2194:	movwpl	pc, #5379	; 0x1503	; <UNPREDICTABLE>
    2198:			; <UNDEFINED> instruction: 0xe722621a
    219c:	blcc	240520 <__assert_fail@plt+0x23e5e4>
    21a0:			; <UNDEFINED> instruction: 0xf8df2205
    21a4:	andcs	r1, r0, r8, lsr #22
    21a8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    21ac:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    21b0:	ldc	7, cr15, [lr], {255}	; 0xff
    21b4:	strtmi	r4, [r0], -r1, lsl #12
    21b8:			; <UNDEFINED> instruction: 0xf8e2f003
    21bc:	svcpl	0x0080f5b0
    21c0:	teqhi	r7, r0, lsl #1	; <UNPREDICTABLE>
    21c4:	blcc	240548 <__assert_fail@plt+0x23e60c>
    21c8:	addpl	pc, r0, #1325400064	; 0x4f000000
    21cc:	ldrvs	r4, [sl], #1147	; 0x47b
    21d0:			; <UNDEFINED> instruction: 0xf8dfe707
    21d4:	ldrbtmi	r3, [fp], #-2816	; 0xfffff500
    21d8:	movwpl	pc, #5379	; 0x1503	; <UNPREDICTABLE>
    21dc:	mlacs	r4, r3, r8, pc	; <UNPREDICTABLE>
    21e0:	andeq	pc, r2, #66	; 0x42
    21e4:	eorcs	pc, r4, r3, lsl #17
    21e8:			; <UNDEFINED> instruction: 0xf8dfe6fb
    21ec:	ldrbtmi	r3, [fp], #-2796	; 0xfffff514
    21f0:	movwpl	pc, #5379	; 0x1503	; <UNPREDICTABLE>
    21f4:	mlacs	r4, r3, r8, pc	; <UNPREDICTABLE>
    21f8:	addeq	pc, r0, #66	; 0x42
    21fc:	eorcs	pc, r4, r3, lsl #17
    2200:			; <UNDEFINED> instruction: 0xf8dfe6ef
    2204:	ldrdcs	r2, [r8], -r8
    2208:	bcc	fe74058c <__assert_fail@plt+0xfe73e650>
    220c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    2210:			; <UNDEFINED> instruction: 0xf85b6410
    2214:	ldmdavs	r8, {r0, r1, ip, sp}
    2218:	blx	12be224 <__assert_fail@plt+0x12bc2e8>
    221c:	strbt	r9, [r0], r5
    2220:	bne	fef405a4 <__assert_fail@plt+0xfef3e668>
    2224:	bcs	fe0405a8 <__assert_fail@plt+0xfe03e66c>
    2228:			; <UNDEFINED> instruction: 0xf5014479
    222c:			; <UNDEFINED> instruction: 0xf8935301
    2230:			; <UNDEFINED> instruction: 0xf0400024
    2234:			; <UNDEFINED> instruction: 0xf8830004
    2238:			; <UNDEFINED> instruction: 0xf85b0024
    223c:			; <UNDEFINED> instruction: 0xf8df3002
    2240:	ldmdavs	r8, {r2, r5, r7, r9, fp, sp}
    2244:			; <UNDEFINED> instruction: 0xf003447a
    2248:	stmdacs	r0, {r0, r1, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    224c:	mcrge	6, 6, pc, cr9, cr15, {5}	; <UNPREDICTABLE>
    2250:	eor	r2, fp, #1
    2254:	bne	fe4405d8 <__assert_fail@plt+0xfe43e69c>
    2258:			; <UNDEFINED> instruction: 0xf5014479
    225c:	stmvc	r8, {r0, r8, r9, ip, lr}
    2260:	mlacs	r4, r3, r8, pc	; <UNPREDICTABLE>
    2264:	andeq	pc, r1, r0, asr #32
    2268:			; <UNDEFINED> instruction: 0xf0427088
    226c:			; <UNDEFINED> instruction: 0xf8830208
    2270:	ldrt	r2, [r6], r4, lsr #32
    2274:	bne	1d405f8 <__assert_fail@plt+0x1d3e6bc>
    2278:	beq	b405fc <__assert_fail@plt+0xb3e6c0>
    227c:			; <UNDEFINED> instruction: 0xf8df4479
    2280:			; <UNDEFINED> instruction: 0xf5012a70
    2284:	tstcc	r2, r1, lsl #6
    2288:			; <UNDEFINED> instruction: 0xf893447a
    228c:			; <UNDEFINED> instruction: 0xf0444024
    2290:			; <UNDEFINED> instruction: 0xf8830408
    2294:			; <UNDEFINED> instruction: 0xf85b4024
    2298:	ldmdavs	r8, {ip, sp}
    229c:	ldc2	0, cr15, [r8], #12
    22a0:			; <UNDEFINED> instruction: 0xf6bf2800
    22a4:	bfi	sl, lr, (invalid: 29:19)
    22a8:	bcc	124062c <__assert_fail@plt+0x123e6f0>
    22ac:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
    22b0:	movwpl	pc, #5379	; 0x1503	; <UNPREDICTABLE>
    22b4:			; <UNDEFINED> instruction: 0xe694621a
    22b8:	bcc	f4063c <__assert_fail@plt+0xf3e700>
    22bc:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
    22c0:	pkhbt	r6, lr, sl, lsl #8
    22c4:	bne	d40648 <__assert_fail@plt+0xd3e70c>
    22c8:	andcs	r2, r0, r5, lsl #4
    22cc:			; <UNDEFINED> instruction: 0xf7ff4479
    22d0:			; <UNDEFINED> instruction: 0xf8dfec10
    22d4:			; <UNDEFINED> instruction: 0xf8df2a2c
    22d8:			; <UNDEFINED> instruction: 0xf85b3a2c
    22dc:	ldrbtmi	r2, [fp], #-2
    22e0:			; <UNDEFINED> instruction: 0x46016812
    22e4:			; <UNDEFINED> instruction: 0xf7ff2001
    22e8:	andcs	lr, r0, lr, ror #26
    22ec:	stcl	7, cr15, [lr], #1020	; 0x3fc
    22f0:	bcc	540674 <__assert_fail@plt+0x53e738>
    22f4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    22f8:	movwpl	pc, #5379	; 0x1503	; <UNPREDICTABLE>
    22fc:			; <UNDEFINED> instruction: 0xe670621a
    2300:	bcc	240684 <__assert_fail@plt+0x23e748>
    2304:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2308:			; <UNDEFINED> instruction: 0xe66a645a
    230c:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2310:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2314:	stccs	8, cr6, [r0], {28}
    2318:	addshi	pc, r0, r0
    231c:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2320:	andcs	r2, r0, r5, lsl #4
    2324:			; <UNDEFINED> instruction: 0xf7ff4479
    2328:	strmi	lr, [r1], -r4, ror #23
    232c:			; <UNDEFINED> instruction: 0xf0054620
    2330:			; <UNDEFINED> instruction: 0x9004fdbd
    2334:			; <UNDEFINED> instruction: 0xf8dfe655
    2338:	andcs	r3, r0, #220, 18	; 0x370000
    233c:	tstcs	r4, r4, lsl #4
    2340:			; <UNDEFINED> instruction: 0xf503447b
    2344:			; <UNDEFINED> instruction: 0xf8925201
    2348:	andsvs	r3, r1, #36	; 0x24
    234c:	nopeq	{67}	; 0x43
    2350:	eorcc	pc, r4, r2, lsl #17
    2354:			; <UNDEFINED> instruction: 0xf8dfe645
    2358:	andcs	r2, r2, r0, asr r9
    235c:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2360:	andne	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    2364:			; <UNDEFINED> instruction: 0xf503447b
    2368:	ldrbvs	r5, [r8], #-513	; 0xfffffdff
    236c:	cmpvs	r3, fp, lsl #16
    2370:			; <UNDEFINED> instruction: 0xf8dfe637
    2374:	andcs	r3, r7, #168, 18	; 0x2a0000
    2378:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    237c:			; <UNDEFINED> instruction: 0xf8dfe631
    2380:	andcs	r3, r6, #160, 18	; 0x280000
    2384:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    2388:			; <UNDEFINED> instruction: 0xf8dfe62b
    238c:	andcs	r3, r5, #152, 18	; 0x260000
    2390:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    2394:	ldmdavs	sl, {r0, r2, r5, r9, sl, sp, lr, pc}
    2398:	andsvs	fp, r8, sl, lsl #18
    239c:	addsmi	lr, r0, #72351744	; 0x4500000
    23a0:	mcrge	4, 2, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    23a4:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    23a8:			; <UNDEFINED> instruction: 0xf8df2205
    23ac:	andcs	r1, r0, r0, lsl #19
    23b0:	ldmdbvc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    23b4:			; <UNDEFINED> instruction: 0xf85b1f2c
    23b8:	ldrbtmi	r8, [r9], #-3
    23bc:	ldmdbls	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    23c0:	ldrbtmi	r3, [pc], #-1336	; 23c8 <__assert_fail@plt+0x48c>
    23c4:	ldrdvs	pc, [r0], -r8
    23c8:	bl	fe4c03cc <__assert_fail@plt+0xfe4be490>
    23cc:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    23d0:	ldrbtmi	r2, [r9], #257	; 0x101
    23d4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    23d8:			; <UNDEFINED> instruction: 0x4602681b
    23dc:			; <UNDEFINED> instruction: 0xf7ff4630
    23e0:			; <UNDEFINED> instruction: 0xf8dfecfe
    23e4:	ldrbtmi	r6, [lr], #-2388	; 0xfffff6ac
    23e8:	svceq	0x0004f854
    23ec:			; <UNDEFINED> instruction: 0xf107b198
    23f0:	ldrtmi	r0, [r3], -r0, ror #5
    23f4:			; <UNDEFINED> instruction: 0xf852e004
    23f8:	blcs	12040 <__assert_fail@plt+0x10104>
    23fc:	ldrbhi	pc, [lr, #-0]	; <UNPREDICTABLE>
    2400:	addmi	r6, r8, #13697024	; 0xd10000
    2404:			; <UNDEFINED> instruction: 0xf8d8d1f7
    2408:	strbmi	r0, [sl], -r0
    240c:			; <UNDEFINED> instruction: 0xf7ff2101
    2410:	adcmi	lr, r5, #58880	; 0xe600
    2414:			; <UNDEFINED> instruction: 0xf8d8d1e8
    2418:	andcs	r1, sl, r0
    241c:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    2420:			; <UNDEFINED> instruction: 0xf7ff2001
    2424:	movwcs	lr, #7252	; 0x1c54
    2428:	ldrb	r9, [sl, #774]	; 0x306
    242c:	movwls	r2, #37633	; 0x9301
    2430:			; <UNDEFINED> instruction: 0xf8dfe5d7
    2434:	ldrbtmi	r3, [fp], #-2312	; 0xfffff6f8
    2438:	ldrb	r6, [r2, #1176]	; 0x498
    243c:	ldrb	r9, [r0, #1028]	; 0x404
    2440:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2444:			; <UNDEFINED> instruction: 0xf85b4604
    2448:	ldmdavs	fp, {r0, r1, ip, sp}
    244c:			; <UNDEFINED> instruction: 0xf04042b3
    2450:			; <UNDEFINED> instruction: 0xf8df8733
    2454:	vtst.8	q11, q9, q8
    2458:	ldrbtmi	r0, [lr], #-1888	; 0xfffff8a0
    245c:	bcs	1d8c2c <__assert_fail@plt+0x1d6cf0>
    2460:	mrshi	pc, SP_fiq	; <UNPREDICTABLE>
    2464:	smullsmi	r2, r3, r2, r3
    2468:			; <UNDEFINED> instruction: 0xf01343db
    246c:	tstle	r6, r1, lsl #10
    2470:	eorseq	pc, r8, r6, lsl #2
    2474:			; <UNDEFINED> instruction: 0xff32f001
    2478:			; <UNDEFINED> instruction: 0xf0402800
    247c:	blls	1a2880 <__assert_fail@plt+0x1a0944>
    2480:			; <UNDEFINED> instruction: 0xf8dfb153
    2484:	vadd.i8	<illegal reg q8.5>, q9, q2
    2488:	ldrbtmi	r0, [r9], #-608	; 0xfffffda0
    248c:	blcs	1586c0 <__assert_fail@plt+0x156784>
    2490:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    2494:	addpl	r2, fp, r6, lsl #6
    2498:	ldmne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    249c:	strbeq	pc, [r4, #-578]!	; 0xfffffdbe	; <UNPREDICTABLE>
    24a0:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    24a4:	blx	3be4c2 <__assert_fail@plt+0x3bc586>
    24a8:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24ac:	ldrbtmi	r9, [r9], #-2825	; 0xfffff4f7
    24b0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    24b4:	stmdacc	r0, {r1, r3, r6, r8, sl, fp, ip, lr}
    24b8:	andcs	fp, r1, r8, lsl pc
    24bc:	addne	pc, r6, #96, 6	; 0x80000001
    24c0:	vrshl.s8	<illegal reg q10.5>, q5, q1
    24c4:	sbcslt	r0, r2, #100	; 0x64
    24c8:	svclt	0x00184393
    24cc:	movtne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    24d0:	stmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24d4:	cfldrspl	mvf4, [r1], {122}	; 0x7a
    24d8:	cmpne	r5, r3, ror #6	; <UNPREDICTABLE>
    24dc:	pkhbteq	r5, sl, r1, lsl #8
    24e0:	mrshi	pc, (UNDEF: 21)	; <UNPREDICTABLE>
    24e4:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    24e8:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
    24ec:	vsub.i8	d2, d0, d7
    24f0:	stmdacs	r4, {r1, r4, r6, r7, pc}
    24f4:	rscshi	pc, r6, r0, lsl #6
    24f8:	stmdacs	r1, {r0, r1, fp, ip, sp}
    24fc:	ldrhi	pc, [r6, -r0, lsl #4]!
    2500:	stccs	12, cr6, [r0, #-372]	; 0xfffffe8c
    2504:	sbchi	pc, r9, #0
    2508:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    250c:	msreq	SPSR_s, #536870916	; 0x20000004
    2510:	cfldrdpl	mvd4, [r3], {122}	; 0x7a
    2514:			; <UNDEFINED> instruction: 0xf100079a
    2518:	ldreq	r8, [lr], -r9, asr #11
    251c:	orrhi	pc, lr, #0, 2
    2520:	ldmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2524:	msreq	SPSR_s, #536870916	; 0x20000004
    2528:	cfldrdpl	mvd4, [r3], {122}	; 0x7a
    252c:			; <UNDEFINED> instruction: 0xf100069d
    2530:			; <UNDEFINED> instruction: 0xf8df8577
    2534:	ldrbtmi	r5, [sp], #-2096	; 0xfffff7d0
    2538:	blcs	5d6ec <__assert_fail@plt+0x5b7b0>
    253c:	ldrbhi	pc, [r9, #-0]	; <UNPREDICTABLE>
    2540:			; <UNDEFINED> instruction: 0xf0402b02
    2544:	vqadd.s8	q12, q9, <illegal reg q3.5>
    2548:			; <UNDEFINED> instruction: 0xf8550754
    254c:			; <UNDEFINED> instruction: 0xf1b88007
    2550:			; <UNDEFINED> instruction: 0xf0000f00
    2554:	strbmi	r8, [r0], -r2, lsl #14
    2558:			; <UNDEFINED> instruction: 0xf7ff2100
    255c:			; <UNDEFINED> instruction: 0x1e04eb5e
    2560:	strbthi	pc, [r1], r0, asr #5	; <UNPREDICTABLE>
    2564:	strtmi	sl, [r1], -ip, lsl #20
    2568:			; <UNDEFINED> instruction: 0xf7ff2003
    256c:			; <UNDEFINED> instruction: 0x4606eb12
    2570:			; <UNDEFINED> instruction: 0xf0402800
    2574:	movwcs	r8, #5843	; 0x16d3
    2578:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    257c:			; <UNDEFINED> instruction: 0x461a9918
    2580:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2584:	stmib	sp, {sl, ip, pc}^
    2588:			; <UNDEFINED> instruction: 0xf7ff8902
    258c:			; <UNDEFINED> instruction: 0xf1b0ea9a
    2590:			; <UNDEFINED> instruction: 0x46803fff
    2594:	ldrthi	pc, [r7], r0	; <UNPREDICTABLE>
    2598:	cmpeq	r8, #536870916	; 0x20000004	; <UNPREDICTABLE>
    259c:			; <UNDEFINED> instruction: 0xf7ff50e8
    25a0:	vqdmulh.s<illegal width 8>	q15, q9, q0
    25a4:			; <UNDEFINED> instruction: 0x4602035c
    25a8:	rscpl	r4, sl, r0, lsr #12
    25ac:	stc	7, cr15, [lr], #1020	; 0x3fc
    25b0:	stccs	12, cr9, [r0], {24}
    25b4:	ldrbhi	pc, [r1], r0, asr #6	; <UNPREDICTABLE>
    25b8:	sbfxvc	pc, pc, #17, #13
    25bc:	rsbeq	pc, r4, #536870916	; 0x20000004
    25c0:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    25c4:	ldrbtmi	r2, [pc], #-768	; 25cc <__assert_fail@plt+0x690>
    25c8:	ldrhi	lr, [r2], #-2509	; 0xfffff633
    25cc:			; <UNDEFINED> instruction: 0xf8c946a2
    25d0:	ldcpl	0, cr3, [sl], #16
    25d4:	ldreq	r9, [r2, ip, lsl #6]
    25d8:	movwcc	lr, #10697	; 0x29c9
    25dc:	movwcc	lr, #18889	; 0x49c9
    25e0:	strhi	pc, [r8], -r0, lsl #2
    25e4:			; <UNDEFINED> instruction: 0x3784f8df
    25e8:	andpl	pc, r1, #29360128	; 0x1c00000
    25ec:			; <UNDEFINED> instruction: 0xa780f8df
    25f0:			; <UNDEFINED> instruction: 0x4611447b
    25f4:			; <UNDEFINED> instruction: 0xf50344fa
    25f8:	andscc	r5, r8, #67108864	; 0x4000000
    25fc:	andls	r3, r4, #36, 6	; 0x90000000
    2600:	andseq	pc, ip, #1073741824	; 0x40000000
    2604:	andls	r9, r5, #402653184	; 0x18000000
    2608:	blcc	5d7fc <__assert_fail@plt+0x5b8c0>
    260c:	vqdmulh.s<illegal width 8>	d2, d0, d1
    2610:	ldmdbls	r2, {r1, r4, r5, r7, sl, pc}
    2614:			; <UNDEFINED> instruction: 0xf0002900
    2618:	bls	4e38d8 <__assert_fail@plt+0x4e199c>
    261c:			; <UNDEFINED> instruction: 0xf0002a00
    2620:	blls	1238d0 <__assert_fail@plt+0x121994>
    2624:	movwcs	r6, #2072	; 0x818
    2628:	movwcc	lr, #51661	; 0xc9cd
    262c:	tstcc	r0, #3358720	; 0x334000
    2630:	mvnscc	pc, #79	; 0x4f
    2634:	movwcc	lr, #59853	; 0xe9cd
    2638:	blls	16eae0 <__assert_fail@plt+0x16cba4>
    263c:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip}
    2640:	vqsub.s8	d4, d16, d13
    2644:	strcs	r8, [r0, #-1339]	; 0xfffffac5
    2648:	addsmi	r4, r3, #45088768	; 0x2b00000
    264c:	ldrhi	pc, [r3], #128	; 0x80
    2650:	mrrcne	8, 12, r1, r8, cr14
    2654:	svclt	0x00082d00
    2658:	addsmi	r4, r0, #55574528	; 0x3500000
    265c:	ldrhi	pc, [sp], #0
    2660:	stmdacs	sl, {r3, r6, r7, r9, sl, ip, lr}
    2664:	ldrhi	pc, [pc], #0	; 266c <__assert_fail@plt+0x730>
    2668:			; <UNDEFINED> instruction: 0xb12d2600
    266c:	muleq	r0, r5, r9
    2670:			; <UNDEFINED> instruction: 0xf0402800
    2674:			; <UNDEFINED> instruction: 0x460583f7
    2678:	strb	r3, [r6, r1, lsl #6]!
    267c:	blls	196e58 <__assert_fail@plt+0x194f1c>
    2680:			; <UNDEFINED> instruction: 0xf43f2b00
    2684:			; <UNDEFINED> instruction: 0xf8dfaf09
    2688:	vmax.s8	<illegal reg q9.5>, q9, q14
    268c:	tstcs	r3, r0, ror #4
    2690:	addspl	r4, r9, fp, ror r4
    2694:	stmdacs	r8, {r8, r9, sl, sp, lr, pc}
    2698:	strbthi	pc, [r8], -r0, asr #32	; <UNPREDICTABLE>
    269c:	tstcs	r0, r5, lsl #20
    26a0:	bl	17406a4 <__assert_fail@plt+0x173e768>
    26a4:			; <UNDEFINED> instruction: 0xf0402800
    26a8:	andcs	r8, r0, r2, ror r6
    26ac:			; <UNDEFINED> instruction: 0x26c8f8df
    26b0:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    26b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    26b8:	blls	c5c728 <__assert_fail@plt+0xc5a7ec>
    26bc:			; <UNDEFINED> instruction: 0xf040405a
    26c0:	eorslt	r8, r3, r4, ror #12
    26c4:	svchi	0x00f0e8bd
    26c8:	tstle	r8, r7, lsl #22
    26cc:	ssatne	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    26d0:	andcs	r2, r0, r5, lsl #4
    26d4:			; <UNDEFINED> instruction: 0xf7ff4479
    26d8:			; <UNDEFINED> instruction: 0xf7ffea0c
    26dc:			; <UNDEFINED> instruction: 0xe6dbeb1c
    26e0:	str	r2, [r3, #-1]!
    26e4:	ldrmi	r2, [r1], -r0, lsl #4
    26e8:	bl	e406ec <__assert_fail@plt+0xe3e7b0>
    26ec:			; <UNDEFINED> instruction: 0xf002e7da
    26f0:	ldrbt	pc, [r7], pc, asr #19	; <UNPREDICTABLE>
    26f4:			; <UNDEFINED> instruction: 0xf0002b00
    26f8:			; <UNDEFINED> instruction: 0xf7ff8204
    26fc:	blcs	7d70c <__assert_fail@plt+0x7b7d0>
    2700:	movwcs	sp, #8641	; 0x21c1
    2704:	strb	r5, [r7], fp, lsl #1
    2708:	str	r2, [pc, #-3]	; 270d <__assert_fail@plt+0x7d1>
    270c:			; <UNDEFINED> instruction: 0x1670f8df
    2710:			; <UNDEFINED> instruction: 0xf8df2205
    2714:	andcs	r3, r0, r4, lsl r6
    2718:			; <UNDEFINED> instruction: 0xf85b4479
    271c:	ldmdavs	ip, {r0, r1, ip, sp}
    2720:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2724:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2728:			; <UNDEFINED> instruction: 0xf85b2101
    272c:	ldmdavs	fp, {r0, r1, ip, sp}
    2730:	strtmi	r4, [r0], -r2, lsl #12
    2734:	bl	14c0738 <__assert_fail@plt+0x14be7fc>
    2738:			; <UNDEFINED> instruction: 0xf7ff2001
    273c:			; <UNDEFINED> instruction: 0xf8dfeac8
    2740:	andcs	r3, r5, #68, 12	; 0x4400000
    2744:			; <UNDEFINED> instruction: 0x1640f8df
    2748:	strmi	r2, [r6], -r0
    274c:			; <UNDEFINED> instruction: 0x563cf8df
    2750:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2754:			; <UNDEFINED> instruction: 0xf8df4479
    2758:	ldrbtmi	r7, [sp], #-1592	; 0xfffff9c8
    275c:			; <UNDEFINED> instruction: 0xf7ff681c
    2760:	ldrbtmi	lr, [pc], #-2504	; 2768 <__assert_fail@plt+0x82c>
    2764:			; <UNDEFINED> instruction: 0xf7ff4621
    2768:			; <UNDEFINED> instruction: 0xf8dfebc0
    276c:	andcs	r1, r5, #40, 12	; 0x2800000
    2770:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2774:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2778:	strcc	pc, [r4, #2271]	; 0x8df
    277c:			; <UNDEFINED> instruction: 0xf85b2101
    2780:	ldmdavs	fp, {r0, r1, ip, sp}
    2784:	strtmi	r4, [r0], -r2, lsl #12
    2788:	bl	a4078c <__assert_fail@plt+0xa3e850>
    278c:	andcs	r4, sl, r1, lsr #12
    2790:	bl	1b40794 <__assert_fail@plt+0x1b3e858>
    2794:			; <UNDEFINED> instruction: 0x1600f8df
    2798:	ldrtmi	r2, [r0], -r5, lsl #4
    279c:			; <UNDEFINED> instruction: 0xf7ff4479
    27a0:	strtmi	lr, [r1], -r8, lsr #19
    27a4:	bl	fe8407a8 <__assert_fail@plt+0xfe83e86c>
    27a8:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    27ac:	ldrtmi	r2, [r0], -r5, lsl #4
    27b0:			; <UNDEFINED> instruction: 0xf7ff4479
    27b4:			; <UNDEFINED> instruction: 0x4621e99e
    27b8:	bl	fe5c07bc <__assert_fail@plt+0xfe5be880>
    27bc:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    27c0:	ldrtmi	r2, [r0], -r5, lsl #4
    27c4:			; <UNDEFINED> instruction: 0xf7ff4479
    27c8:			; <UNDEFINED> instruction: 0x4621e994
    27cc:	bl	fe3407d0 <__assert_fail@plt+0xfe33e894>
    27d0:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    27d4:	ldrtmi	r2, [r0], -r5, lsl #4
    27d8:			; <UNDEFINED> instruction: 0xf7ff4479
    27dc:	strtmi	lr, [r1], -sl, lsl #19
    27e0:	bl	fe0c07e4 <__assert_fail@plt+0xfe0be8a8>
    27e4:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    27e8:	ldrtmi	r2, [r0], -r5, lsl #4
    27ec:			; <UNDEFINED> instruction: 0xf7ff4479
    27f0:	strtmi	lr, [r1], -r0, lsl #19
    27f4:	bl	1e407f8 <__assert_fail@plt+0x1e3e8bc>
    27f8:	ldrne	pc, [r0, #2271]!	; 0x8df
    27fc:	ldrtmi	r2, [r0], -r5, lsl #4
    2800:			; <UNDEFINED> instruction: 0xf7ff4479
    2804:			; <UNDEFINED> instruction: 0x4621e976
    2808:	bl	1bc080c <__assert_fail@plt+0x1bbe8d0>
    280c:	strne	pc, [r0, #2271]!	; 0x8df
    2810:	ldrtmi	r2, [r0], -r5, lsl #4
    2814:			; <UNDEFINED> instruction: 0xf7ff4479
    2818:	strtmi	lr, [r1], -ip, ror #18
    281c:	bl	1940820 <__assert_fail@plt+0x193e8e4>
    2820:	ldrne	pc, [r0, #2271]	; 0x8df
    2824:	ldrtmi	r2, [r0], -r5, lsl #4
    2828:			; <UNDEFINED> instruction: 0xf7ff4479
    282c:	strtmi	lr, [r1], -r2, ror #18
    2830:	bl	16c0834 <__assert_fail@plt+0x16be8f8>
    2834:	strne	pc, [r0, #2271]	; 0x8df
    2838:	ldrtmi	r2, [r0], -r5, lsl #4
    283c:			; <UNDEFINED> instruction: 0xf7ff4479
    2840:			; <UNDEFINED> instruction: 0x4621e958
    2844:	bl	1440848 <__assert_fail@plt+0x143e90c>
    2848:	ldrbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    284c:	ldrtmi	r2, [r0], -r5, lsl #4
    2850:			; <UNDEFINED> instruction: 0xf7ff4479
    2854:	strtmi	lr, [r1], -lr, asr #18
    2858:	bl	11c085c <__assert_fail@plt+0x11be920>
    285c:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2860:	ldrtmi	r2, [r0], -r5, lsl #4
    2864:			; <UNDEFINED> instruction: 0xf7ff4479
    2868:	strtmi	lr, [r1], -r4, asr #18
    286c:	bl	f40870 <__assert_fail@plt+0xf3e934>
    2870:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2874:	ldrtmi	r2, [r0], -r5, lsl #4
    2878:			; <UNDEFINED> instruction: 0xf7ff4479
    287c:			; <UNDEFINED> instruction: 0xf8dfe93a
    2880:	tstcs	r1, r8, asr #10
    2884:			; <UNDEFINED> instruction: 0x4603447a
    2888:			; <UNDEFINED> instruction: 0xf7ff4620
    288c:			; <UNDEFINED> instruction: 0xf8dfeaa8
    2890:	andcs	r1, r5, #60, 10	; 0xf000000
    2894:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2898:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    289c:			; <UNDEFINED> instruction: 0xf7ff4621
    28a0:			; <UNDEFINED> instruction: 0xf8dfeb24
    28a4:	andcs	r1, r5, #44, 10	; 0xb000000
    28a8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    28ac:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28b0:			; <UNDEFINED> instruction: 0xf7ff4621
    28b4:			; <UNDEFINED> instruction: 0xf8dfeb1a
    28b8:	andcs	r1, r5, #28, 10	; 0x7000000
    28bc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    28c0:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28c4:			; <UNDEFINED> instruction: 0xf7ff4621
    28c8:			; <UNDEFINED> instruction: 0xf8dfeb10
    28cc:	andcs	r1, r5, #12, 10	; 0x3000000
    28d0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    28d4:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28d8:			; <UNDEFINED> instruction: 0xf7ff4621
    28dc:			; <UNDEFINED> instruction: 0xf8dfeb06
    28e0:	andcs	r1, r5, #252, 8	; 0xfc000000
    28e4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    28e8:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28ec:			; <UNDEFINED> instruction: 0xf7ff4621
    28f0:			; <UNDEFINED> instruction: 0xf8dfeafc
    28f4:	andcs	r1, r5, #236, 8	; 0xec000000
    28f8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    28fc:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2900:			; <UNDEFINED> instruction: 0xf7ff4621
    2904:			; <UNDEFINED> instruction: 0xf8dfeaf2
    2908:	andcs	r1, r5, #220, 8	; 0xdc000000
    290c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2910:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2914:			; <UNDEFINED> instruction: 0xf7ff4621
    2918:			; <UNDEFINED> instruction: 0xf8dfeae8
    291c:	andcs	r1, r5, #204, 8	; 0xcc000000
    2920:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2924:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2928:			; <UNDEFINED> instruction: 0xf7ff4621
    292c:			; <UNDEFINED> instruction: 0xf8dfeade
    2930:	andcs	r1, r5, #188, 8	; 0xbc000000
    2934:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2938:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    293c:			; <UNDEFINED> instruction: 0xf7ff4621
    2940:			; <UNDEFINED> instruction: 0xf8dfead4
    2944:	andcs	r1, r5, #172, 8	; 0xac000000
    2948:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    294c:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2950:			; <UNDEFINED> instruction: 0xf7ff4621
    2954:			; <UNDEFINED> instruction: 0xf8dfeaca
    2958:	andcs	r1, r5, #156, 8	; 0x9c000000
    295c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2960:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2964:			; <UNDEFINED> instruction: 0xf7ff4621
    2968:			; <UNDEFINED> instruction: 0xf8dfeac0
    296c:	andcs	r1, r5, #140, 8	; 0x8c000000
    2970:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2974:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2978:			; <UNDEFINED> instruction: 0xf7ff4621
    297c:			; <UNDEFINED> instruction: 0xf8dfeab6
    2980:	andcs	r1, r5, #124, 8	; 0x7c000000
    2984:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2988:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    298c:			; <UNDEFINED> instruction: 0xf7ff4621
    2990:			; <UNDEFINED> instruction: 0xf8dfeaac
    2994:	andcs	r1, r5, #108, 8	; 0x6c000000
    2998:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    299c:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29a0:			; <UNDEFINED> instruction: 0xf7ff4621
    29a4:			; <UNDEFINED> instruction: 0xf8dfeaa2
    29a8:	andcs	r1, r5, #92, 8	; 0x5c000000
    29ac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    29b0:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29b4:			; <UNDEFINED> instruction: 0xf7ff4621
    29b8:			; <UNDEFINED> instruction: 0x4621ea98
    29bc:			; <UNDEFINED> instruction: 0xf7ff200a
    29c0:			; <UNDEFINED> instruction: 0xf8dfea56
    29c4:	andcs	r1, r5, #68, 8	; 0x44000000
    29c8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    29cc:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29d0:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    29d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    29d8:	ldrtmi	r4, [r0], -r3, lsl #12
    29dc:			; <UNDEFINED> instruction: 0xf7ff9304
    29e0:			; <UNDEFINED> instruction: 0xf8dfe888
    29e4:			; <UNDEFINED> instruction: 0xf8df142c
    29e8:	ldrbtmi	r2, [r9], #-1068	; 0xfffffbd4
    29ec:			; <UNDEFINED> instruction: 0xf8df9100
    29f0:	ldrbtmi	r1, [sl], #-1064	; 0xfffffbd8
    29f4:	ldrbtmi	r9, [r9], #-2820	; 0xfffff4fc
    29f8:	andcs	r9, r1, r1
    29fc:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a00:	ldrne	pc, [r8], #-2271	; 0xfffff721
    2a04:	ldrtmi	r2, [r0], -r5, lsl #4
    2a08:			; <UNDEFINED> instruction: 0xf7ff4479
    2a0c:			; <UNDEFINED> instruction: 0x4621e872
    2a10:	b	1ac0a14 <__assert_fail@plt+0x1abead8>
    2a14:	andcs	r6, r5, #2818048	; 0x2b0000
    2a18:	andcs	r6, r0, r9, ror #16
    2a1c:	strcc	r3, [r8, #-1537]	; 0xfffff9ff
    2a20:			; <UNDEFINED> instruction: 0xf7ff9304
    2a24:	blls	13cbc4 <__assert_fail@plt+0x13ac88>
    2a28:	tstcs	r1, sl, lsr r6
    2a2c:	strtmi	r9, [r0], -r0
    2a30:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a34:	mvnle	r2, r8, lsl #28
    2a38:	andcs	r4, r5, #4079616	; 0x3e4000
    2a3c:	ldclmi	0, cr2, [r9]
    2a40:			; <UNDEFINED> instruction: 0x26004479
    2a44:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a48:			; <UNDEFINED> instruction: 0xf7ff4621
    2a4c:	ldrbtmi	lr, [sp], #-2638	; 0xfffff5b2
    2a50:	stmdavs	fp!, {r5, r6, r8, sl, ip, sp}
    2a54:	stmdavs	r9!, {r0, r2, r9, sp}^
    2a58:	strcc	r2, [r1], -r0
    2a5c:	movwls	r3, #17672	; 0x4508
    2a60:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a64:	ldrtmi	r9, [sl], -r4, lsl #22
    2a68:	andls	r2, r0, r1, lsl #2
    2a6c:			; <UNDEFINED> instruction: 0xf7ff4620
    2a70:			; <UNDEFINED> instruction: 0x2e08e9b6
    2a74:	stmibmi	ip!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    2a78:	andcs	r2, r0, r5, lsl #4
    2a7c:			; <UNDEFINED> instruction: 0xf7ff4479
    2a80:	bmi	ffabcb68 <__assert_fail@plt+0xffabac2c>
    2a84:			; <UNDEFINED> instruction: 0x4601447a
    2a88:			; <UNDEFINED> instruction: 0xf7ff2001
    2a8c:	mulcs	r0, ip, r9
    2a90:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a94:			; <UNDEFINED> instruction: 0xf7ff2004
    2a98:	vqdmulh.s<illegal width 8>	<illegal reg q13.5>, q1, <illegal reg q4.5>
    2a9c:	lfmpl	f0, 4, [fp], {100}	; 0x64
    2aa0:			; <UNDEFINED> instruction: 0xf10007db
    2aa4:	vst2.32	{d24-d27}, [pc :64], r9
    2aa8:	stmiami	r1!, {r8, sl, sp, lr}^
    2aac:	cdpmi	6, 14, cr4, cr1, cr9, {1}
    2ab0:			; <UNDEFINED> instruction: 0xf7ff4478
    2ab4:	ldrbtmi	lr, [lr], #-2370	; 0xfffff6be
    2ab8:	ldrbtvs	r2, [r0], #2048	; 0x800
    2abc:	teqhi	ip, #192, 4	; <UNPREDICTABLE>
    2ac0:	andcs	r2, r0, #201326592	; 0xc000000
    2ac4:	movwcs	r9, #768	; 0x300
    2ac8:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2acc:			; <UNDEFINED> instruction: 0xff24f000
    2ad0:	ldrvs	r2, [r0, #-2048]!	; 0xfffff800
    2ad4:	msrhi	CPSR_fx, #192, 4
    2ad8:	msreq	SPSR_s, #536870916	; 0x20000004
    2adc:			; <UNDEFINED> instruction: 0x079f5cf3
    2ae0:	cfldr32ge	mvfx15, [fp, #-508]	; 0xfffffe04
    2ae4:	bcs	1dcb4 <__assert_fail@plt+0x1bd78>
    2ae8:	rschi	pc, r0, #64	; 0x40
    2aec:			; <UNDEFINED> instruction: 0xf57f061b
    2af0:	bmi	ff46df54 <__assert_fail@plt+0xff46c018>
    2af4:	msreq	SPSR_s, #536870916	; 0x20000004
    2af8:	cfldrdpl	mvd4, [r3], {122}	; 0x7a
    2afc:			; <UNDEFINED> instruction: 0xf1000698
    2b00:	blmi	ff3a3544 <__assert_fail@plt+0xff3a1608>
    2b04:	cfldrdvs	mvd4, [sl], {123}	; 0x7b
    2b08:	svclt	0x00b82a00
    2b0c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2b10:	movwhi	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
    2b14:	msrhi	CPSR_f, #14614528	; 0xdf0000
    2b18:	msrls	CPSR_f, #14614528	; 0xdf0000
    2b1c:	ldrbtmi	r4, [r8], #4042	; 0xfca
    2b20:	ldrbtmi	r4, [r9], #3786	; 0xeca
    2b24:	stmdapl	r1, {r3, r8, sl, ip, sp, lr, pc}
    2b28:	stmdbpl	r1, {r0, r3, r8, sl, ip, sp, lr, pc}
    2b2c:			; <UNDEFINED> instruction: 0xf1086d18
    2b30:			; <UNDEFINED> instruction: 0xf1090824
    2b34:	ldrbtmi	r0, [pc], #-2336	; 2b3c <__assert_fail@plt+0xc00>
    2b38:			; <UNDEFINED> instruction: 0xf8cd447e
    2b3c:	stmdacs	r0, {r4, ip, sp, pc}
    2b40:	eorshi	pc, r8, #64, 6
    2b44:	ldrbeq	pc, [r4], #-263	; 0xfffffef9	; <UNPREDICTABLE>
    2b48:	strpl	r2, [r3, #-768]	; 0xfffffd00
    2b4c:			; <UNDEFINED> instruction: 0x2054f997
    2b50:	rsbsle	r2, r0, r0, lsl #20
    2b54:			; <UNDEFINED> instruction: 0xf04f3801
    2b58:	stmdbne	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    2b5c:	adcmi	r9, r5, #12, 6	; 0x30000000
    2b60:	tstls	r0, #872415232	; 0x34000000
    2b64:	stmib	sp, {r0, r4, r8, r9, ip, pc}^
    2b68:	ldmdble	r6!, {r1, r2, r3, r9, sp}^
    2b6c:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b70:	stmdavs	r1, {r0, r1, r5, r9, sl, lr}
    2b74:	addsmi	lr, sp, #2
    2b78:	rsble	r4, lr, ip, lsl r6
    2b7c:			; <UNDEFINED> instruction: 0xf913461c
    2b80:			; <UNDEFINED> instruction: 0xf8312b01
    2b84:	ldreq	r2, [r0], #18
    2b88:	blmi	fec77f64 <__assert_fail@plt+0xfec76028>
    2b8c:			; <UNDEFINED> instruction: 0xf503447b
    2b90:			; <UNDEFINED> instruction: 0x33245301
    2b94:			; <UNDEFINED> instruction: 0xf013781b
    2b98:	cmnle	r3, lr, asr pc
    2b9c:	adcsge	pc, r4, #14614528	; 0xdf0000
    2ba0:	strd	r4, [r3], -sl
    2ba4:			; <UNDEFINED> instruction: 0xf7ff4650
    2ba8:	stmdblt	r8!, {r1, r3, r5, r7, fp, sp, lr, pc}
    2bac:	ldmdble	pc, {r0, r2, r5, r7, r9, lr}^	; <UNPREDICTABLE>
    2bb0:	blne	81008 <__assert_fail@plt+0x7f0cc>
    2bb4:	mvnsle	r2, r0, lsl #18
    2bb8:	mulcc	r0, r4, r9
    2bbc:			; <UNDEFINED> instruction: 0xf914b1c3
    2bc0:	blcs	ed1bcc <__assert_fail@plt+0xecfc90>
    2bc4:			; <UNDEFINED> instruction: 0xf8dfd014
    2bc8:	ldrbtmi	sl, [sl], #656	; 0x290
    2bcc:			; <UNDEFINED> instruction: 0xf914e00a
    2bd0:	stmdbcs	r0, {r0, r8, r9, fp, ip}
    2bd4:	orrhi	pc, r2, r0
    2bd8:			; <UNDEFINED> instruction: 0xf7ff4650
    2bdc:	stmdacs	r0, {r4, r7, fp, sp, lr, pc}
    2be0:	cmnhi	ip, r0, asr #32	; <UNPREDICTABLE>
    2be4:	ldmle	r2!, {r0, r2, r5, r7, r9, lr}^
    2be8:			; <UNDEFINED> instruction: 0xf0402c00
    2bec:	strcs	r8, [r0], #-375	; 0xfffffe89
    2bf0:	strls	r4, [ip], #-1698	; 0xfffff95e
    2bf4:			; <UNDEFINED> instruction: 0xf91ae006
    2bf8:	cmplt	r1, r1, lsl #22
    2bfc:			; <UNDEFINED> instruction: 0xf7ff4630
    2c00:	stmdblt	r0!, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    2c04:	ldmle	r6!, {r0, r2, r4, r6, r8, sl, lr}^
    2c08:	svceq	0x0000f1ba
    2c0c:			; <UNDEFINED> instruction: 0xf99ad013
    2c10:	tstlt	fp, r0
    2c14:	svclt	0x00182b0a
    2c18:	bcc	fffff048 <__assert_fail@plt+0xffffd10c>
    2c1c:	andeq	lr, r4, #174080	; 0x2a800
    2c20:	andcc	r4, r1, #34603008	; 0x2100000
    2c24:			; <UNDEFINED> instruction: 0xf0014620
    2c28:	strmi	pc, [r3], -r1, ror #24
    2c2c:	blcc	6cc64 <__assert_fail@plt+0x6ad28>
    2c30:			; <UNDEFINED> instruction: 0xf000930d
    2c34:			; <UNDEFINED> instruction: 0xf000fe89
    2c38:	str	pc, [r0, pc, ror #28]
    2c3c:	ldrbtmi	r4, [fp], #-2951	; 0xfffff479
    2c40:	blcs	1ddb4 <__assert_fail@plt+0x1be78>
    2c44:	svcge	0x0055f43f
    2c48:	vqdmulh.s<illegal width 8>	d20, d18, d5
    2c4c:	ldrbtmi	r0, [fp], #-612	; 0xfffffd9c
    2c50:	vqrdmlsh.s32	d21, d31, d9
    2c54:	ldrpl	r1, [r9], #455	; 0x1c7
    2c58:			; <UNDEFINED> instruction: 0xf898e462
    2c5c:			; <UNDEFINED> instruction: 0xf0133000
    2c60:	adcle	r0, r9, lr, asr pc
    2c64:	bge	3944ec <__assert_fail@plt+0x3925b0>
    2c68:			; <UNDEFINED> instruction: 0xf000a90f
    2c6c:			; <UNDEFINED> instruction: 0x4604fc59
    2c70:	adcsle	r2, ip, r0, lsl #24
    2c74:	svclt	0x0000e7a0
    2c78:	muleq	r1, r0, lr
    2c7c:	andeq	r0, r0, r4, ror #3
    2c80:	andeq	r6, r0, r8, asr #7
    2c84:	andeq	r7, r0, ip, asr #21
    2c88:	andeq	r9, r1, r6, asr r0
    2c8c:	muleq	r0, lr, r3
    2c90:			; <UNDEFINED> instruction: 0x000187ba
    2c94:	andeq	r2, r0, sp, asr r2
    2c98:	andeq	r6, r0, r6, asr #25
    2c9c:	andeq	r9, r1, ip, lsr r0
    2ca0:	andeq	r8, r1, sl, lsl lr
    2ca4:	andeq	r7, r0, r4, lsl #3
    2ca8:	andeq	r0, r0, r8, lsl #4
    2cac:	andeq	r6, r0, r2, ror #5
    2cb0:	ldrdeq	r6, [r0], -r8
    2cb4:	andeq	r6, r0, lr, asr #5
    2cb8:	andeq	r6, r0, r4, asr #5
    2cbc:			; <UNDEFINED> instruction: 0x000062ba
    2cc0:	andeq	r8, r1, r2, asr #29
    2cc4:	andeq	r8, r1, r6, lsr #29
    2cc8:	andeq	r8, r1, r2, ror lr
    2ccc:	andeq	r6, r0, ip, ror #3
    2cd0:	andeq	r8, r1, r8, lsr lr
    2cd4:	andeq	r8, r1, lr, lsr #28
    2cd8:	andeq	r8, r1, r6, lsl lr
    2cdc:	strdeq	r8, [r1], -r6
    2ce0:	ldrdeq	r8, [r1], -ip
    2ce4:	andeq	r1, r0, r9, ror #8
    2ce8:	andeq	r8, r1, ip, lsr #27
    2cec:	andeq	r8, r1, r8, lsl #27
    2cf0:	andeq	r1, r0, r1, lsr #6
    2cf4:	andeq	r8, r1, r6, asr sp
    2cf8:	andeq	r8, r1, r6, asr #26
    2cfc:	andeq	r6, r0, r0, lsl #19
    2d00:	andeq	r0, r0, r0, lsl #4
    2d04:	andeq	r6, r0, sl, ror r9
    2d08:	andeq	r8, r1, lr, lsl #26
    2d0c:	strdeq	r8, [r1], -lr
    2d10:	andeq	r6, r0, ip, asr r0
    2d14:	andeq	r8, r1, r4, asr #25
    2d18:	andeq	r8, r1, r0, lsr #25
    2d1c:	andeq	r8, r1, ip, lsl #25
    2d20:	andeq	r8, r1, r0, lsl #25
    2d24:	andeq	r8, r1, r4, ror ip
    2d28:	andeq	r0, r0, ip, ror #3
    2d2c:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    2d30:	andeq	r8, r1, sl, lsr #7
    2d34:	andeq	r6, r0, sl, asr #20
    2d38:	andeq	r5, r0, r2, asr #30
    2d3c:	andeq	r8, r1, lr, asr #23
    2d40:	andeq	r0, r0, r8, ror #3
    2d44:	andeq	r8, r1, sl, lsr #23
    2d48:	andeq	r8, r1, sl, ror fp
    2d4c:	andeq	r6, r0, r2, ror #16
    2d50:	andeq	r8, r1, r6, asr fp
    2d54:	andeq	r8, r1, r0, lsr fp
    2d58:	andeq	r8, r1, ip, lsl fp
    2d5c:	strdeq	r8, [r1], -r4
    2d60:	ldrdeq	r8, [r1], -ip
    2d64:	andeq	r8, r1, lr, asr #21
    2d68:	andeq	r8, r1, lr, lsr sl
    2d6c:	andeq	r8, r1, r4, lsl sl
    2d70:	andeq	r6, r0, r0, ror #15
    2d74:	andeq	r8, r1, r4, ror r9
    2d78:	andeq	r8, r1, r8, lsr r7
    2d7c:	andeq	r6, r0, ip, ror #11
    2d80:	andeq	r6, r0, r0, asr r5
    2d84:	strdeq	r0, [r0], -r8
    2d88:	andeq	r5, r0, r0, lsr #25
    2d8c:	andeq	r8, r1, r2, lsl r0
    2d90:	andeq	r6, r0, lr, lsl #9
    2d94:	andeq	r5, r0, lr, lsl #25
    2d98:	andeq	r5, r0, r4, ror ip
    2d9c:	andeq	r5, r0, ip, lsl #25
    2da0:	andeq	r5, r0, r4, lsl #25
    2da4:	andeq	r5, r0, ip, lsr #25
    2da8:	ldrdeq	r5, [r0], -r4
    2dac:	andeq	r5, r0, r4, lsl #26
    2db0:	andeq	r5, r0, r4, lsr sp
    2db4:	andeq	r5, r0, ip, ror #26
    2db8:	muleq	r0, ip, sp
    2dbc:			; <UNDEFINED> instruction: 0x00005dbc
    2dc0:	andeq	r5, r0, r0, ror #27
    2dc4:	andeq	r5, r0, r4, lsl lr
    2dc8:	andeq	r5, r0, r8, lsr #28
    2dcc:	andeq	r5, r0, sl, lsr lr
    2dd0:	andeq	r5, r0, r6, ror #28
    2dd4:	muleq	r0, sl, lr
    2dd8:	andeq	r5, r0, r6, asr #29
    2ddc:	andeq	r5, r0, lr, lsl #30
    2de0:	andeq	r5, r0, r6, lsr pc
    2de4:	andeq	r5, r0, lr, ror #30
    2de8:	andeq	r5, r0, r6, lsr #31
    2dec:	andeq	r5, r0, lr, asr #31
    2df0:	andeq	r5, r0, lr, ror #31
    2df4:	andeq	r6, r0, r6, lsr #32
    2df8:	andeq	r6, r0, sl, asr r0
    2dfc:	muleq	r0, r6, r0
    2e00:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    2e04:	andeq	r6, r0, sl, lsl #2
    2e08:			; <UNDEFINED> instruction: 0x000061b6
    2e0c:			; <UNDEFINED> instruction: 0x000061be
    2e10:	ldrdeq	r6, [r0], -sl
    2e14:			; <UNDEFINED> instruction: 0x000061b2
    2e18:			; <UNDEFINED> instruction: 0x000061ba
    2e1c:	andeq	r6, r0, ip, asr #3
    2e20:			; <UNDEFINED> instruction: 0x000061bc
    2e24:	andeq	r7, r1, lr, lsl sp
    2e28:	andeq	r6, r0, r8, lsr #3
    2e2c:			; <UNDEFINED> instruction: 0x000061bc
    2e30:	andeq	r6, r0, ip, asr r2
    2e34:	andeq	r8, r1, lr, asr #10
    2e38:	andeq	r8, r1, ip, lsl #10
    2e3c:	andeq	r8, r1, r0, lsl #10
    2e40:	andeq	r8, r1, r6, ror #9
    2e44:	andeq	r8, r1, r2, ror #9
    2e48:	andeq	r8, r1, lr, asr #9
    2e4c:	andeq	r6, r0, ip, ror #29
    2e50:	andeq	r8, r1, r8, ror r4
    2e54:	andeq	r6, r0, r8, lsr #4
    2e58:	andeq	r6, r0, r2, lsl #4
    2e5c:	andeq	r8, r1, r6, asr #7
    2e60:			; <UNDEFINED> instruction: 0x000183b6
    2e64:			; <UNDEFINED> instruction: 0xf43f2e00
    2e68:	adcsmi	sl, r5, #1792	; 0x700
    2e6c:	cfstrsge	mvf15, [r4], {191}	; 0xbf
    2e70:			; <UNDEFINED> instruction: 0xf000283c
    2e74:			; <UNDEFINED> instruction: 0xf9958107
    2e78:	blcs	16cee80 <__assert_fail@plt+0x16ccf44>
    2e7c:	sbcshi	pc, r4, r0
    2e80:	blne	1d682b8 <__assert_fail@plt+0x1d6637c>
    2e84:			; <UNDEFINED> instruction: 0xf996950d
    2e88:	blcs	28ee90 <__assert_fail@plt+0x28cf54>
    2e8c:			; <UNDEFINED> instruction: 0xf916d006
    2e90:	blcs	291e9c <__assert_fail@plt+0x28ff60>
    2e94:			; <UNDEFINED> instruction: 0xf105bf04
    2e98:	strls	r3, [sp, #-1535]	; 0xfffffa01
    2e9c:	tstcs	r2, #3620864	; 0x374000
    2ea0:	bne	fe6c9970 <__assert_fail@plt+0xfe6c7a34>
    2ea4:	blcs	27af8 <__assert_fail@plt+0x25bbc>
    2ea8:			; <UNDEFINED> instruction: 0x3601d07b
    2eac:	stmib	sp, {r0, r8, r9, fp, ip, sp}^
    2eb0:			; <UNDEFINED> instruction: 0x46486312
    2eb4:	stc2l	0, cr15, [r8, #-0]
    2eb8:	bllt	fe9c0ebc <__assert_fail@plt+0xfe9bef80>
    2ebc:	msreq	CPSR_c, #160, 2	; 0x28
    2ec0:			; <UNDEFINED> instruction: 0xf63f2b5d
    2ec4:			; <UNDEFINED> instruction: 0xf8dfaaa6
    2ec8:			; <UNDEFINED> instruction: 0x460324d8
    2ecc:			; <UNDEFINED> instruction: 0xf8d82101
    2ed0:	ldrbtmi	r0, [sl], #-0
    2ed4:	svc	0x0082f7fe
    2ed8:	blt	fe700edc <__assert_fail@plt+0xfe6fefa0>
    2edc:	mulcc	r0, r4, r9
    2ee0:			; <UNDEFINED> instruction: 0xf43f2b00
    2ee4:			; <UNDEFINED> instruction: 0xf914ae85
    2ee8:	blcs	ed1ef4 <__assert_fail@plt+0xecffb8>
    2eec:	mcrge	4, 4, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    2ef0:	ldrdcc	pc, [r0], -r9
    2ef4:			; <UNDEFINED> instruction: 0xf0402b00
    2ef8:			; <UNDEFINED> instruction: 0xf8df8125
    2efc:	ldrbtmi	sl, [sl], #1192	; 0x4a8
    2f00:			; <UNDEFINED> instruction: 0xf914e006
    2f04:	cmplt	r1, r1, lsl #22
    2f08:			; <UNDEFINED> instruction: 0xf7fe4650
    2f0c:	stmdblt	r0!, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2f10:	ldmle	r6!, {r0, r2, r5, r7, r9, lr}^
    2f14:			; <UNDEFINED> instruction: 0xf43f2c00
    2f18:			; <UNDEFINED> instruction: 0xf994ae6a
    2f1c:	blcs	ef24 <__assert_fail@plt+0xcfe8>
    2f20:	mcrge	4, 3, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    2f24:			; <UNDEFINED> instruction: 0x3c01f914
    2f28:			; <UNDEFINED> instruction: 0xf43f2b3b
    2f2c:			; <UNDEFINED> instruction: 0xf8dfae61
    2f30:	ldrbtmi	sl, [sl], #1144	; 0x478
    2f34:			; <UNDEFINED> instruction: 0xf914e00a
    2f38:	stmdbcs	r0, {r0, r8, r9, fp, ip}
    2f3c:	mrcge	4, 2, APSR_nzcv, cr8, cr15, {1}
    2f40:			; <UNDEFINED> instruction: 0xf7fe4650
    2f44:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2f48:	mrcge	4, 2, APSR_nzcv, cr2, cr15, {3}
    2f4c:	ldmle	r2!, {r0, r2, r5, r7, r9, lr}^
    2f50:			; <UNDEFINED> instruction: 0xf85be64e
    2f54:	strtmi	r7, [r1], -r3
    2f58:	ldmdavs	fp!, {r6, r9, sl, lr}
    2f5c:	ldc2	0, cr15, [r4], #-0
    2f60:	movweq	lr, #19208	; 0x4b08
    2f64:			; <UNDEFINED> instruction: 0xbc01f913
    2f68:	svceq	0x000af1bb
    2f6c:	ldmdavs	r9!, {r0, r1, ip, lr, pc}
    2f70:			; <UNDEFINED> instruction: 0xf7fe200a
    2f74:			; <UNDEFINED> instruction: 0xf8dfef8e
    2f78:	vqshl.s8	d18, d20, d2
    2f7c:	ldrbtmi	r0, [sl], #-856	; 0xfffffca8
    2f80:	teqlt	fp, #13828096	; 0xd30000
    2f84:	strtcc	pc, [r8], #-2271	; 0xfffff721
    2f88:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    2f8c:			; <UNDEFINED> instruction: 0xf6ff2800
    2f90:			; <UNDEFINED> instruction: 0xf7feab8c
    2f94:			; <UNDEFINED> instruction: 0xf7ffefbc
    2f98:	strcc	fp, [r1], -r8, lsl #23
    2f9c:			; <UNDEFINED> instruction: 0xf7ff4613
    2fa0:	tstls	r2, #100, 22	; 0x19000
    2fa4:			; <UNDEFINED> instruction: 0xf996e785
    2fa8:	ldmdacs	ip!, {r0}
    2fac:			; <UNDEFINED> instruction: 0x2600bf18
    2fb0:	bllt	1700fb4 <__assert_fail@plt+0x16ff078>
    2fb4:			; <UNDEFINED> instruction: 0xf8dd4bff
    2fb8:	ldrbtmi	fp, [fp], #-16
    2fbc:	bcs	11e02c <__assert_fail@plt+0x11c0f0>
    2fc0:	cmnhi	r1, r0	; <UNPREDICTABLE>
    2fc4:	subseq	pc, r8, #536870916	; 0x20000004
    2fc8:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    2fcc:	svceq	0x0000f1b8
    2fd0:			; <UNDEFINED> instruction: 0x4644d1d8
    2fd4:			; <UNDEFINED> instruction: 0xf7fe4640
    2fd8:	stccs	13, cr14, [r0], {60}	; 0x3c
    2fdc:	ldmibmi	r6!, {r1, r4, r6, r7, r9, fp, ip, lr, pc}^
    2fe0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2fe4:			; <UNDEFINED> instruction: 0xf7fe2000
    2fe8:	strmi	lr, [r1], -r4, lsl #27
    2fec:			; <UNDEFINED> instruction: 0xf7fe2001
    2ff0:	stcvs	13, cr14, [sl], #760	; 0x2f8
    2ff4:	rsble	r2, fp, r0, lsl #20
    2ff8:	andls	r3, r4, #8, 4	; 0x80000000
    2ffc:			; <UNDEFINED> instruction: 0xf7fe4610
    3000:	bls	13e8b0 <__assert_fail@plt+0x13c974>
    3004:	strmi	r4, [r0], r1, lsl #12
    3008:	bcs	31450 <__assert_fail@plt+0x2f514>
    300c:	msrhi	SPSR_fsc, r0, asr #32
    3010:	ldrbtmi	r4, [fp], #-3050	; 0xfffff416
    3014:			; <UNDEFINED> instruction: 0xf7fe6c18
    3018:	strmi	lr, [r4], -r2, lsr #29
    301c:	blt	ff281020 <__assert_fail@plt+0xff27f0e4>
    3020:	ldc2	0, cr15, [r6, #-4]!
    3024:	blt	fe181028 <__assert_fail@plt+0xfe17f0ec>
    3028:	mullt	r1, r5, r9
    302c:	svceq	0x0020f1bb
    3030:			; <UNDEFINED> instruction: 0xf7fed007
    3034:	stmdavs	r3, {r6, r9, sl, fp, sp, lr, pc}
    3038:	andscc	pc, fp, r3, lsr r8	; <UNPREDICTABLE>
    303c:			; <UNDEFINED> instruction: 0xf57f051b
    3040:	blmi	ff7eecc4 <__assert_fail@plt+0xff7ecd88>
    3044:			; <UNDEFINED> instruction: 0xf503447b
    3048:			; <UNDEFINED> instruction: 0x33205301
    304c:	blcs	1d0c0 <__assert_fail@plt+0x1b184>
    3050:	rscshi	pc, fp, r0, asr #32
    3054:	msrlt	SPSR_fs, #14614528	; 0xdf0000
    3058:	strd	r4, [r3], -fp
    305c:			; <UNDEFINED> instruction: 0xf7fe4658
    3060:	ldmdblt	r0!, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    3064:			; <UNDEFINED> instruction: 0xf67f42ae
    3068:			; <UNDEFINED> instruction: 0xf915af0b
    306c:	stmdbcs	r0, {r0, r8, r9, fp, ip}
    3070:	adcmi	sp, lr, #244, 2	; 0x3d
    3074:	svcge	0x0004f67f
    3078:	mulcc	r0, r5, r9
    307c:	svclt	0x00082b20
    3080:	ldrbt	r3, [sp], r1, lsl #10
    3084:	ldmdavc	fp, {r1, r2, r8, r9, fp, ip, pc}
    3088:	svceq	0x005cf013
    308c:	adchi	pc, fp, r0, asr #32
    3090:	blne	814ec <__assert_fail@plt+0x7f5b0>
    3094:			; <UNDEFINED> instruction: 0xf43f2900
    3098:	ldrbmi	sl, [r0], -lr, ror #29
    309c:	mcr	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    30a0:			; <UNDEFINED> instruction: 0xf47f2800
    30a4:	adcmi	sl, lr, #232, 28	; 0xe80
    30a8:			; <UNDEFINED> instruction: 0xe6e4d8f2
    30ac:	svceq	0x000cf013
    30b0:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    30b4:			; <UNDEFINED> instruction: 0xf57f0619
    30b8:	strb	sl, [r5, #2611]	; 0xa33
    30bc:	ldrmi	r9, [r9], -r4, lsl #20
    30c0:	andsvs	r4, r3, r3, lsl #8
    30c4:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    30c8:	andsne	lr, r2, #3620864	; 0x374000
    30cc:	blt	fef010d0 <__assert_fail@plt+0xfeeff194>
    30d0:	andcs	r4, sl, r1, lsl r6
    30d4:	mcr	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    30d8:	b	80d0e0 <__assert_fail@plt+0x80b1a4>
    30dc:	strtvs	r7, [sl], #736	; 0x2e0
    30e0:	vrecps.f32	<illegal reg q13.5>, q10, q4
    30e4:	stcle	6, cr0, [r9, #-32]	; 0xffffffe0
    30e8:	adcmi	lr, r6, #35127296	; 0x2180000
    30ec:			; <UNDEFINED> instruction: 0xf1b6d164
    30f0:	stmdale	r1!, {r7, r8, r9, sl, fp, ip, lr}^
    30f4:	adcseq	r4, r6, r8, lsr #12
    30f8:	stc	7, cr15, [sl], #1016	; 0x3f8
    30fc:			; <UNDEFINED> instruction: 0xf7fe4630
    3100:	ldrtmi	lr, [r2], -sl, lsr #27
    3104:	strmi	r4, [r0], r5, lsl #12
    3108:			; <UNDEFINED> instruction: 0xf0002800
    310c:	strmi	r8, [r1], -r4, asr #2
    3110:			; <UNDEFINED> instruction: 0xf7fe2003
    3114:	cdpne	14, 0, cr14, cr4, cr4, {1}
    3118:	bmi	feaf9cbc <__assert_fail@plt+0xfeaf7d80>
    311c:	cmpeq	r8, #536870916	; 0x20000004	; <UNPREDICTABLE>
    3120:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3124:			; <UNDEFINED> instruction: 0xf43f2b00
    3128:			; <UNDEFINED> instruction: 0xe758af55
    312c:			; <UNDEFINED> instruction: 0xf7fe6cf0
    3130:			; <UNDEFINED> instruction: 0xf04feeee
    3134:	ldrbtvs	r3, [r3], #1023	; 0x3ff
    3138:	andcs	r4, r1, #164, 22	; 0x29000
    313c:	ldrbvs	r4, [sl], #-1147	; 0xfffffb85
    3140:	stmiblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3144:	bleq	3f288 <__assert_fail@plt+0x3d34c>
    3148:	eorlt	pc, ip, sp, asr #17
    314c:	ldcl	7, cr15, [sl, #1016]!	; 0x3f8
    3150:	stmdbge	fp, {r0, r1, r3, r4, r6, r9, sl, lr}
    3154:	strmi	r2, [r2], sl, lsl #4
    3158:	andlt	pc, r0, r0, asr #17
    315c:			; <UNDEFINED> instruction: 0xf7fe4620
    3160:			; <UNDEFINED> instruction: 0xf8daecb6
    3164:	strmi	r3, [r3], r0
    3168:	blcs	14b98 <__assert_fail@plt+0x12c5c>
    316c:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {3}
    3170:	ldrdgt	pc, [ip], -sp	; <UNPREDICTABLE>
    3174:	svceq	0x0000f1bc
    3178:	mcrge	4, 6, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    317c:	mulcc	r0, ip, r9
    3180:	andle	r2, r2, fp, lsr fp
    3184:			; <UNDEFINED> instruction: 0xf47f2b2c
    3188:	vceq.f32	q13, q10, q4
    318c:	movwcs	r2, #576	; 0x240
    3190:	andeq	pc, pc, #192, 4
    3194:			; <UNDEFINED> instruction: 0x46514658
    3198:	streq	pc, [r1], #-268	; 0xfffffef4
    319c:			; <UNDEFINED> instruction: 0xff18f004
    31a0:			; <UNDEFINED> instruction: 0x46514658
    31a4:	andsls	r2, r1, #0, 6
    31a8:	subcs	pc, r0, #68, 4	; 0x40000004
    31ac:	andeq	pc, pc, #192, 4
    31b0:			; <UNDEFINED> instruction: 0xff0ef004
    31b4:	ssat	r9, #17, r0
    31b8:			; <UNDEFINED> instruction: 0xf0002c00
    31bc:	blmi	fe123430 <__assert_fail@plt+0xfe1214f4>
    31c0:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
    31c4:			; <UNDEFINED> instruction: 0xf47f2804
    31c8:			; <UNDEFINED> instruction: 0x4632a9f7
    31cc:			; <UNDEFINED> instruction: 0xf7fe4629
    31d0:	strmi	lr, [r4], -r6, asr #27
    31d4:	stmiblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31d8:			; <UNDEFINED> instruction: 0xf85b4b7e
    31dc:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    31e0:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    31e4:	cfstrdne	mvd14, [r8], #-388	; 0xfffffe7c
    31e8:	stmdbge	pc, {r1, r2, r3, r9, fp, sp, pc}	; <UNPREDICTABLE>
    31ec:			; <UNDEFINED> instruction: 0xf998f000
    31f0:	strb	r4, [r0], -r5, lsl #12
    31f4:	cmpeq	r8, #536870916	; 0x20000004	; <UNPREDICTABLE>
    31f8:	blmi	1d995e8 <__assert_fail@plt+0x1d976ac>
    31fc:			; <UNDEFINED> instruction: 0xf43f2a00
    3200:			; <UNDEFINED> instruction: 0xf507aea8
    3204:			; <UNDEFINED> instruction: 0xf85b5901
    3208:	strbmi	r7, [sp], -r3
    320c:	ldmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
    3210:			; <UNDEFINED> instruction: 0xf8d93518
    3214:	andcs	r6, r0, #0
    3218:	ldrbmi	r6, [r6, #-2088]	; 0xfffff7d8
    321c:	svclt	0x0028683b
    3220:	andls	r4, r4, r6, asr r6
    3224:	bl	fea94af0 <__assert_fail@plt+0xfea92bb4>
    3228:			; <UNDEFINED> instruction: 0xf0000a06
    322c:	stmdals	r4, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    3230:	ldrtmi	r6, [r1], -fp, lsr #16
    3234:	ldrtmi	r1, [r3], #-2434	; 0xfffff67e
    3238:			; <UNDEFINED> instruction: 0xbc01f912
    323c:			; <UNDEFINED> instruction: 0xf7fe602b
    3240:			; <UNDEFINED> instruction: 0xf1baedec
    3244:	mvnle	r0, r0, lsl #30
    3248:	stmdbge	fp, {r1, r2, r3, r7, r9, sl, sp, lr, pc}
    324c:	mrsls	r2, SP_und
    3250:	movwls	r3, #46337	; 0xb501
    3254:	ldcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    3258:	movwcs	r9, #2311	; 0x907
    325c:	strmi	r2, [r3], sl, lsl #4
    3260:			; <UNDEFINED> instruction: 0xf8cb4628
    3264:			; <UNDEFINED> instruction: 0xf7fe3000
    3268:			; <UNDEFINED> instruction: 0xf8dbebce
    326c:	stmdbls	r7, {lr, pc}
    3270:			; <UNDEFINED> instruction: 0xf1bc9010
    3274:			; <UNDEFINED> instruction: 0xf47f0f00
    3278:	bls	2eee70 <__assert_fail@plt+0x2ecf34>
    327c:			; <UNDEFINED> instruction: 0xf43f2a00
    3280:			; <UNDEFINED> instruction: 0xf992aef8
    3284:	blcs	b8f28c <__assert_fail@plt+0xb8d350>
    3288:			; <UNDEFINED> instruction: 0x462bd051
    328c:			; <UNDEFINED> instruction: 0xf43f2a00
    3290:	addsmi	sl, sl, #240, 28	; 0xf00
    3294:	mcrge	4, 7, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    3298:	mulcc	r0, r2, r9
    329c:			; <UNDEFINED> instruction: 0xf47f2b5d
    32a0:	mrrcne	14, 14, sl, r5, cr8
    32a4:	andcs	lr, r0, #240123904	; 0xe500000
    32a8:	ldrmi	r2, [r1], -r5
    32ac:			; <UNDEFINED> instruction: 0xf7fe4690
    32b0:			; <UNDEFINED> instruction: 0x4604ed56
    32b4:	ldmdblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32b8:	andcs	r4, r5, #1163264	; 0x11c000
    32bc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    32c0:	ldc	7, cr15, [r6], {254}	; 0xfe
    32c4:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    32c8:	blmi	11557e0 <__assert_fail@plt+0x11538a4>
    32cc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    32d0:			; <UNDEFINED> instruction: 0xf7ff2205
    32d4:	stmdbmi	r3, {r1, r5, r9, fp, ip, sp, pc}^
    32d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    32dc:			; <UNDEFINED> instruction: 0xf7fe2000
    32e0:	strmi	lr, [r1], -r8, lsl #24
    32e4:			; <UNDEFINED> instruction: 0xf7fe2001
    32e8:	ldmdbmi	pc!, {r4, r5, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    32ec:	ldrbtmi	r2, [r9], #-1
    32f0:	ldc	7, cr15, [ip], #-1016	; 0xfffffc08
    32f4:	vpmin.s8	d20, d2, d29
    32f8:	ldrbtmi	r0, [sl], #-856	; 0xfffffca8
    32fc:	blcs	19650 <__assert_fail@plt+0x17714>
    3300:	mcrge	4, 2, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    3304:	ldmdbmi	sl!, {r1, r2, r5, r6, r9, sl, sp, lr, pc}
    3308:	andcs	r4, r5, #48, 12	; 0x3000000
    330c:			; <UNDEFINED> instruction: 0xf7fe4479
    3310:	stmibpl	sl!, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    3314:	andcs	r4, r1, r1, lsl #12
    3318:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    331c:	andcs	r4, r5, #868352	; 0xd4000
    3320:	andcs	r4, r0, r9, ror r4
    3324:	ldmdbmi	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3328:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    332c:			; <UNDEFINED> instruction: 0xf992e7f9
    3330:	blcs	f33c <__assert_fail@plt+0xd400>
    3334:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    3338:	andcs	r1, sl, #21248	; 0x5300
    333c:	eorgt	pc, ip, sp, asr #17
    3340:	movwls	r4, #30232	; 0x7618
    3344:	bl	17c1344 <__assert_fail@plt+0x17bf408>
    3348:	ldrdcs	pc, [r0], -fp
    334c:	bcs	27398 <__assert_fail@plt+0x2545c>
    3350:	mcrge	4, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    3354:	blls	1e9b88 <__assert_fail@plt+0x1e7c4c>
    3358:	bmi	a3d1c0 <__assert_fail@plt+0xa3b284>
    335c:	cmpeq	r8, #536870916	; 0x20000004	; <UNPREDICTABLE>
    3360:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3364:			; <UNDEFINED> instruction: 0xf47f2b00
    3368:			; <UNDEFINED> instruction: 0xe633ae38
    336c:	andcs	r4, r5, #36, 18	; 0x90000
    3370:			; <UNDEFINED> instruction: 0xe7b34479
    3374:	andcs	r4, r5, #573440	; 0x8c000
    3378:	ldrbtmi	r2, [r9], #-0
    337c:	bl	fee4137c <__assert_fail@plt+0xfee3f440>
    3380:	strmi	r4, [r1], -r2, lsr #12
    3384:			; <UNDEFINED> instruction: 0xf7fe2001
    3388:			; <UNDEFINED> instruction: 0xf7feed60
    338c:	ldmdbmi	lr, {r6, r7, r8, r9, fp, sp, lr, pc}
    3390:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3394:	ldmdbmi	sp, {r1, r2, r5, r9, sl, sp, lr, pc}
    3398:	ldrbtmi	r2, [r9], #-1
    339c:	bl	ff9c139c <__assert_fail@plt+0xff9bf460>
    33a0:	andeq	r5, r0, r6, lsr #9
    33a4:	andeq	r5, r0, lr, asr #29
    33a8:	muleq	r0, lr, lr
    33ac:	andeq	r8, r1, r6, lsl #1
    33b0:	andeq	r8, r1, ip, ror r0
    33b4:	andeq	r8, r1, sl, asr #32
    33b8:	strdeq	r5, [r0], -sl
    33bc:	strdeq	r7, [r1], -r2
    33c0:	andeq	r7, r1, r0, asr #31
    33c4:	andeq	r5, r0, r0, lsl #27
    33c8:	andeq	r7, r1, r4, ror #29
    33cc:	andeq	r7, r1, r8, asr #29
    33d0:	andeq	r7, r1, r4, asr #28
    33d4:	strdeq	r0, [r0], -r8
    33d8:	strdeq	r5, [r0], -r6
    33dc:	muleq	r0, sl, r9
    33e0:	andeq	r0, r0, ip, ror #3
    33e4:	andeq	r5, r0, lr, lsr sl
    33e8:			; <UNDEFINED> instruction: 0x00005abe
    33ec:	andeq	r7, r1, sl, lsl #26
    33f0:	muleq	r0, r0, sl
    33f4:	andeq	r5, r0, r8, ror #20
    33f8:	andeq	r5, r0, lr, asr #20
    33fc:	andeq	r7, r1, r4, lsr #25
    3400:	andeq	r5, r0, r8, lsl #21
    3404:	andeq	r5, r0, r2, rrx
    3408:	andeq	r5, r0, sl, ror sl
    340c:	andeq	r5, r0, r2, lsl sl
    3410:	bleq	3f554 <__assert_fail@plt+0x3d618>
    3414:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3418:	strbtmi	fp, [sl], -r2, lsl #24
    341c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3420:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3424:	ldrmi	sl, [sl], #776	; 0x308
    3428:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    342c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3430:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3434:			; <UNDEFINED> instruction: 0xf85a4b06
    3438:	stmdami	r6, {r0, r1, ip, sp}
    343c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3440:	stc	7, cr15, [lr], {254}	; 0xfe
    3444:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    3448:	andeq	r7, r1, r8, lsr #19
    344c:	ldrdeq	r0, [r0], -r8
    3450:	strdeq	r0, [r0], -r4
    3454:	strdeq	r0, [r0], -ip
    3458:	ldr	r3, [pc, #20]	; 3474 <__assert_fail@plt+0x1538>
    345c:	ldr	r2, [pc, #20]	; 3478 <__assert_fail@plt+0x153c>
    3460:	add	r3, pc, r3
    3464:	ldr	r2, [r3, r2]
    3468:	cmp	r2, #0
    346c:	bxeq	lr
    3470:	b	1c9c <__gmon_start__@plt>
    3474:	andeq	r7, r1, r8, lsl #19
    3478:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    347c:	blmi	1d549c <__assert_fail@plt+0x1d3560>
    3480:	bmi	1d4668 <__assert_fail@plt+0x1d272c>
    3484:	addmi	r4, r3, #2063597568	; 0x7b000000
    3488:	andle	r4, r3, sl, ror r4
    348c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3490:	ldrmi	fp, [r8, -r3, lsl #2]
    3494:	svclt	0x00004770
    3498:	andeq	r9, r1, r4, lsl #24
    349c:	andeq	r9, r1, r0, lsl #24
    34a0:	andeq	r7, r1, r4, ror #18
    34a4:	andeq	r0, r0, r0, ror #3
    34a8:	stmdbmi	r9, {r3, fp, lr}
    34ac:	bmi	254694 <__assert_fail@plt+0x252758>
    34b0:	bne	25469c <__assert_fail@plt+0x252760>
    34b4:	svceq	0x00cb447a
    34b8:			; <UNDEFINED> instruction: 0x01a1eb03
    34bc:	andle	r1, r3, r9, asr #32
    34c0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    34c4:	ldrmi	fp, [r8, -r3, lsl #2]
    34c8:	svclt	0x00004770
    34cc:	ldrdeq	r9, [r1], -r8
    34d0:	ldrdeq	r9, [r1], -r4
    34d4:	andeq	r7, r1, r8, lsr r9
    34d8:	andeq	r0, r0, r4, lsl #4
    34dc:	blmi	2b0904 <__assert_fail@plt+0x2ae9c8>
    34e0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    34e4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    34e8:	blmi	271a9c <__assert_fail@plt+0x26fb60>
    34ec:	ldrdlt	r5, [r3, -r3]!
    34f0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    34f4:			; <UNDEFINED> instruction: 0xf7fe6818
    34f8:			; <UNDEFINED> instruction: 0xf7ffea80
    34fc:	blmi	1c3400 <__assert_fail@plt+0x1c14c4>
    3500:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3504:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3508:	andeq	r9, r1, r2, lsr #23
    350c:	andeq	r7, r1, r8, lsl #18
    3510:	ldrdeq	r0, [r0], -ip
    3514:	andeq	r7, r1, lr, lsl #22
    3518:	andeq	r9, r1, r2, lsl #23
    351c:	svclt	0x0000e7c4
    3520:	mvnsmi	lr, sp, lsr #18
    3524:	bmi	794d88 <__assert_fail@plt+0x792e4c>
    3528:	blmi	7af738 <__assert_fail@plt+0x7ad7fc>
    352c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3530:			; <UNDEFINED> instruction: 0x4604447a
    3534:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3538:			; <UNDEFINED> instruction: 0xf04f9301
    353c:			; <UNDEFINED> instruction: 0xf8cd0300
    3540:	cmnlt	r0, r0
    3544:			; <UNDEFINED> instruction: 0xf7fe460e
    3548:	andcs	lr, sl, #260096	; 0x3f800
    354c:	strmi	r4, [r5], -r9, ror #12
    3550:	andhi	pc, r0, r0, asr #17
    3554:			; <UNDEFINED> instruction: 0xf7fe4620
    3558:	stmdavs	fp!, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
    355c:	bmi	4afad0 <__assert_fail@plt+0x4adb94>
    3560:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    3564:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3568:	subsmi	r9, sl, r1, lsl #22
    356c:			; <UNDEFINED> instruction: 0x4620d116
    3570:	pop	{r1, ip, sp, pc}
    3574:	blls	23d3c <__assert_fail@plt+0x21e00>
    3578:	svclt	0x00184543
    357c:	stmible	lr!, {r0, r1, r5, r7, r9, lr}^
    3580:	sbceq	pc, r6, #192, 6
    3584:	eorsvs	r1, r2, ip, asr ip
    3588:	andeq	pc, r7, r0
    358c:	ldmdavs	r3!, {r3, r4, r5, sp, lr}
    3590:	svclt	0x00282b0d
    3594:	mvnscc	pc, #79	; 0x4f
    3598:			; <UNDEFINED> instruction: 0xe7e06033
    359c:	b	fedc159c <__assert_fail@plt+0xfedbf660>
    35a0:			; <UNDEFINED> instruction: 0x000178bc
    35a4:	andeq	r0, r0, r4, ror #3
    35a8:	andeq	r7, r1, sl, lsl #17
    35ac:	blmi	e95e98 <__assert_fail@plt+0xe93f5c>
    35b0:	push	{r1, r3, r4, r5, r6, sl, lr}
    35b4:	strdlt	r4, [r2], r0
    35b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    35bc:			; <UNDEFINED> instruction: 0xf04f9301
    35c0:	stmdacs	r0, {r8, r9}
    35c4:	strmi	sp, [lr], -r0, rrx
    35c8:	cmnlt	r1, #7340032	; 0x700000
    35cc:	bl	feec15cc <__assert_fail@plt+0xfeebf690>
    35d0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    35d4:	andhi	pc, r0, r0, asr #17
    35d8:			; <UNDEFINED> instruction: 0xf7fe4605
    35dc:			; <UNDEFINED> instruction: 0xf997eb6c
    35e0:	stmdavs	r3, {sp}
    35e4:	andsmi	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    35e8:	strvs	pc, [r0], #-1044	; 0xfffffbec
    35ec:	stfmid	f5, [fp, #-132]!	; 0xffffff7c
    35f0:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    35f4:	ldrbtmi	r4, [r8], #1149	; 0x47d
    35f8:			; <UNDEFINED> instruction: 0xf858e001
    35fc:			; <UNDEFINED> instruction: 0x46325034
    3600:	ldrtmi	r4, [r8], -r9, lsr #12
    3604:	bl	fe941604 <__assert_fail@plt+0xfe93f6c8>
    3608:	strpl	fp, [fp, r8, lsl #18]!
    360c:	strcc	fp, [r1], #-811	; 0xfffffcd5
    3610:	mvnsle	r2, ip, lsl #24
    3614:	andcs	r4, r5, #573440	; 0x8c000
    3618:	ldrbtmi	r2, [r9], #-0
    361c:	b	1a4161c <__assert_fail@plt+0x1a3f6e0>
    3620:			; <UNDEFINED> instruction: 0x4601463a
    3624:			; <UNDEFINED> instruction: 0xf7fe2001
    3628:			; <UNDEFINED> instruction: 0xf7feec10
    362c:	strmi	lr, [r6], -r2, ror #22
    3630:	andcs	lr, sl, #204, 14	; 0x3300000
    3634:	ldrtmi	r4, [r8], -r9, ror #12
    3638:	andhi	pc, r0, sp, asr #17
    363c:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3640:	strmi	r6, [r4], -fp, lsr #16
    3644:	blls	31cf8 <__assert_fail@plt+0x2fdbc>
    3648:	svclt	0x00184543
    364c:	stmible	r1!, {r0, r1, r3, r4, r5, r7, r9, lr}^
    3650:	adcsmi	r1, r3, #224256	; 0x36c00
    3654:	stmdacs	fp, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    3658:	bmi	4f99d0 <__assert_fail@plt+0x4f7a94>
    365c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    3660:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3664:	subsmi	r9, sl, r1, lsl #22
    3668:			; <UNDEFINED> instruction: 0x4620d111
    366c:	pop	{r1, ip, sp, pc}
    3670:	stmdbmi	lr, {r4, r5, r6, r7, r8, pc}
    3674:	strbmi	r2, [r0], -r5, lsl #4
    3678:			; <UNDEFINED> instruction: 0xf7fe4479
    367c:			; <UNDEFINED> instruction: 0x463aea3a
    3680:	andcs	r4, r1, r1, lsl #12
    3684:	b	1cc1684 <__assert_fail@plt+0x1cbf748>
    3688:	ldrbtcc	pc, [pc], #79	; 3690 <__assert_fail@plt+0x1754>	; <UNPREDICTABLE>
    368c:			; <UNDEFINED> instruction: 0xf7fee7e5
    3690:	svclt	0x0000ea3e
    3694:	andeq	r7, r1, ip, lsr r8
    3698:	andeq	r0, r0, r4, ror #3
    369c:	muleq	r0, r0, fp
    36a0:	andeq	r7, r1, r6, ror r1
    36a4:	andeq	r4, r0, r2, ror fp
    36a8:	andeq	r7, r1, lr, lsl #15
    36ac:	andeq	r4, r0, ip, lsr #22
    36b0:	blmi	fd5fb0 <__assert_fail@plt+0xfd4074>
    36b4:	push	{r1, r3, r4, r5, r6, sl, lr}
    36b8:	strdlt	r4, [r3], r0
    36bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    36c0:			; <UNDEFINED> instruction: 0xf04f9301
    36c4:	stmdacs	r0, {r8, r9}
    36c8:	strmi	sp, [sp], -sl, rrx
    36cc:			; <UNDEFINED> instruction: 0xf04f4607
    36d0:	orrlt	r0, r1, #0, 16
    36d4:	bl	dc16d4 <__assert_fail@plt+0xdbf798>
    36d8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    36dc:	andls	pc, r0, r0, asr #17
    36e0:			; <UNDEFINED> instruction: 0xf7fe4606
    36e4:			; <UNDEFINED> instruction: 0xf997eae8
    36e8:	stmdavs	r3, {sp}
    36ec:	andsmi	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    36f0:	strvs	pc, [r0], #-1044	; 0xfffffbec
    36f4:			; <UNDEFINED> instruction: 0xf8dfd125
    36f8:	mcrmi	0, 1, r9, cr15, cr12, {5}
    36fc:	ldrbtmi	r4, [lr], #-1273	; 0xfffffb07
    3700:	stmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}^
    3704:			; <UNDEFINED> instruction: 0xf859e001
    3708:			; <UNDEFINED> instruction: 0x462a6034
    370c:			; <UNDEFINED> instruction: 0x46384631
    3710:	bl	7c1710 <__assert_fail@plt+0x7bf7d4>
    3714:	ldrbpl	fp, [r3, -r8, lsl #18]!
    3718:	strcc	fp, [r1], #-939	; 0xfffffc55
    371c:	mvnsle	r2, r8, lsl #24
    3720:	andcs	r4, r5, #622592	; 0x98000
    3724:	ldrbtmi	r2, [r9], #-0
    3728:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    372c:			; <UNDEFINED> instruction: 0x4601463a
    3730:			; <UNDEFINED> instruction: 0xf7fe2001
    3734:			; <UNDEFINED> instruction: 0xf7feeb8a
    3738:			; <UNDEFINED> instruction: 0xf04feadc
    373c:	strmi	r0, [r5], -r1, lsl #16
    3740:	andcs	lr, sl, #200, 14	; 0x3200000
    3744:	ldrtmi	r4, [r8], -r9, ror #12
    3748:	andls	pc, r0, sp, asr #17
    374c:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3750:	stmdblt	fp!, {r0, r1, r4, r5, fp, sp, lr}^
    3754:	strbmi	r9, [fp, #-2816]	; 0xfffff500
    3758:	adcsmi	fp, fp, #24, 30	; 0x60
    375c:	blne	ff6f9ee4 <__assert_fail@plt+0xff6f7fa8>
    3760:	bicsle	r4, sp, fp, lsr #5
    3764:	stmdaeq	r8, {r5, r7, r8, r9, fp, sp, lr, pc}
    3768:	svceq	0x0007f1b8
    376c:	ldrd	sp, [ip], -r8
    3770:	andcs	r4, r5, #311296	; 0x4c000
    3774:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    3778:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    377c:			; <UNDEFINED> instruction: 0x4601463a
    3780:			; <UNDEFINED> instruction: 0xf7fe2001
    3784:	bl	23df5c <__assert_fail@plt+0x23c020>
    3788:	bmi	3837a0 <__assert_fail@plt+0x381864>
    378c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3790:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3794:	subsmi	r9, sl, r1, lsl #22
    3798:	andlt	sp, r3, r5, lsl #2
    379c:	mvnshi	lr, #12386304	; 0xbd0000
    37a0:	rscscc	pc, pc, pc, asr #32
    37a4:			; <UNDEFINED> instruction: 0xf7fee7f1
    37a8:	svclt	0x0000e9b2
    37ac:	andeq	r7, r1, r8, lsr r7
    37b0:	andeq	r0, r0, r4, ror #3
    37b4:	andeq	r7, r1, r0, ror r0
    37b8:	andeq	r4, r0, r6, asr #21
    37bc:	andeq	r4, r0, r6, lsr #21
    37c0:	andeq	r4, r0, sl, ror #20
    37c4:	andeq	r7, r1, lr, asr r6
    37c8:	svcmi	0x00f0e92d
    37cc:			; <UNDEFINED> instruction: 0xf10db08b
    37d0:			; <UNDEFINED> instruction: 0x2600091c
    37d4:	andeq	lr, r2, #3358720	; 0x334000
    37d8:	movwls	r4, #19016	; 0x4a48
    37dc:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
    37e0:			; <UNDEFINED> instruction: 0x8010f8dd
    37e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    37e8:			; <UNDEFINED> instruction: 0xf04f9309
    37ec:			; <UNDEFINED> instruction: 0xf8c90300
    37f0:	strls	r6, [r7], -r4
    37f4:			; <UNDEFINED> instruction: 0xf8dfb369
    37f8:			; <UNDEFINED> instruction: 0xf10da10c
    37fc:	blmi	1086464 <__assert_fail@plt+0x1084528>
    3800:	ldrbtmi	r4, [sl], #1551	; 0x60f
    3804:	movwls	r4, #17531	; 0x447b
    3808:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
    380c:	blls	a8428 <__assert_fail@plt+0xa64ec>
    3810:			; <UNDEFINED> instruction: 0x46581bba
    3814:			; <UNDEFINED> instruction: 0x464b199d
    3818:			; <UNDEFINED> instruction: 0xf7fe4629
    381c:			; <UNDEFINED> instruction: 0x4604e9f2
    3820:	stfnep	f3, [r3], {184}	; 0xb8
    3824:	stmdacs	r1, {r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
    3828:	stmdals	r6, {r1, r2, r3, r4, ip, lr, pc}
    382c:			; <UNDEFINED> instruction: 0xf7fe4426
    3830:	ldmiblt	r0, {r1, r3, r5, r7, r8, fp, sp, lr, pc}^
    3834:	strtmi	r3, [ip], #-3329	; 0xfffff2ff
    3838:	svccc	0x0001f915
    383c:	tstcs	r1, r2, asr r6
    3840:			; <UNDEFINED> instruction: 0xf7fe4640
    3844:	stmdacs	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    3848:	adcmi	sp, ip, #37888	; 0x9400
    384c:	adcsmi	sp, r7, #244, 2	; 0x3d
    3850:	bmi	bf9bcc <__assert_fail@plt+0xbf7c90>
    3854:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    3858:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    385c:	subsmi	r9, sl, r9, lsl #22
    3860:	andlt	sp, fp, r0, asr #2
    3864:	svchi	0x00f0e8bd
    3868:			; <UNDEFINED> instruction: 0xf9953601
    386c:	strtmi	r3, [r8], -r0
    3870:	tstle	r6, sl, lsl #22
    3874:	mulcc	r1, r5, r9
    3878:	blcs	2a08c <__assert_fail@plt+0x28150>
    387c:	bcs	334e4 <__assert_fail@plt+0x315a8>
    3880:			; <UNDEFINED> instruction: 0x4622d119
    3884:	tstcs	r1, r3, asr #12
    3888:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    388c:	svclt	0x00181b04
    3890:	cfstrscs	mvf2, [r0], {1}
    3894:			; <UNDEFINED> instruction: 0xf7fed0db
    3898:	stmdavs	r3, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
    389c:			; <UNDEFINED> instruction: 0xd1232b20
    38a0:			; <UNDEFINED> instruction: 0xf7fe2000
    38a4:	movwcs	lr, #2580	; 0xa14
    38a8:	strcs	r3, [r1], #-1537	; 0xfffff9ff
    38ac:	andcc	pc, r0, r9, asr #17
    38b0:	andcc	pc, r4, r9, asr #17
    38b4:			; <UNDEFINED> instruction: 0x4622e7be
    38b8:	tstcs	r1, r3, asr #12
    38bc:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38c0:	tstcs	r1, r5, lsl #22
    38c4:	ldmib	sp, {r8, r9, ip, pc}^
    38c8:	strmi	r3, [r5], -r3, lsl #4
    38cc:	strbmi	r1, [r0], -ip, lsr #22
    38d0:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    38d4:	b	fe0c18d4 <__assert_fail@plt+0xfe0bf998>
    38d8:	addmi	r9, r3, #3072	; 0xc00
    38dc:	stfcsd	f5, [r0], {219}	; 0xdb
    38e0:			; <UNDEFINED> instruction: 0xe7d8d0b5
    38e4:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38e8:	andcs	r4, r5, #163840	; 0x28000
    38ec:	ldrbtmi	r2, [r9], #-0
    38f0:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38f4:	andcs	r4, r1, r1, lsl #12
    38f8:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38fc:	andeq	r7, r1, lr, lsl #12
    3900:	andeq	r0, r0, r4, ror #3
    3904:	strdeq	r4, [r0], -sl
    3908:	andeq	r4, r0, r4, lsl #20
    390c:	andeq	r6, r0, r6, asr #4
    3910:	muleq	r1, r6, r5
    3914:	andeq	r4, r0, lr, lsl r9
    3918:	cfstr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    391c:			; <UNDEFINED> instruction: 0xf105447d
    3920:	and	r0, r4, r4, asr r6
    3924:	b	3c1924 <__assert_fail@plt+0x3bf9e8>
    3928:	blcs	81d93c <__assert_fail@plt+0x81ba00>
    392c:	stfvsp	f5, [r8], #28
    3930:	rscsvc	pc, pc, #68157440	; 0x4100000
    3934:			; <UNDEFINED> instruction: 0xf7fe4631
    3938:	mcrne	8, 0, lr, cr4, cr2, {3}
    393c:			; <UNDEFINED> instruction: 0x4620dbf2
    3940:	svclt	0x0000bd70
    3944:	andeq	r7, r1, r8, ror #13
    3948:	svcmi	0x00f0e92d
    394c:	stfs	f2, [sp, #-0]
    3950:	eorscs	r8, ip, #2048	; 0x800
    3954:			; <UNDEFINED> instruction: 0x4610f8df
    3958:			; <UNDEFINED> instruction: 0xf8df4681
    395c:	ldrbtmi	r3, [ip], #-1552	; 0xfffff9f0
    3960:			; <UNDEFINED> instruction: 0x860cf8df
    3964:	stmiapl	r3!, {r0, r4, r6, r7, ip, sp, pc}^
    3968:	ldrbtmi	sl, [r8], #2080	; 0x820
    396c:	movtls	r6, #63515	; 0xf81b
    3970:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3974:	tstne	r7, sp, asr #19
    3978:	stmib	sp, {r0, r1, r2, r3, r4, r8, ip, pc}^
    397c:	stmib	sp, {r0, r3, r4, r8, ip}^
    3980:	stmib	sp, {r0, r1, r3, r4, r8, ip}^
    3984:			; <UNDEFINED> instruction: 0xf7fe111d
    3988:			; <UNDEFINED> instruction: 0xf8dfea0c
    398c:	vrshl.s8	<illegal reg q8.5>, q12, q9
    3990:	ldrbtmi	r0, [r9], #-868	; 0xfffffc9c
    3994:	ldrbeq	r5, [r6, -sl, asr #25]
    3998:			; <UNDEFINED> instruction: 0xf8d9d55f
    399c:	stccs	0, cr4, [r0], {12}
    39a0:			; <UNDEFINED> instruction: 0xf8d9db4b
    39a4:	ldclne	0, cr3, [r8, #32]
    39a8:	streq	pc, [r7, #-3]
    39ac:	eoreq	lr, r3, r0, lsl sl
    39b0:	sasxmi	fp, r8, r8
    39b4:			; <UNDEFINED> instruction: 0xf003425b
    39b8:	b	13c45dc <__assert_fail@plt+0x13c26a0>
    39bc:	svclt	0x005800e0
    39c0:			; <UNDEFINED> instruction: 0x560b425d
    39c4:	ldrbeq	r4, [sp, fp, lsr #2]
    39c8:			; <UNDEFINED> instruction: 0x0713d537
    39cc:			; <UNDEFINED> instruction: 0xf8dfd50b
    39d0:			; <UNDEFINED> instruction: 0xf00435a8
    39d4:	ldrbtmi	r0, [fp], #-263	; 0xfffffef9
    39d8:	strbteq	lr, [r4], #2819	; 0xb03
    39dc:	mulcc	r2, r4, r9
    39e0:	ldrbeq	r4, [r8, fp, lsl #2]
    39e4:			; <UNDEFINED> instruction: 0xf8d9d529
    39e8:	svccs	0x00007004
    39ec:			; <UNDEFINED> instruction: 0x83a2f000
    39f0:			; <UNDEFINED> instruction: 0xf1000791
    39f4:	ldrbeq	r8, [r3], r7, lsr #7
    39f8:			; <UNDEFINED> instruction: 0xf8d9d503
    39fc:	bcs	1cba24 <__assert_fail@plt+0x1c9ae8>
    3a00:			; <UNDEFINED> instruction: 0xf8dfd932
    3a04:	vqrshl.s8	q9, q12, q1
    3a08:	ldrbtmi	r0, [sl], #-864	; 0xfffffca0
    3a0c:	stccs	8, cr5, [r7], {212}	; 0xd4
    3a10:	mvnhi	pc, #0, 4
    3a14:			; <UNDEFINED> instruction: 0xf014e8df
    3a18:	rsbeq	r0, r3, #-1342177280	; 0xb0000000
    3a1c:	eoreq	r0, fp, #-1073741802	; 0xc0000016
    3a20:	andseq	r0, r3, #172, 2	; 0x2b
    3a24:	subeq	r0, r1, r2, lsr #2
    3a28:	stmdals	r8, {r0, r3, r5, fp, sp, lr}
    3a2c:			; <UNDEFINED> instruction: 0xf7fe9106
    3a30:	stmdbls	r6, {r4, fp, sp, lr, pc}
    3a34:			; <UNDEFINED> instruction: 0xf7fe200a
    3a38:			; <UNDEFINED> instruction: 0xf8dfea2c
    3a3c:			; <UNDEFINED> instruction: 0xf8df2544
    3a40:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
    3a44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a48:	subsmi	r9, sl, pc, asr #22
    3a4c:			; <UNDEFINED> instruction: 0x83bbf040
    3a50:	ldc	0, cr11, [sp], #324	; 0x144
    3a54:	pop	{r1, r8, r9, fp, pc}
    3a58:			; <UNDEFINED> instruction: 0x07148ff0
    3a5c:			; <UNDEFINED> instruction: 0xf8d9d5c3
    3a60:	stccs	0, cr4, [r0], {12}
    3a64:			; <UNDEFINED> instruction: 0xe7e8dab3
    3a68:	ldrdne	pc, [ip], -r9
    3a6c:	stmiale	r8, {r0, r1, r3, r8, fp, sp}^
    3a70:	ldreq	pc, [r0, #-2271]	; 0xfffff721
    3a74:			; <UNDEFINED> instruction: 0xf8df2320
    3a78:	ldrbtmi	r5, [r8], #-1296	; 0xfffffaf0
    3a7c:	sbceq	lr, r2, #0, 22
    3a80:			; <UNDEFINED> instruction: 0xf850447d
    3a84:			; <UNDEFINED> instruction: 0x46190031
    3a88:	andcs	r6, r1, #20, 28	; 0x140
    3a8c:	andls	r9, r1, r0, lsl #10
    3a90:	strls	sl, [r2], #-2071	; 0xfffff7e9
    3a94:	b	11c1a94 <__assert_fail@plt+0x11bfb58>
    3a98:			; <UNDEFINED> instruction: 0xf8dfe7b3
    3a9c:	stmdage	ip, {r4, r5, r6, r7, sl, ip, lr}
    3aa0:	movwmi	lr, #18905	; 0x49d9
    3aa4:	ldrbtmi	sl, [sp], #-3631	; 0xfffff1d1
    3aa8:	blvs	fea55378 <__assert_fail@plt+0xfea5343c>
    3aac:	orrcs	r6, r0, #67	; 0x43
    3ab0:	andvs	r4, r1, r1, lsr #8
    3ab4:	strcs	r2, [r0], #-311	; 0xfffffec9
    3ab8:			; <UNDEFINED> instruction: 0xf0029409
    3abc:			; <UNDEFINED> instruction: 0xf8dfff3b
    3ac0:	movtcs	r2, #1232	; 0x4d0
    3ac4:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    3ac8:	ldmdage	pc, {r5, r7, r9, lr}	; <UNPREDICTABLE>
    3acc:	qadd16mi	fp, r6, r8
    3ad0:	strcs	lr, [r0], -sp, asr #19
    3ad4:			; <UNDEFINED> instruction: 0xf7fe2201
    3ad8:	vpmax.s8	d30, d2, d22
    3adc:	strmi	r0, [r4], -r8, ror #6
    3ae0:	ldmdage	r7, {r3, r5, r6, r7, ip, lr}
    3ae4:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ae8:	strtcs	pc, [r8], #2271	; 0x8df
    3aec:	msreq	SPSR_f, #536870916	; 0x20000004
    3af0:	strtmi	r4, [r0], #-1146	; 0xfffffb86
    3af4:			; <UNDEFINED> instruction: 0xf8df50d0
    3af8:	strcs	sl, [r0], #-1184	; 0xfffffb60
    3afc:	ldrcs	pc, [ip], #2271	; 0x8df
    3b00:	ldrcc	pc, [ip], #2271	; 0x8df
    3b04:			; <UNDEFINED> instruction: 0xf8df44fa
    3b08:	ldrbtmi	r1, [sl], #-1180	; 0xfffffb64
    3b0c:			; <UNDEFINED> instruction: 0xf50a447b
    3b10:	ldrbtmi	r5, [r9], #-2561	; 0xfffff5ff
    3b14:	andpl	pc, r1, #8388608	; 0x800000
    3b18:	movwpl	pc, #5379	; 0x1503	; <UNPREDICTABLE>
    3b1c:			; <UNDEFINED> instruction: 0x33243220
    3b20:	bne	43f348 <__assert_fail@plt+0x43d40c>
    3b24:	beq	93ff54 <__assert_fail@plt+0x93e018>
    3b28:	andls	r9, r7, #8, 8	; 0x8000000
    3b2c:	sub	r9, pc, r6, lsl #6
    3b30:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3b34:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3b38:	ldrdne	pc, [r8], -r9
    3b3c:	cdpne	8, 4, cr6, cr10, cr14, {1}
    3b40:	vpmax.s8	d18, d0, d3
    3b44:			; <UNDEFINED> instruction: 0xf8df82af
    3b48:	movwcs	r2, #46180	; 0xb464
    3b4c:			; <UNDEFINED> instruction: 0x46204639
    3b50:			; <UNDEFINED> instruction: 0xf7fe447a
    3b54:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    3b58:	rschi	pc, r0, #0
    3b5c:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3b60:			; <UNDEFINED> instruction: 0xf8df4632
    3b64:	ldrbtmi	r0, [r9], #-1104	; 0xfffffbb0
    3b68:			; <UNDEFINED> instruction: 0xf0034478
    3b6c:			; <UNDEFINED> instruction: 0xf8dfff8b
    3b70:	strtmi	r2, [r0], -r8, asr #8
    3b74:	ldrtmi	r6, [r9], -fp, lsr #16
    3b78:			; <UNDEFINED> instruction: 0xf502447a
    3b7c:	eorcc	r5, r8, #268435456	; 0x10000000
    3b80:			; <UNDEFINED> instruction: 0xf7ff6812
    3b84:	stmdavs	r8!, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
    3b88:			; <UNDEFINED> instruction: 0xff88f003
    3b8c:	strtcc	pc, [ip], #-2271	; 0xfffff721
    3b90:			; <UNDEFINED> instruction: 0xf503447b
    3b94:			; <UNDEFINED> instruction: 0x33245301
    3b98:	mulcc	r0, r3, r9
    3b9c:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    3ba0:			; <UNDEFINED> instruction: 0xf8df82bb
    3ba4:	andcs	r1, r0, ip, lsl r4
    3ba8:			; <UNDEFINED> instruction: 0xf7fe4479
    3bac:			; <UNDEFINED> instruction: 0x4604e93c
    3bb0:			; <UNDEFINED> instruction: 0xf43f2800
    3bb4:			; <UNDEFINED> instruction: 0xf990af39
    3bb8:	stmdavs	r9!, {ip, sp}
    3bbc:			; <UNDEFINED> instruction: 0xf43f2b00
    3bc0:	andcs	sl, sl, r4, lsr pc
    3bc4:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bc8:			; <UNDEFINED> instruction: 0xf7fe4620
    3bcc:			; <UNDEFINED> instruction: 0x4607e892
    3bd0:			; <UNDEFINED> instruction: 0x305cf99d
    3bd4:			; <UNDEFINED> instruction: 0xf0402b00
    3bd8:			; <UNDEFINED> instruction: 0xf99d8248
    3bdc:			; <UNDEFINED> instruction: 0xf89a207c
    3be0:			; <UNDEFINED> instruction: 0xb1a23000
    3be4:			; <UNDEFINED> instruction: 0xf100065e
    3be8:	blls	1e4608 <__assert_fail@plt+0x1e26cc>
    3bec:	blcs	11dc60 <__assert_fail@plt+0x11bd24>
    3bf0:	subhi	pc, r3, #64	; 0x40
    3bf4:			; <UNDEFINED> instruction: 0xf0002c00
    3bf8:	cdp	2, 1, cr8, cr8, cr0, {2}
    3bfc:	andcs	r1, r1, r0, lsl sl
    3c00:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c04:	ldmdavc	fp, {r1, r2, r8, r9, fp, ip, pc}
    3c08:			; <UNDEFINED> instruction: 0xf100065d
    3c0c:	ldreq	r8, [r8], -r2, asr #4
    3c10:	andhi	pc, sl, #0, 2
    3c14:			; <UNDEFINED> instruction: 0x4700e9d9
    3c18:			; <UNDEFINED> instruction: 0xf1400659
    3c1c:	ldrtmi	r8, [fp], fp, lsl #3
    3c20:	svccs	0x00004625
    3c24:	eorscs	sp, sl, #132	; 0x84
    3c28:			; <UNDEFINED> instruction: 0x46284659
    3c2c:	blx	1cbfc3a <__assert_fail@plt+0x1cbdcfe>
    3c30:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3c34:	svcge	0x007cf43f
    3c38:	mvnmi	r1, #70656	; 0x11400
    3c3c:	bleq	17e8b0 <__assert_fail@plt+0x17c974>
    3c40:	svcge	0x0076f43f
    3c44:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c48:	mulcs	r1, r6, r9
    3c4c:			; <UNDEFINED> instruction: 0xf8336803
    3c50:	bfieq	r3, r2, #0, #27
    3c54:	eorshi	pc, r1, #0, 2
    3c58:			; <UNDEFINED> instruction: 0xe7e41c75
    3c5c:	vldr	s8, [pc, #868]	; 3fc8 <__assert_fail@plt+0x208c>
    3c60:	ldrbtmi	r7, [sl], #-3006	; 0xfffff442
    3c64:			; <UNDEFINED> instruction: 0x5604e9d9
    3c68:	andcc	lr, r1, #3440640	; 0x348000
    3c6c:	tsteq	r2, r3, asr sl
    3c70:	bne	fecb7cb4 <__assert_fail@plt+0xfecb5d78>
    3c74:	blpl	feebf2f8 <__assert_fail@plt+0xfeebd3bc>
    3c78:	vmls.f32	s2, s15, s23
    3c7c:			; <UNDEFINED> instruction: 0xeeb82a90
    3c80:			; <UNDEFINED> instruction: 0xee877be7
    3c84:	vmla.f64	d6, d7, d5
    3c88:			; <UNDEFINED> instruction: 0xeeb83a90
    3c8c:	vsub.f64	d7, d22, d23
    3c90:	fstmiaxmi	sp, {d23-d25}	;@ Deprecated
    3c94:			; <UNDEFINED> instruction: 0xf8d92340
    3c98:	andcs	r1, r1, #20
    3c9c:			; <UNDEFINED> instruction: 0x0010f8d9
    3ca0:			; <UNDEFINED> instruction: 0xf104447c
    3ca4:	stmib	sp, {r2, sl, fp}^
    3ca8:	stclmi	6, cr5, [r8, #4]
    3cac:	blvc	13f2e8 <__assert_fail@plt+0x13d3ac>
    3cb0:	stm	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    3cb4:	ldrmi	r0, [r9], -r3
    3cb8:	ldmdage	pc, {r8, sl, ip, pc}	; <UNPREDICTABLE>
    3cbc:	strls	r2, [r9, #-1280]	; 0xfffffb00
    3cc0:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cc4:	msreq	SPSR_f, #536870916	; 0x20000004
    3cc8:	strmi	r5, [r4], -r0, ror #1
    3ccc:	blmi	ff03d8f8 <__assert_fail@plt+0xff03b9bc>
    3cd0:			; <UNDEFINED> instruction: 0xf8d9a80b
    3cd4:	stcge	0, cr2, [pc], #-64	; 3c9c <__assert_fail@plt+0x1d60>
    3cd8:	blvs	fe754ecc <__assert_fail@plt+0xfe752f90>
    3cdc:	movwls	sl, #27404	; 0x6b0c
    3ce0:	strtmi	r4, [sl], #-1561	; 0xfffff9e7
    3ce4:			; <UNDEFINED> instruction: 0xf7fd6002
    3ce8:	bmi	feebf9b0 <__assert_fail@plt+0xfeebda74>
    3cec:	blls	195574 <__assert_fail@plt+0x193638>
    3cf0:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    3cf4:	svc	0x00c0f7fd
    3cf8:			; <UNDEFINED> instruction: 0xf88db908
    3cfc:	blmi	fed83ff4 <__assert_fail@plt+0xfed820b8>
    3d00:	blvc	fe57f384 <__assert_fail@plt+0xfe57d448>
    3d04:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3d08:	b	148c114 <__assert_fail@plt+0x148a1d8>
    3d0c:	andsle	r0, r3, r1, lsl #6
    3d10:			; <UNDEFINED> instruction: 0x3014f8d9
    3d14:	blpl	fe4bf398 <__assert_fail@plt+0xfe4bd45c>
    3d18:			; <UNDEFINED> instruction: 0xee071a5b
    3d1c:			; <UNDEFINED> instruction: 0xf8d93a10
    3d20:	mrc	0, 5, r3, cr8, cr0, {0}
    3d24:	bne	fe6e2c48 <__assert_fail@plt+0xfe6e0d0c>
    3d28:	blvs	17f74c <__assert_fail@plt+0x17d810>
    3d2c:	bcc	fe43f550 <__assert_fail@plt+0xfe43d614>
    3d30:	blvc	ff9ff818 <__assert_fail@plt+0xff9fd8dc>
    3d34:	blvc	1ff614 <__assert_fail@plt+0x1fd6d8>
    3d38:	movtcs	r4, #3496	; 0xda8
    3d3c:			; <UNDEFINED> instruction: 0x1014f8d9
    3d40:			; <UNDEFINED> instruction: 0xf8d92201
    3d44:	ldrbtmi	r0, [sp], #-16
    3d48:	cfstrsne	mvf9, [lr, #-4]!
    3d4c:	stc	12, cr4, [sp, #656]	; 0x290
    3d50:	ldrbtmi	r7, [ip], #-2818	; 0xfffff4fe
    3d54:	andeq	lr, r3, r6, lsl #17
    3d58:	strls	r4, [r0], #-1561	; 0xfffff9e7
    3d5c:	strcs	sl, [r0], #-2079	; 0xfffff7e1
    3d60:			; <UNDEFINED> instruction: 0xf7fe9409
    3d64:	vadd.i8	q15, q9, q8
    3d68:	strmi	r0, [r4], -r8, ror #6
    3d6c:	ldrt	r5, [r8], r8, ror #1
    3d70:	stcge	12, cr4, [ip, #-624]	; 0xfffffd90
    3d74:			; <UNDEFINED> instruction: 0x2010f8d9
    3d78:	ldrbtmi	sl, [ip], #-2059	; 0xfffff7f5
    3d7c:	blvs	fe8d5628 <__assert_fail@plt+0xfe8d36ec>
    3d80:	andvs	r4, r3, r3, lsl r4
    3d84:	mcr	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3d88:	ldrdcs	lr, [r1, -r4]
    3d8c:	blvc	1cbf410 <__assert_fail@plt+0x1cbd4d4>
    3d90:	movweq	lr, #6738	; 0x1a52
    3d94:			; <UNDEFINED> instruction: 0xf8d9d013
    3d98:	ldc	0, cr3, [pc, #80]	; 3df0 <__assert_fail@plt+0x1eb4>
    3d9c:	bne	16dab68 <__assert_fail@plt+0x16d8c2c>
    3da0:	bcc	43f5c4 <__assert_fail@plt+0x43d688>
    3da4:			; <UNDEFINED> instruction: 0x3010f8d9
    3da8:	blvc	ff1ff890 <__assert_fail@plt+0xff1fd954>
    3dac:			; <UNDEFINED> instruction: 0xee871a9b
    3db0:	vmla.f64	d6, d7, d5
    3db4:			; <UNDEFINED> instruction: 0xeeb83a90
    3db8:	vsub.f64	d7, d22, d23
    3dbc:	vdivmi.f64	d7, d10, d7
    3dc0:	ldrbtmi	r6, [lr], #-2154	; 0xfffff796
    3dc4:	ldrdeq	lr, [r4, -r9]
    3dc8:	ldmdbvs	r3!, {r2, r4, r5, r8, sl, fp, ip}
    3dcc:	andeq	lr, r3, r4, lsl #17
    3dd0:			; <UNDEFINED> instruction: 0xd104429a
    3dd4:	ldmdbvs	r3!, {r1, r3, r5, r7, fp, sp, lr}^
    3dd8:			; <UNDEFINED> instruction: 0xf000429a
    3ddc:	bmi	fe0e4530 <__assert_fail@plt+0xfe0e25f4>
    3de0:	strtmi	sl, [fp], -pc, lsr #24
    3de4:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    3de8:			; <UNDEFINED> instruction: 0xf7fd4620
    3dec:	stmdblt	r8, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    3df0:	adcseq	pc, ip, sp, lsl #17
    3df4:	movtcs	r4, #3710	; 0xe7e
    3df8:	ldrmi	r2, [r9], -r1, lsl #4
    3dfc:	ldrbtmi	r9, [lr], #-1025	; 0xfffffbff
    3e00:			; <UNDEFINED> instruction: 0x9600a81f
    3e04:			; <UNDEFINED> instruction: 0xf7fe9209
    3e08:	blmi	1ebe048 <__assert_fail@plt+0x1ebc10c>
    3e0c:	rsbeq	pc, r8, #536870916	; 0x20000004
    3e10:			; <UNDEFINED> instruction: 0x4604447b
    3e14:	stcgt	0, cr5, [pc, #-608]	; 3bbc <__assert_fail@plt+0x1c80>
    3e18:	ldrbtmi	r4, [lr], #-3703	; 0xfffff189
    3e1c:	strgt	r3, [pc], -ip, lsl #12
    3e20:	strgt	ip, [pc], -pc, lsl #26
    3e24:	muleq	r7, r5, r8
    3e28:	andeq	lr, r7, r6, lsl #17
    3e2c:	blmi	1cfd798 <__assert_fail@plt+0x1cfb85c>
    3e30:	msreq	(UNDEF: 104), r2
    3e34:	andls	r2, r9, #0, 4
    3e38:	subspl	r4, sl, fp, ror r4
    3e3c:			; <UNDEFINED> instruction: 0xf8d9e651
    3e40:	movtcs	r2, #20
    3e44:			; <UNDEFINED> instruction: 0x0010f8d9
    3e48:	stclmi	6, cr4, [sp], #-100	; 0xffffff9c
    3e4c:	andcs	r9, r1, #536870912	; 0x20000000
    3e50:	andls	r4, r1, ip, ror r4
    3e54:	ldmdage	pc, {sl, ip, pc}	; <UNPREDICTABLE>
    3e58:	strls	r2, [r9], #-1024	; 0xfffffc00
    3e5c:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e60:	vqdmulh.s<illegal width 8>	q10, q1, q12
    3e64:	ldrbtmi	r0, [fp], #-616	; 0xfffffd98
    3e68:	addspl	r4, r8, r4, lsl #12
    3e6c:	blmi	19bd758 <__assert_fail@plt+0x19bb81c>
    3e70:	blvc	e7f4f4 <__assert_fail@plt+0xe7d5b8>
    3e74:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3e78:	b	148c284 <__assert_fail@plt+0x148a348>
    3e7c:	andsle	r0, r3, r1, lsl #6
    3e80:			; <UNDEFINED> instruction: 0x3014f8d9
    3e84:	blpl	dbf508 <__assert_fail@plt+0xdbd5cc>
    3e88:			; <UNDEFINED> instruction: 0xee071a5b
    3e8c:			; <UNDEFINED> instruction: 0xf8d93a10
    3e90:	mrc	0, 5, r3, cr8, cr0, {0}
    3e94:	bne	fe6e2db8 <__assert_fail@plt+0xfe6e0e7c>
    3e98:	blvs	17f8bc <__assert_fail@plt+0x17d980>
    3e9c:	bcc	fe43f6c0 <__assert_fail@plt+0xfe43d784>
    3ea0:	blvc	ff9ff988 <__assert_fail@plt+0xff9fda4c>
    3ea4:	blvc	1ff784 <__assert_fail@plt+0x1fd848>
    3ea8:	movtcs	r4, #3160	; 0xc58
    3eac:			; <UNDEFINED> instruction: 0x1014f8d9
    3eb0:			; <UNDEFINED> instruction: 0xf8d92201
    3eb4:	ldrbtmi	r0, [ip], #-16
    3eb8:	ldclmi	13, cr1, [r5, #-152]	; 0xffffff68
    3ebc:	blvc	bf4f8 <__assert_fail@plt+0xbd5bc>
    3ec0:	stm	r6, {r0, r2, r3, r4, r5, r6, sl, lr}
    3ec4:	ldrmi	r0, [r9], -r3
    3ec8:	strls	sl, [r0, #-2079]	; 0xfffff7e1
    3ecc:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ed0:	msreq	SPSR_f, #536870916	; 0x20000004
    3ed4:	movwcs	r5, #224	; 0xe0
    3ed8:	movwls	r4, #38404	; 0x9604
    3edc:	blmi	137d6e8 <__assert_fail@plt+0x137b7ac>
    3ee0:			; <UNDEFINED> instruction: 0xf8d9a80b
    3ee4:	stcge	0, cr2, [pc], #-64	; 3eac <__assert_fail@plt+0x1f70>
    3ee8:	blvs	fe7550dc <__assert_fail@plt+0xfe7531a0>
    3eec:	movwls	sl, #27404	; 0x6b0c
    3ef0:	strtmi	r4, [sl], #-1561	; 0xfffff9e7
    3ef4:			; <UNDEFINED> instruction: 0xf7fd6002
    3ef8:	bmi	11ff7a0 <__assert_fail@plt+0x11fd864>
    3efc:	blls	195784 <__assert_fail@plt+0x193848>
    3f00:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    3f04:	mrc	7, 5, APSR_nzcv, cr8, cr13, {7}
    3f08:			; <UNDEFINED> instruction: 0xf88db908
    3f0c:	stclmi	0, cr0, [r3, #-752]	; 0xfffffd10
    3f10:	ldrmi	r2, [r9], -r0, asr #6
    3f14:	strls	r2, [r1], #-513	; 0xfffffdff
    3f18:	ldmdage	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3f1c:	strcs	r9, [r0], #-1280	; 0xfffffb00
    3f20:			; <UNDEFINED> instruction: 0xf7fe9409
    3f24:	blmi	fbdf2c <__assert_fail@plt+0xfbbff0>
    3f28:	rsbeq	pc, r8, #536870916	; 0x20000004
    3f2c:			; <UNDEFINED> instruction: 0x4604447b
    3f30:	ldrb	r5, [r6, #152]	; 0x98
    3f34:			; <UNDEFINED> instruction: 0x46394b1c
    3f38:			; <UNDEFINED> instruction: 0x46204a3a
    3f3c:			; <UNDEFINED> instruction: 0xf858447a
    3f40:			; <UNDEFINED> instruction: 0xf5025003
    3f44:	eorcc	r5, r8, #268435456	; 0x10000000
    3f48:	ldmdavs	r2, {r0, r1, r3, r5, fp, sp, lr}
    3f4c:	ldc2	7, cr15, [ip], #-1020	; 0xfffffc04
    3f50:	svclt	0x0000e61c
    3f54:	andhi	pc, r0, pc, lsr #7
	...
    3f64:	smlawbmi	lr, r0, r4, r8
    3f68:	andeq	r7, r1, lr, lsl #9
    3f6c:	andeq	r0, r0, r4, ror #3
    3f70:	andeq	r7, r1, r2, lsl #9
    3f74:	andeq	r7, r1, r2, ror r6
    3f78:	andeq	r7, r1, lr, lsr #12
    3f7c:	strdeq	r7, [r1], -sl
    3f80:	andeq	r7, r1, sl, lsr #7
    3f84:	strdeq	r6, [r1], -r2
    3f88:			; <UNDEFINED> instruction: 0x000047b0
    3f8c:	andeq	r7, r1, lr, asr r5
    3f90:	strdeq	r4, [r0], -r6
    3f94:	andeq	r7, r1, r4, lsl r5
    3f98:	andeq	r7, r1, r0, lsl #10
    3f9c:	strdeq	r7, [r1], -sl
    3fa0:	strdeq	r7, [r1], -r8
    3fa4:	andeq	r4, r0, lr, lsr #15
    3fa8:	strdeq	r0, [r0], -r8
    3fac:	muleq	r0, r8, r7
    3fb0:	andeq	r4, r0, lr, lsl #15
    3fb4:	muleq	r0, r8, r7
    3fb8:	andeq	r7, r1, ip, lsl #9
    3fbc:	andeq	r7, r1, r4, ror r4
    3fc0:	andeq	r5, r0, ip, ror lr
    3fc4:	andeq	r7, r1, r2, lsr #7
    3fc8:	andeq	r7, r1, r4, ror #6
    3fcc:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    3fd0:	andeq	r7, r1, ip, lsr #6
    3fd4:	andeq	r4, r0, sl, asr #10
    3fd8:	andeq	r7, r1, r0, lsl #6
    3fdc:			; <UNDEFINED> instruction: 0x000172be
    3fe0:	andeq	r4, r0, sl, lsl #10
    3fe4:	andeq	r7, r1, sl, lsl #5
    3fe8:	andeq	r7, r1, r2, asr #4
    3fec:	muleq	r0, r6, r4
    3ff0:	andeq	r4, r0, r6, asr r4
    3ff4:	strdeq	r7, [r1], -r4
    3ff8:	andeq	r7, r1, sl, ror #3
    3ffc:	andeq	r7, r1, ip, asr #3
    4000:	ldrdeq	r4, [r0], -r0
    4004:	muleq	r1, lr, r1
    4008:	muleq	r1, r0, r1
    400c:	andeq	r7, r1, lr, asr #2
    4010:	andeq	r4, r0, ip, lsr #7
    4014:	andeq	r7, r1, ip, lsl r1
    4018:	andeq	r4, r0, sl, lsr r3
    401c:	andeq	r4, r0, ip, lsr r3
    4020:	ldrdeq	r7, [r1], -r8
    4024:	andeq	r7, r1, r8, asr #1
    4028:			; <UNDEFINED> instruction: 0xf47f2c00
    402c:			; <UNDEFINED> instruction: 0xf8d9adf5
    4030:	movwls	r3, #32768	; 0x8000
    4034:			; <UNDEFINED> instruction: 0x4618b133
    4038:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    403c:	stmdacs	r0, {r3, ip, pc}
    4040:	sbchi	pc, r3, r0
    4044:	stmdals	r8, {r2, r5, r6, r8, fp, lr}
    4048:			; <UNDEFINED> instruction: 0xf7fd4479
    404c:	strmi	lr, [r4], -ip, ror #29
    4050:			; <UNDEFINED> instruction: 0xf0002800
    4054:			; <UNDEFINED> instruction: 0xf7fd8092
    4058:	blmi	183f990 <__assert_fail@plt+0x183da54>
    405c:			; <UNDEFINED> instruction: 0xf503447b
    4060:			; <UNDEFINED> instruction: 0x33245301
    4064:			; <UNDEFINED> instruction: 0x4607781b
    4068:	blmi	177d7c8 <__assert_fail@plt+0x177b88c>
    406c:			; <UNDEFINED> instruction: 0xf858a817
    4070:	stmdavs	r9!, {r0, r1, ip, lr}
    4074:	svc	0x0038f7fd
    4078:	blmi	167d73c <__assert_fail@plt+0x167b800>
    407c:			; <UNDEFINED> instruction: 0xf858a81f
    4080:	stmdavs	r9!, {r0, r1, ip, lr}
    4084:	svc	0x0030f7fd
    4088:	ldmdavc	fp, {r1, r2, r8, r9, fp, ip, pc}
    408c:			; <UNDEFINED> instruction: 0xf57f065d
    4090:	blmi	14ef790 <__assert_fail@plt+0x14ed854>
    4094:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    4098:			; <UNDEFINED> instruction: 0xf0036828
    409c:	blls	1c34a0 <__assert_fail@plt+0x1c1564>
    40a0:	ldr	r7, [r4, #2075]!	; 0x81b
    40a4:	tstcc	r2, pc, asr #22
    40a8:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
    40ac:	biceq	lr, r1, #3072	; 0xc00
    40b0:	ldrdeq	lr, [r8, -r3]!
    40b4:	stc2l	0, cr15, [r6], #12
    40b8:	blmi	127d624 <__assert_fail@plt+0x127b6e8>
    40bc:	bleq	13ef5c <__assert_fail@plt+0x13d020>
    40c0:	bl	fe9d65ec <__assert_fail@plt+0xfe9d46b0>
    40c4:	stmdami	r9, {r0, r1, r3, r8, r9, sl}^
    40c8:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    40cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    40d0:			; <UNDEFINED> instruction: 0xf003682a
    40d4:	bmi	11c3438 <__assert_fail@plt+0x11c14fc>
    40d8:	stmdavs	fp!, {r5, r9, sl, lr}
    40dc:			; <UNDEFINED> instruction: 0x4659447a
    40e0:	andpl	pc, r1, #8388608	; 0x800000
    40e4:	eorcc	r4, r8, #52, 12	; 0x3400000
    40e8:			; <UNDEFINED> instruction: 0xf7ff6812
    40ec:	stmdavs	r8!, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    40f0:	ldc2l	0, cr15, [r4], {3}
    40f4:	blls	27d57c <__assert_fail@plt+0x27b640>
    40f8:	mrrcne	9, 3, r4, sl, cr9	; <UNPREDICTABLE>
    40fc:			; <UNDEFINED> instruction: 0xf8584b3d
    4100:	ldrbtmi	r5, [fp], #-1
    4104:	biceq	lr, r2, #3072	; 0xc00
    4108:			; <UNDEFINED> instruction: 0xf8d3682a
    410c:			; <UNDEFINED> instruction: 0xf8d310a4
    4110:			; <UNDEFINED> instruction: 0xf00300a0
    4114:	strb	pc, [r8, #-3255]!	; 0xfffff349	; <UNPREDICTABLE>
    4118:	str	r6, [fp], #2089	; 0x829
    411c:			; <UNDEFINED> instruction: 0x46334a36
    4120:			; <UNDEFINED> instruction: 0x46204639
    4124:			; <UNDEFINED> instruction: 0xf502447a
    4128:	eorcc	r5, r8, #268435456	; 0x10000000
    412c:			; <UNDEFINED> instruction: 0xf7ff6812
    4130:	str	pc, [fp, #-2891]!	; 0xfffff4b5
    4134:	andcs	r4, sl, sl, lsr #22
    4138:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    413c:			; <UNDEFINED> instruction: 0xf7fd6819
    4140:	ldrbt	lr, [sl], #-3752	; 0xfffff158
    4144:			; <UNDEFINED> instruction: 0x1014f8d9
    4148:	ldmib	r9, {r6, r8, r9, sp}^
    414c:			; <UNDEFINED> instruction: 0xf8d92503
    4150:	stmdami	sl!, {r3, lr}
    4154:	tstls	r3, r2, lsr #6
    4158:			; <UNDEFINED> instruction: 0x46194478
    415c:	andcs	r9, r1, #268435456	; 0x10000000
    4160:	ldmdage	pc, {ip, pc}	; <UNPREDICTABLE>
    4164:			; <UNDEFINED> instruction: 0xf7fd9502
    4168:	blmi	97fce8 <__assert_fail@plt+0x97ddac>
    416c:	rsbeq	pc, r8, #536870916	; 0x20000004
    4170:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    4174:	addspl	r9, r8, r9, lsl #2
    4178:	blmi	67d474 <__assert_fail@plt+0x67b538>
    417c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    4180:	ldrb	r6, [r7], #-2073	; 0xfffff7e7
    4184:	bvs	fecde934 <__assert_fail@plt+0xfecdc9f8>
    4188:			; <UNDEFINED> instruction: 0xf47f429a
    418c:	cdp	14, 11, cr10, cr2, cr8, {1}
    4190:	vmov.f64	d6, #68	; 0x3e200000  0.1562500
    4194:	vsqrt.f64	d23, d6
    4198:	ldrle	pc, [r1, #-2576]	; 0xfffff5f0
    419c:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
    41a0:	strls	r2, [r0], #-832	; 0xfffffcc0
    41a4:	stc	6, cr4, [sp, #100]	; 0x64
    41a8:	ldmdage	pc, {r1, r8, r9, fp, ip, sp, lr}	; <UNPREDICTABLE>
    41ac:	strcs	r2, [r0], #-513	; 0xfffffdff
    41b0:			; <UNDEFINED> instruction: 0xf7fd9409
    41b4:			; <UNDEFINED> instruction: 0xf242eeb8
    41b8:	strmi	r0, [r4], -r8, ror #6
    41bc:			; <UNDEFINED> instruction: 0xe62a50f0
    41c0:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
    41c4:			; <UNDEFINED> instruction: 0xf7fde7ec
    41c8:	ldmdbmi	r0, {r1, r5, r7, sl, fp, sp, lr, pc}
    41cc:	ldrbtmi	r2, [r9], #-1
    41d0:	stcl	7, cr15, [ip], {253}	; 0xfd
    41d4:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    41d8:	ldrdeq	r5, [r0], -ip
    41dc:	andeq	r6, r1, r8, lsr #31
    41e0:	strdeq	r0, [r0], -r8
    41e4:	andeq	r6, r1, r2, asr #13
    41e8:	andeq	r4, r0, r0, asr #4
    41ec:	andeq	r4, r0, r6, asr #4
    41f0:	andeq	r6, r1, r8, lsr #30
    41f4:	andeq	r6, r1, sl, ror #12
    41f8:	andeq	r6, r1, r0, ror #29
    41fc:	andeq	r4, r0, r4, asr #1
    4200:	muleq	r1, r2, lr
    4204:	andeq	r4, r0, sl, ror #1
    4208:	ldrdeq	r4, [r0], -r6
    420c:	andeq	r4, r0, r2, lsl #2
    4210:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    4214:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    4218:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    421c:			; <UNDEFINED> instruction: 0xf7fd4620
    4220:	strmi	lr, [r7], -sl, ror #25
    4224:			; <UNDEFINED> instruction: 0xf7fd4620
    4228:	strmi	lr, [r6], -r6, lsr #24
    422c:			; <UNDEFINED> instruction: 0xf7fd4620
    4230:	strmi	lr, [r4], -r8, ror #27
    4234:			; <UNDEFINED> instruction: 0xb128bb66
    4238:	stc	7, cr15, [r4, #1012]	; 0x3f4
    423c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    4240:	tstle	r7, r9, lsl #22
    4244:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    4248:			; <UNDEFINED> instruction: 0x4620681c
    424c:	ldcl	7, cr15, [r2], {253}	; 0xfd
    4250:	strtmi	r4, [r0], -r6, lsl #12
    4254:	stc	7, cr15, [lr], {253}	; 0xfd
    4258:	strtmi	r4, [r0], -r5, lsl #12
    425c:	ldcl	7, cr15, [r0, #1012]	; 0x3f4
    4260:	bllt	f55a78 <__assert_fail@plt+0xf53b3c>
    4264:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    4268:	stcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    426c:	blcs	25e280 <__assert_fail@plt+0x25c344>
    4270:	ldfltp	f5, [r8, #44]!	; 0x2c
    4274:	rscle	r2, r5, r0, lsr #22
    4278:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    427c:	andcs	r2, r0, r5, lsl #4
    4280:			; <UNDEFINED> instruction: 0xf7fd4479
    4284:			; <UNDEFINED> instruction: 0xf7fdec36
    4288:	andcs	lr, r1, ip, ror #27
    428c:	stc	7, cr15, [r6], {253}	; 0xfd
    4290:	ldcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    4294:	stccs	8, cr6, [r0], {3}
    4298:	blcs	838a50 <__assert_fail@plt+0x836b14>
    429c:	andvs	fp, r4, r8, lsl pc
    42a0:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    42a4:	andcs	r2, r0, r5, lsl #4
    42a8:			; <UNDEFINED> instruction: 0xf7fd4479
    42ac:			; <UNDEFINED> instruction: 0xf7fdec22
    42b0:			; <UNDEFINED> instruction: 0xe7eaed32
    42b4:	mvnle	r2, r0, lsl #16
    42b8:	stcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    42bc:	blcs	81e2d0 <__assert_fail@plt+0x81c394>
    42c0:	andvs	fp, r4, r8, lsl pc
    42c4:	svclt	0x0000e7e1
    42c8:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    42cc:	strdeq	r0, [r0], -r8
    42d0:	andeq	r0, r0, ip, ror #3
    42d4:	muleq	r0, ip, r0
    42d8:	andeq	r4, r0, r4, ror r0
    42dc:	tstcs	r0, r5, lsr #20
    42e0:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    42e4:	addslt	fp, r6, r0, ror r5
    42e8:			; <UNDEFINED> instruction: 0x460458d3
    42ec:	ldmdavs	fp, {r0, r1, fp, sp, pc}
    42f0:			; <UNDEFINED> instruction: 0xf04f9315
    42f4:			; <UNDEFINED> instruction: 0xf7fd0300
    42f8:	smclt	36552	; 0x8ec8
    42fc:	stc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    4300:	submi	r6, r0, #0, 16
    4304:	blmi	716b80 <__assert_fail@plt+0x714c44>
    4308:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    430c:	blls	55e37c <__assert_fail@plt+0x55c440>
    4310:	qsuble	r4, sl, ip
    4314:	ldcllt	0, cr11, [r0, #-88]!	; 0xffffffa8
    4318:	andcs	sl, r7, r1, lsl #18
    431c:	bl	fee42318 <__assert_fail@plt+0xfee403dc>
    4320:	bls	b2a68 <__assert_fail@plt+0xb0b2c>
    4324:	ldrbpl	pc, [r3, #1604]	; 0x644	; <UNPREDICTABLE>
    4328:	strbeq	pc, [r2, #-705]!	; 0xfffffd3f	; <UNPREDICTABLE>
    432c:	movwne	lr, #14813	; 0x39dd
    4330:	strvs	pc, [r2, #-2949]	; 0xfffff47b
    4334:	mcrls	7, 0, r1, cr1, cr2, {6}
    4338:	eorvs	r1, r1, r9, lsl #23
    433c:	adcne	lr, r5, #198656	; 0x30800
    4340:	mlsvs	r3, fp, sl, r1
    4344:	ble	ff74ef4c <__assert_fail@plt+0xff74d010>
    4348:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    434c:			; <UNDEFINED> instruction: 0xf5033901
    4350:	stmib	r4, {r4, r8, r9, ip, sp, lr}^
    4354:	ldrb	r1, [r5, r0, lsl #6]
    4358:			; <UNDEFINED> instruction: 0xf7fda805
    435c:	stmdacs	r0, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
    4360:	blls	f8a98 <__assert_fail@plt+0xf6b5c>
    4364:	rsbvs	r9, r0, r5, lsl #20
    4368:	mlavs	r3, fp, sl, r1
    436c:			; <UNDEFINED> instruction: 0xf7fde7ca
    4370:	svclt	0x0000ebce
    4374:	andeq	r6, r1, sl, lsl #22
    4378:	andeq	r0, r0, r4, ror #3
    437c:	andeq	r6, r1, r4, ror #21
    4380:	blmi	556bd8 <__assert_fail@plt+0x554c9c>
    4384:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    4388:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    438c:	stmdbge	r1, {r2, r9, sl, lr}
    4390:	ldmdavs	fp, {r2, sp}
    4394:			; <UNDEFINED> instruction: 0xf04f9303
    4398:			; <UNDEFINED> instruction: 0xf7fd0300
    439c:	stmdblt	r0!, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    43a0:			; <UNDEFINED> instruction: 0xf6449b02
    43a4:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    43a8:	stmdbls	r1, {r1, r5, r6, r9}
    43ac:	andgt	pc, r3, #133120	; 0x20800
    43b0:	ldrdvs	r1, [r1], -fp	; <UNPREDICTABLE>
    43b4:			; <UNDEFINED> instruction: 0x13a2ebc3
    43b8:	bmi	21c54c <__assert_fail@plt+0x21a610>
    43bc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    43c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    43c4:	subsmi	r9, sl, r3, lsl #22
    43c8:	andlt	sp, r4, r1, lsl #2
    43cc:			; <UNDEFINED> instruction: 0xf7fdbd10
    43d0:	svclt	0x0000eb9e
    43d4:	andeq	r6, r1, r8, ror #20
    43d8:	andeq	r0, r0, r4, ror #3
    43dc:	andeq	r6, r1, lr, lsr #20
    43e0:	mvnsmi	lr, #737280	; 0xb4000
    43e4:	strmi	fp, [r1], r8, lsr #7
    43e8:	stc	7, cr15, [r2], {253}	; 0xfd
    43ec:	andcc	r0, r1, r0, lsl #1
    43f0:	ldc	7, cr15, [r0], #-1012	; 0xfffffc0c
    43f4:	cmnlt	r0, #128, 12	; 0x8000000
    43f8:	mulmi	r0, r9, r9
    43fc:	mrcmi	3, 0, fp, cr8, cr4, {3}
    4400:	ldrbcs	r4, [ip, -r5, lsl #12]
    4404:	and	r4, sp, lr, ror r4
    4408:	svcmi	0x0001f919
    440c:	eorscc	r3, r0, #48, 2
    4410:	rsbvc	r3, r9, r0, lsr r3
    4414:			; <UNDEFINED> instruction: 0xf8053504
    4418:			; <UNDEFINED> instruction: 0xf8052c02
    441c:			; <UNDEFINED> instruction: 0xf8053c01
    4420:	orrlt	r7, ip, r4, lsl #24
    4424:	ldrtmi	r4, [r0], -r1, lsr #12
    4428:	stcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    442c:	orrne	pc, r1, r4, asr #7
    4430:	sbceq	pc, r2, #196, 6	; 0x10000003
    4434:	movweq	pc, #28676	; 0x7004	; <UNPREDICTABLE>
    4438:	mvnle	r2, r0, lsl #16
    443c:	blmi	82458 <__assert_fail@plt+0x8051c>
    4440:	svcmi	0x0001f919
    4444:	mvnle	r2, r0, lsl #24
    4448:	strbmi	r2, [r0], -r0, lsl #6
    444c:	pop	{r0, r1, r3, r5, ip, sp, lr}
    4450:			; <UNDEFINED> instruction: 0xf04f83f8
    4454:	strbmi	r0, [r0], -r0, lsl #16
    4458:	mvnshi	lr, #12386304	; 0xbd0000
    445c:	ldrb	r4, [r3, r5, lsl #12]!
    4460:	andeq	r5, r0, r4
    4464:			; <UNDEFINED> instruction: 0xf990b3e8
    4468:	bicslt	r3, fp, #0
    446c:	mrcne	5, 2, fp, cr4, cr0, {7}
    4470:	andcs	sp, r0, #52	; 0x34
    4474:	stceq	0, cr15, [r8], {79}	; 0x4f
    4478:	andcc	lr, r1, r8
    447c:			; <UNDEFINED> instruction: 0xf8013201
    4480:			; <UNDEFINED> instruction: 0xf9903c01
    4484:	movtlt	r3, #45056	; 0xb000
    4488:	eorle	r4, r7, #536870922	; 0x2000000a
    448c:			; <UNDEFINED> instruction: 0xf1012b5c
    4490:	mvnsle	r0, r1, lsl #2
    4494:	adcmi	r1, r5, #54528	; 0xd500
    4498:			; <UNDEFINED> instruction: 0xf990d2ef
    449c:			; <UNDEFINED> instruction: 0xf0255001
    44a0:	cfmsuba32cs	mvax0, mvax0, mvfx0, mvfx7
    44a4:			; <UNDEFINED> instruction: 0xf990d1e9
    44a8:			; <UNDEFINED> instruction: 0xf0266002
    44ac:	svccs	0x00300707
    44b0:			; <UNDEFINED> instruction: 0xf990d1e3
    44b4:			; <UNDEFINED> instruction: 0xf0277003
    44b8:			; <UNDEFINED> instruction: 0xf1be0e07
    44bc:	bicsle	r0, ip, r0, lsr pc
    44c0:	movweq	pc, #28677	; 0x7005	; <UNPREDICTABLE>
    44c4:	streq	pc, [r7], -r6
    44c8:	streq	pc, [r7, -r7]
    44cc:	blx	7104e6 <__assert_fail@plt+0x70e5aa>
    44d0:	andcc	r6, r4, #201326592	; 0xc000000
    44d4:	biceq	lr, r3, #7168	; 0x1c00
    44d8:			; <UNDEFINED> instruction: 0xe7d0b25b
    44dc:	andvc	r2, fp, r0, lsl #6
    44e0:			; <UNDEFINED> instruction: 0x4770bdf0
    44e4:	andvc	r2, fp, r0, lsl #6
    44e8:	svclt	0x00004770
    44ec:	svcmi	0x00f0e92d
    44f0:	addlt	r4, r3, r4, lsl #12
    44f4:	rsble	r2, r2, r0, lsl #16
    44f8:	mulpl	r0, r0, r9
    44fc:	stccs	6, cr4, [r0, #-548]	; 0xfffffddc
    4500:			; <UNDEFINED> instruction: 0xf1b2d064
    4504:	rsble	r0, r1, r1, lsl #16
    4508:	strcs	r1, [r0, -lr, asr #24]
    450c:	strcc	lr, [r1], #-12
    4510:	ldrtmi	r3, [r3], -r1, lsl #14
    4514:	stcpl	8, cr15, [r1], {6}
    4518:	mulpl	r0, r4, r9
    451c:	suble	r2, r9, r0, lsl #26
    4520:			; <UNDEFINED> instruction: 0xf1064547
    4524:	suble	r0, sp, #1048576	; 0x100000
    4528:	mvnsle	r2, ip, asr sp
    452c:	strbmi	r1, [r3, #-3323]	; 0xfffff305
    4530:			; <UNDEFINED> instruction: 0xf994d2ed
    4534:	blcs	1e10540 <__assert_fail@plt+0x1e0e604>
    4538:			; <UNDEFINED> instruction: 0xf7fdd1e9
    453c:			; <UNDEFINED> instruction: 0xf994ebbc
    4540:	andslt	r3, r9, #2
    4544:			; <UNDEFINED> instruction: 0xf8326802
    4548:			; <UNDEFINED> instruction: 0xf4100013
    454c:	sbcsle	r5, lr, r0, lsl #31
    4550:	mulge	r3, r4, r9
    4554:	andslt	pc, sl, r2, lsr r8	; <UNPREDICTABLE>
    4558:	vmlsl.s8	<illegal reg q7.5>, d10, d15
    455c:	svcpl	0x0080f41b
    4560:	streq	sp, [r0, #-213]	; 0xffffff2b
    4564:	vpmax.f32	<illegal reg q13.5>, <illegal reg q1.5>, q2
    4568:	tsteq	sp, r3, lsl #6
    456c:	stmib	sp, {r0, r1, r3, sl, ip, lr, pc}^
    4570:			; <UNDEFINED> instruction: 0xf7fd1200
    4574:	stmdbls	r0, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    4578:	stmdavs	r3, {r0, r9, fp, ip, pc}
    457c:	eorpl	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    4580:			; <UNDEFINED> instruction: 0x012d3d57
    4584:			; <UNDEFINED> instruction: 0xf41bb26d
    4588:	svclt	0x001c6f00
    458c:	teqeq	r0, #-2147483606	; 0x8000002a	; <UNPREDICTABLE>
    4590:	tstle	r8, fp, asr r2
    4594:			; <UNDEFINED> instruction: 0xf7fd9200
    4598:	bls	3f390 <__assert_fail@plt+0x3d454>
    459c:			; <UNDEFINED> instruction: 0xf8536803
    45a0:	blcc	15d0630 <__assert_fail@plt+0x15ce6f4>
    45a4:			; <UNDEFINED> instruction: 0x432bb25b
    45a8:			; <UNDEFINED> instruction: 0xf8063404
    45ac:	strcc	r3, [r4, -r1, lsl #24]
    45b0:			; <UNDEFINED> instruction: 0xe7b14633
    45b4:	andeq	lr, r9, r6, lsr #23
    45b8:	andcs	r3, r0, #1
    45bc:	andlt	r7, r3, sl, lsl r0
    45c0:	svchi	0x00f0e8bd
    45c4:	andeq	lr, r9, r3, lsr #23
    45c8:	ldrb	r3, [r6, r1]!
    45cc:	andcs	r4, r1, fp, asr #12
    45d0:	svclt	0x0000e7f3
    45d4:	addlt	fp, r3, r0, lsr r5
    45d8:			; <UNDEFINED> instruction: 0xf990b318
    45dc:	strmi	r3, [r5], -r0
    45e0:	ldmdblt	fp, {r2, r9, sl, lr}
    45e4:			; <UNDEFINED> instruction: 0xf914e01a
    45e8:	tstlt	fp, r1, lsl #30
    45ec:	svclt	0x00182b20
    45f0:	mvnsle	r2, r9, lsl #22
    45f4:	andcc	r1, r1, #100352	; 0x18800
    45f8:	andvs	fp, ip, r1, lsl #2
    45fc:	andsle	r4, r0, r5, lsr #5
    4600:	andls	r4, r1, #16, 12	; 0x1000000
    4604:	bl	9c2600 <__assert_fail@plt+0x9c06c4>
    4608:			; <UNDEFINED> instruction: 0xb1204604
    460c:	strtmi	r9, [r8], -r1, lsl #20
    4610:			; <UNDEFINED> instruction: 0xf7ff4621
    4614:	strtmi	pc, [r0], -r7, lsr #30
    4618:	ldclt	0, cr11, [r0, #-12]!
    461c:	stmdbcs	r0, {r0, r9, sp}
    4620:	strcs	sp, [r0], #-491	; 0xfffffe15
    4624:	andlt	r4, r3, r0, lsr #12
    4628:	svclt	0x0000bd30
    462c:	blmi	956ec4 <__assert_fail@plt+0x954f88>
    4630:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    4634:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4638:	stcmi	14, cr10, [r3], #-8
    463c:	movwls	r6, #14363	; 0x381b
    4640:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4644:	ldrbtmi	r4, [ip], #-2849	; 0xfffff4df
    4648:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    464c:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4650:	stmiapl	r3!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    4654:			; <UNDEFINED> instruction: 0xf7fd6818
    4658:	andcs	lr, r1, lr, ror #19
    465c:	mrrc	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
    4660:			; <UNDEFINED> instruction: 0xf7fd2002
    4664:	blmi	6ff7bc <__assert_fail@plt+0x6fd880>
    4668:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    466c:			; <UNDEFINED> instruction: 0xf7fde005
    4670:	stmdavs	r3, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    4674:	blcs	115e8c <__assert_fail@plt+0x113f50>
    4678:	andcs	sp, r0, #16, 2
    467c:			; <UNDEFINED> instruction: 0x46284631
    4680:	b	feb4267c <__assert_fail@plt+0xfeb40740>
    4684:	blle	ffc8e68c <__assert_fail@plt+0xffc8c750>
    4688:	blmi	396edc <__assert_fail@plt+0x394fa0>
    468c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4690:	blls	de700 <__assert_fail@plt+0xdc7c4>
    4694:	tstle	r0, sl, asr r0
    4698:	ldcllt	0, cr11, [r0, #-16]!
    469c:	andcs	r4, r5, #245760	; 0x3c000
    46a0:	ldrbtmi	r2, [r9], #-0
    46a4:	b	9426a0 <__assert_fail@plt+0x940764>
    46a8:	stmdavs	r0!, {r0, ip, pc}
    46ac:	b	ff7c26a8 <__assert_fail@plt+0xff7c076c>
    46b0:	strmi	r9, [r2], -r1, lsl #18
    46b4:			; <UNDEFINED> instruction: 0xf7fd2001
    46b8:			; <UNDEFINED> instruction: 0xf7fdea5a
    46bc:	svclt	0x0000ea28
    46c0:			; <UNDEFINED> instruction: 0x000167bc
    46c4:	andeq	r0, r0, r4, ror #3
    46c8:	andeq	r6, r1, r6, lsr #15
    46cc:	strdeq	r0, [r0], -r8
    46d0:	andeq	r0, r0, ip, ror #3
    46d4:	andeq	r8, r1, r0, lsr #20
    46d8:	andeq	r6, r1, r0, ror #14
    46dc:	andeq	r4, r0, lr, ror #26
    46e0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    46e4:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    46e8:			; <UNDEFINED> instruction: 0xe79f4770
    46ec:	andeq	r8, r1, r6, lsr #19
    46f0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    46f4:	stmdblt	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
    46f8:	stmdblt	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46fc:	addlt	fp, r3, r0, lsl #10
    4700:			; <UNDEFINED> instruction: 0xf7ff9001
    4704:	stmdals	r1, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4708:			; <UNDEFINED> instruction: 0xf85db003
    470c:			; <UNDEFINED> instruction: 0xf7fdeb04
    4710:	svclt	0x0000b957
    4714:	muleq	r1, r6, r9
    4718:	stmdbmi	r1!, {r5, fp, lr}
    471c:	ldrblt	r4, [r0, #1144]!	; 0x478
    4720:	stmdapl	r1, {r0, r2, r6, r7, ip, sp, pc}^
    4724:	bge	8af334 <__assert_fail@plt+0x8ad3f8>
    4728:	stmdavs	r9, {sl, sp}
    472c:			; <UNDEFINED> instruction: 0xf04f9143
    4730:			; <UNDEFINED> instruction: 0xf8430100
    4734:	addsmi	r4, r3, #4, 30
    4738:	blge	8f8f2c <__assert_fail@plt+0x8f6ff0>
    473c:	cdpls	13, 0, cr10, cr3, cr3, {0}
    4740:	strtmi	r2, [r9], -r0, lsl #5
    4744:			; <UNDEFINED> instruction: 0xf0464618
    4748:	strls	r0, [r3], -r1, lsl #12
    474c:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4750:	qadd16mi	r4, r9, r4
    4754:	strls	r2, [r0], #-512	; 0xfffffe00
    4758:			; <UNDEFINED> instruction: 0x4603447f
    475c:			; <UNDEFINED> instruction: 0xf7fd2001
    4760:	ldmdbmi	r1, {r1, r6, r7, r8, fp, sp, lr, pc}
    4764:	andcs	r4, r0, #56, 12	; 0x3800000
    4768:			; <UNDEFINED> instruction: 0xf7fd4479
    476c:	stmdblt	r8, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}^
    4770:	blmi	2d6fb0 <__assert_fail@plt+0x2d5074>
    4774:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4778:	blls	10de7e8 <__assert_fail@plt+0x10dc8ac>
    477c:	qaddle	r4, sl, fp
    4780:	ldcllt	0, cr11, [r0, #276]!	; 0x114
    4784:	andcs	r4, r5, #163840	; 0x28000
    4788:	ldrbtmi	r2, [r9], #-0
    478c:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4790:			; <UNDEFINED> instruction: 0xf7fd4639
    4794:	strb	lr, [fp, r6, ror #22]!
    4798:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    479c:	ldrdeq	r6, [r1], -r0
    47a0:	andeq	r0, r0, r4, ror #3
    47a4:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    47a8:			; <UNDEFINED> instruction: 0x00004cbc
    47ac:	andeq	r6, r1, r8, ror r6
    47b0:	andeq	r4, r0, sl, lsr #25
    47b4:	blmi	fe8d7244 <__assert_fail@plt+0xfe8d5308>
    47b8:	stmiami	r3!, {r1, r3, r4, r5, r6, sl, lr}
    47bc:	mvnsmi	lr, sp, lsr #18
    47c0:	ldmpl	r3, {r1, r2, r5, r7, ip, sp, pc}^
    47c4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    47c8:			; <UNDEFINED> instruction: 0xf04f9325
    47cc:			; <UNDEFINED> instruction: 0xf7fd0300
    47d0:			; <UNDEFINED> instruction: 0x4604ea30
    47d4:			; <UNDEFINED> instruction: 0xf7fd2001
    47d8:	stmdacs	r0, {r7, r8, r9, fp, sp, lr, pc}
    47dc:	addshi	pc, r2, r0
    47e0:			; <UNDEFINED> instruction: 0xf0002c00
    47e4:			; <UNDEFINED> instruction: 0xf99480ca
    47e8:	stccs	0, cr5, [r0, #-0]
    47ec:	addhi	pc, sl, r0
    47f0:			; <UNDEFINED> instruction: 0x46204996
    47f4:			; <UNDEFINED> instruction: 0xf7fd4479
    47f8:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    47fc:	addhi	pc, r2, r0
    4800:			; <UNDEFINED> instruction: 0xf0002d2f
    4804:	ldmmi	r2, {r1, r3, r7, pc}
    4808:			; <UNDEFINED> instruction: 0xf7fd4478
    480c:	stmdacs	r0, {r1, r4, r9, fp, sp, lr, pc}
    4810:			; <UNDEFINED> instruction: 0xf7fdd078
    4814:			; <UNDEFINED> instruction: 0x4607e976
    4818:			; <UNDEFINED> instruction: 0xf0002800
    481c:	stmibmi	sp, {r0, r1, r3, r4, r6, r7, pc}
    4820:			; <UNDEFINED> instruction: 0xf7fd4479
    4824:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
    4828:	adcshi	pc, pc, r0
    482c:	eorhi	pc, r8, #14614528	; 0xdf0000
    4830:	vst3.<illegal width 64>	{d20-d22}, [pc :256], r8
    4834:			; <UNDEFINED> instruction: 0xf7fd2100
    4838:			; <UNDEFINED> instruction: 0x1e05e9f0
    483c:	movwcs	sp, #2827	; 0xb0b
    4840:	strtmi	r2, [r1], -r1, lsl #4
    4844:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4848:	strtmi	r4, [r8], -r6, lsl #12
    484c:	bl	17c2848 <__assert_fail@plt+0x17c090c>
    4850:			; <UNDEFINED> instruction: 0xf0002e00
    4854:			; <UNDEFINED> instruction: 0x46418095
    4858:			; <UNDEFINED> instruction: 0xf7fd2000
    485c:	stmdacs	r0, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
    4860:	bmi	1fb9004 <__assert_fail@plt+0x1fb70c8>
    4864:	ldrbtmi	r4, [sl], #-2935	; 0xfffff489
    4868:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    486c:	subsmi	r9, sl, r5, lsr #22
    4870:	adchi	pc, r4, r0, asr #32
    4874:	eorlt	r4, r6, r8, lsr r6
    4878:	ldrhmi	lr, [r0, #141]!	; 0x8d
    487c:	stmialt	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4880:			; <UNDEFINED> instruction: 0xf7fd2000
    4884:			; <UNDEFINED> instruction: 0xf7fde8d8
    4888:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    488c:			; <UNDEFINED> instruction: 0xf0006068
    4890:	stmiavs	r8!, {r2, r3, r6, r7, pc}
    4894:	addshi	pc, r4, r0, asr #5
    4898:	stmdacs	r0, {r1, r9, sl, fp, sp, pc}
    489c:	tstcs	r1, sl, ror r1
    48a0:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48a4:			; <UNDEFINED> instruction: 0xf7fd2002
    48a8:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
    48ac:	stfmip	f5, [ip], #-472	; 0xfffffe28
    48b0:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    48b4:	bl	ac28b0 <__assert_fail@plt+0xac0974>
    48b8:	smlabbcs	r0, r8, r2, r2
    48bc:			; <UNDEFINED> instruction: 0xf7fda803
    48c0:	blmi	1a3f288 <__assert_fail@plt+0x1a3d34c>
    48c4:	andseq	pc, ip, #4, 2
    48c8:	andcs	r4, r2, r1, lsr r6
    48cc:	movwls	r4, #9339	; 0x247b
    48d0:	stmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48d4:	adceq	pc, r8, #4, 2
    48d8:	andcs	r4, r1, r1, lsr r6
    48dc:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48e0:	addsvc	pc, sl, #4, 10	; 0x1000000
    48e4:	andcs	r4, pc, r1, lsr r6	; <UNPREDICTABLE>
    48e8:	ldmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48ec:	rscvc	pc, r0, #4, 10	; 0x1000000
    48f0:	andcs	r4, r3, r1, lsr r6
    48f4:	ldmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48f8:	andsvc	pc, r3, #4, 10	; 0x1000000
    48fc:	andcs	r4, sp, r1, lsr r6
    4900:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4904:	blmi	13d726c <__assert_fail@plt+0x13d5330>
    4908:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    490c:	blls	95e97c <__assert_fail@plt+0x95ca40>
    4910:	cmple	r3, sl, asr r0
    4914:	pop	{r1, r2, r5, ip, sp, pc}
    4918:	strdcs	r8, [r1, -r0]
    491c:			; <UNDEFINED> instruction: 0xf7fd4620
    4920:	stmdacs	r0, {r2, r5, r6, r9, fp, sp, lr, pc}
    4924:	ldfmip	f5, [r1, #-952]	; 0xfffffc48
    4928:	mvnscc	pc, pc, asr #32
    492c:	ldrbtmi	r4, [sp], #-2896	; 0xfffff4b0
    4930:	ldrbtmi	r4, [fp], #-2640	; 0xfffff5b0
    4934:	sbcseq	pc, r8, #9764864	; 0x950000
    4938:	addsvs	r4, ip, sl, ror r4
    493c:	streq	pc, [r1], #-16
    4940:			; <UNDEFINED> instruction: 0xf8c560a9
    4944:	ldrdvs	r2, [fp], -ip	; <UNPREDICTABLE>
    4948:	mcrge	1, 0, sp, cr2, cr10, {4}
    494c:			; <UNDEFINED> instruction: 0xf7fd4630
    4950:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    4954:	blls	fb5bc <__assert_fail@plt+0xf9680>
    4958:	adcvs	r4, fp, r0, lsr #12
    495c:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4960:	b	1b4295c <__assert_fail@plt+0x1b40a20>
    4964:	rsbvs	r2, r8, r0, lsl #16
    4968:	blls	b8a54 <__assert_fail@plt+0xb6b18>
    496c:	blle	aa9578 <__assert_fail@plt+0xaa763c>
    4970:			; <UNDEFINED> instruction: 0xf7fd9801
    4974:	stmiavs	r8!, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    4978:	ldcmi	7, cr14, [pc], #-580	; 473c <__assert_fail@plt+0x2800>
    497c:	smlsldx	r4, r2, ip, r4
    4980:			; <UNDEFINED> instruction: 0xf7fd4638
    4984:	strb	lr, [lr, r6, ror #16]
    4988:	stmdacs	r0, {r3, r5, r6, r7, fp, sp, lr}
    498c:			; <UNDEFINED> instruction: 0xf7fdddba
    4990:			; <UNDEFINED> instruction: 0xe7b7eabe
    4994:	b	feec2990 <__assert_fail@plt+0xfeec0a54>
    4998:	str	r6, [r0, r8, lsr #17]
    499c:	tstcs	r2, r7, lsr fp
    49a0:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    49a4:	ldm	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49a8:	bmi	d7e7b4 <__assert_fail@plt+0xd7c878>
    49ac:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    49b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    49b4:	subsmi	r9, sl, r5, lsr #22
    49b8:	svcge	0x005cf43f
    49bc:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49c0:	addsle	r2, pc, r0, lsl #16
    49c4:	stmdals	r1, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    49c8:	b	fe8429c4 <__assert_fail@plt+0xfe840a88>
    49cc:			; <UNDEFINED> instruction: 0xf7fd9803
    49d0:			; <UNDEFINED> instruction: 0xe797ea9e
    49d4:	andcs	r4, r1, fp, lsr #18
    49d8:			; <UNDEFINED> instruction: 0xf7fd4479
    49dc:	strmi	lr, [r1], -r8, asr #17
    49e0:			; <UNDEFINED> instruction: 0xf7fd9802
    49e4:	stmdals	r2, {r1, r3, r4, r7, fp, sp, lr, pc}
    49e8:	b	fe4429e4 <__assert_fail@plt+0xfe440aa8>
    49ec:			; <UNDEFINED> instruction: 0xf7fd9803
    49f0:			; <UNDEFINED> instruction: 0x4c25ea8e
    49f4:			; <UNDEFINED> instruction: 0xf8d4447c
    49f8:			; <UNDEFINED> instruction: 0x479832dc
    49fc:	stmdavs	r8, {r0, r5, fp, sp, lr}
    4a00:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a04:	ldmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a08:	andcs	r4, r5, #32, 18	; 0x80000
    4a0c:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
    4a10:	blcs	8ca18 <__assert_fail@plt+0x8aadc>
    4a14:	ldrbcs	fp, [pc, #-3852]!	; 3b10 <__assert_fail@plt+0x1bd4>
    4a18:			; <UNDEFINED> instruction: 0xf7fd257e
    4a1c:	stmdavs	r3!, {r1, r3, r5, r6, fp, sp, lr, pc}
    4a20:			; <UNDEFINED> instruction: 0x4601681a
    4a24:			; <UNDEFINED> instruction: 0xf7fd4628
    4a28:	stmiavs	fp!, {r1, r5, r7, fp, sp, lr, pc}
    4a2c:			; <UNDEFINED> instruction: 0xdde02b00
    4a30:	ldrmi	r4, [r8], -r1, lsl #12
    4a34:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a38:			; <UNDEFINED> instruction: 0xf7fd68a8
    4a3c:	ldrb	lr, [r8, r8, ror #20]
    4a40:	andeq	r6, r1, r4, lsr r6
    4a44:	andeq	r0, r0, r4, ror #3
    4a48:	andeq	r4, r0, r4, lsr #25
    4a4c:	andeq	r4, r0, ip, ror ip
    4a50:	andeq	r4, r0, ip, ror #24
    4a54:	andeq	r3, r0, r4, asr fp
    4a58:	andeq	r3, r0, r4, asr #22
    4a5c:	andeq	r6, r1, r6, lsl #11
    4a60:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    4a64:			; <UNDEFINED> instruction: 0xfffffe21
    4a68:	andeq	r6, r1, r4, ror #9
    4a6c:	andeq	r8, r1, sl, asr r7
    4a70:	andeq	r8, r1, lr, lsr r7
    4a74:			; <UNDEFINED> instruction: 0xfffffddd
    4a78:	andeq	r4, r0, r4, ror #21
    4a7c:	andeq	r8, r1, r8, ror #13
    4a80:	andeq	r6, r1, lr, lsr r4
    4a84:	strdeq	r3, [r0], -r8
    4a88:	muleq	r1, r4, r6
    4a8c:	andeq	r4, r0, r0, ror sl
    4a90:	blmi	1b1eb8 <__assert_fail@plt+0x1aff7c>
    4a94:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4a98:	stfltd	f3, [r8, #-12]
    4a9c:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    4aa0:	pop	{r0, r1, fp, lr}
    4aa4:	ldrbtmi	r4, [r8], #-8
    4aa8:	bllt	1840abc <__assert_fail@plt+0x183eb80>
    4aac:	strdeq	r8, [r1], -r4
    4ab0:			; <UNDEFINED> instruction: 0xfffffc37
    4ab4:	cfstr32mi	mvfx11, [r8], {16}
    4ab8:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    4abc:	ldfltd	f3, [r0, #-12]
    4ac0:			; <UNDEFINED> instruction: 0xf7fd2001
    4ac4:			; <UNDEFINED> instruction: 0x4603e83c
    4ac8:			; <UNDEFINED> instruction: 0x61a32002
    4acc:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ad0:	pop	{r5, r6, r8, sp, lr}
    4ad4:			; <UNDEFINED> instruction: 0xe66d4010
    4ad8:	ldrdeq	r8, [r1], -r0
    4adc:	cfldr32mi	mvfx11, [sp], {16}
    4ae0:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    4ae4:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    4ae8:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
    4aec:	smlatbcs	r1, r0, r9, r6
    4af0:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4af4:	stmdbvs	r0!, {r1, r8, sp}^
    4af8:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4afc:			; <UNDEFINED> instruction: 0xf7fd69a0
    4b00:	stmdbvs	r0!, {r1, r2, r9, fp, sp, lr, pc}^
    4b04:	b	c2b00 <__assert_fail@plt+0xc0bc4>
    4b08:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
    4b0c:	andcs	r2, r2, r0, lsl #4
    4b10:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b14:			; <UNDEFINED> instruction: 0x01a8f104
    4b18:	andcs	r2, r1, r0, lsl #4
    4b1c:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b20:	orrsvc	pc, sl, r4, lsl #10
    4b24:	andcs	r2, pc, r0, lsl #4
    4b28:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b2c:	mvnvc	pc, r4, lsl #10
    4b30:	andcs	r2, r3, r0, lsl #4
    4b34:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b38:	tstvc	r3, r4, lsl #10	; <UNPREDICTABLE>
    4b3c:	andcs	r2, sp, r0, lsl #4
    4b40:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b44:	vst1.8	{d20-d22}, [pc :128], r0
    4b48:	tstcs	r0, r8, lsr r2
    4b4c:			; <UNDEFINED> instruction: 0x4010e8bd
    4b50:	stmdblt	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b54:	andeq	r8, r1, r8, lsr #11
    4b58:	andvs	r2, fp, r0, lsl #6
    4b5c:			; <UNDEFINED> instruction: 0xb328b410
    4b60:	mulmi	r0, r0, r9
    4b64:	tstle	ip, pc, lsr #24
    4b68:	mulcc	r1, r0, r9
    4b6c:	andcc	r4, r1, r4, lsl #12
    4b70:	rscsle	r2, r9, pc, lsr #22
    4b74:	andvs	r2, fp, r1, lsl #6
    4b78:	mulcc	r1, r4, r9
    4b7c:	svclt	0x00182b2f
    4b80:	andle	r2, sl, r0, lsl #22
    4b84:			; <UNDEFINED> instruction: 0xf1c04603
    4b88:	ldmdane	sl, {r1}
    4b8c:			; <UNDEFINED> instruction: 0xf913600a
    4b90:	bcs	1079c <__assert_fail@plt+0xe860>
    4b94:	bcs	bf47fc <__assert_fail@plt+0xbf28c0>
    4b98:			; <UNDEFINED> instruction: 0x4620d1f7
    4b9c:	blmi	142d18 <__assert_fail@plt+0x140ddc>
    4ba0:	stccs	7, cr4, [r0], {112}	; 0x70
    4ba4:			; <UNDEFINED> instruction: 0x4604d0f9
    4ba8:	strb	r3, [r3, r1]!
    4bac:	ldrb	r4, [r4, r4, lsl #12]!
    4bb0:			; <UNDEFINED> instruction: 0x460eb570
    4bb4:	mulne	r0, r0, r9
    4bb8:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    4bbc:	cmplt	r1, r8, lsl #12
    4bc0:			; <UNDEFINED> instruction: 0x4630295c
    4bc4:			; <UNDEFINED> instruction: 0xf7fdd008
    4bc8:	ldmdblt	r8!, {r1, r3, r4, r7, fp, sp, lr, pc}^
    4bcc:	strpl	r3, [r9, -r1, lsl #8]!
    4bd0:	stmdbcs	r0, {r5, r9, sl, lr}
    4bd4:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    4bd8:			; <UNDEFINED> instruction: 0xf993192b
    4bdc:			; <UNDEFINED> instruction: 0xb12b3001
    4be0:	strpl	r3, [r9, -r2, lsl #8]!
    4be4:	stmdbcs	r0, {r5, r9, sl, lr}
    4be8:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    4bec:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4bf0:	mvnsmi	lr, sp, lsr #18
    4bf4:	bmi	8d6454 <__assert_fail@plt+0x8d4518>
    4bf8:	blmi	8f0e08 <__assert_fail@plt+0x8eeecc>
    4bfc:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    4c00:	strmi	r4, [r8], r4, lsl #12
    4c04:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c08:			; <UNDEFINED> instruction: 0xf04f9301
    4c0c:	strls	r0, [r0, -r0, lsl #6]
    4c10:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c14:	tstlt	r4, r7
    4c18:	mulcc	r0, r4, r9
    4c1c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    4c20:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    4c24:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    4c28:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4c2c:	stmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c30:	ldrtmi	r4, [fp], -r5, lsl #12
    4c34:			; <UNDEFINED> instruction: 0x46694632
    4c38:			; <UNDEFINED> instruction: 0xf7fc4620
    4c3c:	stmdavs	fp!, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    4c40:	blls	33294 <__assert_fail@plt+0x31358>
    4c44:	rscle	r4, sl, r3, lsr #5
    4c48:			; <UNDEFINED> instruction: 0xf993b11b
    4c4c:	blcs	10c54 <__assert_fail@plt+0xed18>
    4c50:	bmi	4393ec <__assert_fail@plt+0x4374b0>
    4c54:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    4c58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c5c:	subsmi	r9, sl, r1, lsl #22
    4c60:	andlt	sp, r2, sp, lsl #2
    4c64:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4c68:	blcs	89749c <__assert_fail@plt+0x895560>
    4c6c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4c70:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    4c74:	strbmi	r4, [r2], -r3, lsr #12
    4c78:			; <UNDEFINED> instruction: 0xf7fc4479
    4c7c:			; <UNDEFINED> instruction: 0xf7fcef78
    4c80:	svclt	0x0000ef46
    4c84:	andeq	r6, r1, lr, ror #3
    4c88:	andeq	r0, r0, r4, ror #3
    4c8c:	andeq	r8, r1, sl, asr r4
    4c90:	andeq	r4, r0, r4, ror r8
    4c94:	muleq	r1, r6, r1
    4c98:	andeq	r8, r1, r4, lsl r4
    4c9c:	andeq	r4, r0, r4, lsr #16
    4ca0:	addlt	fp, r3, r0, lsl #10
    4ca4:	tstls	r0, r7, lsl #24
    4ca8:			; <UNDEFINED> instruction: 0xf7fd9001
    4cac:	ldrbtmi	lr, [ip], #-2124	; 0xfffff7b4
    4cb0:	ldmib	sp, {r1, r5, r8, sp}^
    4cb4:	andvs	r2, r1, r0, lsl #6
    4cb8:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    4cbc:			; <UNDEFINED> instruction: 0xf7fc4479
    4cc0:	svclt	0x0000ef56
    4cc4:	ldrdeq	r8, [r1], -r2
    4cc8:	andeq	r4, r0, r0, ror #15
    4ccc:			; <UNDEFINED> instruction: 0x4604b538
    4cd0:			; <UNDEFINED> instruction: 0xf7ff460d
    4cd4:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4cd8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    4cdc:	lfmlt	f5, 1, [r8, #-0]
    4ce0:	strtmi	r4, [r0], -r9, lsr #12
    4ce4:			; <UNDEFINED> instruction: 0xffdcf7ff
    4ce8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4cec:			; <UNDEFINED> instruction: 0x47706018
    4cf0:	muleq	r1, r6, r3
    4cf4:	svcmi	0x00f0e92d
    4cf8:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    4cfc:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    4d00:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4d04:			; <UNDEFINED> instruction: 0xf8df2500
    4d08:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    4d0c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    4d10:	movwls	r6, #55323	; 0xd81b
    4d14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4d18:	strmi	lr, [r0, #-2505]	; 0xfffff637
    4d1c:	strmi	r9, [r5], -r2, lsl #4
    4d20:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d24:	stccs	6, cr4, [r0, #-16]
    4d28:	adchi	pc, r9, r0
    4d2c:	mulvs	r0, r5, r9
    4d30:			; <UNDEFINED> instruction: 0xf0002e00
    4d34:			; <UNDEFINED> instruction: 0xf7fc80a4
    4d38:			; <UNDEFINED> instruction: 0x462aefbe
    4d3c:	strmi	r6, [r2], r1, lsl #16
    4d40:			; <UNDEFINED> instruction: 0xf912e001
    4d44:	rscslt	r6, r3, #1, 30
    4d48:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    4d4c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    4d50:	mcrcs	1, 1, sp, cr13, cr7, {7}
    4d54:	addshi	pc, r3, r0
    4d58:	bleq	c41194 <__assert_fail@plt+0xc3f258>
    4d5c:	ldrmi	r4, [sl], -r8, lsr #12
    4d60:	ldrbmi	r6, [r9], -r3, lsr #32
    4d64:			; <UNDEFINED> instruction: 0xf7fc930c
    4d68:	mcrls	14, 0, lr, cr12, cr2, {5}
    4d6c:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    4d70:	smlabteq	r0, sp, r9, lr
    4d74:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    4d78:			; <UNDEFINED> instruction: 0xf0402d00
    4d7c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    4d80:	tsthi	r6, r0	; <UNPREDICTABLE>
    4d84:	mulpl	r0, r6, r9
    4d88:			; <UNDEFINED> instruction: 0xf0002d00
    4d8c:	andcs	r8, r0, #12, 2
    4d90:	cdp	3, 0, cr2, cr8, cr0, {0}
    4d94:			; <UNDEFINED> instruction: 0x4657ba10
    4d98:	andsls	pc, r8, sp, asr #17
    4d9c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4da0:			; <UNDEFINED> instruction: 0x469246b1
    4da4:			; <UNDEFINED> instruction: 0xf999469b
    4da8:	bcs	1a4cdb4 <__assert_fail@plt+0x1a4ae78>
    4dac:	addhi	pc, sp, r0
    4db0:	msreq	CPSR_, r2, lsr #32
    4db4:			; <UNDEFINED> instruction: 0xf0402942
    4db8:			; <UNDEFINED> instruction: 0xf99980e9
    4dbc:	bcs	cdcc <__assert_fail@plt+0xae90>
    4dc0:	bicshi	pc, r3, r0
    4dc4:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dc8:	subsle	r2, r8, r0, lsl #16
    4dcc:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    4dd0:			; <UNDEFINED> instruction: 0x4630d055
    4dd4:	svc	0x008cf7fc
    4dd8:	movweq	lr, #47706	; 0xba5a
    4ddc:	cmple	lr, r5, lsl #12
    4de0:	mulne	r0, r9, r9
    4de4:	suble	r2, sl, r0, lsl #18
    4de8:			; <UNDEFINED> instruction: 0x462a4630
    4dec:			; <UNDEFINED> instruction: 0xf7fd4649
    4df0:	stmdacs	r0, {r1, r7, fp, sp, lr, pc}
    4df4:			; <UNDEFINED> instruction: 0xf919d143
    4df8:	strbmi	ip, [sp], #-5
    4dfc:	svceq	0x0030f1bc
    4e00:			; <UNDEFINED> instruction: 0xf108d10a
    4e04:	bl	fea06e10 <__assert_fail@plt+0xfea04ed4>
    4e08:	bl	145a24 <__assert_fail@plt+0x143ae8>
    4e0c:			; <UNDEFINED> instruction: 0xf9150803
    4e10:			; <UNDEFINED> instruction: 0xf1bccf01
    4e14:	rscsle	r0, r8, r0, lsr pc
    4e18:			; <UNDEFINED> instruction: 0xf833683b
    4e1c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    4e20:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    4e24:	ldrle	r4, [lr, #1705]!	; 0x6a9
    4e28:	strtmi	r2, [r8], -r0, lsl #6
    4e2c:	bne	440694 <__assert_fail@plt+0x43e758>
    4e30:	eorvs	r4, r3, sl, lsl r6
    4e34:			; <UNDEFINED> instruction: 0xf7fc930c
    4e38:			; <UNDEFINED> instruction: 0xf8ddee4a
    4e3c:	strmi	r9, [r9, #48]!	; 0x30
    4e40:	strmi	r6, [r2], r5, lsr #16
    4e44:			; <UNDEFINED> instruction: 0xf000468b
    4e48:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    4e4c:	adchi	pc, r6, r0
    4e50:	mvnscc	pc, #16, 2
    4e54:			; <UNDEFINED> instruction: 0xf1419304
    4e58:	movwls	r3, #21503	; 0x53ff
    4e5c:	ldrdeq	lr, [r4, -sp]
    4e60:	mvnscc	pc, #79	; 0x4f
    4e64:	andeq	pc, r2, #111	; 0x6f
    4e68:	svclt	0x0008428b
    4e6c:			; <UNDEFINED> instruction: 0xd3274282
    4e70:	svceq	0x0000f1b9
    4e74:			; <UNDEFINED> instruction: 0xf999d003
    4e78:	bcs	ce80 <__assert_fail@plt+0xaf44>
    4e7c:	tstcs	r6, #-1073741788	; 0xc0000024
    4e80:	ldreq	pc, [r5, #-111]	; 0xffffff91
    4e84:	bmi	ff49cf18 <__assert_fail@plt+0xff49afdc>
    4e88:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    4e8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e90:	subsmi	r9, sl, sp, lsl #22
    4e94:	orrshi	pc, r6, r0, asr #32
    4e98:	andlt	r4, pc, r8, lsr #12
    4e9c:	blhi	c0198 <__assert_fail@plt+0xbe25c>
    4ea0:	svchi	0x00f0e8bd
    4ea4:			; <UNDEFINED> instruction: 0xf1109b01
    4ea8:			; <UNDEFINED> instruction: 0xf04f37ff
    4eac:			; <UNDEFINED> instruction: 0xf06f31ff
    4eb0:			; <UNDEFINED> instruction: 0xf1430002
    4eb4:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    4eb8:	adcsmi	fp, r8, #8, 30
    4ebc:	svcge	0x005ff4bf
    4ec0:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    4ec4:	rsbmi	sp, fp, #913408	; 0xdf000
    4ec8:			; <UNDEFINED> instruction: 0xf999e7dc
    4ecc:			; <UNDEFINED> instruction: 0xf0222002
    4ed0:	bcs	1085758 <__assert_fail@plt+0x108381c>
    4ed4:	svcge	0x0076f47f
    4ed8:	mulcs	r3, r9, r9
    4edc:			; <UNDEFINED> instruction: 0xf47f2a00
    4ee0:			; <UNDEFINED> instruction: 0x464eaf71
    4ee4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4ee8:			; <UNDEFINED> instruction: 0x9018f8dd
    4eec:	blge	13f628 <__assert_fail@plt+0x13d6ec>
    4ef0:	ldcmi	3, cr9, [r8, #24]!
    4ef4:	mulne	r0, r6, r9
    4ef8:			; <UNDEFINED> instruction: 0x4628447d
    4efc:			; <UNDEFINED> instruction: 0xf7fc9109
    4f00:	stmdbls	r9, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    4f04:			; <UNDEFINED> instruction: 0xf0002800
    4f08:	blne	10e53f4 <__assert_fail@plt+0x10e34b8>
    4f0c:			; <UNDEFINED> instruction: 0xf1039309
    4f10:			; <UNDEFINED> instruction: 0xf1be0e01
    4f14:			; <UNDEFINED> instruction: 0xf0000f00
    4f18:	blls	1a5448 <__assert_fail@plt+0x1a350c>
    4f1c:	mrscs	r2, (UNDEF: 0)
    4f20:	blvc	ff8ff864 <__assert_fail@plt+0xff8fd928>
    4f24:	blls	56994 <__assert_fail@plt+0x54a58>
    4f28:			; <UNDEFINED> instruction: 0xf0402b00
    4f2c:	b	14253f4 <__assert_fail@plt+0x14234b8>
    4f30:	cmple	r7, r1, lsl #6
    4f34:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    4f38:	rdfnee	f0, f5, f0
    4f3c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    4f40:	and	r4, r4, ip, lsr #13
    4f44:	movweq	lr, #23124	; 0x5a54
    4f48:	ldfccp	f7, [pc], #48	; 4f80 <__assert_fail@plt+0x3044>
    4f4c:	blx	3942e <__assert_fail@plt+0x374f2>
    4f50:			; <UNDEFINED> instruction: 0xf1bcf20b
    4f54:	blx	294f5a <__assert_fail@plt+0x29301e>
    4f58:	blx	fe80d766 <__assert_fail@plt+0xfe80b82a>
    4f5c:	strmi	r0, [sl], #-266	; 0xfffffef6
    4f60:			; <UNDEFINED> instruction: 0xf0004611
    4f64:	strcs	r8, [r0], #-252	; 0xffffff04
    4f68:	bcs	e370 <__assert_fail@plt+0xc434>
    4f6c:	blx	fe83931e <__assert_fail@plt+0xfe8373e2>
    4f70:			; <UNDEFINED> instruction: 0xf04f670a
    4f74:	blx	fea8877e <__assert_fail@plt+0xfea86842>
    4f78:	ldrtmi	r2, [lr], -r2, lsl #6
    4f7c:	bl	10cb5dc <__assert_fail@plt+0x10c96a0>
    4f80:	blcs	5bc0 <__assert_fail@plt+0x3c84>
    4f84:	strcs	sp, [r1], #-222	; 0xffffff22
    4f88:	ldrb	r2, [fp, r0, lsl #10]
    4f8c:			; <UNDEFINED> instruction: 0xf47f2a00
    4f90:			; <UNDEFINED> instruction: 0xe7a6af19
    4f94:			; <UNDEFINED> instruction: 0xf43f2d00
    4f98:			; <UNDEFINED> instruction: 0xe791af72
    4f9c:	movweq	lr, #47706	; 0xba5a
    4fa0:	svcge	0x0066f47f
    4fa4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    4fa8:	stmib	r9, {sl, ip, sp}^
    4fac:	strb	r3, [sl, -r0, lsl #8]!
    4fb0:	strcc	lr, [r0], #-2525	; 0xfffff623
    4fb4:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    4fb8:	strb	r3, [r4, -r0, lsl #8]!
    4fbc:			; <UNDEFINED> instruction: 0x4e0ae9dd
    4fc0:	smlabteq	r0, sp, r9, lr
    4fc4:	streq	pc, [r1, #-111]!	; 0xffffff91
    4fc8:	tstlt	r3, r2, lsl #22
    4fcc:			; <UNDEFINED> instruction: 0xf8c39b02
    4fd0:	ldmib	sp, {sp, lr, pc}^
    4fd4:	strmi	r1, [fp], -r4, lsl #4
    4fd8:	svclt	0x00144313
    4fdc:	movwcs	r2, #769	; 0x301
    4fe0:	svceq	0x0000f1be
    4fe4:	movwcs	fp, #3848	; 0xf08
    4fe8:			; <UNDEFINED> instruction: 0xf0002b00
    4fec:	blls	2652c0 <__assert_fail@plt+0x263384>
    4ff0:			; <UNDEFINED> instruction: 0xf8cd2001
    4ff4:	tstcs	r0, r4, lsr #32
    4ff8:	ldfccp	f7, [pc], #12	; 500c <__assert_fail@plt+0x30d0>
    4ffc:	strtmi	r9, [r8], r6, lsl #22
    5000:	b	13ea010 <__assert_fail@plt+0x13e80d4>
    5004:	ldrmi	r7, [sl], r3, ror #23
    5008:	b	153d020 <__assert_fail@plt+0x153b0e4>
    500c:			; <UNDEFINED> instruction: 0xf10c0305
    5010:			; <UNDEFINED> instruction: 0xd11d3cff
    5014:	vqdmulh.s<illegal width 8>	d15, d11, d0
    5018:	svccc	0x00fff1bc
    501c:	andcs	pc, r1, #10240	; 0x2800
    5020:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    5024:	ldrmi	r4, [r1], -sl, lsl #8
    5028:	strcs	sp, [r0], #-18	; 0xffffffee
    502c:	bcs	e434 <__assert_fail@plt+0xc4f8>
    5030:	blx	fe8393e6 <__assert_fail@plt+0xfe8374aa>
    5034:			; <UNDEFINED> instruction: 0xf04f670a
    5038:	blx	fea88842 <__assert_fail@plt+0xfea86906>
    503c:	ldrtmi	r2, [lr], -r2, lsl #6
    5040:	bl	10cb6a0 <__assert_fail@plt+0x10c9764>
    5044:	blcs	5c84 <__assert_fail@plt+0x3d48>
    5048:	strcs	sp, [r1], #-223	; 0xffffff21
    504c:	ldrb	r2, [ip, r0, lsl #10]
    5050:	smlabteq	r6, sp, r9, lr
    5054:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    5058:			; <UNDEFINED> instruction: 0xf04f0104
    505c:			; <UNDEFINED> instruction: 0x9c020a0a
    5060:	bleq	411a4 <__assert_fail@plt+0x3f268>
    5064:			; <UNDEFINED> instruction: 0xf8dd2900
    5068:	svclt	0x00088024
    506c:	tstle	r1, #720896	; 0xb0000
    5070:	movweq	lr, #43802	; 0xab1a
    5074:	andeq	lr, fp, #76800	; 0x12c00
    5078:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    507c:	movweq	lr, #43795	; 0xab13
    5080:	andeq	lr, fp, #67584	; 0x10800
    5084:	beq	ffcd8 <__assert_fail@plt+0xfdd9c>
    5088:	bleq	bfd98 <__assert_fail@plt+0xbde5c>
    508c:	svclt	0x0008458b
    5090:	mvnle	r4, #545259520	; 0x20800000
    5094:	svceq	0x0000f1b8
    5098:	tstcs	r0, r2, lsl r0
    509c:	movweq	lr, #43802	; 0xab1a
    50a0:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    50a4:	andeq	lr, fp, #76800	; 0x12c00
    50a8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    50ac:	movweq	lr, #43795	; 0xab13
    50b0:	andeq	lr, fp, #67584	; 0x10800
    50b4:	beq	ffd08 <__assert_fail@plt+0xfddcc>
    50b8:	bleq	bfdc8 <__assert_fail@plt+0xbde8c>
    50bc:	mvnle	r4, r8, lsl #11
    50c0:	strcs	r2, [r0, -r1, lsl #12]
    50c4:	strmi	lr, [r9, #-2509]	; 0xfffff633
    50c8:	strmi	lr, [r4, #-2525]	; 0xfffff623
    50cc:	andsls	pc, r0, sp, asr #17
    50d0:	strtmi	r4, [r9], -r0, lsr #12
    50d4:	movwcs	r2, #522	; 0x20a
    50d8:			; <UNDEFINED> instruction: 0xff7af002
    50dc:	strtmi	r4, [r9], -r0, lsr #12
    50e0:	strmi	lr, [r2, #-2509]	; 0xfffff633
    50e4:			; <UNDEFINED> instruction: 0x46994690
    50e8:	movwcs	r2, #522	; 0x20a
    50ec:			; <UNDEFINED> instruction: 0xff70f002
    50f0:	bl	11cb7c4 <__assert_fail@plt+0x11c9888>
    50f4:	ldmne	fp, {r0, r1, r2, sl, fp}^
    50f8:			; <UNDEFINED> instruction: 0x0c0ceb4c
    50fc:	bl	130b770 <__assert_fail@plt+0x1309834>
    5100:	ldrtmi	r0, [r2], -r7, lsl #24
    5104:			; <UNDEFINED> instruction: 0x463b18de
    5108:	streq	lr, [ip, -ip, asr #22]
    510c:	strmi	r4, [sp], -r4, lsl #12
    5110:	svceq	0x0000f1b8
    5114:			; <UNDEFINED> instruction: 0x4650d014
    5118:			; <UNDEFINED> instruction: 0xf0024659
    511c:			; <UNDEFINED> instruction: 0x4642ff59
    5120:			; <UNDEFINED> instruction: 0xf002464b
    5124:			; <UNDEFINED> instruction: 0x460bff55
    5128:	ldmib	sp, {r1, r9, sl, lr}^
    512c:			; <UNDEFINED> instruction: 0xf0020106
    5130:	blls	44e74 <__assert_fail@plt+0x42f38>
    5134:	movwls	r1, #2075	; 0x81b
    5138:	bl	106bd44 <__assert_fail@plt+0x1069e08>
    513c:	movwls	r0, #4867	; 0x1303
    5140:	movwcs	lr, #10717	; 0x29dd
    5144:	svclt	0x00082b00
    5148:	sbcle	r2, r1, #40960	; 0xa000
    514c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    5150:			; <UNDEFINED> instruction: 0x9010f8dd
    5154:	movwcs	lr, #2525	; 0x9dd
    5158:	movwcs	lr, #2505	; 0x9c9
    515c:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    5160:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    5164:	smlabteq	r0, sp, r9, lr
    5168:	strbmi	lr, [lr], -lr, lsr #14
    516c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5170:			; <UNDEFINED> instruction: 0x9018f8dd
    5174:	blge	13f8b0 <__assert_fail@plt+0x13d974>
    5178:	ldrt	r9, [sl], r6, lsl #6
    517c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    5180:			; <UNDEFINED> instruction: 0xf7fc4628
    5184:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    5188:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    518c:	blls	3eb70 <__assert_fail@plt+0x3cc34>
    5190:	stcls	7, cr2, [r6, #-0]
    5194:	blx	fe896a06 <__assert_fail@plt+0xfe894aca>
    5198:	ldrmi	r2, [lr], -r5, lsl #6
    519c:	blx	ff8ebdaa <__assert_fail@plt+0xff8e9e6e>
    51a0:	svccs	0x00006705
    51a4:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    51a8:	tstcs	r0, r1
    51ac:	blls	becb0 <__assert_fail@plt+0xbcd74>
    51b0:	blcs	16b8c <__assert_fail@plt+0x14c50>
    51b4:	svcge	0x000af47f
    51b8:	strcc	lr, [r0], #-2525	; 0xfffff623
    51bc:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    51c0:	strbt	r3, [r0], -r0, lsl #8
    51c4:	stc	7, cr15, [r2], #1008	; 0x3f0
    51c8:	andeq	r6, r1, r2, ror #1
    51cc:	andeq	r0, r0, r4, ror #3
    51d0:	andeq	r5, r1, r2, ror #30
    51d4:			; <UNDEFINED> instruction: 0x000045b0
    51d8:	andeq	r4, r0, r6, lsr r3
    51dc:			; <UNDEFINED> instruction: 0xf7ff2200
    51e0:	svclt	0x0000bd89
    51e4:	mvnsmi	lr, sp, lsr #18
    51e8:	strmi	r4, [r7], -r8, lsl #13
    51ec:			; <UNDEFINED> instruction: 0x4605b1d8
    51f0:			; <UNDEFINED> instruction: 0xf7fce007
    51f4:	rsclt	lr, r4, #96, 26	; 0x1800
    51f8:			; <UNDEFINED> instruction: 0xf8336803
    51fc:	ldreq	r3, [fp, #-20]	; 0xffffffec
    5200:	strtmi	sp, [lr], -r4, lsl #10
    5204:	blmi	83660 <__assert_fail@plt+0x81724>
    5208:	mvnsle	r2, r0, lsl #24
    520c:	svceq	0x0000f1b8
    5210:			; <UNDEFINED> instruction: 0xf8c8d001
    5214:	adcsmi	r6, lr, #0
    5218:			; <UNDEFINED> instruction: 0xf996d908
    521c:	andcs	r3, r1, r0
    5220:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    5224:	strdlt	r8, [r9, -r0]
    5228:	andeq	pc, r0, r8, asr #17
    522c:	ldmfd	sp!, {sp}
    5230:	svclt	0x000081f0
    5234:	mvnsmi	lr, sp, lsr #18
    5238:	strmi	r4, [r7], -r8, lsl #13
    523c:			; <UNDEFINED> instruction: 0x4605b1d8
    5240:			; <UNDEFINED> instruction: 0xf7fce007
    5244:	rsclt	lr, r4, #56, 26	; 0xe00
    5248:			; <UNDEFINED> instruction: 0xf8336803
    524c:	ldrbeq	r3, [fp], #20
    5250:	strtmi	sp, [lr], -r4, lsl #10
    5254:	blmi	836b0 <__assert_fail@plt+0x81774>
    5258:	mvnsle	r2, r0, lsl #24
    525c:	svceq	0x0000f1b8
    5260:			; <UNDEFINED> instruction: 0xf8c8d001
    5264:	adcsmi	r6, lr, #0
    5268:			; <UNDEFINED> instruction: 0xf996d908
    526c:	andcs	r3, r1, r0
    5270:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    5274:	strdlt	r8, [r9, -r0]
    5278:	andeq	pc, r0, r8, asr #17
    527c:	ldmfd	sp!, {sp}
    5280:	svclt	0x000081f0
    5284:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    5288:	strdlt	fp, [r2], r0
    528c:	bmi	76feb0 <__assert_fail@plt+0x76df74>
    5290:	cfstrsge	mvf4, [sl], {121}	; 0x79
    5294:	blvc	1433e8 <__assert_fail@plt+0x1414ac>
    5298:	stmpl	sl, {r1, r2, r9, sl, lr}
    529c:	andls	r6, r1, #1179648	; 0x120000
    52a0:	andeq	pc, r0, #79	; 0x4f
    52a4:	and	r9, r5, r0, lsl #6
    52a8:	ldrtmi	r4, [r0], -r9, lsr #12
    52ac:	bl	fe7c32a4 <__assert_fail@plt+0xfe7c1368>
    52b0:	cmnlt	r0, r8, lsl #8
    52b4:	stcne	8, cr15, [r8], {84}	; 0x54
    52b8:			; <UNDEFINED> instruction: 0xf854b1b1
    52bc:	strls	r5, [r0], #-3076	; 0xfffff3fc
    52c0:			; <UNDEFINED> instruction: 0x4630b195
    52c4:	bl	fe4c32bc <__assert_fail@plt+0xfe4c1380>
    52c8:	mvnle	r2, r0, lsl #16
    52cc:	bmi	38d2d8 <__assert_fail@plt+0x38b39c>
    52d0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    52d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    52d8:	subsmi	r9, sl, r1, lsl #22
    52dc:	andlt	sp, r2, sp, lsl #2
    52e0:	ldrhtmi	lr, [r0], #141	; 0x8d
    52e4:	ldrbmi	fp, [r0, -r3]!
    52e8:	ldrtmi	r4, [r3], -r8, lsl #16
    52ec:	ldrtmi	r4, [sl], -r8, lsl #18
    52f0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    52f4:			; <UNDEFINED> instruction: 0xf7fc6800
    52f8:			; <UNDEFINED> instruction: 0xf7fceda8
    52fc:	svclt	0x0000ec08
    5300:	andeq	r5, r1, ip, asr fp
    5304:	andeq	r0, r0, r4, ror #3
    5308:	andeq	r5, r1, sl, lsl fp
    530c:	muleq	r1, r0, sp
    5310:	andeq	r4, r0, sl, lsr #3
    5314:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    5318:	subslt	r4, r4, #16777216	; 0x1000000
    531c:	and	r4, r3, r3, lsl #12
    5320:	mulle	r8, r4, r2
    5324:	andle	r4, r5, fp, lsl #5
    5328:	mulcs	r0, r3, r9
    532c:	movwcc	r4, #5656	; 0x1618
    5330:	mvnsle	r2, r0, lsl #20
    5334:			; <UNDEFINED> instruction: 0xf85d2000
    5338:	ldrbmi	r4, [r0, -r4, lsl #22]!
    533c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    5340:	andcs	fp, sl, #56, 10	; 0xe000000
    5344:	strmi	r4, [sp], -r4, lsl #12
    5348:	stc2l	7, cr15, [r0], {255}	; 0xff
    534c:	svccc	0x0080f5b0
    5350:	addlt	sp, r0, #268435456	; 0x10000000
    5354:			; <UNDEFINED> instruction: 0x4629bd38
    5358:			; <UNDEFINED> instruction: 0xf7ff4620
    535c:	svclt	0x0000fca1
    5360:	andscs	fp, r0, #56, 10	; 0xe000000
    5364:	strmi	r4, [sp], -r4, lsl #12
    5368:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    536c:	svccc	0x0080f5b0
    5370:	addlt	sp, r0, #268435456	; 0x10000000
    5374:			; <UNDEFINED> instruction: 0x4629bd38
    5378:			; <UNDEFINED> instruction: 0xf7ff4620
    537c:	svclt	0x0000fc91
    5380:	strt	r2, [r3], #522	; 0x20a
    5384:	strt	r2, [r1], #528	; 0x210
    5388:	blmi	8d7c18 <__assert_fail@plt+0x8d5cdc>
    538c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5390:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    5394:	strmi	r2, [r4], -r0, lsl #12
    5398:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    539c:			; <UNDEFINED> instruction: 0xf04f9301
    53a0:	strls	r0, [r0], -r0, lsl #6
    53a4:	stcl	7, cr15, [lr], {252}	; 0xfc
    53a8:	tstlt	r4, r6
    53ac:	mulcc	r0, r4, r9
    53b0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    53b4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    53b8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    53bc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    53c0:	stcl	7, cr15, [r2, #-1008]	; 0xfffffc10
    53c4:	ldrtmi	r4, [r3], -r5, lsl #12
    53c8:	strbtmi	r2, [r9], -sl, lsl #4
    53cc:			; <UNDEFINED> instruction: 0xf7fc4620
    53d0:	stmdavs	fp!, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
    53d4:	blls	33a08 <__assert_fail@plt+0x31acc>
    53d8:	rscle	r4, sl, r3, lsr #5
    53dc:			; <UNDEFINED> instruction: 0xf993b11b
    53e0:	blcs	113e8 <__assert_fail@plt+0xf4ac>
    53e4:	bmi	3f9b80 <__assert_fail@plt+0x3f7c44>
    53e8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    53ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    53f0:	subsmi	r9, sl, r1, lsl #22
    53f4:	andlt	sp, r3, ip, lsl #2
    53f8:	bmi	2f4bc0 <__assert_fail@plt+0x2f2c84>
    53fc:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    5400:	bicsle	r6, r6, r0, lsl r8
    5404:	strtmi	r4, [r3], -r9, lsl #18
    5408:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    540c:	bl	febc3404 <__assert_fail@plt+0xfebc14c8>
    5410:	bl	1f43408 <__assert_fail@plt+0x1f414cc>
    5414:	andeq	r5, r1, r0, ror #20
    5418:	andeq	r0, r0, r4, ror #3
    541c:	andeq	r7, r1, r6, asr #25
    5420:	andeq	r4, r0, r0, ror #1
    5424:	andeq	r5, r1, r2, lsl #20
    5428:	andeq	r7, r1, r2, lsl #25
    542c:	muleq	r0, r2, r0
    5430:			; <UNDEFINED> instruction: 0x4606b5f8
    5434:			; <UNDEFINED> instruction: 0xf7ff460f
    5438:			; <UNDEFINED> instruction: 0xf110ffa7
    543c:			; <UNDEFINED> instruction: 0xf1414400
    5440:	cfstr32cs	mvfx0, [r1, #-0]
    5444:	stccs	15, cr11, [r0], {8}
    5448:	lfmlt	f5, 3, [r8]
    544c:	ldcl	7, cr15, [sl], #-1008	; 0xfffffc10
    5450:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    5454:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    5458:	andvs	r4, r4, sl, lsr r6
    545c:	stmdbmi	r3, {r3, fp, sp, lr}
    5460:			; <UNDEFINED> instruction: 0xf7fc4479
    5464:	svclt	0x0000eb84
    5468:	andeq	r7, r1, sl, lsr #24
    546c:	andeq	r4, r0, ip, lsr r0
    5470:			; <UNDEFINED> instruction: 0x4605b538
    5474:			; <UNDEFINED> instruction: 0xf7ff460c
    5478:			; <UNDEFINED> instruction: 0xf500ffdb
    547c:			; <UNDEFINED> instruction: 0xf5b34300
    5480:	andle	r3, r1, #128, 30	; 0x200
    5484:	lfmlt	f3, 1, [r8, #-0]
    5488:	mrrc	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    548c:	strtmi	r4, [r2], -r5, lsl #18
    5490:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    5494:	andvs	r4, r4, fp, lsr #12
    5498:	stmdbmi	r3, {r3, fp, sp, lr}
    549c:			; <UNDEFINED> instruction: 0xf7fc4479
    54a0:	svclt	0x0000eb66
    54a4:	andeq	r7, r1, lr, ror #23
    54a8:	andeq	r4, r0, r0
    54ac:			; <UNDEFINED> instruction: 0xf7ff220a
    54b0:	svclt	0x0000bb9f
    54b4:			; <UNDEFINED> instruction: 0xf7ff2210
    54b8:	svclt	0x0000bb9b
    54bc:	blmi	897d48 <__assert_fail@plt+0x895e0c>
    54c0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    54c4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    54c8:	strmi	r2, [r4], -r0, lsl #12
    54cc:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    54d0:			; <UNDEFINED> instruction: 0xf04f9301
    54d4:	strls	r0, [r0], -r0, lsl #6
    54d8:	ldc	7, cr15, [r4], #-1008	; 0xfffffc10
    54dc:	tstlt	r4, r6
    54e0:	mulcc	r0, r4, r9
    54e4:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    54e8:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    54ec:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    54f0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    54f4:	stc	7, cr15, [r8], #1008	; 0x3f0
    54f8:	strbtmi	r4, [r9], -r5, lsl #12
    54fc:			; <UNDEFINED> instruction: 0xf7fc4620
    5500:	stmdavs	fp!, {r3, r5, r6, sl, fp, sp, lr, pc}
    5504:	blls	33b38 <__assert_fail@plt+0x31bfc>
    5508:	rscle	r4, ip, r3, lsr #5
    550c:			; <UNDEFINED> instruction: 0xf993b11b
    5510:	blcs	11518 <__assert_fail@plt+0xf5dc>
    5514:	bmi	3f9cb8 <__assert_fail@plt+0x3f7d7c>
    5518:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    551c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5520:	subsmi	r9, sl, r1, lsl #22
    5524:	andlt	sp, r3, ip, lsl #2
    5528:	bmi	2f4cf0 <__assert_fail@plt+0x2f2db4>
    552c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    5530:	bicsle	r6, r8, r0, lsl r8
    5534:	strtmi	r4, [r3], -r9, lsl #18
    5538:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    553c:	bl	5c3534 <__assert_fail@plt+0x5c15f8>
    5540:	b	ff943538 <__assert_fail@plt+0xff9415fc>
    5544:	andeq	r5, r1, ip, lsr #18
    5548:	andeq	r0, r0, r4, ror #3
    554c:	muleq	r1, r2, fp
    5550:	andeq	r3, r0, ip, lsr #31
    5554:	ldrdeq	r5, [r1], -r2
    5558:	andeq	r7, r1, r2, asr fp
    555c:	andeq	r3, r0, r2, ror #30
    5560:	blmi	8d7df0 <__assert_fail@plt+0x8d5eb4>
    5564:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5568:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    556c:	strmi	r2, [r4], -r0, lsl #12
    5570:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    5574:			; <UNDEFINED> instruction: 0xf04f9301
    5578:	strls	r0, [r0], -r0, lsl #6
    557c:	bl	ff8c3574 <__assert_fail@plt+0xff8c1638>
    5580:	tstlt	r4, r6
    5584:	mulcc	r0, r4, r9
    5588:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    558c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    5590:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    5594:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    5598:	mrrc	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    559c:	andcs	r4, sl, #5242880	; 0x500000
    55a0:	strtmi	r4, [r0], -r9, ror #12
    55a4:	b	bc359c <__assert_fail@plt+0xbc1660>
    55a8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    55ac:	adcmi	r9, r3, #0, 22
    55b0:	tstlt	fp, fp, ror #1
    55b4:	mulcc	r0, r3, r9
    55b8:	mvnle	r2, r0, lsl #22
    55bc:	blmi	317e00 <__assert_fail@plt+0x315ec4>
    55c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    55c4:	blls	5f634 <__assert_fail@plt+0x5d6f8>
    55c8:	qaddle	r4, sl, ip
    55cc:	ldcllt	0, cr11, [r0, #12]!
    55d0:	blcs	897e04 <__assert_fail@plt+0x895ec8>
    55d4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    55d8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    55dc:	ldrtmi	r4, [sl], -r3, lsr #12
    55e0:			; <UNDEFINED> instruction: 0xf7fc4479
    55e4:			; <UNDEFINED> instruction: 0xf7fceac4
    55e8:	svclt	0x0000ea92
    55ec:	andeq	r5, r1, r8, lsl #17
    55f0:	andeq	r0, r0, r4, ror #3
    55f4:	andeq	r7, r1, lr, ror #21
    55f8:	andeq	r3, r0, r8, lsl #30
    55fc:	andeq	r5, r1, ip, lsr #16
    5600:	andeq	r7, r1, ip, lsr #21
    5604:			; <UNDEFINED> instruction: 0x00003ebc
    5608:	blmi	8d7e98 <__assert_fail@plt+0x8d5f5c>
    560c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5610:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    5614:	strmi	r2, [r4], -r0, lsl #12
    5618:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    561c:			; <UNDEFINED> instruction: 0xf04f9301
    5620:	strls	r0, [r0], -r0, lsl #6
    5624:	bl	fe3c361c <__assert_fail@plt+0xfe3c16e0>
    5628:	tstlt	r4, r6
    562c:	mulcc	r0, r4, r9
    5630:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    5634:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    5638:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    563c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    5640:	stc	7, cr15, [r2], {252}	; 0xfc
    5644:	andcs	r4, sl, #5242880	; 0x500000
    5648:	strtmi	r4, [r0], -r9, ror #12
    564c:	bl	12c3644 <__assert_fail@plt+0x12c1708>
    5650:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    5654:	adcmi	r9, r3, #0, 22
    5658:	tstlt	fp, fp, ror #1
    565c:	mulcc	r0, r3, r9
    5660:	mvnle	r2, r0, lsl #22
    5664:	blmi	317ea8 <__assert_fail@plt+0x315f6c>
    5668:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    566c:	blls	5f6dc <__assert_fail@plt+0x5d7a0>
    5670:	qaddle	r4, sl, ip
    5674:	ldcllt	0, cr11, [r0, #12]!
    5678:	blcs	897eac <__assert_fail@plt+0x895f70>
    567c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5680:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    5684:	ldrtmi	r4, [sl], -r3, lsr #12
    5688:			; <UNDEFINED> instruction: 0xf7fc4479
    568c:			; <UNDEFINED> instruction: 0xf7fcea70
    5690:	svclt	0x0000ea3e
    5694:	andeq	r5, r1, r0, ror #15
    5698:	andeq	r0, r0, r4, ror #3
    569c:	andeq	r7, r1, r6, asr #20
    56a0:	andeq	r3, r0, r0, ror #28
    56a4:	andeq	r5, r1, r4, lsl #15
    56a8:	andeq	r7, r1, r4, lsl #20
    56ac:	andeq	r3, r0, r4, lsl lr
    56b0:	blmi	657f18 <__assert_fail@plt+0x655fdc>
    56b4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    56b8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    56bc:	strbtmi	r4, [r9], -ip, lsl #12
    56c0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    56c4:			; <UNDEFINED> instruction: 0xf04f9303
    56c8:			; <UNDEFINED> instruction: 0xf7ff0300
    56cc:	orrslt	pc, r0, r7, lsl #27
    56d0:	bl	e436c8 <__assert_fail@plt+0xe4178c>
    56d4:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    56d8:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    56dc:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    56e0:	strtmi	r4, [r2], -fp, lsr #12
    56e4:			; <UNDEFINED> instruction: 0xf7fc4479
    56e8:	stmdbmi	lr, {r1, r6, r9, fp, sp, lr, pc}
    56ec:	strtmi	r4, [r2], -fp, lsr #12
    56f0:			; <UNDEFINED> instruction: 0xf7fc4479
    56f4:	bmi	3405a4 <__assert_fail@plt+0x33e668>
    56f8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    56fc:	ldrdeq	lr, [r0, -sp]
    5700:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5704:	subsmi	r9, sl, r3, lsl #22
    5708:	andlt	sp, r5, r1, lsl #2
    570c:			; <UNDEFINED> instruction: 0xf7fcbd30
    5710:	svclt	0x0000e9fe
    5714:	andeq	r5, r1, r8, lsr r7
    5718:	andeq	r0, r0, r4, ror #3
    571c:	andeq	r7, r1, sl, lsr #19
    5720:			; <UNDEFINED> instruction: 0x00003db8
    5724:	andeq	r3, r0, ip, lsr #27
    5728:	strdeq	r5, [r1], -r2
    572c:			; <UNDEFINED> instruction: 0x460cb510
    5730:			; <UNDEFINED> instruction: 0xf7ff4611
    5734:	ldc	14, cr15, [pc, #780]	; 5a48 <__assert_fail@plt+0x3b0c>
    5738:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    573c:	vcvt.f64.s32	d7, s0
    5740:	vstr	d21, [r4, #924]	; 0x39c
    5744:	vadd.f32	s14, s0, s0
    5748:	vnmul.f64	d0, d0, d5
    574c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    5750:	vstr	d0, [r4, #768]	; 0x300
    5754:	vldrlt	s0, [r0, #-4]
    5758:	andeq	r0, r0, r0
    575c:	smlawbmi	lr, r0, r4, r8
    5760:	rsbsmi	pc, r0, #0, 8
    5764:			; <UNDEFINED> instruction: 0xf5b24603
    5768:			; <UNDEFINED> instruction: 0xf1014f80
    576c:	push	{r2, sl, fp}
    5770:	svclt	0x00044ff0
    5774:			; <UNDEFINED> instruction: 0xf04f460a
    5778:			; <UNDEFINED> instruction: 0xf1010a64
    577c:			; <UNDEFINED> instruction: 0xf1010901
    5780:			; <UNDEFINED> instruction: 0xf1010802
    5784:			; <UNDEFINED> instruction: 0xf1010e03
    5788:			; <UNDEFINED> instruction: 0xf1010705
    578c:			; <UNDEFINED> instruction: 0xf1010606
    5790:			; <UNDEFINED> instruction: 0xf1010507
    5794:			; <UNDEFINED> instruction: 0xf1010408
    5798:	svclt	0x00080009
    579c:	blge	2c37ac <__assert_fail@plt+0x2c1870>
    57a0:			; <UNDEFINED> instruction: 0xf5b2d03f
    57a4:	svclt	0x00024f20
    57a8:			; <UNDEFINED> instruction: 0xf04f460a
    57ac:			; <UNDEFINED> instruction: 0xf8020a6c
    57b0:	eorsle	sl, r6, sl, lsl #22
    57b4:	svcpl	0x0000f5b2
    57b8:	strmi	fp, [sl], -r2, lsl #30
    57bc:	beq	1901900 <__assert_fail@plt+0x18ff9c4>
    57c0:	blge	2c37d0 <__assert_fail@plt+0x2c1894>
    57c4:			; <UNDEFINED> instruction: 0xf5b2d02d
    57c8:	svclt	0x00024fc0
    57cc:			; <UNDEFINED> instruction: 0xf04f460a
    57d0:			; <UNDEFINED> instruction: 0xf8020a62
    57d4:	eorle	sl, r4, sl, lsl #22
    57d8:	svcmi	0x0040f5b2
    57dc:	strmi	fp, [sl], -r2, lsl #30
    57e0:	beq	1d01924 <__assert_fail@plt+0x1cff9e8>
    57e4:	blge	2c37f4 <__assert_fail@plt+0x2c18b8>
    57e8:			; <UNDEFINED> instruction: 0xf5b2d01b
    57ec:	svclt	0x00025f80
    57f0:			; <UNDEFINED> instruction: 0xf04f460a
    57f4:			; <UNDEFINED> instruction: 0xf8020a70
    57f8:	andsle	sl, r2, sl, lsl #22
    57fc:	svcmi	0x0000f5b2
    5800:	strmi	fp, [sl], -r2, lsl #30
    5804:	beq	b81948 <__assert_fail@plt+0xb7fa0c>
    5808:	blge	2c3818 <__assert_fail@plt+0x2c18dc>
    580c:	strmi	sp, [r2], -r9
    5810:	strtmi	r4, [ip], -r0, lsr #12
    5814:			; <UNDEFINED> instruction: 0x463e4635
    5818:	ldrbtmi	r4, [r4], r7, ror #12
    581c:	strbmi	r4, [r8], r6, asr #13
    5820:			; <UNDEFINED> instruction: 0xf4134689
    5824:			; <UNDEFINED> instruction: 0xf0037f80
    5828:	svclt	0x00140a40
    582c:	bleq	1cc1970 <__assert_fail@plt+0x1cbfa34>
    5830:	bleq	b81974 <__assert_fail@plt+0xb7fa38>
    5834:	svceq	0x0080f013
    5838:	andlt	pc, r0, r9, lsl #17
    583c:			; <UNDEFINED> instruction: 0xf04fbf14
    5840:			; <UNDEFINED> instruction: 0xf04f0977
    5844:			; <UNDEFINED> instruction: 0xf413092d
    5848:			; <UNDEFINED> instruction: 0xf8886f00
    584c:	eorsle	r9, pc, r0
    5850:	svceq	0x0000f1ba
    5854:			; <UNDEFINED> instruction: 0xf04fbf14
    5858:			; <UNDEFINED> instruction: 0xf04f0873
    585c:			; <UNDEFINED> instruction: 0xf0130853
    5860:			; <UNDEFINED> instruction: 0xf88e0f20
    5864:	svclt	0x00148000
    5868:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    586c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    5870:	svceq	0x0010f013
    5874:	and	pc, r0, ip, lsl #17
    5878:	stceq	0, cr15, [r8], {3}
    587c:			; <UNDEFINED> instruction: 0xf04fbf14
    5880:			; <UNDEFINED> instruction: 0xf04f0e77
    5884:			; <UNDEFINED> instruction: 0xf4130e2d
    5888:			; <UNDEFINED> instruction: 0xf8876f80
    588c:	eorsle	lr, r1, r0
    5890:	svceq	0x0000f1bc
    5894:			; <UNDEFINED> instruction: 0x2773bf14
    5898:			; <UNDEFINED> instruction: 0xf0132753
    589c:	eorsvc	r0, r7, r4, lsl #30
    58a0:	uhadd16cs	fp, r2, r4
    58a4:			; <UNDEFINED> instruction: 0xf013262d
    58a8:	eorvc	r0, lr, r2, lsl #30
    58ac:	streq	pc, [r1, #-3]
    58b0:	uhadd16cs	fp, r7, r4
    58b4:	eorvc	r2, r6, sp, lsr #12
    58b8:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    58bc:	svclt	0x00142d00
    58c0:	cmpcs	r4, #116, 6	; 0xd0000001
    58c4:	movwcs	r7, #3
    58c8:	andsvc	r4, r3, r8, lsl #12
    58cc:	svchi	0x00f0e8bd
    58d0:	svceq	0x0000f1ba
    58d4:			; <UNDEFINED> instruction: 0xf04fbf14
    58d8:			; <UNDEFINED> instruction: 0xf04f0878
    58dc:	ldr	r0, [lr, sp, lsr #16]!
    58e0:	svclt	0x00142d00
    58e4:			; <UNDEFINED> instruction: 0x232d2378
    58e8:	movwcs	r7, #3
    58ec:	andsvc	r4, r3, r8, lsl #12
    58f0:	svchi	0x00f0e8bd
    58f4:	svceq	0x0000f1bc
    58f8:			; <UNDEFINED> instruction: 0x2778bf14
    58fc:	strb	r2, [ip, sp, lsr #14]
    5900:	svcmi	0x00f0e92d
    5904:			; <UNDEFINED> instruction: 0xf04fb097
    5908:	stmib	sp, {r0, sl, fp}^
    590c:	bmi	1f8e534 <__assert_fail@plt+0x1f8c5f8>
    5910:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    5914:			; <UNDEFINED> instruction: 0x078258d3
    5918:			; <UNDEFINED> instruction: 0xf10dbf54
    591c:			; <UNDEFINED> instruction: 0xf10d082c
    5920:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    5924:			; <UNDEFINED> instruction: 0xf04f9315
    5928:	svclt	0x00450300
    592c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5930:	strbmi	r2, [r6], r0, lsr #6
    5934:	eorcc	pc, ip, sp, lsl #17
    5938:			; <UNDEFINED> instruction: 0xf1a3230a
    593c:			; <UNDEFINED> instruction: 0xf1c30120
    5940:	blx	b061c8 <__assert_fail@plt+0xb0428c>
    5944:	blx	342154 <__assert_fail@plt+0x340218>
    5948:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    594c:	andne	lr, r8, #3620864	; 0x374000
    5950:	vst1.8	{d15-d16}, [r3], ip
    5954:	svclt	0x000842aa
    5958:			; <UNDEFINED> instruction: 0xf0c042a1
    595c:	movwcc	r8, #41099	; 0xa08b
    5960:	mvnle	r2, r6, asr #22
    5964:			; <UNDEFINED> instruction: 0xf64c223c
    5968:			; <UNDEFINED> instruction: 0xf6cc45cd
    596c:			; <UNDEFINED> instruction: 0xf04f45cc
    5970:			; <UNDEFINED> instruction: 0xf1a231ff
    5974:	blx	fe947dfe <__assert_fail@plt+0xfe945ec2>
    5978:	blx	5ed88 <__assert_fail@plt+0x5ce4c>
    597c:	blx	8498c <__assert_fail@plt+0x82a50>
    5980:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    5984:			; <UNDEFINED> instruction: 0x0c09ea4c
    5988:			; <UNDEFINED> instruction: 0xf1c24c61
    598c:	svcls	0x00090920
    5990:			; <UNDEFINED> instruction: 0xf909fa21
    5994:	b	1316b8c <__assert_fail@plt+0x1314c50>
    5998:	stmiaeq	sp!, {r0, r3, sl, fp}^
    599c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    59a0:	blx	195bec <__assert_fail@plt+0x193cb0>
    59a4:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    59a8:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    59ac:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    59b0:	streq	lr, [r1], #-2598	; 0xfffff5da
    59b4:			; <UNDEFINED> instruction: 0xf1ba40d6
    59b8:	svclt	0x000c0f42
    59bc:			; <UNDEFINED> instruction: 0xf0002100
    59c0:	bcc	805dcc <__assert_fail@plt+0x803e90>
    59c4:	streq	lr, [r9], -r6, asr #20
    59c8:	vpmax.s8	d15, d2, d23
    59cc:	andge	pc, r0, lr, lsl #17
    59d0:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    59d4:	addhi	pc, r4, r0
    59d8:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    59dc:			; <UNDEFINED> instruction: 0xf88e2269
    59e0:	subcs	r2, r2, #1
    59e4:	andcs	pc, r2, lr, lsl #17
    59e8:	andvc	r2, sl, r0, lsl #4
    59ec:	andeq	lr, r5, #84, 20	; 0x54000
    59f0:			; <UNDEFINED> instruction: 0xf1a3d04a
    59f4:			; <UNDEFINED> instruction: 0xf1c30114
    59f8:	blx	9076d0 <__assert_fail@plt+0x905794>
    59fc:	blx	182208 <__assert_fail@plt+0x1802cc>
    5a00:	blcc	d43624 <__assert_fail@plt+0xd416e8>
    5a04:	blx	9566f4 <__assert_fail@plt+0x9547b8>
    5a08:	blx	98261c <__assert_fail@plt+0x9806e0>
    5a0c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    5a10:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    5a14:			; <UNDEFINED> instruction: 0xf04f1d50
    5a18:			; <UNDEFINED> instruction: 0xf1410300
    5a1c:	andcs	r0, sl, #0, 2
    5a20:	blx	ff5c1a30 <__assert_fail@plt+0xff5bfaf4>
    5a24:	movwcs	r2, #522	; 0x20a
    5a28:	strmi	r4, [fp], r2, lsl #13
    5a2c:	blx	ff441a3c <__assert_fail@plt+0xff43fb00>
    5a30:	subsle	r4, r8, r3, lsl r3
    5a34:	movweq	lr, #47706	; 0xba5a
    5a38:			; <UNDEFINED> instruction: 0xf7fcd026
    5a3c:	stmdacs	r0, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
    5a40:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    5a44:	subsle	r2, r7, r0, lsl #20
    5a48:	mulcc	r0, r2, r9
    5a4c:	bmi	c73e80 <__assert_fail@plt+0xc71f44>
    5a50:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    5a54:			; <UNDEFINED> instruction: 0x23204d30
    5a58:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    5a5c:	ldrmi	r4, [r9], -r0, lsr #12
    5a60:			; <UNDEFINED> instruction: 0xf8cd2201
    5a64:	stmib	sp, {r3, r4, pc}^
    5a68:	strls	sl, [r1], -r4, lsl #22
    5a6c:			; <UNDEFINED> instruction: 0xf7fc9500
    5a70:	ands	lr, r5, sl, asr sl
    5a74:	andeq	pc, sl, #-1073741780	; 0xc000002c
    5a78:	svcge	0x0075f47f
    5a7c:	movtcs	r9, #11784	; 0x2e08
    5a80:	andcs	pc, r1, lr, lsl #17
    5a84:	andcc	pc, r0, lr, lsl #17
    5a88:			; <UNDEFINED> instruction: 0xac0d4a24
    5a8c:	stmib	sp, {r5, r8, r9, sp}^
    5a90:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    5a94:	andls	r4, r0, #32, 12	; 0x2000000
    5a98:	andcs	r4, r1, #26214400	; 0x1900000
    5a9c:	b	10c3a94 <__assert_fail@plt+0x10c1b58>
    5aa0:			; <UNDEFINED> instruction: 0xf7fc4620
    5aa4:	bmi	7bfb64 <__assert_fail@plt+0x7bdc28>
    5aa8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    5aac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ab0:	subsmi	r9, sl, r5, lsl fp
    5ab4:	andslt	sp, r7, r6, lsr #2
    5ab8:	svchi	0x00f0e8bd
    5abc:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    5ac0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5ac4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    5ac8:			; <UNDEFINED> instruction: 0xf0022264
    5acc:	stmdbcs	r0, {r0, r7, r9, fp, ip, sp, lr, pc}
    5ad0:	svclt	0x00084682
    5ad4:	strmi	r2, [fp], sl, lsl #16
    5ad8:	strcc	fp, [r1], -r8, lsl #30
    5adc:	ldrb	sp, [r3, sl, lsr #3]
    5ae0:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    5ae4:	ldrbmi	lr, [r0], -r0, lsl #15
    5ae8:	andcs	r4, sl, #93323264	; 0x5900000
    5aec:			; <UNDEFINED> instruction: 0xf0022300
    5af0:	strmi	pc, [r2], pc, ror #20
    5af4:	ldr	r4, [sp, fp, lsl #13]
    5af8:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    5afc:	bmi	2bf9a8 <__assert_fail@plt+0x2bda6c>
    5b00:			; <UNDEFINED> instruction: 0xe7a6447a
    5b04:	stmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b08:	ldrdeq	r5, [r1], -sl
    5b0c:	andeq	r0, r0, r4, ror #3
    5b10:	andeq	r3, r0, ip, lsr #22
    5b14:	andeq	r3, r0, r8, ror #23
    5b18:	andeq	r3, r0, lr, ror #20
    5b1c:	andeq	r3, r0, r2, asr #20
    5b20:	andeq	r5, r1, r2, asr #6
    5b24:	andeq	r3, r0, lr, lsr fp
    5b28:	andeq	r3, r0, r8, lsr fp
    5b2c:	suble	r2, r5, r0, lsl #16
    5b30:	mvnsmi	lr, #737280	; 0xb4000
    5b34:			; <UNDEFINED> instruction: 0xf9904698
    5b38:	orrlt	r3, r3, #0
    5b3c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    5b40:	ldrmi	r4, [r7], -r9, lsl #13
    5b44:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    5b48:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    5b4c:	svceq	0x0000f1b8
    5b50:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    5b54:			; <UNDEFINED> instruction: 0x4605bb1c
    5b58:	strtmi	r2, [lr], -ip, lsr #22
    5b5c:	svccs	0x0001f915
    5b60:	bllt	b9bc8 <__assert_fail@plt+0xb7c8c>
    5b64:	adcsmi	r4, r0, #48234496	; 0x2e00000
    5b68:	bne	c7a3d4 <__assert_fail@plt+0xc78498>
    5b6c:	mcrrne	7, 12, r4, r3, cr0
    5b70:			; <UNDEFINED> instruction: 0xf849d015
    5b74:	strcc	r0, [r1], #-36	; 0xffffffdc
    5b78:	mulcc	r0, r6, r9
    5b7c:			; <UNDEFINED> instruction: 0xf995b1bb
    5b80:			; <UNDEFINED> instruction: 0xb1a33000
    5b84:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    5b88:	strtmi	r2, [r8], -ip, lsr #22
    5b8c:			; <UNDEFINED> instruction: 0xf915462e
    5b90:	mvnle	r2, r1, lsl #30
    5b94:	svclt	0x00082a00
    5b98:	adcsmi	r4, r0, #48234496	; 0x2e00000
    5b9c:			; <UNDEFINED> instruction: 0xf04fd3e5
    5ba0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    5ba4:	adcmi	r8, r7, #248, 6	; 0xe0000003
    5ba8:	ldrmi	sp, [r3], -r4, lsl #18
    5bac:			; <UNDEFINED> instruction: 0x4620e7d4
    5bb0:	mvnshi	lr, #12386304	; 0xbd0000
    5bb4:	andeq	pc, r1, pc, rrx
    5bb8:	mvnshi	lr, #12386304	; 0xbd0000
    5bbc:	rscscc	pc, pc, pc, asr #32
    5bc0:	svclt	0x00004770
    5bc4:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    5bc8:			; <UNDEFINED> instruction: 0xf990461c
    5bcc:	blx	fed59bd4 <__assert_fail@plt+0xfed57c98>
    5bd0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    5bd4:	svclt	0x00082c00
    5bd8:	ldmiblt	r3, {r0, r8, r9, sp}
    5bdc:	addsmi	r6, r6, #2490368	; 0x260000
    5be0:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    5be4:	eorvs	fp, r3, r1, lsl pc
    5be8:	bl	51bf4 <__assert_fail@plt+0x4fcb8>
    5bec:	blne	fe48620c <__assert_fail@plt+0xfe4842d0>
    5bf0:			; <UNDEFINED> instruction: 0xf7ff9b04
    5bf4:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5bf8:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    5bfc:	eorvs	r4, r3, r3, lsl #8
    5c00:			; <UNDEFINED> instruction: 0xf04fbd70
    5c04:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    5c08:	rscscc	pc, pc, pc, asr #32
    5c0c:	svclt	0x00004770
    5c10:	mvnsmi	lr, #737280	; 0xb4000
    5c14:			; <UNDEFINED> instruction: 0xf381fab1
    5c18:	bcs	818c <__assert_fail@plt+0x6250>
    5c1c:	movwcs	fp, #7944	; 0x1f08
    5c20:	svclt	0x00082800
    5c24:	blcs	e830 <__assert_fail@plt+0xc8f4>
    5c28:			; <UNDEFINED> instruction: 0xf990d13d
    5c2c:	strmi	r3, [r0], r0
    5c30:	pkhbtmi	r4, r9, r6, lsl #12
    5c34:	strcs	r4, [r1, -r4, lsl #12]
    5c38:			; <UNDEFINED> instruction: 0x4625b31b
    5c3c:			; <UNDEFINED> instruction: 0xf1042b2c
    5c40:	strbmi	r0, [r0], -r1, lsl #8
    5c44:	mulcs	r0, r4, r9
    5c48:	eorle	r4, r1, r0, lsr #13
    5c4c:	strtmi	fp, [r5], -r2, ror #19
    5c50:	bl	fe9566f8 <__assert_fail@plt+0xfe9547bc>
    5c54:	eorle	r0, r2, #0, 2
    5c58:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    5c5c:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    5c60:	rsceq	lr, r0, #323584	; 0x4f000
    5c64:	vpmax.u8	d15, d3, d7
    5c68:			; <UNDEFINED> instruction: 0xf819db0c
    5c6c:	movwmi	r1, #45058	; 0xb002
    5c70:	andcc	pc, r2, r9, lsl #16
    5c74:	mulcc	r0, r5, r9
    5c78:			; <UNDEFINED> instruction: 0xf994b11b
    5c7c:	blcs	11c84 <__assert_fail@plt+0xfd48>
    5c80:	ldrdcs	sp, [r0], -fp
    5c84:	mvnshi	lr, #12386304	; 0xbd0000
    5c88:	ldrmi	r1, [r3], -ip, ror #24
    5c8c:	ldrb	r4, [r4, r0, lsl #13]
    5c90:	svclt	0x00082a00
    5c94:	adcmi	r4, r8, #38797312	; 0x2500000
    5c98:	smlatbeq	r0, r5, fp, lr
    5c9c:			; <UNDEFINED> instruction: 0xf04fd3dc
    5ca0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    5ca4:			; <UNDEFINED> instruction: 0xf06f83f8
    5ca8:			; <UNDEFINED> instruction: 0xe7eb0015
    5cac:			; <UNDEFINED> instruction: 0xf381fab1
    5cb0:	bcs	8224 <__assert_fail@plt+0x62e8>
    5cb4:	movwcs	fp, #7944	; 0x1f08
    5cb8:	svclt	0x00082800
    5cbc:	bllt	ff0ce8c8 <__assert_fail@plt+0xff0cc98c>
    5cc0:	mvnsmi	lr, sp, lsr #18
    5cc4:			; <UNDEFINED> instruction: 0xf9904606
    5cc8:	ldrmi	r3, [r7], -r0
    5ccc:	strmi	r4, [r4], -r8, lsl #13
    5cd0:	strtmi	fp, [r5], -fp, ror #3
    5cd4:			; <UNDEFINED> instruction: 0xf1042b2c
    5cd8:	ldrtmi	r0, [r0], -r1, lsl #8
    5cdc:	mulcs	r0, r4, r9
    5ce0:	andsle	r4, fp, r6, lsr #12
    5ce4:			; <UNDEFINED> instruction: 0x4625b9b2
    5ce8:	bl	fe956790 <__assert_fail@plt+0xfe954854>
    5cec:	andsle	r0, ip, #0, 2
    5cf0:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    5cf4:			; <UNDEFINED> instruction: 0xf8d8db0c
    5cf8:	tstmi	r8, #0
    5cfc:	andeq	pc, r0, r8, asr #17
    5d00:	mulcc	r0, r5, r9
    5d04:			; <UNDEFINED> instruction: 0xf994b11b
    5d08:	blcs	11d10 <__assert_fail@plt+0xfdd4>
    5d0c:	andcs	sp, r0, r1, ror #3
    5d10:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5d14:	ldrmi	r1, [r3], -ip, ror #24
    5d18:	ldrb	r4, [sl, r6, lsl #12]
    5d1c:	svclt	0x00082a00
    5d20:	adcmi	r4, r8, #38797312	; 0x2500000
    5d24:	smlatbeq	r0, r5, fp, lr
    5d28:			; <UNDEFINED> instruction: 0xf04fd3e2
    5d2c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    5d30:			; <UNDEFINED> instruction: 0xf06f81f0
    5d34:			; <UNDEFINED> instruction: 0x47700015
    5d38:	mvnsmi	lr, #737280	; 0xb4000
    5d3c:	bmi	f57598 <__assert_fail@plt+0xf5565c>
    5d40:	blmi	f575c0 <__assert_fail@plt+0xf55684>
    5d44:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    5d48:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5d4c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5d50:			; <UNDEFINED> instruction: 0xf04f9303
    5d54:			; <UNDEFINED> instruction: 0xf8cd0300
    5d58:	tstlt	r8, #8
    5d5c:	strmi	r6, [r4], -lr
    5d60:	strmi	r6, [r8], lr, lsr #32
    5d64:	svc	0x00eef7fb
    5d68:	andls	pc, r0, r0, asr #17
    5d6c:			; <UNDEFINED> instruction: 0xf9944607
    5d70:	blcs	e91d78 <__assert_fail@plt+0xe8fe3c>
    5d74:	stmdbge	r2, {r1, r5, ip, lr, pc}
    5d78:	strtmi	r2, [r0], -sl, lsl #4
    5d7c:			; <UNDEFINED> instruction: 0xf7fb9101
    5d80:			; <UNDEFINED> instruction: 0xf8c8ee42
    5d84:	eorvs	r0, r8, r0
    5d88:	bllt	1a1fe70 <__assert_fail@plt+0x1a1df34>
    5d8c:	blcs	2c99c <__assert_fail@plt+0x2aa60>
    5d90:	adcmi	fp, r3, #24, 30	; 0x60
    5d94:			; <UNDEFINED> instruction: 0xf993d028
    5d98:	stmdbls	r1, {sp}
    5d9c:	eorle	r2, r6, sl, lsr sl
    5da0:	eorle	r2, r9, sp, lsr #20
    5da4:	bmi	94ddac <__assert_fail@plt+0x94be70>
    5da8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    5dac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5db0:	subsmi	r9, sl, r3, lsl #22
    5db4:	andlt	sp, r5, fp, lsr r1
    5db8:	mvnshi	lr, #12386304	; 0xbd0000
    5dbc:	stmdbge	r2, {r0, sl, ip, sp}
    5dc0:	strtmi	r2, [r0], -sl, lsl #4
    5dc4:	mrc	7, 0, APSR_nzcv, cr14, cr11, {7}
    5dc8:	ldmdavs	fp!, {r3, r5, sp, lr}
    5dcc:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    5dd0:			; <UNDEFINED> instruction: 0xf990b150
    5dd4:	blne	11ddc <__assert_fail@plt+0xfea0>
    5dd8:			; <UNDEFINED> instruction: 0xf080fab0
    5ddc:	blcs	82e4 <__assert_fail@plt+0x63a8>
    5de0:	andcs	fp, r1, r8, lsl pc
    5de4:	sbcsle	r2, sp, r0, lsl #16
    5de8:	rscscc	pc, pc, pc, asr #32
    5dec:			; <UNDEFINED> instruction: 0xf993e7db
    5df0:	stmdblt	sl, {r0, sp}
    5df4:	ldrb	r6, [r6, lr, lsr #32]
    5df8:	andcs	r1, sl, #92, 24	; 0x5c00
    5dfc:	eorsvs	r2, fp, r0, lsl #6
    5e00:	movwls	r4, #9760	; 0x2620
    5e04:	ldcl	7, cr15, [lr, #1004]!	; 0x3ec
    5e08:	ldmdavs	fp!, {r3, r5, sp, lr}
    5e0c:	mvnle	r2, r0, lsl #22
    5e10:	blcs	2ca20 <__assert_fail@plt+0x2aae4>
    5e14:			; <UNDEFINED> instruction: 0xf993d0e8
    5e18:	blne	6cde20 <__assert_fail@plt+0x6cbee4>
    5e1c:			; <UNDEFINED> instruction: 0xf383fab3
    5e20:	bcs	8394 <__assert_fail@plt+0x6458>
    5e24:	movwcs	fp, #7960	; 0x1f18
    5e28:	adcsle	r2, fp, r0, lsl #22
    5e2c:			; <UNDEFINED> instruction: 0xf7fbe7dc
    5e30:	svclt	0x0000ee6e
    5e34:	andeq	r5, r1, r6, lsr #1
    5e38:	andeq	r0, r0, r4, ror #3
    5e3c:	andeq	r5, r1, r2, asr #32
    5e40:	mvnsmi	lr, #737280	; 0xb4000
    5e44:	stcmi	14, cr1, [sl], #-12
    5e48:	bmi	ab2064 <__assert_fail@plt+0xab0128>
    5e4c:	movwcs	fp, #7960	; 0x1f18
    5e50:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    5e54:	movwcs	fp, #3848	; 0xf08
    5e58:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    5e5c:			; <UNDEFINED> instruction: 0xf04f9203
    5e60:	blcs	6668 <__assert_fail@plt+0x472c>
    5e64:	svcge	0x0001d03f
    5e68:	strmi	sl, [sp], -r2, lsl #28
    5e6c:	blx	fed7dec0 <__assert_fail@plt+0xfed7bf84>
    5e70:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    5e74:	svclt	0x00082c00
    5e78:	strbmi	r2, [r1, #769]	; 0x301
    5e7c:			; <UNDEFINED> instruction: 0xf043bf18
    5e80:	bllt	8c6a8c <__assert_fail@plt+0x8c4b50>
    5e84:	strtmi	r4, [r9], -sl, asr #12
    5e88:			; <UNDEFINED> instruction: 0xf7fc4620
    5e8c:	ldmiblt	r0!, {r2, r4, r5, fp, sp, lr, pc}^
    5e90:	andeq	lr, r9, r4, lsl #22
    5e94:	ldrtmi	r4, [r9], -r5, asr #8
    5e98:	mrc2	7, 2, pc, cr14, cr14, {7}
    5e9c:			; <UNDEFINED> instruction: 0x46044631
    5ea0:			; <UNDEFINED> instruction: 0xf7fe4628
    5ea4:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    5ea8:	bl	66beb4 <__assert_fail@plt+0x669f78>
    5eac:	strmi	r0, [r5], -r8, lsl #6
    5eb0:	blcs	79ee4 <__assert_fail@plt+0x77fa8>
    5eb4:			; <UNDEFINED> instruction: 0xb11cd1db
    5eb8:	mulcc	r0, r4, r9
    5ebc:	andle	r2, r4, pc, lsr #22
    5ec0:			; <UNDEFINED> instruction: 0xf995b12d
    5ec4:	blcs	bd1ecc <__assert_fail@plt+0xbcff90>
    5ec8:	ldrdcs	sp, [r1], -r1
    5ecc:	andcs	lr, r0, r0
    5ed0:	blmi	2186fc <__assert_fail@plt+0x2167c0>
    5ed4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ed8:	blls	dff48 <__assert_fail@plt+0xde00c>
    5edc:	qaddle	r4, sl, r4
    5ee0:	pop	{r0, r2, ip, sp, pc}
    5ee4:			; <UNDEFINED> instruction: 0x461883f0
    5ee8:			; <UNDEFINED> instruction: 0xf7fbe7f2
    5eec:	svclt	0x0000ee10
    5ef0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    5ef4:	andeq	r0, r0, r4, ror #3
    5ef8:	andeq	r4, r1, r8, lsl pc
    5efc:	mvnsmi	lr, #737280	; 0xb4000
    5f00:	movweq	lr, #6736	; 0x1a50
    5f04:	strmi	sp, [ip], -r5, lsr #32
    5f08:			; <UNDEFINED> instruction: 0x46054616
    5f0c:	cmnlt	r1, #56, 6	; 0xe0000000
    5f10:	mcr	7, 7, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    5f14:	addsmi	r4, lr, #201326595	; 0xc000003
    5f18:	svclt	0x00884607
    5f1c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5f20:	bl	1bbf78 <__assert_fail@plt+0x1ba03c>
    5f24:			; <UNDEFINED> instruction: 0xf1090900
    5f28:			; <UNDEFINED> instruction: 0xf7fb0001
    5f2c:	pkhbtmi	lr, r0, r4, lsl #29
    5f30:	strtmi	fp, [r9], -r0, ror #2
    5f34:			; <UNDEFINED> instruction: 0xf7fb463a
    5f38:	bl	241620 <__assert_fail@plt+0x23f6e4>
    5f3c:	ldrtmi	r0, [r2], -r7
    5f40:			; <UNDEFINED> instruction: 0xf7fb4621
    5f44:	movwcs	lr, #3506	; 0xdb2
    5f48:	andcc	pc, r9, r8, lsl #16
    5f4c:	pop	{r6, r9, sl, lr}
    5f50:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    5f54:	mvnsmi	lr, #12386304	; 0xbd0000
    5f58:			; <UNDEFINED> instruction: 0xf7fb4478
    5f5c:	strtmi	fp, [r0], -pc, asr #27
    5f60:	pop	{r0, r4, r9, sl, lr}
    5f64:			; <UNDEFINED> instruction: 0xf7fb43f8
    5f68:	pop	{r0, r1, r3, r7, r8, sl, fp, ip, sp, pc}
    5f6c:			; <UNDEFINED> instruction: 0xf7fb43f8
    5f70:	svclt	0x0000bdc5
    5f74:	strdeq	r3, [r0], -r8
    5f78:			; <UNDEFINED> instruction: 0x460ab538
    5f7c:	strmi	r4, [ip], -r5, lsl #12
    5f80:			; <UNDEFINED> instruction: 0x4608b119
    5f84:	mrc	7, 5, APSR_nzcv, cr4, cr11, {7}
    5f88:	strtmi	r4, [r1], -r2, lsl #12
    5f8c:	pop	{r3, r5, r9, sl, lr}
    5f90:			; <UNDEFINED> instruction: 0xf7ff4038
    5f94:	svclt	0x0000bfb3
    5f98:	tstcs	r1, lr, lsl #8
    5f9c:	addlt	fp, r5, r0, lsl r5
    5fa0:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5fa4:			; <UNDEFINED> instruction: 0xf8dfab07
    5fa8:	strmi	ip, [r4], -r0, rrx
    5fac:			; <UNDEFINED> instruction: 0xf85344fe
    5fb0:	stmdage	r2, {r2, r8, r9, fp, sp}
    5fb4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    5fb8:	ldrdgt	pc, [r0], -ip
    5fbc:	andgt	pc, ip, sp, asr #17
    5fc0:	stceq	0, cr15, [r0], {79}	; 0x4f
    5fc4:			; <UNDEFINED> instruction: 0xf7fb9301
    5fc8:	mcrne	14, 0, lr, cr2, cr14, {6}
    5fcc:	strcs	fp, [r0], #-4024	; 0xfffff048
    5fd0:	strtmi	sp, [r0], -r7, lsl #22
    5fd4:			; <UNDEFINED> instruction: 0xf7ff9902
    5fd8:			; <UNDEFINED> instruction: 0x4604ff91
    5fdc:			; <UNDEFINED> instruction: 0xf7fb9802
    5fe0:	bmi	2c14c8 <__assert_fail@plt+0x2bf58c>
    5fe4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5fe8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5fec:	subsmi	r9, sl, r3, lsl #22
    5ff0:	strtmi	sp, [r0], -r5, lsl #2
    5ff4:	pop	{r0, r2, ip, sp, pc}
    5ff8:	andlt	r4, r3, r0, lsl r0
    5ffc:			; <UNDEFINED> instruction: 0xf7fb4770
    6000:	svclt	0x0000ed86
    6004:	andeq	r4, r1, r0, asr #28
    6008:	andeq	r0, r0, r4, ror #3
    600c:	andeq	r4, r1, r6, lsl #28
    6010:	mvnsmi	lr, #737280	; 0xb4000
    6014:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    6018:	bmi	d57a84 <__assert_fail@plt+0xd55b48>
    601c:	blmi	d72230 <__assert_fail@plt+0xd702f4>
    6020:			; <UNDEFINED> instruction: 0xf996447a
    6024:	ldmpl	r3, {lr}^
    6028:	movwls	r6, #6171	; 0x181b
    602c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6030:	eorsle	r2, r4, r0, lsl #24
    6034:	strmi	r4, [r8], r5, lsl #12
    6038:			; <UNDEFINED> instruction: 0x46394630
    603c:	svc	0x0078f7fb
    6040:			; <UNDEFINED> instruction: 0x56361834
    6044:	suble	r2, ip, r0, lsl #28
    6048:	svceq	0x0000f1b9
    604c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    6050:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    6054:	mrc	7, 2, APSR_nzcv, cr2, cr11, {7}
    6058:	eorsle	r2, r5, r0, lsl #16
    605c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    6060:	movwcs	r4, #1641	; 0x669
    6064:	andvs	pc, r0, sp, lsl #17
    6068:			; <UNDEFINED> instruction: 0xf88d4648
    606c:			; <UNDEFINED> instruction: 0xf7fe3001
    6070:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    6074:	andeq	pc, r0, r8, asr #17
    6078:	mulcc	r1, r3, r9
    607c:	svclt	0x00181af6
    6080:	blcs	f88c <__assert_fail@plt+0xd950>
    6084:	strcs	fp, [r1], -r8, lsl #30
    6088:	andcc	fp, r2, lr, asr fp
    608c:	strtpl	r1, [r1], -r6, lsr #16
    6090:			; <UNDEFINED> instruction: 0x4638b119
    6094:	mrc	7, 1, APSR_nzcv, cr2, cr11, {7}
    6098:			; <UNDEFINED> instruction: 0x464cb318
    609c:	bmi	5de15c <__assert_fail@plt+0x5dc220>
    60a0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    60a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    60a8:	subsmi	r9, sl, r1, lsl #22
    60ac:			; <UNDEFINED> instruction: 0x4620d11e
    60b0:	pop	{r0, r1, ip, sp, pc}
    60b4:			; <UNDEFINED> instruction: 0x463983f0
    60b8:			; <UNDEFINED> instruction: 0xf7fb4620
    60bc:			; <UNDEFINED> instruction: 0xf8c8ecaa
    60c0:	strtmi	r0, [r0], #-0
    60c4:	strb	r6, [sl, r8, lsr #32]!
    60c8:			; <UNDEFINED> instruction: 0x46204639
    60cc:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    60d0:	andeq	pc, r0, r8, asr #17
    60d4:	strtpl	r1, [r1], -r6, lsr #16
    60d8:			; <UNDEFINED> instruction: 0x4638b131
    60dc:	mcr	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    60e0:	eorvs	fp, ip, r0, lsl r9
    60e4:	ldrb	r2, [sl, r0, lsl #8]
    60e8:	ldrb	r6, [r8, lr, lsr #32]
    60ec:	stc	7, cr15, [lr, #-1004]	; 0xfffffc14
    60f0:	andeq	r4, r1, ip, asr #27
    60f4:	andeq	r0, r0, r4, ror #3
    60f8:	andeq	r3, r0, sl, lsl #9
    60fc:	andeq	r4, r1, sl, asr #26
    6100:			; <UNDEFINED> instruction: 0x4604b510
    6104:	stmdacs	sl, {r0, sp, lr, pc}
    6108:	strtmi	sp, [r0], -r6
    610c:	mrc	7, 2, APSR_nzcv, cr4, cr11, {7}
    6110:	mvnsle	r1, r3, asr #24
    6114:	ldclt	0, cr2, [r0, #-4]
    6118:	ldclt	0, cr2, [r0, #-0]
    611c:	svcmi	0x00f0e92d
    6120:	blhi	c15dc <__assert_fail@plt+0xbf6a0>
    6124:	blmi	1c18ae8 <__assert_fail@plt+0x1c16bac>
    6128:	addlt	r4, r9, sl, ror r4
    612c:	ldmpl	r3, {r0, r2, r8, ip, pc}^
    6130:	movwls	r6, #30747	; 0x781b
    6134:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6138:			; <UNDEFINED> instruction: 0xf0002800
    613c:	blmi	1ae6464 <__assert_fail@plt+0x1ae4528>
    6140:	strcs	r4, [r0, -r6, lsl #12]
    6144:	strvc	lr, [r3, -sp, asr #19]
    6148:	mcr	4, 0, r4, cr8, cr11, {3}
    614c:	blmi	1a14994 <__assert_fail@plt+0x1a12a58>
    6150:	mcr	4, 0, r4, cr8, cr11, {3}
    6154:	vmov	r3, s17
    6158:			; <UNDEFINED> instruction: 0x46301a10
    615c:	mcr	7, 7, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    6160:			; <UNDEFINED> instruction: 0x56301835
    6164:			; <UNDEFINED> instruction: 0xf0002800
    6168:			; <UNDEFINED> instruction: 0xf7fb80aa
    616c:			; <UNDEFINED> instruction: 0xf10dedec
    6170:	smladcs	r0, r8, r8, r0
    6174:	strbmi	r2, [r1], -sl, lsl #4
    6178:	andvs	r4, r7, r4, lsl #12
    617c:			; <UNDEFINED> instruction: 0xf7fb4628
    6180:	stmdavs	r3!, {r3, r5, r8, sl, fp, sp, lr, pc}
    6184:	stmib	sp, {r0, r1, r3, r4, r5, r7, r9, lr}^
    6188:	vrhadd.u8	d0, d0, d0
    618c:	ldmib	sp, {r0, r1, r4, r7, pc}^
    6190:	bcs	ed98 <__assert_fail@plt+0xce5c>
    6194:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    6198:	addhi	pc, lr, r0, asr #5
    619c:			; <UNDEFINED> instruction: 0xf9969e06
    61a0:	blcs	b921a8 <__assert_fail@plt+0xb9026c>
    61a4:	adcsmi	sp, r5, #111	; 0x6f
    61a8:	strcs	sp, [r0], #-94	; 0xffffffa2
    61ac:	cfmul32	mvfx2, mvfx8, mvfx0
    61b0:			; <UNDEFINED> instruction: 0x46301a90
    61b4:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    61b8:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    61bc:	teqge	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    61c0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    61c4:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    61c8:			; <UNDEFINED> instruction: 0xf10a465b
    61cc:	ssatmi	r0, #28, r0, lsl #20
    61d0:	bl	197a54 <__assert_fail@plt+0x195b18>
    61d4:			; <UNDEFINED> instruction: 0xf8cd0900
    61d8:	svccs	0x00009018
    61dc:			; <UNDEFINED> instruction: 0x4638d03a
    61e0:	stc	7, cr15, [r6, #1004]	; 0x3ec
    61e4:			; <UNDEFINED> instruction: 0xb3a84606
    61e8:	ldrtmi	r4, [r9], -r2, lsl #12
    61ec:			; <UNDEFINED> instruction: 0xf7fb4648
    61f0:	bllt	1e41c00 <__assert_fail@plt+0x1e3fcc4>
    61f4:	ldrbmi	r4, [pc], -r1, asr #22
    61f8:	bl	d73ec <__assert_fail@plt+0xd54b0>
    61fc:	ldmib	r8, {r3, fp, ip}^
    6200:	blx	128a12 <__assert_fail@plt+0x126ad6>
    6204:	blx	242e36 <__assert_fail@plt+0x240efa>
    6208:	blx	fe912e26 <__assert_fail@plt+0xfe910eea>
    620c:	ldrmi	r4, [sp], #-1288	; 0xfffffaf8
    6210:	strtmi	fp, [r0], -pc, asr #2
    6214:	andcs	r4, sl, #42991616	; 0x2900000
    6218:			; <UNDEFINED> instruction: 0xf0012300
    621c:	svccc	0x0001fed9
    6220:	strmi	r4, [sp], -r4, lsl #12
    6224:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    6228:	strbmi	r1, [lr], #-512	; 0xfffffe00
    622c:	blx	4fe3a <__assert_fail@plt+0x4defe>
    6230:	blx	244a62 <__assert_fail@plt+0x242b26>
    6234:	blx	fe870a46 <__assert_fail@plt+0xfe86eb0a>
    6238:	stmdbls	r3, {r3, r8, fp, pc}
    623c:	movweq	lr, #19224	; 0x4b18
    6240:	bl	125758c <__assert_fail@plt+0x1255650>
    6244:	stmiane	fp, {r0, r2, r9}^
    6248:	blls	12ae5c <__assert_fail@plt+0x128f20>
    624c:	movweq	lr, #15170	; 0x3b42
    6250:	str	r9, [r0, r4, lsl #6]
    6254:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    6258:	beq	442688 <__assert_fail@plt+0x44074c>
    625c:	svceq	0x001cf1b8
    6260:			; <UNDEFINED> instruction: 0xf85ad002
    6264:			; <UNDEFINED> instruction: 0xe7b87c10
    6268:	andseq	pc, r5, pc, rrx
    626c:	blmi	798b04 <__assert_fail@plt+0x796bc8>
    6270:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6274:	blls	1e02e4 <__assert_fail@plt+0x1de3a8>
    6278:	teqle	r1, sl, asr r0
    627c:	ldc	0, cr11, [sp], #36	; 0x24
    6280:	pop	{r1, r8, r9, fp, pc}
    6284:			; <UNDEFINED> instruction: 0xf1068ff0
    6288:	eorvs	r0, r7, r1, lsl #20
    628c:	andcs	r4, sl, #68157440	; 0x4100000
    6290:			; <UNDEFINED> instruction: 0xf7fb4650
    6294:	stmdavs	r3!, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    6298:	strmi	r2, [r4], -r0, lsl #22
    629c:	stcle	6, cr4, [r9], {13}
    62a0:			; <UNDEFINED> instruction: 0xf1712800
    62a4:	blle	1c6eac <__assert_fail@plt+0x1c4f70>
    62a8:	ldrmi	r9, [r2, #3590]!	; 0xe06
    62ac:	bl	fe9ba624 <__assert_fail@plt+0xfe9b86e8>
    62b0:	ldrb	r0, [ip, -sl, lsl #14]!
    62b4:			; <UNDEFINED> instruction: 0xe7d94258
    62b8:	eoreq	pc, r1, pc, rrx
    62bc:	svccs	0x0000e7d6
    62c0:	blls	17a610 <__assert_fail@plt+0x1786d4>
    62c4:	bls	12c6d8 <__assert_fail@plt+0x12a79c>
    62c8:	subsvs	r6, sl, r9, lsl r0
    62cc:	blmi	38020c <__assert_fail@plt+0x37e2d0>
    62d0:	stmdbmi	sp, {r0, r2, r3, r6, r9, sp}
    62d4:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    62d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    62dc:	mcr	7, 1, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    62e0:	ldc	7, cr15, [r4], {251}	; 0xfb
    62e4:	andeq	r4, r1, r4, asr #25
    62e8:	andeq	r0, r0, r4, ror #3
    62ec:			; <UNDEFINED> instruction: 0x000033b0
    62f0:	andeq	r3, r0, r8, lsr #7
    62f4:	andeq	r3, r0, ip, lsl r3
    62f8:	andeq	r4, r1, r6, lsr r8
    62fc:	andeq	r4, r1, r4, lsl #16
    6300:	andeq	r4, r1, ip, ror fp
    6304:	andeq	r3, r0, r6, ror #8
    6308:	andeq	r3, r0, r0, lsl r2
    630c:	andeq	r3, r0, r6, lsl r9
    6310:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    6314:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    6318:	push	{r1, r3, r4, r5, r6, sl, lr}
    631c:			; <UNDEFINED> instruction: 0xb09e47f0
    6320:	andcs	r5, r0, #13828096	; 0xd30000
    6324:	tstls	sp, #1769472	; 0x1b0000
    6328:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    632c:	stmib	sp, {r8, r9, sp}^
    6330:	stmib	sp, {r1, r8, r9, sp}^
    6334:	stmdacs	r0, {r2, r8, r9, sp}
    6338:	mvnhi	pc, r0
    633c:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    6340:	bicshi	pc, r7, r0
    6344:	andcs	r4, r0, r4, lsl #12
    6348:	bl	ff1c433c <__assert_fail@plt+0xff1c2400>
    634c:	ldrtmi	sl, [r1], -r7, lsl #28
    6350:	stmdage	r1, {r0, r1, r9, sl, lr}
    6354:			; <UNDEFINED> instruction: 0xf7fb9301
    6358:	ldmibmi	r4!, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    635c:			; <UNDEFINED> instruction: 0xf04f4620
    6360:	movwls	r3, #62463	; 0xf3ff
    6364:			; <UNDEFINED> instruction: 0xf7fb4479
    6368:	stmdacs	r0, {r1, r6, r8, r9, fp, sp, lr, pc}
    636c:	orrhi	pc, r5, r0
    6370:	strtmi	r4, [r0], -pc, ror #19
    6374:			; <UNDEFINED> instruction: 0xf7fb4479
    6378:			; <UNDEFINED> instruction: 0x4603eb3a
    637c:			; <UNDEFINED> instruction: 0xf0002800
    6380:	stmibmi	ip!, {r0, r4, r5, r8, pc}^
    6384:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6388:	bl	c4437c <__assert_fail@plt+0xc42440>
    638c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    6390:	orrhi	pc, sp, r0
    6394:	strtmi	r4, [r0], -r8, ror #19
    6398:			; <UNDEFINED> instruction: 0xf7fb4479
    639c:	strmi	lr, [r3], -r8, lsr #22
    63a0:			; <UNDEFINED> instruction: 0xf0002800
    63a4:			; <UNDEFINED> instruction: 0xf9948170
    63a8:	blcs	ad23b0 <__assert_fail@plt+0xad0474>
    63ac:	orrhi	pc, r5, r0
    63b0:			; <UNDEFINED> instruction: 0xf0002b2d
    63b4:	strtmi	r8, [r0], -r9, lsl #3
    63b8:	ldc	7, cr15, [sl], {251}	; 0xfb
    63bc:	vadd.i8	d18, d0, d3
    63c0:	stmdacc	r4, {r1, r3, r7, r8, pc}
    63c4:	stcpl	8, cr1, [r3], #-136	; 0xffffff78
    63c8:			; <UNDEFINED> instruction: 0xf0002b20
    63cc:			; <UNDEFINED> instruction: 0xf8df8138
    63d0:			; <UNDEFINED> instruction: 0xf04f836c
    63d4:	ldrbtmi	r0, [r8], #2304	; 0x900
    63d8:	msrge	SPSR_s, #14614528	; 0xdf0000
    63dc:			; <UNDEFINED> instruction: 0xf50a44fa
    63e0:			; <UNDEFINED> instruction: 0xf1b87ae0
    63e4:			; <UNDEFINED> instruction: 0xf0000f00
    63e8:			; <UNDEFINED> instruction: 0x4640815a
    63ec:	stc	7, cr15, [r0], {251}	; 0xfb
    63f0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    63f4:	cmphi	r3, r0	; <UNPREDICTABLE>
    63f8:	strbmi	r4, [r1], -r2, lsl #12
    63fc:			; <UNDEFINED> instruction: 0xf7fb4620
    6400:	stmdacs	r0, {r3, r5, r7, sl, fp, sp, lr, pc}
    6404:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    6408:	blcs	81c39c <__assert_fail@plt+0x81a460>
    640c:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    6410:	strcc	r4, [r1, -ip, asr #23]
    6414:	ldrbtmi	r4, [fp], #-1084	; 0xfffffbc4
    6418:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
    641c:	ldrdhi	pc, [r4, #137]	; 0x89
    6420:			; <UNDEFINED> instruction: 0xf10d46b4
    6424:	ldm	ip!, {r3, r6, r8, fp}
    6428:	strbmi	r0, [pc], -pc
    642c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6430:	strgt	r0, [pc, -pc]
    6434:	muleq	r7, ip, r8
    6438:	andeq	lr, r7, r7, lsl #17
    643c:	stmibmi	r2, {r1, r4, r5, r9, sl, lr}^
    6440:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6444:	bl	1d44438 <__assert_fail@plt+0x1d424fc>
    6448:			; <UNDEFINED> instruction: 0xf990b120
    644c:	blcs	12454 <__assert_fail@plt+0x10518>
    6450:	adcshi	pc, sl, r0
    6454:	ldrtmi	r4, [r7], -ip, asr #13
    6458:			; <UNDEFINED> instruction: 0x000fe8bc
    645c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6460:	strgt	r0, [pc, -pc]
    6464:	muleq	r7, ip, r8
    6468:	andeq	lr, r7, r7, lsl #17
    646c:	ldmibmi	r7!, {r1, r4, r5, r9, sl, lr}
    6470:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6474:	bl	1744468 <__assert_fail@plt+0x174252c>
    6478:			; <UNDEFINED> instruction: 0xf990b120
    647c:	blcs	12484 <__assert_fail@plt+0x10548>
    6480:	adchi	pc, r2, r0
    6484:	ldrtmi	r4, [r7], -ip, asr #13
    6488:			; <UNDEFINED> instruction: 0x000fe8bc
    648c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6490:	strgt	r0, [pc, -pc]
    6494:	muleq	r7, ip, r8
    6498:	andeq	lr, r7, r7, lsl #17
    649c:	stmibmi	ip!, {r1, r4, r5, r9, sl, lr}
    64a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    64a4:	bl	1144498 <__assert_fail@plt+0x114255c>
    64a8:			; <UNDEFINED> instruction: 0xf990b120
    64ac:	blcs	124b4 <__assert_fail@plt+0x10578>
    64b0:	addhi	pc, r8, r0
    64b4:	ldrtmi	r4, [r7], -ip, asr #13
    64b8:			; <UNDEFINED> instruction: 0x000fe8bc
    64bc:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    64c0:	strgt	r0, [pc, -pc]
    64c4:	muleq	r7, ip, r8
    64c8:	andeq	lr, r7, r7, lsl #17
    64cc:	stmibmi	r1!, {r1, r4, r5, r9, sl, lr}
    64d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    64d4:	bl	b444c8 <__assert_fail@plt+0xb4258c>
    64d8:			; <UNDEFINED> instruction: 0xf990b118
    64dc:	blcs	124e4 <__assert_fail@plt+0x105a8>
    64e0:	uxtab16mi	sp, ip, r0
    64e4:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    64e8:	strgt	r0, [pc, -pc]
    64ec:			; <UNDEFINED> instruction: 0x000fe8bc
    64f0:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    64f4:	stm	r7, {r0, r1, r2}
    64f8:	ldrtmi	r0, [r2], -r7
    64fc:			; <UNDEFINED> instruction: 0x46204996
    6500:			; <UNDEFINED> instruction: 0xf7fb4479
    6504:			; <UNDEFINED> instruction: 0xb120eb16
    6508:	mulcc	r0, r0, r9
    650c:			; <UNDEFINED> instruction: 0xf0002b00
    6510:	strbmi	r8, [ip], fp, ror #1
    6514:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    6518:	strgt	r0, [pc, -pc]
    651c:			; <UNDEFINED> instruction: 0x000fe8bc
    6520:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6524:	stm	r7, {r0, r1, r2}
    6528:	ldrtmi	r0, [r2], -r7
    652c:	strtmi	r4, [r0], -fp, lsl #19
    6530:			; <UNDEFINED> instruction: 0xf7fb4479
    6534:	strdlt	lr, [r0, -lr]!	; <UNPREDICTABLE>
    6538:	mulcc	r0, r0, r9
    653c:			; <UNDEFINED> instruction: 0xf0002b00
    6540:			; <UNDEFINED> instruction: 0x46cc80d3
    6544:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    6548:	strgt	r0, [pc, -pc]
    654c:			; <UNDEFINED> instruction: 0x000fe8bc
    6550:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6554:	stm	r7, {r0, r1, r2}
    6558:	ldrtmi	r0, [r2], -r7
    655c:	strtmi	r4, [r0], -r0, lsl #19
    6560:			; <UNDEFINED> instruction: 0xf7fb4479
    6564:	tstlt	r0, r6, ror #21
    6568:	mulcc	r0, r0, r9
    656c:	strbmi	fp, [ip], r3, ror #6
    6570:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    6574:	strgt	r0, [pc, -pc]
    6578:			; <UNDEFINED> instruction: 0x000fe8bc
    657c:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    6580:	stm	r7, {r0, r1, r2}
    6584:	ldrtmi	r0, [r2], -r7
    6588:			; <UNDEFINED> instruction: 0x46204976
    658c:			; <UNDEFINED> instruction: 0xf7fb4479
    6590:			; <UNDEFINED> instruction: 0xb110ead0
    6594:	mulcc	r0, r0, r9
    6598:	ldm	r9!, {r0, r1, r5, r7, r8, ip, sp, pc}
    659c:	ldrtmi	r0, [r7], -pc
    65a0:	ldm	r9!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    65a4:	strgt	r0, [pc, -pc]
    65a8:	muleq	r7, r9, r8
    65ac:	andeq	lr, r7, r7, lsl #17
    65b0:	stmdbmi	sp!, {r5, r9, sl, lr}^
    65b4:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    65b8:	b	feec45ac <__assert_fail@plt+0xfeec2670>
    65bc:			; <UNDEFINED> instruction: 0xf990b178
    65c0:	stmdblt	r3!, {ip, sp}^
    65c4:	movwls	r2, #29440	; 0x7300
    65c8:			; <UNDEFINED> instruction: 0xf7fb4630
    65cc:	mcrrne	10, 2, lr, r3, cr14
    65d0:			; <UNDEFINED> instruction: 0xf1b8d005
    65d4:	blle	34a1dc <__assert_fail@plt+0x3482a0>
    65d8:	strbmi	r9, [r3, #-2829]	; 0xfffff4f3
    65dc:			; <UNDEFINED> instruction: 0xf06fd00a
    65e0:	eor	r0, r0, r5, lsl r4
    65e4:	stmib	sp, {r4, r5, r9, sl, lr}^
    65e8:	movwls	r3, #29448	; 0x7308
    65ec:	b	7445e0 <__assert_fail@plt+0x7426a4>
    65f0:	rscsle	r1, r4, r1, asr #24
    65f4:	movwcs	lr, #10717	; 0x29dd
    65f8:	cmpcs	r0, r4, asr #4	; <UNPREDICTABLE>
    65fc:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    6600:			; <UNDEFINED> instruction: 0x6704e9dd
    6604:			; <UNDEFINED> instruction: 0x4613461c
    6608:	strcc	pc, [r0], #-3009	; 0xfffff43f
    660c:	svclt	0x000842a7
    6610:	svclt	0x0024429e
    6614:	ldrmi	r2, [r3], -r0, lsl #4
    6618:	blne	fe6bae28 <__assert_fail@plt+0xfe6b8eec>
    661c:	movweq	lr, #31588	; 0x7b64
    6620:	eorvs	r2, sl, r0, lsl #8
    6624:	bmi	145e7d8 <__assert_fail@plt+0x145c89c>
    6628:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    662c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6630:	subsmi	r9, sl, sp, lsl fp
    6634:			; <UNDEFINED> instruction: 0x4620d171
    6638:	pop	{r1, r2, r3, r4, ip, sp, pc}
    663c:			; <UNDEFINED> instruction: 0xf81287f0
    6640:	blcs	185624c <__assert_fail@plt+0x1854310>
    6644:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    6648:	svccc	0x0001f812
    664c:			; <UNDEFINED> instruction: 0xf47f2b67
    6650:	ldmdavc	r3, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    6654:			; <UNDEFINED> instruction: 0xf47f2b6f
    6658:			; <UNDEFINED> instruction: 0x4601aeba
    665c:			; <UNDEFINED> instruction: 0xf7fb4620
    6660:			; <UNDEFINED> instruction: 0x4607ea12
    6664:	subsle	r2, sl, r0, lsl #16
    6668:			; <UNDEFINED> instruction: 0xf7ffa904
    666c:			; <UNDEFINED> instruction: 0x4604fd57
    6670:			; <UNDEFINED> instruction: 0xf7fb4638
    6674:			; <UNDEFINED> instruction: 0x2c00e9ee
    6678:			; <UNDEFINED> instruction: 0x4630dbd5
    667c:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6680:			; <UNDEFINED> instruction: 0xd1b71c44
    6684:	bls	2c0538 <__assert_fail@plt+0x2be5fc>
    6688:	stmib	sp, {r4, r5, r9, sl, lr}^
    668c:	andcc	r3, r1, #8, 6	; 0x20000000
    6690:	movwls	r9, #29194	; 0x720a
    6694:	stmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6698:			; <UNDEFINED> instruction: 0xd1ab1c42
    669c:			; <UNDEFINED> instruction: 0xf109e79f
    66a0:			; <UNDEFINED> instruction: 0xf1b90901
    66a4:	andsle	r0, ip, lr, lsl #30
    66a8:	eorshi	pc, r9, sl, asr r8	; <UNPREDICTABLE>
    66ac:	bls	2c0118 <__assert_fail@plt+0x2be1dc>
    66b0:	stmib	sp, {r4, r5, r9, sl, lr}^
    66b4:	bcc	532dc <__assert_fail@plt+0x513a0>
    66b8:	stclne	7, cr14, [r0], #-936	; 0xfffffc58
    66bc:			; <UNDEFINED> instruction: 0xf7ffa902
    66c0:	cdpne	13, 0, cr15, cr4, cr13, {1}
    66c4:	sbfx	sp, r9, #21, #15
    66c8:	stmdbge	r4, {r5, r6, sl, fp, ip}
    66cc:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    66d0:	ble	ff48dee8 <__assert_fail@plt+0xff48bfac>
    66d4:			; <UNDEFINED> instruction: 0xf8dfe7a7
    66d8:			; <UNDEFINED> instruction: 0xf04f8098
    66dc:	ldrbtmi	r0, [r8], #2304	; 0x900
    66e0:			; <UNDEFINED> instruction: 0xf04fe67a
    66e4:			; <UNDEFINED> instruction: 0xe69b38ff
    66e8:	stmib	sp, {r8, r9, sp}^
    66ec:	movwls	r3, #29448	; 0x7308
    66f0:	blmi	8404a0 <__assert_fail@plt+0x83e564>
    66f4:	stmdbmi	r0!, {r2, r6, r7, r9, sp}
    66f8:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    66fc:	movwcc	r4, #50297	; 0xc479
    6700:			; <UNDEFINED> instruction: 0xf7fb4478
    6704:	blmi	7c177c <__assert_fail@plt+0x7bf840>
    6708:	ldmdbmi	lr, {r0, r1, r6, r7, r9, sp}
    670c:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
    6710:	movwcc	r4, #50297	; 0xc479
    6714:			; <UNDEFINED> instruction: 0xf7fb4478
    6718:			; <UNDEFINED> instruction: 0xf7fbec12
    671c:			; <UNDEFINED> instruction: 0xf06fe9f8
    6720:	str	r0, [r0, fp, lsl #8]
    6724:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    6728:	andeq	r0, r0, r4, ror #3
    672c:	andeq	r3, r0, ip, lsr #3
    6730:	andeq	r3, r0, r0, lsr #3
    6734:	muleq	r0, r6, r1
    6738:	muleq	r0, r0, r1
    673c:	andeq	r3, r0, sl, lsr #2
    6740:	andeq	r4, r1, r0, lsr #12
    6744:	andeq	r4, r1, r6, ror #11
    6748:	strdeq	r3, [r0], -sl
    674c:	ldrdeq	r3, [r0], -lr
    6750:	andeq	r3, r0, r2, asr #1
    6754:	andeq	r3, r0, r2, lsr #1
    6758:	andeq	r3, r0, r4, lsl #1
    675c:	andeq	r3, r0, r0, rrx
    6760:	andeq	r3, r0, ip, lsr r0
    6764:	andeq	r3, r0, ip, lsl r0
    6768:	strdeq	r2, [r0], -sl
    676c:	andeq	r4, r1, r2, asr #15
    6770:	andeq	r2, r0, r2, lsr #28
    6774:	andeq	r3, r0, r2, asr #32
    6778:	andeq	r2, r0, ip, ror #27
    677c:	andeq	r2, r0, r8, lsl #28
    6780:	andeq	r3, r0, lr, lsr #32
    6784:	ldrdeq	r2, [r0], -r8
    6788:	ldrdeq	r3, [r0], -ip
    678c:	blcs	20fa0 <__assert_fail@plt+0x1f064>
    6790:	bvs	1036648 <__assert_fail@plt+0x103470c>
    6794:	ldrbmi	r2, [r0, -r0]!
    6798:	mvnsmi	lr, sp, lsr #18
    679c:	addlt	r4, r4, sp, lsl r6
    67a0:			; <UNDEFINED> instruction: 0x460707d3
    67a4:	cfmadd32ls	mvax4, mvfx4, mvfx10, mvfx8
    67a8:			; <UNDEFINED> instruction: 0xf1004614
    67ac:			; <UNDEFINED> instruction: 0xf0048094
    67b0:	blcs	c73c4 <__assert_fail@plt+0xc5488>
    67b4:	sbfxeq	sp, lr, #0, #1
    67b8:	streq	sp, [r1, -r9, ror #8]!
    67bc:	addhi	pc, r7, r0, lsl #2
    67c0:	strle	r0, [r5], #-1762	; 0xfffff91e
    67c4:	ldrle	r0, [sp], #-1891	; 0xfffff89d
    67c8:	andlt	r2, r4, r0
    67cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    67d0:	ldrdgt	pc, [r8, #-143]	; 0xffffff71
    67d4:			; <UNDEFINED> instruction: 0xf04f44fc
    67d8:	andcs	r3, r1, #-67108861	; 0xfc000003
    67dc:			; <UNDEFINED> instruction: 0x46284631
    67e0:	andhi	pc, r4, sp, asr #17
    67e4:	andgt	pc, r0, sp, asr #17
    67e8:	bl	fe7447dc <__assert_fail@plt+0xfe7428a0>
    67ec:	svclt	0x009442b0
    67f0:	movwcs	r2, #4864	; 0x1300
    67f4:	bicsvc	lr, r0, #339968	; 0x53000
    67f8:			; <UNDEFINED> instruction: 0x0763d131
    67fc:	streq	lr, [r0], -r6, lsr #23
    6800:	strble	r4, [r1, #1029]!	; 0x405
    6804:			; <UNDEFINED> instruction: 0x273c4638
    6808:			; <UNDEFINED> instruction: 0xffc0f7ff
    680c:	orreq	pc, r9, #72, 12	; 0x4800000
    6810:	orreq	pc, r8, #200, 12	; 0xc800000
    6814:	strtmi	r4, [r8], -r4, lsl #12
    6818:	andne	pc, r4, #134144	; 0x20c00
    681c:	stclmi	7, cr1, [r0, #-900]	; 0xfffffc7c
    6820:	ldrbtmi	r4, [sp], #-1044	; 0xfffffbec
    6824:	bl	ff06bc2c <__assert_fail@plt+0xff069cf0>
    6828:	blx	fe0cb9c2 <__assert_fail@plt+0xfe0c9a86>
    682c:	strbne	r3, [r1, r4, lsl #4]!
    6830:	mvnscc	pc, #79	; 0x4f
    6834:	bl	ff0578c4 <__assert_fail@plt+0xff055988>
    6838:	ldrtmi	r1, [r1], -r2, ror #4
    683c:	blx	1eb04a <__assert_fail@plt+0x1e910e>
    6840:	andcs	r4, r1, #301989888	; 0x12000000
    6844:	svclt	0x00b82c00
    6848:	strls	r4, [r2], #-612	; 0xfffffd9c
    684c:	bl	1ac4840 <__assert_fail@plt+0x1ac2904>
    6850:	svclt	0x009442b0
    6854:	strcs	r2, [r1], -r0, lsl #12
    6858:	bicsvc	lr, r0, #352256	; 0x56000
    685c:	ldmdbmi	r1!, {r2, r4, r5, r7, ip, lr, pc}
    6860:	andcs	r2, r0, r5, lsl #4
    6864:			; <UNDEFINED> instruction: 0xf7fb4479
    6868:			; <UNDEFINED> instruction: 0xf7fbe944
    686c:			; <UNDEFINED> instruction: 0xf04fea54
    6870:			; <UNDEFINED> instruction: 0xe7aa30ff
    6874:	rscsle	r2, r2, r0, lsl #28
    6878:	svceq	0x0020f014
    687c:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    6880:	cmpcs	r4, #20, 30	; 0x50
    6884:	streq	r2, [r0, r0, lsr #6]!
    6888:	blcc	848a4 <__assert_fail@plt+0x82968>
    688c:	ldmvs	r8!, {r0, r2, r4, r7, r8, sl, ip, lr, pc}
    6890:	mvnscc	pc, #79	; 0x4f
    6894:	andcs	r6, r1, #3735552	; 0x390000
    6898:	ldrd	pc, [r4], -r7
    689c:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    68a0:	strtmi	r9, [r8], -r1
    68a4:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    68a8:			; <UNDEFINED> instruction: 0xf8cde102
    68ac:	ldrtmi	ip, [r1], -r0
    68b0:	bl	e448a4 <__assert_fail@plt+0xe42968>
    68b4:	svclt	0x009442b0
    68b8:	movwcs	r2, #4864	; 0x1300
    68bc:	bicsvc	lr, r0, #339968	; 0x53000
    68c0:	streq	sp, [r1, -sp, asr #3]!
    68c4:	streq	lr, [r0], -r6, lsr #23
    68c8:			; <UNDEFINED> instruction: 0xf57f4405
    68cc:			; <UNDEFINED> instruction: 0xf8dfaf79
    68d0:	ldrbtmi	ip, [ip], #92	; 0x5c
    68d4:	stmiavs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    68d8:	mvnscc	pc, #79	; 0x4f
    68dc:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    68e0:	stmdbvs	r0, {r0, r9, sp}
    68e4:	strdls	r4, [r3, -ip]
    68e8:	andgt	pc, r0, sp, asr #17
    68ec:			; <UNDEFINED> instruction: 0xf8d74410
    68f0:			; <UNDEFINED> instruction: 0x4631c014
    68f4:	strtmi	r9, [r8], -r2
    68f8:	sfmvc	f7, 3, [ip], #-48	; 0xffffffd0
    68fc:	andgt	pc, r4, sp, asr #17
    6900:	bl	4448f4 <__assert_fail@plt+0x4429b8>
    6904:	svclt	0x009442b0
    6908:	movwcs	r2, #4864	; 0x1300
    690c:	bicsvc	lr, r0, #339968	; 0x53000
    6910:	bne	db6528 <__assert_fail@plt+0xdb45ec>
    6914:			; <UNDEFINED> instruction: 0xf43f182d
    6918:	str	sl, [r0, sl, asr #30]!
    691c:	andeq	r2, r0, r8, lsr lr
    6920:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    6924:	andeq	r2, r0, ip, ror #26
    6928:	andeq	r2, r0, r0, asr sp
    692c:	andeq	r2, r0, r2, lsr sp
    6930:	ldrdeq	r2, [r0], -ip
    6934:	mvnsmi	lr, sp, lsr #18
    6938:	bmi	6d8198 <__assert_fail@plt+0x6d625c>
    693c:	blmi	6d81c0 <__assert_fail@plt+0x6d6284>
    6940:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    6944:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    6948:	svceq	0x0040f011
    694c:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    6950:	strbmi	r4, [r1], -r5, lsl #12
    6954:	movwls	r6, #55323	; 0xd81b
    6958:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    695c:			; <UNDEFINED> instruction: 0xf7fbd014
    6960:	lsrlt	lr, lr, r8
    6964:	ldrtmi	r9, [r3], -r0, lsl #14
    6968:	strtmi	r6, [r2], -r9, ror #16
    696c:			; <UNDEFINED> instruction: 0xf7ff4640
    6970:	bmi	4065c4 <__assert_fail@plt+0x404688>
    6974:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    6978:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    697c:	subsmi	r9, sl, sp, lsl #22
    6980:	andlt	sp, lr, r0, lsl r1
    6984:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6988:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    698c:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6990:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6994:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6998:			; <UNDEFINED> instruction: 0xf7fb6829
    699c:			; <UNDEFINED> instruction: 0xf04fe9bc
    69a0:			; <UNDEFINED> instruction: 0xe7e630ff
    69a4:	ldm	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    69a8:	andeq	r4, r1, sl, lsr #9
    69ac:	andeq	r0, r0, r4, ror #3
    69b0:	andeq	r4, r1, r6, ror r4
    69b4:	andeq	r2, r0, lr, lsl #25
    69b8:	addlt	fp, r2, r0, lsl r5
    69bc:			; <UNDEFINED> instruction: 0x460a4614
    69c0:	mrscs	r9, LR_irq
    69c4:			; <UNDEFINED> instruction: 0xf7ff4623
    69c8:	andlt	pc, r2, r7, ror #29
    69cc:	svclt	0x0000bd10
    69d0:	mvnsmi	lr, sp, lsr #18
    69d4:	bmi	6d8230 <__assert_fail@plt+0x6d62f4>
    69d8:	blmi	6d8258 <__assert_fail@plt+0x6d631c>
    69dc:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    69e0:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    69e4:	svceq	0x0040f011
    69e8:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    69ec:	strbmi	r4, [r1], -r7, lsl #12
    69f0:	movwls	r6, #55323	; 0xd81b
    69f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    69f8:			; <UNDEFINED> instruction: 0xf7fad014
    69fc:	strdlt	lr, [r0, r0]!
    6a00:	strtmi	r4, [r2], -fp, lsr #12
    6a04:	tstcs	r0, r0, asr #12
    6a08:			; <UNDEFINED> instruction: 0xf7ff9600
    6a0c:	bmi	406528 <__assert_fail@plt+0x4045ec>
    6a10:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    6a14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a18:	subsmi	r9, sl, sp, lsl #22
    6a1c:	andlt	sp, lr, r0, lsl r1
    6a20:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6a24:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a28:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6a2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6a30:	ldmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a34:			; <UNDEFINED> instruction: 0xf7fb4639
    6a38:			; <UNDEFINED> instruction: 0xf04fe96e
    6a3c:			; <UNDEFINED> instruction: 0xe7e630ff
    6a40:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a44:	andeq	r4, r1, lr, lsl #8
    6a48:	andeq	r0, r0, r4, ror #3
    6a4c:	ldrdeq	r4, [r1], -sl
    6a50:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    6a54:			; <UNDEFINED> instruction: 0x4616b5f0
    6a58:			; <UNDEFINED> instruction: 0x461f4a32
    6a5c:			; <UNDEFINED> instruction: 0x460c4b32
    6a60:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    6a64:			; <UNDEFINED> instruction: 0x4605b09f
    6a68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a6c:			; <UNDEFINED> instruction: 0xf04f931d
    6a70:	stmdbcs	r0, {r8, r9}
    6a74:	blge	1fab44 <__assert_fail@plt+0x1f8c08>
    6a78:	movwls	r4, #22056	; 0x5628
    6a7c:			; <UNDEFINED> instruction: 0xf7fb4619
    6a80:	ldmdbge	r2, {r2, r5, r6, fp, sp, lr, pc}
    6a84:			; <UNDEFINED> instruction: 0xf7fb4620
    6a88:	ldmdbls	r9, {r5, r6, fp, sp, lr, pc}
    6a8c:	blls	16cacc <__assert_fail@plt+0x16ab90>
    6a90:	bls	5d74b8 <__assert_fail@plt+0x5d557c>
    6a94:	andsle	r9, r8, ip, lsl #18
    6a98:			; <UNDEFINED> instruction: 0xd1184291
    6a9c:			; <UNDEFINED> instruction: 0x463807b2
    6aa0:	bmi	8bbf28 <__assert_fail@plt+0x8b9fec>
    6aa4:	ldrbtmi	r9, [sl], #-2340	; 0xfffff6dc
    6aa8:	stmia	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6aac:			; <UNDEFINED> instruction: 0xf04f2800
    6ab0:	svclt	0x00c830ff
    6ab4:	bmi	78eabc <__assert_fail@plt+0x78cb80>
    6ab8:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    6abc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ac0:	subsmi	r9, sl, sp, lsl fp
    6ac4:	andslt	sp, pc, fp, lsr #2
    6ac8:	addsmi	fp, r1, #240, 26	; 0x3c00
    6acc:	bmi	67ab14 <__assert_fail@plt+0x678bd8>
    6ad0:	stmdbls	r4!, {r3, r4, r5, r9, sl, lr}
    6ad4:			; <UNDEFINED> instruction: 0xf7fb447a
    6ad8:	ubfx	lr, r0, #17, #8
    6adc:			; <UNDEFINED> instruction: 0xf7fb4620
    6ae0:	strb	lr, [r8, r4, lsl #17]
    6ae4:	stmdbls	r4!, {r2, r4, r9, fp, lr}
    6ae8:			; <UNDEFINED> instruction: 0xf7fb447a
    6aec:	ldrb	lr, [sp, r6, asr #17]
    6af0:			; <UNDEFINED> instruction: 0xf04f9908
    6af4:	stcls	3, cr3, [r9, #-1020]	; 0xfffffc04
    6af8:	ldcmi	6, cr4, [r0], {56}	; 0x38
    6afc:	tstls	r2, r1, lsl #4
    6b00:	stmdbls	r4!, {r2, r3, r4, r5, r6, sl, lr}
    6b04:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6b08:	b	344afc <__assert_fail@plt+0x342bc0>
    6b0c:	addsmi	r9, r8, #36, 22	; 0x9000
    6b10:	movwcs	fp, #3988	; 0xf94
    6b14:	b	10cf720 <__assert_fail@plt+0x10cd7e4>
    6b18:	submi	r7, r0, #208	; 0xd0
    6b1c:			; <UNDEFINED> instruction: 0xf7fae7cb
    6b20:	svclt	0x0000eff6
    6b24:	andeq	r4, r1, ip, lsl #7
    6b28:	andeq	r0, r0, r4, ror #3
    6b2c:	andeq	r2, r0, r2, lsr #23
    6b30:	andeq	r4, r1, r2, lsr r3
    6b34:	andeq	r2, r0, r8, lsl #23
    6b38:	andeq	r2, r0, ip, ror #22
    6b3c:	andeq	r2, r0, ip, lsr fp
    6b40:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    6b44:	ldcmi	0, cr11, [r3], {130}	; 0x82
    6b48:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    6b4c:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    6b50:	blcs	144ca4 <__assert_fail@plt+0x142d68>
    6b54:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    6b58:	stmdavs	r9, {r0, r4, sl, fp, lr}
    6b5c:			; <UNDEFINED> instruction: 0xf04f9101
    6b60:	movwls	r0, #256	; 0x100
    6b64:	stmdbpl	r4, {r0, r8, sp}
    6b68:			; <UNDEFINED> instruction: 0xf7fb6820
    6b6c:	stmdavs	r1!, {r2, r3, r7, fp, sp, lr, pc}
    6b70:			; <UNDEFINED> instruction: 0xf7fb200a
    6b74:	bmi	30116c <__assert_fail@plt+0x2ff230>
    6b78:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6b7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b80:	subsmi	r9, sl, r1, lsl #22
    6b84:	andlt	sp, r2, r4, lsl #2
    6b88:			; <UNDEFINED> instruction: 0x4010e8bd
    6b8c:	ldrbmi	fp, [r0, -r4]!
    6b90:	svc	0x00bcf7fa
    6b94:	andeq	r4, r1, r0, lsr #5
    6b98:	andeq	r0, r0, r4, ror #3
    6b9c:	muleq	r1, r6, r2
    6ba0:	andeq	r0, r0, ip, ror #3
    6ba4:	andeq	r4, r1, r2, ror r2
    6ba8:	stmdavs	r9, {fp, sp, lr}
    6bac:	svclt	0x001cf7fa
    6bb0:	strdlt	fp, [r5], r0
    6bb4:	bge	99c7c <__assert_fail@plt+0x97d40>
    6bb8:	tstcs	r1, r0, lsr fp
    6bbc:	andcs	r4, r0, ip, ror r4
    6bc0:	stmiapl	r3!, {r0, r1, r2, r3, r5, r8, sl, fp, lr}^
    6bc4:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    6bc8:			; <UNDEFINED> instruction: 0xf04f9303
    6bcc:			; <UNDEFINED> instruction: 0xf7fb0300
    6bd0:	ldmdblt	r0, {r1, r4, r8, fp, sp, lr, pc}
    6bd4:	stccs	12, cr9, [r1], {2}
    6bd8:	blmi	abac80 <__assert_fail@plt+0xab8d44>
    6bdc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    6be0:	streq	pc, [r4], #-20	; 0xffffffec
    6be4:	bmi	a3b014 <__assert_fail@plt+0xa390d8>
    6be8:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    6bec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6bf0:	subsmi	r9, sl, r3, lsl #22
    6bf4:			; <UNDEFINED> instruction: 0x4620d13e
    6bf8:	ldcllt	0, cr11, [r0, #20]!
    6bfc:	strcs	r4, [r0], #-2851	; 0xfffff4dd
    6c00:	stcmi	8, cr5, [r3, #-940]!	; 0xfffffc54
    6c04:			; <UNDEFINED> instruction: 0xf7fb681e
    6c08:	stmdbmi	r2!, {r2, r3, r4, r6, fp, sp, lr, pc}
    6c0c:	bmi	897e08 <__assert_fail@plt+0x895ecc>
    6c10:	strls	r4, [r0, #-1145]	; 0xfffffb87
    6c14:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    6c18:	strmi	r2, [r3], -r1, lsl #2
    6c1c:			; <UNDEFINED> instruction: 0xf7fb4630
    6c20:	ldmdami	lr, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    6c24:			; <UNDEFINED> instruction: 0xf7ff4478
    6c28:	ldrb	pc, [ip, fp, lsl #31]	; <UNPREDICTABLE>
    6c2c:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    6c30:	mcr	7, 6, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    6c34:	strmi	r2, [r6], -r1, lsl #16
    6c38:	blmi	6be37c <__assert_fail@plt+0x6bc440>
    6c3c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6c40:	ldrble	r0, [r0, #1883]	; 0x75b
    6c44:	stmiapl	fp!, {r0, r4, r8, r9, fp, lr}^
    6c48:	ldmdavs	pc, {r0, r1, r2, r4, r8, sl, fp, lr}	; <UNPREDICTABLE>
    6c4c:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c50:	ldrbtmi	r4, [sp], #-2326	; 0xfffff6ea
    6c54:	ldrbtmi	r4, [r9], #-2582	; 0xfffff5ea
    6c58:	tstls	r1, r0, lsl #10
    6c5c:			; <UNDEFINED> instruction: 0x4621447a
    6c60:	ldrtmi	r4, [r8], -r3, lsl #12
    6c64:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c68:			; <UNDEFINED> instruction: 0x46314812
    6c6c:			; <UNDEFINED> instruction: 0xf7ff4478
    6c70:	ldr	pc, [r8, r7, ror #30]!
    6c74:	svc	0x004af7fa
    6c78:	andeq	r4, r1, r0, lsr r2
    6c7c:	andeq	r0, r0, r4, ror #3
    6c80:	andeq	r4, r1, r8, lsr #4
    6c84:	andeq	r6, r1, ip, lsl #15
    6c88:	andeq	r4, r1, r2, lsl #4
    6c8c:	andeq	r0, r0, ip, ror #3
    6c90:	andeq	r2, r0, r4, ror #22
    6c94:	andeq	r2, r0, r8, asr fp
    6c98:	andeq	r2, r0, r2, asr #22
    6c9c:	andeq	r2, r0, r0, lsl #23
    6ca0:	andeq	r2, r0, r6, asr #22
    6ca4:	andeq	r6, r1, ip, lsr #14
    6ca8:	andeq	r2, r0, lr, lsl fp
    6cac:	andeq	r2, r0, r2, lsl fp
    6cb0:	strdeq	r2, [r0], -ip
    6cb4:	andeq	r2, r0, r0, lsl fp
    6cb8:	svcmi	0x00f0e92d
    6cbc:	stc	6, cr4, [sp, #-16]!
    6cc0:	tstcs	r0, r2, lsl #22
    6cc4:	strtvc	pc, [r8], #-2271	; 0xfffff721
    6cc8:	rscsvc	pc, ip, #64, 12	; 0x4000000
    6ccc:	strtvs	pc, [r4], #-2271	; 0xfffff721
    6cd0:			; <UNDEFINED> instruction: 0xf5ad447f
    6cd4:	addlt	r5, r3, r2, lsl #27
    6cd8:			; <UNDEFINED> instruction: 0xf50dab12
    6cdc:	movwls	r5, #42370	; 0xa582
    6ce0:	andls	r3, r8, r4, lsl #10
    6ce4:	ldmibpl	lr!, {r3, r4, r9, sl, lr}
    6ce8:	strcc	pc, [ip], #-2271	; 0xfffff721
    6cec:	eorvs	r6, lr, r6, lsr r8
    6cf0:	streq	pc, [r0], -pc, asr #32
    6cf4:	ldrbtmi	r9, [fp], #-273	; 0xfffffeef
    6cf8:			; <UNDEFINED> instruction: 0xf7fb9309
    6cfc:	stccs	8, cr14, [r0], {82}	; 0x52
    6d00:	mvnhi	pc, r0
    6d04:	ldrbtmi	r4, [sl], #-2813	; 0xfffff503
    6d08:	blcs	20e5c <__assert_fail@plt+0x1ef20>
    6d0c:	bicshi	pc, ip, r0
    6d10:	mulcc	r0, r3, r9
    6d14:			; <UNDEFINED> instruction: 0xf0002b00
    6d18:	ldmdavs	r3, {r0, r1, r2, r4, r6, r7, r8, pc}
    6d1c:			; <UNDEFINED> instruction: 0xf100075a
    6d20:	stmdals	r8, {r0, r1, r2, r7, r8, pc}
    6d24:	svc	0x0072f7fa
    6d28:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    6d2c:	orrshi	pc, pc, r0
    6d30:	ldrbtmi	r4, [ip], #-3315	; 0xfffff30d
    6d34:			; <UNDEFINED> instruction: 0xf7fa6860
    6d38:	stmiavs	r3!, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6d3c:	blcs	2ad70 <__assert_fail@plt+0x28e34>
    6d40:			; <UNDEFINED> instruction: 0x81b4f000
    6d44:			; <UNDEFINED> instruction: 0xf7fa4618
    6d48:	ldrdls	lr, [sp], -r4
    6d4c:	movwls	sl, #64273	; 0xfb11
    6d50:			; <UNDEFINED> instruction: 0xf8df4bec
    6d54:	ldrbtmi	sl, [fp], #-948	; 0xfffffc4c
    6d58:	mcr	4, 0, r4, cr8, cr10, {7}
    6d5c:	blmi	ffad55a4 <__assert_fail@plt+0xffad3668>
    6d60:	movwls	r4, #58491	; 0xe47b
    6d64:			; <UNDEFINED> instruction: 0x46da4653
    6d68:			; <UNDEFINED> instruction: 0x4650469b
    6d6c:	stm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d70:			; <UNDEFINED> instruction: 0xf0002800
    6d74:			; <UNDEFINED> instruction: 0xf9908098
    6d78:	blcs	b92dcc <__assert_fail@plt+0xb90e90>
    6d7c:	stcvc	0, cr13, [r2], {245}	; 0xf5
    6d80:	mvnseq	pc, r2
    6d84:	svclt	0x00182a0a
    6d88:	mvnle	r2, r0, lsl #18
    6d8c:	ldreq	pc, [r3], #-256	; 0xffffff00
    6d90:	rscle	r2, sl, r0, lsl #22
    6d94:			; <UNDEFINED> instruction: 0xf7fa4620
    6d98:			; <UNDEFINED> instruction: 0xf5b0efac
    6d9c:	stmiale	r4!, {r7, r8, r9, sl, fp, ip, lr}^
    6da0:	strtmi	r2, [r0], -lr, lsr #2
    6da4:	ldmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6da8:	ldrdvc	pc, [r0], -fp
    6dac:	streq	pc, [r4, -r7]
    6db0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6db4:	addshi	pc, r7, r0
    6db8:	strcc	r4, [r1, #-2517]	; 0xfffff62b
    6dbc:			; <UNDEFINED> instruction: 0x46284479
    6dc0:	mrc	7, 0, APSR_nzcv, cr4, cr10, {7}
    6dc4:	cmplt	r0, r6, lsl #12
    6dc8:			; <UNDEFINED> instruction: 0x462849d2
    6dcc:	ldrbtmi	r2, [r9], #-1537	; 0xfffff9ff
    6dd0:	mcr	7, 0, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6dd4:			; <UNDEFINED> instruction: 0xf0402800
    6dd8:	adcmi	r8, r5, #1073741831	; 0x40000007
    6ddc:	cmnhi	r9, r0	; <UNPREDICTABLE>
    6de0:	strtmi	r2, [r0], -r0, asr #2
    6de4:	svc	0x008af7fa
    6de8:			; <UNDEFINED> instruction: 0xf0002800
    6dec:			; <UNDEFINED> instruction: 0xf10080b9
    6df0:	adcmi	r0, r0, #16384	; 0x4000
    6df4:	streq	lr, [r9, #-2981]	; 0xfffff45b
    6df8:	mvnscc	pc, #1073741825	; 0x40000001
    6dfc:			; <UNDEFINED> instruction: 0xf0009307
    6e00:	bl	fea672f4 <__assert_fail@plt+0xfea653b8>
    6e04:	strtmi	r0, [r5], -r4, lsl #16
    6e08:	mvnscc	pc, #8, 2
    6e0c:	ldmdaeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    6e10:	svccs	0x00009306
    6e14:			; <UNDEFINED> instruction: 0xf106d176
    6e18:	movwls	r0, #21256	; 0x5308
    6e1c:	bls	159d1c <__assert_fail@plt+0x157de0>
    6e20:	bl	d8014 <__assert_fail@plt+0xd60d8>
    6e24:	ldmdavs	r2, {r1, r7, r9}^
    6e28:	blle	fe798470 <__assert_fail@plt+0xfe796534>
    6e2c:	cmplt	r1, r6, lsl #18
    6e30:	addmi	r9, sl, #45056	; 0xb000
    6e34:	ldmdavs	r9, {r0, r3, r4, r7, r8, ip, lr, pc}^
    6e38:			; <UNDEFINED> instruction: 0xf7fb4628
    6e3c:	stmdacs	r0, {r2, r3, r4, r6, fp, sp, lr, pc}
    6e40:	bls	1fb494 <__assert_fail@plt+0x1f9558>
    6e44:	stmdbls	sp, {r1, r3, r4, r7, r8, ip, sp, pc}
    6e48:			; <UNDEFINED> instruction: 0xf381fab1
    6e4c:	addsmi	r0, r1, #1490944	; 0x16c000
    6e50:			; <UNDEFINED> instruction: 0xf043bf18
    6e54:	blcs	7a60 <__assert_fail@plt+0x5b24>
    6e58:	blmi	fec3b47c <__assert_fail@plt+0xfec39540>
    6e5c:	strbmi	r4, [r8], -sl, lsl #12
    6e60:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    6e64:	stmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e68:			; <UNDEFINED> instruction: 0xf47f2800
    6e6c:	blmi	feb32c6c <__assert_fail@plt+0xfeb30d30>
    6e70:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6e74:			; <UNDEFINED> instruction: 0xf100075b
    6e78:	blmi	feaa711c <__assert_fail@plt+0xfeaa51e0>
    6e7c:	bls	15268c <__assert_fail@plt+0x150750>
    6e80:	bl	d8074 <__assert_fail@plt+0xd6138>
    6e84:			; <UNDEFINED> instruction: 0xf8c70782
    6e88:			; <UNDEFINED> instruction: 0xf47f8004
    6e8c:	stmdals	pc, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    6e90:	vst1.8	{d20-d22}, [pc :128], r1
    6e94:			; <UNDEFINED> instruction: 0xf7fa5280
    6e98:	ldrbmi	lr, [r0], -sl, lsl #31
    6e9c:	svc	0x00f2f7fa
    6ea0:			; <UNDEFINED> instruction: 0xf47f2800
    6ea4:	blls	2b2c4c <__assert_fail@plt+0x2b0d10>
    6ea8:			; <UNDEFINED> instruction: 0x460446d3
    6eac:			; <UNDEFINED> instruction: 0x3c04f913
    6eb0:			; <UNDEFINED> instruction: 0xf0402b00
    6eb4:	strcs	r8, [r0], #-231	; 0xffffff19
    6eb8:			; <UNDEFINED> instruction: 0xf7fb4658
    6ebc:	ldmibmi	sl, {r1, r2, r3, r5, fp, sp, lr, pc}
    6ec0:	orrpl	pc, r2, #54525952	; 0x3400000
    6ec4:	movwcc	r4, #19083	; 0x4a8b
    6ec8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    6ecc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6ed0:			; <UNDEFINED> instruction: 0xf0404051
    6ed4:			; <UNDEFINED> instruction: 0x462080fc
    6ed8:	cfstr32pl	mvfx15, [r2, #52]	; 0x34
    6edc:	ldc	0, cr11, [sp], #12
    6ee0:	pop	{r1, r8, r9, fp, pc}
    6ee4:	mrc	15, 0, r8, cr8, cr0, {7}
    6ee8:			; <UNDEFINED> instruction: 0x46201a10
    6eec:	ldcl	7, cr15, [lr, #-1000]!	; 0xfffffc18
    6ef0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6ef4:			; <UNDEFINED> instruction: 0x46b1d13d
    6ef8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6efc:	strvs	lr, [r6], -sp, asr #19
    6f00:	addle	r2, r8, r0, lsl #30
    6f04:			; <UNDEFINED> instruction: 0xf1069a09
    6f08:	blmi	fe208b30 <__assert_fail@plt+0xfe206bf4>
    6f0c:	ldmpl	r3, {r0, r2, r8, r9, sl, ip, pc}^
    6f10:	andls	r6, ip, #1703936	; 0x1a0000
    6f14:	mrc	7, 6, APSR_nzcv, cr4, cr10, {7}
    6f18:	stmibmi	r5, {r2, r3, r9, fp, ip, pc}
    6f1c:	andsgt	pc, r4, #14614528	; 0xdf0000
    6f20:	tstls	r1, r9, ror r4
    6f24:	strdcs	r4, [r1, -ip]
    6f28:	andgt	pc, r0, sp, asr #17
    6f2c:	ldrmi	r4, [r0], -r3, lsl #12
    6f30:	ldrbtmi	r4, [sl], #-2689	; 0xfffff57f
    6f34:	svc	0x0052f7fa
    6f38:	stmmi	r1, {r7, r8, r9, fp, lr}
    6f3c:	ldrbtmi	r4, [fp], #-1602	; 0xfffff9be
    6f40:	bl	d87cc <__assert_fail@plt+0xd6890>
    6f44:	ldrbtmi	r0, [r8], #-903	; 0xfffffc79
    6f48:	blls	1e10cc <__assert_fail@plt+0x1df190>
    6f4c:	andls	pc, ip, sp, asr #17
    6f50:	movwls	r9, #9473	; 0x2501
    6f54:	svcls	0x0006463b
    6f58:			; <UNDEFINED> instruction: 0xf7ff9700
    6f5c:	smmlsr	sp, r1, sp, pc	; <UNPREDICTABLE>
    6f60:	strmi	r1, [r1], sp, lsr #22
    6f64:			; <UNDEFINED> instruction: 0xf04f1e6b
    6f68:			; <UNDEFINED> instruction: 0x46250815
    6f6c:	andcc	lr, r6, sp, asr #19
    6f70:	stmdbls	lr, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    6f74:			; <UNDEFINED> instruction: 0xf7fa4620
    6f78:	stmdacs	r0, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    6f7c:	addshi	pc, fp, r0
    6f80:			; <UNDEFINED> instruction: 0x46204970
    6f84:			; <UNDEFINED> instruction: 0xf7fa4479
    6f88:	stmdacs	r0, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    6f8c:	adchi	pc, r9, r0
    6f90:			; <UNDEFINED> instruction: 0xf43f2f00
    6f94:	bls	272b44 <__assert_fail@plt+0x270c08>
    6f98:	vstmdbmi	fp!, {d20-<overflow reg d69>}
    6f9c:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    6fa0:			; <UNDEFINED> instruction: 0xf7fa681e
    6fa4:	stmdbmi	r9!, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}^
    6fa8:	ldrbtmi	r4, [r9], #-2665	; 0xfffff597
    6fac:	tstls	r1, r0, lsl #10
    6fb0:	tstcs	r1, sl, ror r4
    6fb4:	ldrtmi	r4, [r0], -r3, lsl #12
    6fb8:	svc	0x0010f7fa
    6fbc:	strtmi	r4, [r1], -r5, ror #16
    6fc0:			; <UNDEFINED> instruction: 0xf7ff4478
    6fc4:			; <UNDEFINED> instruction: 0xe6d0fdbd
    6fc8:	blmi	162d7f4 <__assert_fail@plt+0x162b8b8>
    6fcc:	ldmpl	r3, {r1, r5, r6, r8, sl, fp, lr}^
    6fd0:			; <UNDEFINED> instruction: 0xf8d3447d
    6fd4:			; <UNDEFINED> instruction: 0xf7fa9000
    6fd8:	stmdbmi	r0!, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    6fdc:	ldrbtmi	r4, [r9], #-2656	; 0xfffff5a0
    6fe0:	tstls	r1, r0, lsl #10
    6fe4:	tstcs	r1, sl, ror r4
    6fe8:	strbmi	r4, [r8], -r3, lsl #12
    6fec:	mrc	7, 7, APSR_nzcv, cr6, cr10, {7}
    6ff0:	subsle	r2, sp, r2, lsl #28
    6ff4:	cmnle	r4, r0, lsl #28
    6ff8:	ldrbtmi	r4, [r9], #-2394	; 0xfffff6a6
    6ffc:	strbmi	r9, [r3], -r5, lsl #26
    7000:	ldmdami	sl, {r0, r3, r4, r6, r9, fp, lr}^
    7004:	bl	981f4 <__assert_fail@plt+0x962b8>
    7008:	ldrbtmi	r0, [r8], #-645	; 0xfffffd7b
    700c:			; <UNDEFINED> instruction: 0xf7ff6852
    7010:			; <UNDEFINED> instruction: 0xe732fd97
    7014:			; <UNDEFINED> instruction: 0x46284956
    7018:	ldrbtmi	r2, [r9], #-1538	; 0xfffff9fe
    701c:	stcl	7, cr15, [r6], #1000	; 0x3e8
    7020:			; <UNDEFINED> instruction: 0xf43f2800
    7024:			; <UNDEFINED> instruction: 0x462caeda
    7028:			; <UNDEFINED> instruction: 0xf43f2f00
    702c:			; <UNDEFINED> instruction: 0xe7b2ae9e
    7030:	blmi	fad85c <__assert_fail@plt+0xfab920>
    7034:	ldmpl	r3, {r0, r1, r2, r3, r6, sl, fp, lr}^
    7038:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    703c:	mcr	7, 2, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7040:	bmi	139957c <__assert_fail@plt+0x1397640>
    7044:	strls	r4, [r0], #-1145	; 0xfffffb87
    7048:	tstls	r1, sl, ror r4
    704c:	strmi	r2, [r3], -r1, lsl #2
    7050:			; <UNDEFINED> instruction: 0xf7fa4628
    7054:	stmdami	sl, {r2, r6, r7, r9, sl, fp, sp, lr, pc}^
    7058:	ldrbtmi	r9, [r8], #-2312	; 0xfffff6f8
    705c:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    7060:			; <UNDEFINED> instruction: 0xf7fa9808
    7064:	pkhtbmi	lr, r3, r4, asr #27
    7068:			; <UNDEFINED> instruction: 0xf47f2800
    706c:			; <UNDEFINED> instruction: 0xf7faae61
    7070:	stmdavs	r4, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    7074:	str	r4, [r2, -r4, ror #4]!
    7078:			; <UNDEFINED> instruction: 0xf04f2300
    707c:	ldrmi	r0, [sp], -fp, lsl #16
    7080:	strb	r9, [r6], r6, lsl #6
    7084:	tstcs	r1, pc, lsl #20
    7088:	blls	219188 <__assert_fail@plt+0x21724c>
    708c:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    7090:	svcmi	0x00fff882
    7094:	bmi	f130cc <__assert_fail@plt+0xf11190>
    7098:			; <UNDEFINED> instruction: 0xf7fa447a
    709c:	stmdacs	r0, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
    70a0:			; <UNDEFINED> instruction: 0xf06fbfd8
    70a4:			; <UNDEFINED> instruction: 0xf73f040b
    70a8:	str	sl, [r5, -r6, lsl #30]
    70ac:	strb	r9, [sp], -sp, lsl #6
    70b0:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
    70b4:	strcs	lr, [r1], -r2, lsr #15
    70b8:	ldrtmi	r4, [r0], r9, lsr #13
    70bc:	strpl	lr, [r6, #-2509]	; 0xfffff633
    70c0:	ldmdbmi	r3!, {r0, r1, r2, r5, r7, r9, sl, sp, lr, pc}
    70c4:			; <UNDEFINED> instruction: 0xe7994479
    70c8:	ldreq	pc, [r5], #-111	; 0xffffff91
    70cc:			; <UNDEFINED> instruction: 0xf7fae6f7
    70d0:	movwcs	lr, #3358	; 0xd1e
    70d4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    70d8:			; <UNDEFINED> instruction: 0x4699461d
    70dc:	movwls	r9, #25351	; 0x6307
    70e0:	ssatmi	lr, #10, r7, lsl #13
    70e4:			; <UNDEFINED> instruction: 0xf04f2602
    70e8:	stmib	sp, {r0, fp}^
    70ec:	ldr	r5, [r0], r6, lsl #10
    70f0:	andeq	r4, r1, ip, lsl r1
    70f4:	andeq	r0, r0, r4, ror #3
    70f8:	strdeq	r4, [r1], -r6
    70fc:	andeq	r6, r1, r2, ror #12
    7100:	andeq	r6, r1, r6, lsr r6
    7104:	andeq	r2, r0, r2, lsl #21
    7108:	andeq	r6, r1, r0, lsl r6
    710c:	andeq	r2, r0, r8, ror #20
    7110:	andeq	r2, r0, ip, lsl sl
    7114:	strdeq	r2, [r0], -sl
    7118:	andeq	r6, r1, r8, asr #10
    711c:	andeq	r6, r1, r8, lsl #10
    7120:	strdeq	r6, [r1], -r8
    7124:	andeq	r6, r1, r8, ror #9
    7128:	andeq	r3, r1, r4, lsr #30
    712c:	andeq	r0, r0, ip, ror #3
    7130:	andeq	r2, r0, r8, asr #16
    7134:	andeq	r2, r0, ip, asr #16
    7138:	andeq	r2, r0, r6, lsr #16
    713c:	andeq	r6, r1, sl, lsr #8
    7140:	andeq	r2, r0, r2, asr #17
    7144:	andeq	r2, r0, ip, asr #16
    7148:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    714c:			; <UNDEFINED> instruction: 0x000027be
    7150:	andeq	r2, r0, r8, lsr #15
    7154:	andeq	r2, r0, r4, lsr r8
    7158:	andeq	r2, r0, r0, lsr #15
    715c:	andeq	r2, r0, sl, lsl #15
    7160:	andeq	r2, r0, r4, ror r7
    7164:	ldrdeq	r2, [r0], -lr
    7168:	andeq	r6, r1, r4, ror #6
    716c:	andeq	r2, r0, sl, lsr r8
    7170:			; <UNDEFINED> instruction: 0x000027b6
    7174:	andeq	r2, r0, r8, lsr r7
    7178:	andeq	r2, r0, r4, lsr #14
    717c:	andeq	r2, r0, r0, lsl r7
    7180:	andeq	r2, r0, r6, lsl #15
    7184:	ldrdeq	r6, [r1], -sl
    7188:	andeq	r2, r0, ip, asr #15
    718c:	andeq	r2, r0, lr, lsl r7
    7190:	andeq	r2, r0, r4, lsl #14
    7194:	bmi	b19648 <__assert_fail@plt+0xb1770c>
    7198:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    719c:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    71a0:	addlt	r4, r4, sl, lsr #16
    71a4:			; <UNDEFINED> instruction: 0xf50d588a
    71a8:	ldrbtmi	r5, [r8], #-896	; 0xfffffc80
    71ac:	ldmdavs	r2, {r2, r3, r8, r9, ip, sp}
    71b0:			; <UNDEFINED> instruction: 0xf04f601a
    71b4:			; <UNDEFINED> instruction: 0xf7fa0200
    71b8:	blmi	9826b0 <__assert_fail@plt+0x980774>
    71bc:			; <UNDEFINED> instruction: 0x4602447b
    71c0:	addsvs	r4, sl, r4, lsr #16
    71c4:			; <UNDEFINED> instruction: 0xf7fa4478
    71c8:	cmnlt	r8, #52, 26	; 0xd00
    71cc:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
    71d0:			; <UNDEFINED> instruction: 0xf44fac03
    71d4:	ldrmi	r5, [r9], -r0, lsl #7
    71d8:	andls	r9, r0, #1
    71dc:	andcs	r4, r1, #32, 12	; 0x2000000
    71e0:	mcr	7, 5, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    71e4:			; <UNDEFINED> instruction: 0xf7ff4620
    71e8:			; <UNDEFINED> instruction: 0xf110fd67
    71ec:	andle	r0, r2, sp, lsl #30
    71f0:	blcs	4e404 <__assert_fail@plt+0x4c4c8>
    71f4:	ldmdami	r9, {r0, r1, fp, ip, lr, pc}
    71f8:			; <UNDEFINED> instruction: 0xf7ff4478
    71fc:	bmi	646778 <__assert_fail@plt+0x64483c>
    7200:	ldrbtmi	r4, [sl], #-2328	; 0xfffff6e8
    7204:			; <UNDEFINED> instruction: 0xf8924479
    7208:			; <UNDEFINED> instruction: 0xf0433020
    720c:			; <UNDEFINED> instruction: 0xf8820308
    7210:	bmi	353298 <__assert_fail@plt+0x35135c>
    7214:	orrpl	pc, r0, #54525952	; 0x3400000
    7218:	stmpl	sl, {r2, r3, r8, r9, ip, sp}
    721c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    7220:	qaddle	r4, r1, ip
    7224:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    7228:	ldclt	0, cr11, [r0, #-16]
    722c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    7230:	ldcl	7, cr15, [lr], #1000	; 0x3e8
    7234:	sbcsle	r2, lr, r0, lsl #16
    7238:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
    723c:			; <UNDEFINED> instruction: 0xf7fae7c8
    7240:	svclt	0x0000ec66
    7244:	andeq	r3, r1, r2, asr ip
    7248:	andeq	r0, r0, r4, ror #3
    724c:	andeq	r2, r0, r2, asr #13
    7250:	andeq	r6, r1, ip, lsr #3
    7254:			; <UNDEFINED> instruction: 0x000026b0
    7258:			; <UNDEFINED> instruction: 0x000026b6
    725c:	andeq	r2, r0, ip, lsr #13
    7260:	andeq	r6, r1, r6, ror #2
    7264:	andeq	r3, r1, r8, ror #23
    7268:	andeq	r2, r0, lr, ror #12
    726c:	andeq	r2, r0, r2, lsl #13
    7270:	svcmi	0x00f0e92d
    7274:	blhi	c2730 <__assert_fail@plt+0xc07f4>
    7278:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    727c:	strbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7280:			; <UNDEFINED> instruction: 0xf8df4479
    7284:			; <UNDEFINED> instruction: 0xf5ad4544
    7288:	addlt	r5, fp, r4, lsl #26
    728c:			; <UNDEFINED> instruction: 0xf50d588a
    7290:	ldrbtmi	r5, [ip], #-772	; 0xfffffcfc
    7294:	ldmdavs	r2, {r2, r5, r8, r9, ip, sp}
    7298:			; <UNDEFINED> instruction: 0xf04f601a
    729c:			; <UNDEFINED> instruction: 0xf8df0200
    72a0:	ldrbtmi	r3, [fp], #-1324	; 0xfffffad4
    72a4:			; <UNDEFINED> instruction: 0xf8949304
    72a8:	ldreq	r3, [lr, -r0, lsr #32]
    72ac:	orrhi	pc, r1, r0, asr #2
    72b0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    72b4:	eorcc	pc, r0, r4, lsl #17
    72b8:	ldrmi	pc, [r4, #-2271]	; 0xfffff721
    72bc:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    72c0:			; <UNDEFINED> instruction: 0xf0002800
    72c4:	stmdavs	r3!, {r5, r6, r7, r8, pc}
    72c8:			; <UNDEFINED> instruction: 0xf100071d
    72cc:			; <UNDEFINED> instruction: 0xf8df80eb
    72d0:	ldrbtmi	r1, [r9], #-1284	; 0xfffffafc
    72d4:	stcl	7, cr15, [r8, #1000]!	; 0x3e8
    72d8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    72dc:	bicshi	pc, sl, r0
    72e0:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    72e4:	strcs	sl, [r0, -r9, asr #26]
    72e8:	mcr	4, 0, r4, cr8, cr11, {3}
    72ec:			; <UNDEFINED> instruction: 0x465a3a10
    72f0:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    72f4:			; <UNDEFINED> instruction: 0xf7fa4628
    72f8:	stmdacs	r0, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    72fc:	teqhi	r2, r0	; <UNPREDICTABLE>
    7300:	strtmi	r2, [r8], -sl, lsl #2
    7304:	ldcl	7, cr15, [sl], #1000	; 0x3e8
    7308:			; <UNDEFINED> instruction: 0xf0002800
    730c:	andvc	r8, r7, r0, asr #1
    7310:	ldcl	7, cr15, [r0], {250}	; 0xfa
    7314:	stmdavs	r6, {r0, r1, r3, r5, r9, sl, lr}
    7318:	ldrmi	r4, [r8], -r4, lsl #12
    731c:	blcs	85770 <__assert_fail@plt+0x83834>
    7320:	andsne	pc, r2, r6, lsr r8	; <UNPREDICTABLE>
    7324:	ldrbtle	r0, [r8], #1993	; 0x7c9
    7328:	strteq	pc, [r3], -r2, lsr #3
    732c:			; <UNDEFINED> instruction: 0xf686fab6
    7330:	bcs	9910 <__assert_fail@plt+0x79d4>
    7334:	strcs	fp, [r1], -r8, lsl #30
    7338:	bicsle	r2, r8, r0, lsl #28
    733c:	beq	a43778 <__assert_fail@plt+0xa4183c>
    7340:	stmiaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    7344:	stmdbeq	ip, {r1, r3, r5, r7, r8, ip, sp, lr, pc}
    7348:	bne	442bb0 <__assert_fail@plt+0x440c74>
    734c:	strbmi	r4, [sl], -r3, asr #12
    7350:	ldc	7, cr15, [r2, #-1000]	; 0xfffffc18
    7354:	bicle	r2, sl, r2, lsl #16
    7358:			; <UNDEFINED> instruction: 0x3c0cf91a
    735c:	sbcle	r2, r6, r0, lsl #22
    7360:	mulcc	r0, r8, r9
    7364:	sbcle	r2, r2, r0, lsl #22
    7368:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    736c:	tsteq	r0, sl, lsr #3	; <UNPREDICTABLE>
    7370:	ldcvs	8, cr15, [r0], {74}	; 0x4a
    7374:	tstls	r3, sl, ror r4
    7378:			; <UNDEFINED> instruction: 0x07166812
    737c:	orrhi	pc, pc, r0, lsl #2
    7380:	blcs	172db94 <__assert_fail@plt+0x172bc58>
    7384:	andle	r6, r5, r7, lsl r0
    7388:			; <UNDEFINED> instruction: 0xf8326822
    738c:	ldrbeq	r3, [r8, #-19]	; 0xffffffed
    7390:			; <UNDEFINED> instruction: 0x81b4f100
    7394:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7398:	stmdals	r3, {r0, r1, r6, r9, sl, lr}
    739c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    73a0:	mcrr	7, 15, pc, r0, cr10	; <UNPREDICTABLE>
    73a4:	vcge.f32	d17, d0, d2
    73a8:	blls	e7a88 <__assert_fail@plt+0xe5b4c>
    73ac:	ldceq	0, cr15, [pc], #-316	; 7278 <__assert_fail@plt+0x533c>
    73b0:	stmdaeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    73b4:	cdpeq	0, 0, cr15, cr12, cr15, {2}
    73b8:			; <UNDEFINED> instruction: 0x46036818
    73bc:			; <UNDEFINED> instruction: 0xf0002800
    73c0:			; <UNDEFINED> instruction: 0xf99380a4
    73c4:	cdpcs	0, 0, cr6, cr0, cr0, {0}
    73c8:	addshi	pc, r6, r0
    73cc:	svclt	0x00182e5c
    73d0:	blvs	853d8 <__assert_fail@plt+0x8349c>
    73d4:	addhi	pc, sl, r0, asr #32
    73d8:	mulvs	r1, r3, r9
    73dc:	cdpcs	14, 5, cr3, cr3, cr3, {1}
    73e0:	ldm	pc, {r1, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    73e4:	cmpeq	sp, r6, lsl r0	; <UNPREDICTABLE>
    73e8:	rsbseq	r0, r9, r9, ror r0
    73ec:	rsbseq	r0, r9, r9, ror r0
    73f0:	rsbseq	r0, r9, r9, ror r0
    73f4:	rsbseq	r0, r9, r9, ror r0
    73f8:	rsbseq	r0, r9, r9, ror r0
    73fc:	rsbseq	r0, r9, r9, ror r0
    7400:	rsbseq	r0, r9, r9, ror r0
    7404:	rsbseq	r0, r9, r9, ror r0
    7408:	rsbseq	r0, r9, r9, ror r0
    740c:	rsbseq	r0, r9, r9, ror r0
    7410:	rsbseq	r0, r9, r9, ror r0
    7414:	rsbseq	r0, r9, r9, ror r0
    7418:	rsbseq	r0, r9, r9, ror r0
    741c:	hvceq	40969	; 0xa009
    7420:	rsbseq	r0, r9, r9, ror r0
    7424:	rsbseq	r0, r9, r9, ror r0
    7428:	rsbseq	r0, r9, r9, ror r0
    742c:	rsbseq	r0, r9, r9, ror r0
    7430:	rsbseq	r0, r9, r9, ror r0
    7434:	rsbseq	r0, r9, r9, ror r0
    7438:	rsbseq	r0, r9, r9, ror r0
    743c:	rsbseq	r0, r9, r9, ror r0
    7440:	rsbseq	r0, r9, r9, ror r0
    7444:	rsbseq	r0, r9, r9, ror r0
    7448:	rsbseq	r0, r9, r9, ror r0
    744c:	rsbseq	r0, r9, r9, ror r0
    7450:	rsbseq	r0, r9, r9, ror r0
    7454:	rsbseq	r0, r9, r9, ror r0
    7458:	rsbseq	r0, r9, r5, asr #2
    745c:	hvceq	9
    7460:	teqeq	ip, r9, ror r0
    7464:	rsbseq	r0, r9, r8, lsr r1
    7468:	teqeq	r4, r9, ror r0
    746c:	rsbseq	r0, r9, r1, lsr r1
    7470:	rsbseq	r0, r9, r9, ror r0
    7474:	rsbseq	r0, r9, r9, ror r0
    7478:	rsbseq	r0, r9, r9, ror r0
    747c:	rsbseq	r0, r9, ip, lsr #2
    7480:	rsbseq	r0, r9, r9, ror r0
    7484:	rsbseq	r0, r9, r7, lsr #2
    7488:	rsbseq	r0, r9, r2, lsr #2
    748c:			; <UNDEFINED> instruction: 0x4658011d
    7490:	stc	7, cr15, [r2], #-1000	; 0xfffffc18
    7494:			; <UNDEFINED> instruction: 0xf0002800
    7498:			; <UNDEFINED> instruction: 0x462880f8
    749c:	stc	7, cr15, [r8], #-1000	; 0xfffffc18
    74a0:	ldr	r4, [r4, -r8, lsr #8]!
    74a4:	blmi	ff3edcbc <__assert_fail@plt+0xff3ebd80>
    74a8:	ldmpl	r3, {r0, r1, r2, r3, r6, r7, r8, sl, fp, lr}^
    74ac:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    74b0:	stc	7, cr15, [r6], {250}	; 0xfa
    74b4:	bmi	ff399bf0 <__assert_fail@plt+0xff397cb4>
    74b8:	strls	r4, [r0, #-1145]	; 0xfffffb87
    74bc:	tstls	r1, sl, ror r4
    74c0:	strmi	r2, [r3], -r1, lsl #2
    74c4:			; <UNDEFINED> instruction: 0xf7fa4630
    74c8:	stmiami	sl, {r1, r3, r7, sl, fp, sp, lr, pc}^
    74cc:	ldrbtmi	r6, [r8], #-2273	; 0xfffff71f
    74d0:	blx	dc54d6 <__assert_fail@plt+0xdc359a>
    74d4:	ldrbt	r6, [sl], r0, ror #17
    74d8:			; <UNDEFINED> instruction: 0xf04f4606
    74dc:			; <UNDEFINED> instruction: 0xf806015c
    74e0:			; <UNDEFINED> instruction: 0xf9931b02
    74e4:	subvc	r1, r1, r1
    74e8:	movwcc	r4, #5680	; 0x1630
    74ec:	mulvs	r1, r3, r9
    74f0:	cdpcs	3, 0, cr3, cr0, cr1, {0}
    74f4:	svcge	0x006af47f
    74f8:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    74fc:	addsmi	r1, r3, #798720	; 0xc3000
    7500:	mrshi	pc, (UNDEF: 119)	; <UNPREDICTABLE>
    7504:	andvc	r9, r6, r3, lsl #22
    7508:	stmdavs	r3!, {r3, r4, fp, sp, lr}
    750c:	mulcs	r0, r0, r9
    7510:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    7514:	ldrbtle	r0, [r2], #-1369	; 0xfffffaa7
    7518:	sbcshi	pc, ip, #14614528	; 0xdf0000
    751c:	ldmib	r8, {r3, r4, r5, r6, r7, sl, lr}^
    7520:			; <UNDEFINED> instruction: 0xf8d84305
    7524:	addsmi	r6, ip, #16
    7528:	sbcshi	pc, r6, r0
    752c:	bl	1ae140 <__assert_fail@plt+0x1ac204>
    7530:	strbmi	r0, [r8], -r4, asr #17
    7534:	ldrdge	pc, [r0], -r3
    7538:	andge	pc, r4, r8, asr #17
    753c:	b	ff84552c <__assert_fail@plt+0xff8435f0>
    7540:	eorseq	pc, r4, r6, asr #16
    7544:			; <UNDEFINED> instruction: 0xf0002800
    7548:	blmi	feb279a4 <__assert_fail@plt+0xfeb25a68>
    754c:	vst1.16	{d20-d22}, [pc :64], sl
    7550:	strtmi	r5, [r8], -r0, lsl #2
    7554:	strcc	r4, [r1], #-1147	; 0xfffffb85
    7558:			; <UNDEFINED> instruction: 0xf7fa615c
    755c:	stmdacs	r0, {r7, r9, fp, sp, lr, pc}
    7560:	mcrge	4, 6, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    7564:	ldrbmi	r4, [r8], -r5, lsl #12
    7568:	mcrr	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    756c:	ldrbtmi	r4, [ip], #-3236	; 0xfffff35c
    7570:	cmplt	r1, r1, ror #18
    7574:	ldreq	r6, [fp, -r3, lsr #16]
    7578:	stmiami	r2!, {r3, r5, sl, ip, lr, pc}
    757c:	blmi	fe88fda4 <__assert_fail@plt+0xfe88de68>
    7580:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    7584:			; <UNDEFINED> instruction: 0xf7fa6900
    7588:	stmibmi	r0!, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    758c:	movwpl	pc, #17677	; 0x450d	; <UNPREDICTABLE>
    7590:			; <UNDEFINED> instruction: 0x33244a8c
    7594:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    7598:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    759c:			; <UNDEFINED> instruction: 0xf0404051
    75a0:			; <UNDEFINED> instruction: 0x462880f6
    75a4:	cfstr32pl	mvfx15, [r4, #-52]	; 0xffffffcc
    75a8:	ldc	0, cr11, [sp], #44	; 0x2c
    75ac:	pop	{r1, r8, r9, fp, pc}
    75b0:			; <UNDEFINED> instruction: 0xf7ff8ff0
    75b4:			; <UNDEFINED> instruction: 0xf894fdef
    75b8:			; <UNDEFINED> instruction: 0xf0433020
    75bc:			; <UNDEFINED> instruction: 0xf8840304
    75c0:	strmi	r3, [r5], -r0, lsr #32
    75c4:			; <UNDEFINED> instruction: 0xf43f2800
    75c8:			; <UNDEFINED> instruction: 0xe7cfae77
    75cc:	blmi	fe16dde4 <__assert_fail@plt+0xfe16bea8>
    75d0:	ldmpl	r3, {r0, r1, r2, r3, r7, r9, sl, fp, lr}^
    75d4:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    75d8:	bl	1cc55c8 <__assert_fail@plt+0x1cc368c>
    75dc:	bmi	fe399c18 <__assert_fail@plt+0xfe397cdc>
    75e0:			; <UNDEFINED> instruction: 0x96004479
    75e4:	tstls	r1, sl, ror r4
    75e8:	strmi	r2, [r3], -r1, lsl #2
    75ec:			; <UNDEFINED> instruction: 0xf7fa4638
    75f0:	stmmi	sl, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    75f4:			; <UNDEFINED> instruction: 0xf7ff4478
    75f8:	stmdbvs	r1!, {r0, r1, r5, r7, r9, fp, ip, sp, lr, pc}^
    75fc:			; <UNDEFINED> instruction: 0xf000e7bd
    7600:	stmdacs	r0, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    7604:	addhi	pc, sl, r0
    7608:	b	1ec55f8 <__assert_fail@plt+0x1ec36bc>
    760c:	strmi	r9, [r4], -r3, lsl #28
    7610:	stccs	8, cr6, [r0], {48}	; 0x30
    7614:	sbchi	pc, lr, r0
    7618:	b	6c5608 <__assert_fail@plt+0x6c36cc>
    761c:			; <UNDEFINED> instruction: 0xe77b6034
    7620:	tsteq	fp, pc, asr #32	; <UNPREDICTABLE>
    7624:	blne	8562c <__assert_fail@plt+0x836f0>
    7628:			; <UNDEFINED> instruction: 0xf04fe75f
    762c:			; <UNDEFINED> instruction: 0xf8000109
    7630:	ldrb	r1, [sl, -r1, lsl #22]
    7634:	tsteq	sp, pc, asr #32	; <UNPREDICTABLE>
    7638:	blne	85640 <__assert_fail@plt+0x83704>
    763c:			; <UNDEFINED> instruction: 0xf04fe755
    7640:			; <UNDEFINED> instruction: 0xf800010a
    7644:	ldrb	r1, [r0, -r1, lsl #22]
    7648:	bl	85650 <__assert_fail@plt+0x83714>
    764c:	ldrcs	lr, [fp], -sp, asr #14
    7650:	blvs	85658 <__assert_fail@plt+0x8371c>
    7654:	strcs	lr, [r8], -r9, asr #14
    7658:	blvs	85660 <__assert_fail@plt+0x83724>
    765c:	strcs	lr, [r7], -r5, asr #14
    7660:	blvs	85668 <__assert_fail@plt+0x8372c>
    7664:			; <UNDEFINED> instruction: 0xf04fe741
    7668:			; <UNDEFINED> instruction: 0xf8000120
    766c:	ldr	r1, [ip, -r1, lsl #22]!
    7670:	cmpeq	ip, pc, asr #32	; <UNPREDICTABLE>
    7674:	blne	8567c <__assert_fail@plt+0x83740>
    7678:			; <UNDEFINED> instruction: 0xf800e737
    767c:	ldr	ip, [r4, -r1, lsl #22]!
    7680:	blhi	85688 <__assert_fail@plt+0x8374c>
    7684:			; <UNDEFINED> instruction: 0x4605e731
    7688:			; <UNDEFINED> instruction: 0xf7fae770
    768c:	stmdavs	r5, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    7690:	strb	r4, [r8, -sp, ror #4]!
    7694:	bl	15c5684 <__assert_fail@plt+0x15c3748>
    7698:	rsbmi	r6, sp, #327680	; 0x50000
    769c:	bls	14143c <__assert_fail@plt+0x13f500>
    76a0:	vmovmi.s8	r4, d15[2]
    76a4:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    76a8:	andls	r6, r5, #1703936	; 0x1a0000
    76ac:	bl	24569c <__assert_fail@plt+0x243760>
    76b0:	ldmdbmi	ip, {r0, r2, r9, fp, ip, pc}^
    76b4:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    76b8:	tstcs	r1, r1, lsl #2
    76bc:	ldrmi	r4, [r0], -r3, lsl #12
    76c0:	ldrbtmi	r4, [sl], #-2649	; 0xfffff5a7
    76c4:	bl	fe2c56b4 <__assert_fail@plt+0xfe2c3778>
    76c8:			; <UNDEFINED> instruction: 0x46494858
    76cc:			; <UNDEFINED> instruction: 0xf7ff4478
    76d0:			; <UNDEFINED> instruction: 0xf998fa37
    76d4:	ldrb	r3, [r3], -r0
    76d8:	tsteq	sl, r4, lsl #2	; <UNPREDICTABLE>
    76dc:	sbceq	r4, r9, r0, lsr r6
    76e0:	b	8456d0 <__assert_fail@plt+0x843794>
    76e4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    76e8:			; <UNDEFINED> instruction: 0xf8d8d05d
    76ec:			; <UNDEFINED> instruction: 0xf8c84014
    76f0:	cps	#16
    76f4:			; <UNDEFINED> instruction: 0xf8c8030a
    76f8:			; <UNDEFINED> instruction: 0xe7173018
    76fc:			; <UNDEFINED> instruction: 0xf0004640
    7700:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    7704:	strbmi	fp, [r0], -r8, lsl #30
    7708:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    770c:	andsvs	r9, r8, r3, lsl #22
    7710:			; <UNDEFINED> instruction: 0xf47f2800
    7714:			; <UNDEFINED> instruction: 0xf06faefa
    7718:	str	r0, [r4, -fp, lsl #10]!
    771c:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
    7720:			; <UNDEFINED> instruction: 0x071a681b
    7724:			; <UNDEFINED> instruction: 0xf85ad406
    7728:			; <UNDEFINED> instruction: 0xf06f0c10
    772c:			; <UNDEFINED> instruction: 0xf7fa0515
    7730:			; <UNDEFINED> instruction: 0xe718e990
    7734:			; <UNDEFINED> instruction: 0xf06f9a04
    7738:	blmi	a88b94 <__assert_fail@plt+0xa86c58>
    773c:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    7740:	b	fefc5730 <__assert_fail@plt+0xfefc37f4>
    7744:	ldmdbmi	ip!, {r0, r1, r3, r4, r5, r9, fp, lr}
    7748:	andls	r4, r0, #2046820352	; 0x7a000000
    774c:	ldrbtmi	r4, [r9], #-2619	; 0xfffff5c5
    7750:	tstcs	r1, r1, lsl #2
    7754:			; <UNDEFINED> instruction: 0x4603447a
    7758:			; <UNDEFINED> instruction: 0xf7fa4620
    775c:	ldmdami	r8!, {r6, r8, r9, fp, sp, lr, pc}
    7760:	ldcne	8, cr15, [r0], {90}	; 0x5a
    7764:			; <UNDEFINED> instruction: 0xf7ff4478
    7768:			; <UNDEFINED> instruction: 0xf85af9eb
    776c:			; <UNDEFINED> instruction: 0xf7fa0c10
    7770:			; <UNDEFINED> instruction: 0xe6f8e970
    7774:	ldrbmi	r4, [r0], -r6, lsl #12
    7778:	stmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    777c:	ldrdeq	pc, [r0], -r8
    7780:	stmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7784:	streq	pc, [fp, #-111]	; 0xffffff91
    7788:	strvs	lr, [r0], -r8, asr #19
    778c:			; <UNDEFINED> instruction: 0xf7fae6eb
    7790:	blmi	b41e90 <__assert_fail@plt+0xb3ff54>
    7794:	sbcsvc	pc, r6, #1325400064	; 0x4f000000
    7798:	stmdami	ip!, {r0, r1, r3, r5, r8, fp, lr}
    779c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    77a0:			; <UNDEFINED> instruction: 0xf7fa4478
    77a4:			; <UNDEFINED> instruction: 0xf85aebcc
    77a8:			; <UNDEFINED> instruction: 0xf06f0c10
    77ac:			; <UNDEFINED> instruction: 0xf7fa050b
    77b0:			; <UNDEFINED> instruction: 0xe6d8e950
    77b4:	streq	pc, [fp, #-111]	; 0xffffff91
    77b8:	stmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    77bc:	svclt	0x0000e6d3
    77c0:	andeq	r3, r1, ip, ror #22
    77c4:	andeq	r0, r0, r4, ror #3
    77c8:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    77cc:	andeq	r3, r1, sl, asr #22
    77d0:	andeq	r6, r1, ip, lsr #1
    77d4:	andeq	r1, r0, r6, asr fp
    77d8:	andeq	r2, r0, r0, lsl r6
    77dc:	strdeq	r5, [r1], -r4
    77e0:	andeq	r2, r0, r6, asr #11
    77e4:	andeq	r0, r0, ip, ror #3
    77e8:	andeq	r2, r0, r4, asr #5
    77ec:	andeq	r2, r0, r4, lsr #8
    77f0:	muleq	r0, ip, r2
    77f4:	andeq	r2, r0, r6, lsl r4
    77f8:	andeq	r5, r1, ip, asr #28
    77fc:	andeq	r5, r1, r4, lsl lr
    7800:	strdeq	r5, [r1], -sl
    7804:	andeq	r5, r1, r8, ror #27
    7808:			; <UNDEFINED> instruction: 0xfffff623
    780c:	andeq	r3, r1, r8, asr r8
    7810:	muleq	r0, ip, r1
    7814:	strdeq	r2, [r0], -ip
    7818:	andeq	r2, r0, r4, ror r1
    781c:	andeq	r2, r0, r4, ror #6
    7820:	andeq	r2, r0, sl, asr #1
    7824:	andeq	r2, r0, r6, lsr #4
    7828:	muleq	r0, r6, r0
    782c:	andeq	r2, r0, r0, asr #4
    7830:	andeq	r5, r1, sl, asr #24
    7834:	andeq	r2, r0, r8, lsr #32
    7838:	andeq	r2, r0, lr, lsl #3
    783c:	andeq	r2, r0, r4
    7840:	ldrdeq	r2, [r0], -r8
    7844:	andeq	r2, r0, r4, lsr r3
    7848:	andeq	r2, r0, sl, ror r1
    784c:	andeq	r2, r0, r8, lsl #3
    7850:	bmi	95a4e8 <__assert_fail@plt+0x9585ac>
    7854:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7858:	ldrblt	r6, [r0, #-2075]!	; 0xfffff7e5
    785c:	addlt	r0, r2, fp, lsl r7
    7860:	cfstrsmi	mvf13, [r2], #-164	; 0xffffff5c
    7864:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    7868:	strcs	fp, [r0, #-379]	; 0xfffffe85
    786c:	rsceq	r6, lr, r3, lsr #18
    7870:	eorseq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    7874:			; <UNDEFINED> instruction: 0xf7fa3501
    7878:	stmdbvs	r3!, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    787c:	ldmdavs	r8, {r0, r1, r4, r5, sl, lr}^
    7880:	stmia	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7884:	addsmi	r6, sp, #1622016	; 0x18c000
    7888:	ldcmi	3, cr13, [r9], {240}	; 0xf0
    788c:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    7890:			; <UNDEFINED> instruction: 0xf7fa6920
    7894:	stmiavs	r0!, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}^
    7898:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    789c:			; <UNDEFINED> instruction: 0xf7fa61a5
    78a0:	andcs	lr, r3, #216, 16	; 0xd80000
    78a4:	rsbvs	r6, r5, r5, ror #1
    78a8:	rsbvs	r6, r5, #165	; 0xa5
    78ac:	stmib	r4, {r1, r5, r6, r7, r8, sp, lr}^
    78b0:	andlt	r5, r2, sl, lsl #10
    78b4:	blmi	3f6e7c <__assert_fail@plt+0x3f4f40>
    78b8:	ldmpl	r3, {r0, r1, r2, r3, sl, fp, lr}^
    78bc:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    78c0:	ldmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78c4:	bmi	399d00 <__assert_fail@plt+0x397dc4>
    78c8:	strls	r4, [r0], #-1145	; 0xfffffb87
    78cc:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    78d0:	strmi	r2, [r3], -r1, lsl #2
    78d4:			; <UNDEFINED> instruction: 0xf7fa4628
    78d8:	stmdami	sl, {r1, r7, r9, fp, sp, lr, pc}
    78dc:			; <UNDEFINED> instruction: 0xf7ff4478
    78e0:	ldr	pc, [lr, pc, lsr #18]!
    78e4:	andeq	r5, r1, r4, lsl fp
    78e8:	muleq	r1, r6, r5
    78ec:	andeq	r5, r1, r4, lsl #22
    78f0:	ldrdeq	r5, [r1], -sl
    78f4:	andeq	r0, r0, ip, ror #3
    78f8:			; <UNDEFINED> instruction: 0x00001eb4
    78fc:	andeq	r2, r0, r4, lsl r0
    7900:	andeq	r1, r0, sl, lsl #29
    7904:	muleq	r0, r0, r0
    7908:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    790c:	mlacc	r0, r2, r8, pc	; <UNPREDICTABLE>
    7910:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7914:	eorcc	pc, r0, r2, lsl #17
    7918:	svclt	0x00004770
    791c:	andeq	r5, r1, lr, asr sl
    7920:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    7924:	mlacs	r0, r3, r8, pc	; <UNPREDICTABLE>
    7928:	subeq	pc, r1, #-1140850687	; 0xbc000001
    792c:	eorcs	pc, r0, r3, lsl #17
    7930:	svclt	0x00004770
    7934:	andeq	r5, r1, r6, asr #20
    7938:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    793c:	mlaeq	r0, r3, r8, pc	; <UNPREDICTABLE>
    7940:	andeq	pc, r1, r0
    7944:	svclt	0x00004770
    7948:	andeq	r5, r1, lr, lsr #20
    794c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    7950:			; <UNDEFINED> instruction: 0x477069d8
    7954:	andeq	r5, r1, sl, lsl sl
    7958:	stmdacs	r0, {r0, r3, r8, r9, fp, lr}
    795c:			; <UNDEFINED> instruction: 0xf893447b
    7960:			; <UNDEFINED> instruction: 0xf0033020
    7964:			; <UNDEFINED> instruction: 0xf1a30303
    7968:	blx	fecc8574 <__assert_fail@plt+0xfecc6638>
    796c:	b	1404780 <__assert_fail@plt+0x1402844>
    7970:	svclt	0x00081353
    7974:	stmdblt	r3, {r8, r9, sp}
    7978:			; <UNDEFINED> instruction: 0xf7fa4770
    797c:	svclt	0x0000bab3
    7980:	andeq	r5, r1, ip, lsl #20
    7984:	push	{r1, r2, r4, r5, r8, r9, fp, lr}
    7988:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    798c:	addlt	r4, r2, r5, lsr ip
    7990:	mlacc	r0, r3, r8, pc	; <UNPREDICTABLE>
    7994:			; <UNDEFINED> instruction: 0xf003447c
    7998:	bcs	481ac <__assert_fail@plt+0x46270>
    799c:	andcs	fp, r0, r8, lsl pc
    79a0:			; <UNDEFINED> instruction: 0x4605d131
    79a4:	cmnlt	r8, #15728640	; 0xf00000
    79a8:	mulcs	r0, r0, r9
    79ac:			; <UNDEFINED> instruction: 0x075ab352
    79b0:			; <UNDEFINED> instruction: 0xf8dfd54f
    79b4:	ldrbtmi	r8, [r8], #180	; 0xb4
    79b8:			; <UNDEFINED> instruction: 0x6014f8d8
    79bc:			; <UNDEFINED> instruction: 0xf8d8b316
    79c0:	ldreq	r3, [fp, -r0]
    79c4:	blmi	a7ca78 <__assert_fail@plt+0xa7ab3c>
    79c8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    79cc:			; <UNDEFINED> instruction: 0xf8d3447b
    79d0:	bl	1aba18 <__assert_fail@plt+0x1a9adc>
    79d4:	strbmi	r0, [r6, #-1032]	; 0xfffffbf8
    79d8:	b	13d9280 <__assert_fail@plt+0x13d7344>
    79dc:	ldmdble	r1, {r2, r4, r6, sl}
    79e0:	eorsne	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    79e4:	beq	ff142610 <__assert_fail@plt+0xff1406d4>
    79e8:	stmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79ec:	blle	3519f4 <__assert_fail@plt+0x34fab8>
    79f0:			; <UNDEFINED> instruction: 0xf104d00e
    79f4:	strtmi	r0, [r8], -r1, lsl #16
    79f8:	streq	lr, [r8], #-2822	; 0xfffff4fa
    79fc:	b	13d8f1c <__assert_fail@plt+0x13d6fe0>
    7a00:	stmiale	sp!, {r2, r4, r6, sl}^
    7a04:	andlt	r4, r2, r8, lsr r6
    7a08:			; <UNDEFINED> instruction: 0x87f0e8bd
    7a0c:	strb	r4, [r0, r6, lsr #12]!
    7a10:	ldrdeq	pc, [r4], -sl
    7a14:	rscsle	r2, r5, r0, lsl #16
    7a18:	pop	{r1, ip, sp, pc}
    7a1c:	blmi	5299e4 <__assert_fail@plt+0x527aa8>
    7a20:	ldcmi	8, cr5, [r4], {227}	; 0xe3
    7a24:			; <UNDEFINED> instruction: 0xf7fa681e
    7a28:	ldmdbmi	r3, {r2, r3, r6, r8, fp, sp, lr, pc}
    7a2c:	bmi	4d8c24 <__assert_fail@plt+0x4d6ce8>
    7a30:	strls	r4, [r0], #-1145	; 0xfffffb87
    7a34:	tstls	r1, sl, ror r4
    7a38:	strmi	r2, [r3], -r1, lsl #2
    7a3c:			; <UNDEFINED> instruction: 0xf7fa4630
    7a40:	stmdami	pc, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7a44:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    7a48:			; <UNDEFINED> instruction: 0xf87af7ff
    7a4c:			; <UNDEFINED> instruction: 0x6014f8d8
    7a50:			; <UNDEFINED> instruction: 0xf7ffe7b9
    7a54:	stmdacs	r0, {r0, r2, r3, sl, fp, ip, sp, lr, pc}
    7a58:	ldrtmi	sp, [r8], -fp, lsr #1
    7a5c:	svclt	0x0000e7d3
    7a60:	ldrdeq	r5, [r1], -lr
    7a64:	andeq	r3, r1, r8, asr r4
    7a68:			; <UNDEFINED> instruction: 0x000159b2
    7a6c:	muleq	r1, ip, r9
    7a70:	andeq	r0, r0, ip, ror #3
    7a74:	andeq	r1, r0, r4, asr #26
    7a78:	andeq	r1, r0, ip, lsr #29
    7a7c:	andeq	r1, r0, r4, lsr #26
    7a80:	andeq	r1, r0, r2, lsr pc
    7a84:			; <UNDEFINED> instruction: 0x4614b510
    7a88:			; <UNDEFINED> instruction: 0xff7cf7ff
    7a8c:	strtmi	fp, [r1], -r0, lsr #2
    7a90:			; <UNDEFINED> instruction: 0x4010e8bd
    7a94:	svclt	0x0060f7ff
    7a98:	svclt	0x0000bd10
    7a9c:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    7aa0:	mlane	r0, r2, r8, pc	; <UNPREDICTABLE>
    7aa4:	tsteq	r3, r1	; <UNPREDICTABLE>
    7aa8:	andle	r2, r0, r1, lsl #18
    7aac:			; <UNDEFINED> instruction: 0x46034770
    7ab0:	andcs	r4, r4, #196608	; 0x30000
    7ab4:			; <UNDEFINED> instruction: 0xf7fa4478
    7ab8:	svclt	0x0000b87d
    7abc:	andeq	r5, r1, sl, asr #17
    7ac0:	ldrdeq	r1, [r0], -r0
    7ac4:	blmi	fef5a5bc <__assert_fail@plt+0xfef58680>
    7ac8:	mvnsmi	lr, sp, lsr #18
    7acc:	mrcmi	4, 5, r4, cr12, cr10, {3}
    7ad0:	ldmmi	ip!, {r0, r2, r9, sl, lr}
    7ad4:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    7ad8:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    7adc:	ldmdavs	fp, {r1, r3, r4, r5, r7, r8, r9, sl, fp, lr}
    7ae0:			; <UNDEFINED> instruction: 0xf04f9305
    7ae4:	rsbsvs	r0, r1, r0, lsl #6
    7ae8:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7aec:	ldrbtmi	r6, [pc], #-2100	; 7af4 <__assert_fail@plt+0x5bb8>
    7af0:	andeq	pc, r2, #20
    7af4:			; <UNDEFINED> instruction: 0xf7f9d020
    7af8:	strmi	lr, [r6], -r4, lsr #31
    7afc:	ldmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b00:			; <UNDEFINED> instruction: 0xf0004286
    7b04:	mrcmi	1, 5, r8, cr1, cr7, {0}
    7b08:	strvc	pc, [r0], #68	; 0x44
    7b0c:	ldrbtmi	r4, [lr], #-2992	; 0xfffff450
    7b10:	ldmpl	fp!, {r2, r4, r5, sp, lr}^
    7b14:			; <UNDEFINED> instruction: 0xf8d34caf
    7b18:			; <UNDEFINED> instruction: 0xf7fa8000
    7b1c:	bmi	febc1e6c <__assert_fail@plt+0xfebbff30>
    7b20:	tstcs	r1, ip, ror r4
    7b24:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    7b28:	strbmi	r4, [r0], -r3, lsl #12
    7b2c:	ldmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b30:			; <UNDEFINED> instruction: 0xf0446834
    7b34:	ands	r0, r6, r2, lsl #8
    7b38:	stmdbge	r4, {r5, r7, r8, ip, sp, pc}
    7b3c:	ldm	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b40:	strmi	r9, [r4], -r4, lsl #22
    7b44:	stmibmi	r5!, {r0, r1, r3, r6, r8, ip, sp, pc}
    7b48:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    7b4c:	svc	0x004ef7f9
    7b50:			; <UNDEFINED> instruction: 0xf64fb918
    7b54:	ldrshtvs	r7, [r4], -pc
    7b58:	blmi	fe881a94 <__assert_fail@plt+0xfe87fb58>
    7b5c:	andsvs	r4, ip, fp, ror r4
    7b60:	bicle	r2, r8, r0, lsl #24
    7b64:	cdpmi	4, 9, cr2, cr15, cr2, {0}
    7b68:	ldrbtmi	r2, [lr], #-3330	; 0xfffff2fe
    7b6c:	svclt	0x00086034
    7b70:			; <UNDEFINED> instruction: 0xd11b61f5
    7b74:	ldrbtmi	r4, [sl], #-2716	; 0xfffff564
    7b78:	mlacc	r0, r2, r8, pc	; <UNPREDICTABLE>
    7b7c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    7b80:	eorcc	pc, r0, r2, lsl #17
    7b84:	strtle	r0, [r3], #-1891	; 0xfffff89d
    7b88:	bmi	fe65a9f0 <__assert_fail@plt+0xfe658ab4>
    7b8c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7b90:	mlaeq	r0, r3, r8, pc	; <UNPREDICTABLE>
    7b94:			; <UNDEFINED> instruction: 0xf0004b89
    7b98:	ldmpl	r3, {r0}^
    7b9c:	blls	161c0c <__assert_fail@plt+0x15fcd0>
    7ba0:			; <UNDEFINED> instruction: 0xf040405a
    7ba4:	andlt	r8, r6, r6, lsl #2
    7ba8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7bac:			; <UNDEFINED> instruction: 0xf7fa2001
    7bb0:	stmdacs	r0, {r2, r4, r7, r8, fp, sp, lr, pc}
    7bb4:	adchi	pc, r0, r0, asr #32
    7bb8:	mvnsvs	r2, r1, lsl #6
    7bbc:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
    7bc0:	mlacs	r0, r3, r8, pc	; <UNPREDICTABLE>
    7bc4:	andeq	pc, r0, #-1140850687	; 0xbc000001
    7bc8:	eorcs	pc, r0, r3, lsl #17
    7bcc:	ldrble	r0, [fp, #1891]	; 0x763
    7bd0:	stcmi	8, cr4, [sl], {137}	; 0x89
    7bd4:			; <UNDEFINED> instruction: 0xf7fa4478
    7bd8:	ldrbtmi	lr, [ip], #-2098	; 0xfffff7ce
    7bdc:	andcs	r4, r1, r8, lsl #19
    7be0:	ldrbtmi	r6, [r9], #-2146	; 0xfffff79e
    7be4:	stmia	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7be8:	stmiavs	r2!, {r1, r2, r7, r8, fp, lr}
    7bec:	ldrbtmi	r2, [r9], #-1
    7bf0:	stmia	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bf4:	stmiavs	r2!, {r2, r7, r8, fp, lr}^
    7bf8:	ldrbtmi	r2, [r9], #-1
    7bfc:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c00:	blcs	e2394 <__assert_fail@plt+0xe0458>
    7c04:	sbchi	pc, r2, r0
    7c08:			; <UNDEFINED> instruction: 0xf0402b00
    7c0c:	bmi	1fe7e84 <__assert_fail@plt+0x1fe5f48>
    7c10:	cfldrdmi	mvd4, [pc], #-488	; 7a30 <__assert_fail@plt+0x5af4>
    7c14:	ldmdbmi	pc!, {r0, sp}^	; <UNPREDICTABLE>
    7c18:	cfldrdmi	mvd4, [pc, #-496]!	; 7a30 <__assert_fail@plt+0x5af4>
    7c1c:			; <UNDEFINED> instruction: 0xf7fa4479
    7c20:			; <UNDEFINED> instruction: 0xf894e8d2
    7c24:	ldmdbmi	sp!, {r5, sp}^
    7c28:	andmi	r2, r2, r1
    7c2c:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    7c30:	stmia	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c34:	mlacs	r0, r4, r8, pc	; <UNPREDICTABLE>
    7c38:	andcs	r4, r1, r9, ror r9
    7c3c:	subeq	pc, r0, #134217731	; 0x8000003
    7c40:			; <UNDEFINED> instruction: 0xf7fa4479
    7c44:			; <UNDEFINED> instruction: 0xf894e8c0
    7c48:	ldmdbmi	r6!, {r5, sp}^
    7c4c:	vaddl.u8	q9, d2, d1
    7c50:	ldrbtmi	r0, [r9], #-704	; 0xfffffd40
    7c54:	ldm	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c58:	mlacs	r0, r4, r8, pc	; <UNPREDICTABLE>
    7c5c:	andcs	r4, r1, r2, ror r9
    7c60:	addeq	pc, r0, #134217731	; 0x8000003
    7c64:			; <UNDEFINED> instruction: 0xf7fa4479
    7c68:	blmi	1c41f28 <__assert_fail@plt+0x1c3ffec>
    7c6c:	ldmpl	lr!, {r1, r3, sp}^
    7c70:			; <UNDEFINED> instruction: 0xf7fa6831
    7c74:	bmi	1bc206c <__assert_fail@plt+0x1bc0130>
    7c78:	strtmi	r6, [r9], -r3, ror #20
    7c7c:	andcs	r4, r1, sl, ror r4
    7c80:			; <UNDEFINED> instruction: 0xf7fa9503
    7c84:	bmi	1b01f0c <__assert_fail@plt+0x1afffd0>
    7c88:	bvs	fe8cfc94 <__assert_fail@plt+0xfe8cdd58>
    7c8c:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    7c90:	ldm	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c94:	bvs	ff8da63c <__assert_fail@plt+0xff8d8700>
    7c98:	stmdbls	r3, {r0, sp}
    7c9c:			; <UNDEFINED> instruction: 0xf7fa447a
    7ca0:	ldmdavs	r1!, {r1, r4, r7, fp, sp, lr, pc}
    7ca4:			; <UNDEFINED> instruction: 0xf7fa200a
    7ca8:	stmdbvs	r3!, {r1, r5, r6, r7, fp, sp, lr, pc}^
    7cac:	svcmi	0x0063b1fb
    7cb0:	ldrbtmi	r2, [pc], #-1280	; 7cb8 <__assert_fail@plt+0x5d7c>
    7cb4:	ldrtmi	r4, [r9], -sl, lsr #12
    7cb8:			; <UNDEFINED> instruction: 0xf7fa2001
    7cbc:	stmdbvs	r3!, {r2, r7, fp, sp, lr, pc}
    7cc0:	tstcs	r0, r2, lsr r8
    7cc4:	eorseq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    7cc8:	mrc2	7, 6, pc, cr12, cr15, {7}
    7ccc:	ldmdavs	r1!, {r0, r1, r5, r8, fp, sp, lr}
    7cd0:	eorseq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    7cd4:			; <UNDEFINED> instruction: 0xf7fa3501
    7cd8:	ldmdavs	r0!, {r3, r8, fp, sp, lr, pc}
    7cdc:	mrc2	7, 6, pc, cr14, cr15, {7}
    7ce0:	andcs	r6, sl, r1, lsr r8
    7ce4:	stmia	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ce8:	addsmi	r6, sp, #1622016	; 0x18c000
    7cec:	ldmdavs	r1!, {r1, r5, r6, r7, r8, r9, ip, lr, pc}
    7cf0:			; <UNDEFINED> instruction: 0xf7fa200a
    7cf4:			; <UNDEFINED> instruction: 0xe747e8bc
    7cf8:	mvnsvs	r2, r3, lsl #26
    7cfc:	stccs	0, cr13, [r0, #-40]	; 0xffffffd8
    7d00:	svcge	0x005cf47f
    7d04:			; <UNDEFINED> instruction: 0xff54f7fe
    7d08:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
    7d0c:			; <UNDEFINED> instruction: 0xf000681c
    7d10:	and	r0, r6, r1
    7d14:			; <UNDEFINED> instruction: 0xff4cf7fe
    7d18:	ldmiblt	r8, {r2, r9, sl, lr}^
    7d1c:	ldmdavs	r4!, {r4, r5, r6, r7, r8, fp, sp, lr}
    7d20:	blmi	1236b28 <__assert_fail@plt+0x1234bec>
    7d24:			; <UNDEFINED> instruction: 0xf893447b
    7d28:	vhadd.u32	d18, d0, d16
    7d2c:			; <UNDEFINED> instruction: 0xf8830200
    7d30:	str	r2, [r7, -r0, lsr #32]!
    7d34:	stmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d38:			; <UNDEFINED> instruction: 0xf7f94606
    7d3c:	addmi	lr, r6, #48, 30	; 0xc0
    7d40:	mcrge	4, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    7d44:	blcs	81920 <__assert_fail@plt+0x7f9e4>
    7d48:	blcs	bbdf4 <__assert_fail@plt+0xb9eb8>
    7d4c:	bmi	fbbde4 <__assert_fail@plt+0xfb9ea8>
    7d50:			; <UNDEFINED> instruction: 0xe75e447a
    7d54:	blx	7c5d58 <__assert_fail@plt+0x7c3e1c>
    7d58:	ldmib	r6, {r3, r4, r6, r7, r8, fp, ip, sp, pc}^
    7d5c:	ldmdami	fp!, {r0, r3, r9, ip, sp}
    7d60:	ldrbtmi	r4, [r8], #-659	; 0xfffffd6d
    7d64:	movwcs	fp, #4052	; 0xfd4
    7d68:	mvnsvs	r2, r1, lsl #6
    7d6c:			; <UNDEFINED> instruction: 0xf9fef000
    7d70:	ldmiblt	fp!, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
    7d74:	sbcle	r1, r5, r2, ror #24
    7d78:			; <UNDEFINED> instruction: 0xf0044b35
    7d7c:	ldrbtmi	r0, [fp], #-1
    7d80:	bfi	r6, ip, (invalid: 16:14)
    7d84:			; <UNDEFINED> instruction: 0xf43f2802
    7d88:			; <UNDEFINED> instruction: 0xe717aef5
    7d8c:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
    7d90:	movwcs	lr, #1855	; 0x73f
    7d94:			; <UNDEFINED> instruction: 0xe7ed61f3
    7d98:	ldrbtmi	r4, [sl], #-2607	; 0xfffff5d1
    7d9c:	bmi	c01a88 <__assert_fail@plt+0xbffb4c>
    7da0:			; <UNDEFINED> instruction: 0xe736447a
    7da4:	svclt	0x00082b02
    7da8:			; <UNDEFINED> instruction: 0xf43f6834
    7dac:	ldmdavs	r4!, {r0, r1, r5, r6, r7, r9, sl, fp, sp, pc}
    7db0:			; <UNDEFINED> instruction: 0xf7f9e704
    7db4:	svclt	0x0000eeac
    7db8:	andeq	r3, r1, r0, lsr #6
    7dbc:	andeq	r0, r0, r4, ror #3
    7dc0:	muleq	r1, r0, r8
    7dc4:	ldrdeq	r1, [r0], -sl
    7dc8:	strdeq	r3, [r1], -lr
    7dcc:	andeq	r5, r1, sl, asr r8
    7dd0:	andeq	r0, r0, ip, ror #3
    7dd4:	andeq	r1, r0, r0, asr ip
    7dd8:	andeq	r1, r0, sl, lsr #29
    7ddc:	andeq	r1, r0, r2, lsl #29
    7de0:	andeq	r5, r1, ip, lsl #16
    7de4:	strdeq	r5, [r1], -lr
    7de8:	strdeq	r5, [r1], -r2
    7dec:	ldrdeq	r5, [r1], -ip
    7df0:	andeq	r3, r1, lr, asr r2
    7df4:	andeq	r5, r1, sl, lsr #15
    7df8:	andeq	r1, r0, r8, lsr lr
    7dfc:	andeq	r5, r1, lr, lsl #15
    7e00:	andeq	r1, r0, r2, lsr lr
    7e04:	andeq	r1, r0, sl, lsr lr
    7e08:	andeq	r1, r0, r2, asr #28
    7e0c:	andeq	r1, r0, r8, lsl #27
    7e10:	andeq	r5, r1, r0, asr r7
    7e14:	andeq	r1, r0, r8, lsr lr
    7e18:	andeq	r1, r0, r4, lsl #29
    7e1c:	andeq	r1, r0, r2, lsr lr
    7e20:	andeq	r1, r0, r4, lsr lr
    7e24:	andeq	r1, r0, r2, lsr lr
    7e28:	andeq	r1, r0, r4, lsr lr
    7e2c:	strdeq	r0, [r0], -r8
    7e30:	andeq	r1, r0, ip, asr fp
    7e34:	andeq	r1, r0, sl, lsr fp
    7e38:	andeq	r1, r0, r4, lsr fp
    7e3c:	andeq	r1, r0, lr, lsl #28
    7e40:	andeq	r5, r1, lr, asr r6
    7e44:	andeq	r5, r1, r4, asr #12
    7e48:	andeq	r1, r0, r0, ror #24
    7e4c:			; <UNDEFINED> instruction: 0xfffffaeb
    7e50:	andeq	r5, r1, sl, ror #11
    7e54:	strdeq	r1, [r0], -lr
    7e58:	andeq	r1, r0, lr, lsl #24
    7e5c:	andeq	r1, r0, r0, lsl #24
    7e60:	ldrblt	fp, [r0, #-488]!	; 0xfffffe18
    7e64:			; <UNDEFINED> instruction: 0xf9904606
    7e68:			; <UNDEFINED> instruction: 0xb1ab3000
    7e6c:	ldrtmi	r4, [r0], -sp, lsl #26
    7e70:	strcs	r4, [r0], #-2317	; 0xfffff6f3
    7e74:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    7e78:			; <UNDEFINED> instruction: 0xf7f93504
    7e7c:	hvclt	36578	; 0x8ee2
    7e80:	cfstrscs	mvf3, [r4], {1}
    7e84:			; <UNDEFINED> instruction: 0xf855d008
    7e88:	ldrtmi	r1, [r0], -r4, lsl #22
    7e8c:	mcr	7, 3, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    7e90:	mvnsle	r2, r0, lsl #16
    7e94:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    7e98:	andseq	pc, r5, pc, rrx
    7e9c:			; <UNDEFINED> instruction: 0xf06fbd70
    7ea0:			; <UNDEFINED> instruction: 0x47700015
    7ea4:			; <UNDEFINED> instruction: 0x00012db8
    7ea8:	andeq	r1, r0, r2, lsr #22
    7eac:			; <UNDEFINED> instruction: 0x460db538
    7eb0:			; <UNDEFINED> instruction: 0xb1204604
    7eb4:	mulcc	r0, r0, r9
    7eb8:	svclt	0x00082b3d
    7ebc:	strtmi	r3, [r0], -r1, lsl #8
    7ec0:			; <UNDEFINED> instruction: 0xffcef7ff
    7ec4:	blle	11ecc <__assert_fail@plt+0xff90>
    7ec8:	stmdbmi	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    7ecc:	strtmi	r4, [sl], -r3, lsr #12
    7ed0:	ldrbtmi	r2, [r9], #-1
    7ed4:	svc	0x00b8f7f9
    7ed8:	andeq	r1, r0, sl, asr #11
    7edc:	mvnsmi	lr, #737280	; 0xb4000
    7ee0:	biclt	r4, r8, r0, lsl #13
    7ee4:	sadd16cs	r4, r5, r1
    7ee8:	ldrbtmi	r2, [pc], #-1280	; 7ef0 <__assert_fail@plt+0x5fb4>
    7eec:	adcsmi	r1, r5, #172, 18	; 0x2b0000
    7ef0:	b	13d97f8 <__assert_fail@plt+0x13d78bc>
    7ef4:	andle	r0, pc, #84, 8	; 0x54000000
    7ef8:	eorsne	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    7efc:	stmibeq	r4, {r0, r1, r2, r8, r9, fp, sp, lr, pc}^
    7f00:	ldcl	7, cr15, [r4, #-996]!	; 0xfffffc1c
    7f04:	blle	291f0c <__assert_fail@plt+0x28ffd0>
    7f08:	stclne	0, cr13, [r5], #-44	; 0xffffffd4
    7f0c:	stmibne	ip!, {r6, r9, sl, lr}
    7f10:	b	13d89ec <__assert_fail@plt+0x13d6ab0>
    7f14:	mvnle	r0, #84, 8	; 0x54000000
    7f18:	ldmfd	sp!, {sp}
    7f1c:			; <UNDEFINED> instruction: 0x462683f8
    7f20:			; <UNDEFINED> instruction: 0xf8d9e7e4
    7f24:	ldmfd	sp!, {r2}
    7f28:	svclt	0x000083f8
    7f2c:	andeq	r2, r1, r2, asr sp
    7f30:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    7f34:	svclt	0x00be2900
    7f38:			; <UNDEFINED> instruction: 0xf04f2000
    7f3c:	and	r4, r6, r0, lsl #2
    7f40:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    7f44:			; <UNDEFINED> instruction: 0xf06fbf1c
    7f48:			; <UNDEFINED> instruction: 0xf04f4100
    7f4c:			; <UNDEFINED> instruction: 0xf00030ff
    7f50:			; <UNDEFINED> instruction: 0xf1adb857
    7f54:	stmdb	sp!, {r3, sl, fp}^
    7f58:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    7f5c:	blcs	3eb88 <__assert_fail@plt+0x3cc4c>
    7f60:			; <UNDEFINED> instruction: 0xf000db1a
    7f64:			; <UNDEFINED> instruction: 0xf8ddf853
    7f68:	ldmib	sp, {r2, sp, lr, pc}^
    7f6c:	andlt	r2, r4, r2, lsl #6
    7f70:	submi	r4, r0, #112, 14	; 0x1c00000
    7f74:	cmpeq	r1, r1, ror #22
    7f78:	blle	6d2b80 <__assert_fail@plt+0x6d0c44>
    7f7c:			; <UNDEFINED> instruction: 0xf846f000
    7f80:	ldrd	pc, [r4], -sp
    7f84:	movwcs	lr, #10717	; 0x29dd
    7f88:	submi	fp, r0, #4
    7f8c:	cmpeq	r1, r1, ror #22
    7f90:	bl	18d88e0 <__assert_fail@plt+0x18d69a4>
    7f94:	ldrbmi	r0, [r0, -r3, asr #6]!
    7f98:	bl	18d88e8 <__assert_fail@plt+0x18d69ac>
    7f9c:			; <UNDEFINED> instruction: 0xf0000343
    7fa0:			; <UNDEFINED> instruction: 0xf8ddf835
    7fa4:	ldmib	sp, {r2, sp, lr, pc}^
    7fa8:	andlt	r2, r4, r2, lsl #6
    7fac:	bl	18588b4 <__assert_fail@plt+0x1856978>
    7fb0:	ldrbmi	r0, [r0, -r1, asr #2]!
    7fb4:	bl	18d8904 <__assert_fail@plt+0x18d69c8>
    7fb8:			; <UNDEFINED> instruction: 0xf0000343
    7fbc:			; <UNDEFINED> instruction: 0xf8ddf827
    7fc0:	ldmib	sp, {r2, sp, lr, pc}^
    7fc4:	andlt	r2, r4, r2, lsl #6
    7fc8:	bl	18d8918 <__assert_fail@plt+0x18d69dc>
    7fcc:	ldrbmi	r0, [r0, -r3, asr #6]!
    7fd0:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    7fd4:	svclt	0x00082900
    7fd8:	svclt	0x001c2800
    7fdc:	mvnscc	pc, pc, asr #32
    7fe0:	rscscc	pc, pc, pc, asr #32
    7fe4:	stmdalt	ip, {ip, sp, lr, pc}
    7fe8:	stfeqd	f7, [r8], {173}	; 0xad
    7fec:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    7ff0:			; <UNDEFINED> instruction: 0xf80cf000
    7ff4:	ldrd	pc, [r4], -sp
    7ff8:	movwcs	lr, #10717	; 0x29dd
    7ffc:	ldrbmi	fp, [r0, -r4]!
    8000:			; <UNDEFINED> instruction: 0xf04fb502
    8004:			; <UNDEFINED> instruction: 0xf7f90008
    8008:	stclt	12, cr14, [r2, #-888]	; 0xfffffc88
    800c:	svclt	0x00084299
    8010:	push	{r4, r7, r9, lr}
    8014:			; <UNDEFINED> instruction: 0x46044ff0
    8018:	andcs	fp, r0, r8, lsr pc
    801c:			; <UNDEFINED> instruction: 0xf8dd460d
    8020:	svclt	0x0038c024
    8024:	cmnle	fp, #1048576	; 0x100000
    8028:			; <UNDEFINED> instruction: 0x46994690
    802c:			; <UNDEFINED> instruction: 0xf283fab3
    8030:	rsbsle	r2, r0, r0, lsl #22
    8034:			; <UNDEFINED> instruction: 0xf385fab5
    8038:	rsble	r2, r8, r0, lsl #26
    803c:			; <UNDEFINED> instruction: 0xf1a21ad2
    8040:	blx	24b8c8 <__assert_fail@plt+0x24998c>
    8044:	blx	246c54 <__assert_fail@plt+0x244d18>
    8048:			; <UNDEFINED> instruction: 0xf1c2f30e
    804c:	b	12c9cd4 <__assert_fail@plt+0x12c7d98>
    8050:	blx	a0ac64 <__assert_fail@plt+0xa08d28>
    8054:	b	1304c78 <__assert_fail@plt+0x1302d3c>
    8058:	blx	20ac6c <__assert_fail@plt+0x208d30>
    805c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    8060:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    8064:	andcs	fp, r0, ip, lsr pc
    8068:	movwle	r4, #42497	; 0xa601
    806c:	bl	fed10078 <__assert_fail@plt+0xfed0e13c>
    8070:	blx	90a0 <__assert_fail@plt+0x7164>
    8074:	blx	8444b4 <__assert_fail@plt+0x842578>
    8078:	bl	1984c9c <__assert_fail@plt+0x1982d60>
    807c:	tstmi	r9, #46137344	; 0x2c00000
    8080:	bcs	182c8 <__assert_fail@plt+0x1638c>
    8084:	b	13fc17c <__assert_fail@plt+0x13fa240>
    8088:	b	13ca1f8 <__assert_fail@plt+0x13c82bc>
    808c:	b	120a600 <__assert_fail@plt+0x12086c4>
    8090:	ldrmi	r7, [r6], -fp, asr #17
    8094:	bl	fed400c8 <__assert_fail@plt+0xfed3e18c>
    8098:	bl	1948cc0 <__assert_fail@plt+0x1946d84>
    809c:	ldmne	fp, {r0, r3, r9, fp}^
    80a0:	beq	2c2dd0 <__assert_fail@plt+0x2c0e94>
    80a4:			; <UNDEFINED> instruction: 0xf14a1c5c
    80a8:	cfsh32cc	mvfx0, mvfx1, #0
    80ac:	strbmi	sp, [sp, #-7]
    80b0:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    80b4:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    80b8:	adfccsz	f4, f1, #5.0
    80bc:	blx	17c8a0 <__assert_fail@plt+0x17a964>
    80c0:	blx	945ce4 <__assert_fail@plt+0x943da8>
    80c4:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    80c8:	vseleq.f32	s30, s28, s11
    80cc:	blx	94e4d4 <__assert_fail@plt+0x94c598>
    80d0:	b	11060e0 <__assert_fail@plt+0x11041a4>
    80d4:			; <UNDEFINED> instruction: 0xf1a2040e
    80d8:			; <UNDEFINED> instruction: 0xf1c20720
    80dc:	blx	209964 <__assert_fail@plt+0x207a28>
    80e0:	blx	144cf0 <__assert_fail@plt+0x142db4>
    80e4:	blx	145d08 <__assert_fail@plt+0x143dcc>
    80e8:	b	11048f8 <__assert_fail@plt+0x11029bc>
    80ec:	blx	908d10 <__assert_fail@plt+0x906dd4>
    80f0:	bl	1185910 <__assert_fail@plt+0x11839d4>
    80f4:	teqmi	r3, #1073741824	; 0x40000000
    80f8:	strbmi	r1, [r5], -r0, lsl #21
    80fc:	tsteq	r3, r1, ror #22
    8100:	svceq	0x0000f1bc
    8104:	stmib	ip, {r0, ip, lr, pc}^
    8108:	pop	{r8, sl, lr}
    810c:	blx	fed2c0d4 <__assert_fail@plt+0xfed2a198>
    8110:	msrcc	CPSR_, #132, 6	; 0x10000002
    8114:	blx	fee41f64 <__assert_fail@plt+0xfee40028>
    8118:	blx	fed84b40 <__assert_fail@plt+0xfed82c04>
    811c:	eorcc	pc, r0, #335544322	; 0x14000002
    8120:	orrle	r2, fp, r0, lsl #26
    8124:	svclt	0x0000e7f3
    8128:	mvnsmi	lr, #737280	; 0xb4000
    812c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    8130:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    8134:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    8138:	ldc	7, cr15, [r2], #-996	; 0xfffffc1c
    813c:	blne	1d99338 <__assert_fail@plt+0x1d973fc>
    8140:	strhle	r1, [sl], -r6
    8144:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    8148:	svccc	0x0004f855
    814c:	strbmi	r3, [sl], -r1, lsl #8
    8150:	ldrtmi	r4, [r8], -r1, asr #12
    8154:	adcmi	r4, r6, #152, 14	; 0x2600000
    8158:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    815c:	svclt	0x000083f8
    8160:	andeq	r2, r1, r2, lsr r6
    8164:	andeq	r2, r1, r8, lsr #12
    8168:	svclt	0x00004770
    816c:	tstcs	r0, r2, lsl #22
    8170:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    8174:	ldcllt	7, cr15, [r8, #996]!	; 0x3e4
    8178:	muleq	r1, r0, lr

Disassembly of section .fini:

0000817c <.fini>:
    817c:	push	{r3, lr}
    8180:	pop	{r3, pc}
