// Seed: 360028688
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input uwire id_2,
    id_11,
    output tri id_3,
    input tri id_4,
    input supply0 id_5,
    output wor id_6,
    output wor id_7,
    input uwire id_8,
    output uwire id_9
);
  assign id_3 = id_4;
  tri id_12, id_13;
  id_14(
      ""
  ); id_15 :
  assert property (@(-1 + id_2) id_5) $display(1'h0);
  assign module_1.id_5 = 0;
  assign id_11 = id_11;
  wire id_16, id_17;
  assign id_12 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output logic id_2,
    input wor id_3,
    output tri0 id_4,
    output uwire id_5,
    output tri id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9
);
  initial id_2 <= -1'h0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_1,
      id_5,
      id_9,
      id_0,
      id_4,
      id_5,
      id_1,
      id_6
  );
endmodule
