<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Janani P Srinivasan</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      background-color: #f4f4f4;
      max-width: 900px;
      margin: auto;
      padding: 2rem;
      color: #333;
    }
    h1 {
      color: #2c3e50;
    }
    .badges a {
      margin-right: 10px;
      text-decoration: none;
    }
    ul {
      padding-left: 1.5rem;
    }
    section {
      margin-bottom: 2rem;
    }
    .stats img {
      max-width: 100%;
    }
  </style>
</head>
<body>
  <h1>
    üëã Hi there, I'm Janani!
    <span class="badges">
      <a href="mailto:jsrinivasan4020@sdsu.edu">
        <img src="https://img.shields.io/badge/Gmail-D14836?style=flat&logo=gmail&logoColor=white" alt="Email" />
      </a>
      <a href="https://www.linkedin.com/in/janani-priyadharshini-srinivasan-ba26751ab/" target="_blank">
        <img src="https://img.shields.io/badge/-LinkedIn-0A66C2?style=flat&logo=linkedin&logoColor=white" alt="LinkedIn" />
      </a>
    </span>
  </h1>

  <p><strong>Graduate student in Computer Engineering</strong> with expertise in SoC and ASIC design for high-performance machine learning acceleration. Strong focus on RTL development, RISC-based processor architectures for SoC integration, and performance-optimized hardware implementations.</p>

  <section>
    <h2>üí° Interests</h2>
    <ul>
      <li>Hardware-Software Co-Design</li>
      <li>Low-Power ASIC and SoC Design ML Workloads (RTL to GDSII)</li>
      <li>Processor Microarchitecture and ISA Design</li>
    </ul>
  </section>

  <section>
    <h2>üõ†Ô∏è Skilled In</h2>
    <ul>
      <li>RTL Design (Verilog/SystemVerilog)</li>
      <li>Front-end static verification (Linting, CDC, RDC, X-Propagation, FSM validation, Pipeline hazards, Memory consistency, Clock gating)</li>
      <li>Functional & Formal Verification (Assertions, Properties)</li>
      <li>Logic Synthesis & Static Timing Analysis (STA)</li>
    </ul>
  </section>

  <section>
    <h2>üíª Tools & Languages</h2>
    <ul>
      <li>Verilog/SystemVerilog, C/C++, MATLAB</li>
      <li>Python (for automation, ML workflows)</li>
      <li>Cadence (Genus, Innovus, Spectre), Synopsys Design Compiler</li>
      <li>VS Code, ModelSim, GTKWave</li>
      <li>Git, CMake, Make, Shell scripting</li>
    </ul>
  </section>

  <section>
    <h2>üìö Learning Now</h2>
    <ul>
      <li>Advanced Microarchitecture Design and Verification</li>
      <li>UVM, Formal Methods, and Equivalence Checking</li>
      <li>System-Level Simulation and Co-Design</li>
      <li>DevOps and Toolchain Automation for Hardware Projects</li>
    </ul>
  </section>

  <section class="stats">
    <h2>üìä GitHub Stats & Contributions</h2>
    <img src="https://github-readme-stats.vercel.app/api?username=JananiPSrinivasan&show_icons=true&theme=default" alt="GitHub Stats" />
    <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=JananiPSrinivasan&layout=compact&theme=default" alt="Top Languages" />
    <img src="https://github-readme-activity-graph.vercel.app/graph?username=JananiPSrinivasan&theme=github-light" alt="GitHub Activity Graph" />
  </section>

</body>
</html>
