
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: up_down (input port clocked by clk)
Endpoint: _49_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     5    0.016998    0.000000    0.000000    2.000000 v up_down (in)
                                                         up_down (net)
                      0.000103    0.000052    2.000051 v _41_/A1 (sky130_fd_sc_hd__o31ai_2)
     2    0.007499    0.245441    0.266128    2.266179 ^ _41_/Y (sky130_fd_sc_hd__o31ai_2)
                                                         _19_ (net)
                      0.245441    0.000024    2.266203 ^ _44_/C (sky130_fd_sc_hd__nand4_2)
     1    0.002429    0.073405    0.116027    2.382230 v _44_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _22_ (net)
                      0.073405    0.000002    2.382232 v _45_/A3 (sky130_fd_sc_hd__a31o_2)
     1    0.002011    0.035023    0.243786    2.626018 v _45_/X (sky130_fd_sc_hd__a31o_2)
                                                         _03_ (net)
                      0.035023    0.000003    2.626021 v _49_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.626021   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     4    0.010692    0.000000    0.000000   10.000000 ^ clk (in)
                                                         clk (net)
                      0.000071    0.000036   10.000035 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000   10.000035   clock reconvergence pessimism
                                 -0.119017    9.881019   library setup time
                                              9.881019   data required time
---------------------------------------------------------------------------------------------
                                              9.881019   data required time
                                             -2.626021   data arrival time
---------------------------------------------------------------------------------------------
                                              7.254998   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
