
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PISO.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b PISO.vhd -u PISO.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Fri Nov 11 10:15:11 2022

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Fri Nov 11 10:15:11 2022

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Fri Nov 11 10:15:12 2022

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 25 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (10:15:14)

Input File(s): PISO.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : PISO.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (10:15:14)

Messages:
  Information: Process virtual 'qaux_0D'qaux_0D ... expanded.
  Information: Process virtual 'qaux_1D'qaux_1D ... expanded.
  Information: Process virtual 'qaux_2D'qaux_2D ... expanded.
  Information: Process virtual 'qaux_3D'qaux_3D ... expanded.
  Information: Process virtual 'qaux_1' ... converted to NODE.
  Information: Process virtual 'qaux_2' ... converted to NODE.
  Information: Process virtual 'qaux_3' ... converted to NODE.
  Information: Optimizing logic using best output polarity for signals:
         q.D qaux_1.D qaux_2.D qaux_3.D

  Information: Selected logic optimization OFF for signals:
         q.AR q.C qaux_1.AR qaux_1.C qaux_2.AR qaux_2.C qaux_3.AR qaux_3.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (10:15:14)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (10:15:14)
</CYPRESSTAG>

    q.D =
          d(0) * shiftload 
        + qaux_1.Q * /shiftload 

    q.AR =
          clr 

    q.SP =
          GND

    q.C =
          clk 

    qaux_1.D =
          d(1) * shiftload 
        + qaux_2.Q * /shiftload 

    qaux_1.AR =
          clr 

    qaux_1.SP =
          GND

    qaux_1.C =
          clk 

    qaux_2.D =
          d(2) * shiftload 
        + qaux_3.Q * /shiftload 

    qaux_2.AR =
          clr 

    qaux_2.SP =
          GND

    qaux_2.C =
          clk 

    qaux_3.D =
          d(3) * shiftload 
        + s * /shiftload 

    qaux_3.AR =
          clr 

    qaux_3.SP =
          GND

    qaux_3.C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (10:15:14)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (10:15:14)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
            clr =| 2|                                  |23|= (qaux_2)       
      shiftload =| 3|                                  |22|= q              
           d(3) =| 4|                                  |21|* not used       
           d(2) =| 5|                                  |20|* not used       
           d(1) =| 6|                                  |19|* not used       
           d(0) =| 7|                                  |18|* not used       
              s =| 8|                                  |17|* not used       
       not used *| 9|                                  |16|* not used       
       not used *|10|                                  |15|= (qaux_1)       
       not used *|11|                                  |14|= (qaux_3)       
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (10:15:14)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    7  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    4  |   10  |
                 ______________________________________
                                          12  /   22   = 54  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  qaux_3          |   2  |   8  |
                 | 15  |  qaux_1          |   2  |  10  |
                 | 16  |  Unused          |   0  |  12  |
                 | 17  |  Unused          |   0  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  Unused          |   0  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  q               |   2  |  10  |
                 | 23  |  qaux_2          |   2  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                              8  / 121   = 6   %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (10:15:14)

Messages:
  Information: Output file 'PISO.pin' created.
  Information: Output file 'PISO.jed' created.

  Usercode:    
  Checksum:    34BA



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 10:15:14
