// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

// This file was generated automatically.
// Please do not modify content of this file directly.
// File generated by using template: "toplevel.rs.tpl"
// To regenerate this file follow OpenTitan topgen documentations.

#![allow(dead_code)]

//! This file contains enums and consts for use within the Rust codebase.
//!
//! These definitions are for information that depends on the top-specific chip
//! configuration, which includes:
//! - Device Memory Information (for Peripherals and Memory)
//! - PLIC Interrupt ID Names and Source Mappings
//! - Alert ID Names and Source Mappings
//! - Pinmux Pin/Select Names
//! - Power Manager Wakeups

use core::convert::TryFrom;

/// Peripheral base address for uart0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_UART0_BASE_ADDR: usize = 0x30010000;

/// Peripheral size for uart0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_UART0_BASE_ADDR and
/// `TOP_DARJEELING_UART0_BASE_ADDR + TOP_DARJEELING_UART0_SIZE_BYTES`.
pub const TOP_DARJEELING_UART0_SIZE_BYTES: usize = 0x40;
/// Peripheral base address for gpio in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_GPIO_BASE_ADDR: usize = 0x30000000;

/// Peripheral size for gpio in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_GPIO_BASE_ADDR and
/// `TOP_DARJEELING_GPIO_BASE_ADDR + TOP_DARJEELING_GPIO_SIZE_BYTES`.
pub const TOP_DARJEELING_GPIO_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for spi_device in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SPI_DEVICE_BASE_ADDR: usize = 0x30310000;

/// Peripheral size for spi_device in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SPI_DEVICE_BASE_ADDR and
/// `TOP_DARJEELING_SPI_DEVICE_BASE_ADDR + TOP_DARJEELING_SPI_DEVICE_SIZE_BYTES`.
pub const TOP_DARJEELING_SPI_DEVICE_SIZE_BYTES: usize = 0x2000;
/// Peripheral base address for i2c0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_I2C0_BASE_ADDR: usize = 0x30080000;

/// Peripheral size for i2c0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_I2C0_BASE_ADDR and
/// `TOP_DARJEELING_I2C0_BASE_ADDR + TOP_DARJEELING_I2C0_SIZE_BYTES`.
pub const TOP_DARJEELING_I2C0_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for rv_timer in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RV_TIMER_BASE_ADDR: usize = 0x30100000;

/// Peripheral size for rv_timer in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RV_TIMER_BASE_ADDR and
/// `TOP_DARJEELING_RV_TIMER_BASE_ADDR + TOP_DARJEELING_RV_TIMER_SIZE_BYTES`.
pub const TOP_DARJEELING_RV_TIMER_SIZE_BYTES: usize = 0x200;
/// Peripheral base address for core device on otp_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_OTP_CTRL_CORE_BASE_ADDR: usize = 0x30130000;

/// Peripheral size for core device on otp_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_OTP_CTRL_CORE_BASE_ADDR and
/// `TOP_DARJEELING_OTP_CTRL_CORE_BASE_ADDR + TOP_DARJEELING_OTP_CTRL_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_OTP_CTRL_CORE_SIZE_BYTES: usize = 0x8000;
/// Peripheral base address for prim device on otp_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_OTP_CTRL_PRIM_BASE_ADDR: usize = 0x30138000;

/// Peripheral size for prim device on otp_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_OTP_CTRL_PRIM_BASE_ADDR and
/// `TOP_DARJEELING_OTP_CTRL_PRIM_BASE_ADDR + TOP_DARJEELING_OTP_CTRL_PRIM_SIZE_BYTES`.
pub const TOP_DARJEELING_OTP_CTRL_PRIM_SIZE_BYTES: usize = 0x20;
/// Peripheral base address for lc_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_LC_CTRL_BASE_ADDR: usize = 0x30140000;

/// Peripheral size for lc_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_LC_CTRL_BASE_ADDR and
/// `TOP_DARJEELING_LC_CTRL_BASE_ADDR + TOP_DARJEELING_LC_CTRL_SIZE_BYTES`.
pub const TOP_DARJEELING_LC_CTRL_SIZE_BYTES: usize = 0x100;
/// Peripheral base address for alert_handler in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ALERT_HANDLER_BASE_ADDR: usize = 0x30150000;

/// Peripheral size for alert_handler in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ALERT_HANDLER_BASE_ADDR and
/// `TOP_DARJEELING_ALERT_HANDLER_BASE_ADDR + TOP_DARJEELING_ALERT_HANDLER_SIZE_BYTES`.
pub const TOP_DARJEELING_ALERT_HANDLER_SIZE_BYTES: usize = 0x800;
/// Peripheral base address for core device on socdbg_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SOCDBG_CTRL_CORE_BASE_ADDR: usize = 0x30160000;

/// Peripheral size for core device on socdbg_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SOCDBG_CTRL_CORE_BASE_ADDR and
/// `TOP_DARJEELING_SOCDBG_CTRL_CORE_BASE_ADDR + TOP_DARJEELING_SOCDBG_CTRL_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_SOCDBG_CTRL_CORE_SIZE_BYTES: usize = 0x20;
/// Peripheral base address for spi_host0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SPI_HOST0_BASE_ADDR: usize = 0x30300000;

/// Peripheral size for spi_host0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SPI_HOST0_BASE_ADDR and
/// `TOP_DARJEELING_SPI_HOST0_BASE_ADDR + TOP_DARJEELING_SPI_HOST0_SIZE_BYTES`.
pub const TOP_DARJEELING_SPI_HOST0_SIZE_BYTES: usize = 0x40;
/// Peripheral base address for pwrmgr_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_PWRMGR_AON_BASE_ADDR: usize = 0x30400000;

/// Peripheral size for pwrmgr_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_PWRMGR_AON_BASE_ADDR and
/// `TOP_DARJEELING_PWRMGR_AON_BASE_ADDR + TOP_DARJEELING_PWRMGR_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_PWRMGR_AON_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for rstmgr_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RSTMGR_AON_BASE_ADDR: usize = 0x30410000;

/// Peripheral size for rstmgr_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RSTMGR_AON_BASE_ADDR and
/// `TOP_DARJEELING_RSTMGR_AON_BASE_ADDR + TOP_DARJEELING_RSTMGR_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_RSTMGR_AON_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for clkmgr_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_CLKMGR_AON_BASE_ADDR: usize = 0x30420000;

/// Peripheral size for clkmgr_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_CLKMGR_AON_BASE_ADDR and
/// `TOP_DARJEELING_CLKMGR_AON_BASE_ADDR + TOP_DARJEELING_CLKMGR_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_CLKMGR_AON_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for pinmux_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_PINMUX_AON_BASE_ADDR: usize = 0x30460000;

/// Peripheral size for pinmux_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_PINMUX_AON_BASE_ADDR and
/// `TOP_DARJEELING_PINMUX_AON_BASE_ADDR + TOP_DARJEELING_PINMUX_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_PINMUX_AON_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for aon_timer_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_AON_TIMER_AON_BASE_ADDR: usize = 0x30470000;

/// Peripheral size for aon_timer_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_AON_TIMER_AON_BASE_ADDR and
/// `TOP_DARJEELING_AON_TIMER_AON_BASE_ADDR + TOP_DARJEELING_AON_TIMER_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_AON_TIMER_AON_SIZE_BYTES: usize = 0x40;
/// Peripheral base address for ast in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_AST_BASE_ADDR: usize = 0x30480000;

/// Peripheral size for ast in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_AST_BASE_ADDR and
/// `TOP_DARJEELING_AST_BASE_ADDR + TOP_DARJEELING_AST_SIZE_BYTES`.
pub const TOP_DARJEELING_AST_SIZE_BYTES: usize = 0x400;
/// Peripheral base address for sensor_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SENSOR_CTRL_BASE_ADDR: usize = 0x30020000;

/// Peripheral size for sensor_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SENSOR_CTRL_BASE_ADDR and
/// `TOP_DARJEELING_SENSOR_CTRL_BASE_ADDR + TOP_DARJEELING_SENSOR_CTRL_SIZE_BYTES`.
pub const TOP_DARJEELING_SENSOR_CTRL_SIZE_BYTES: usize = 0x40;
/// Peripheral base address for core device on soc_proxy in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SOC_PROXY_CORE_BASE_ADDR: usize = 0x22030000;

/// Peripheral size for core device on soc_proxy in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SOC_PROXY_CORE_BASE_ADDR and
/// `TOP_DARJEELING_SOC_PROXY_CORE_BASE_ADDR + TOP_DARJEELING_SOC_PROXY_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_SOC_PROXY_CORE_SIZE_BYTES: usize = 0x10;
/// Peripheral base address for ctn device on soc_proxy in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SOC_PROXY_CTN_BASE_ADDR: usize = 0x40000000;

/// Peripheral size for ctn device on soc_proxy in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SOC_PROXY_CTN_BASE_ADDR and
/// `TOP_DARJEELING_SOC_PROXY_CTN_BASE_ADDR + TOP_DARJEELING_SOC_PROXY_CTN_SIZE_BYTES`.
pub const TOP_DARJEELING_SOC_PROXY_CTN_SIZE_BYTES: usize = 0x40000000;
/// Peripheral base address for regs device on sram_ctrl_ret_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_RET_AON_REGS_BASE_ADDR: usize = 0x30500000;

/// Peripheral size for regs device on sram_ctrl_ret_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_RET_AON_REGS_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_RET_AON_REGS_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_RET_AON_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_RET_AON_REGS_SIZE_BYTES: usize = 0x20;
/// Peripheral base address for ram device on sram_ctrl_ret_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_RET_AON_RAM_BASE_ADDR: usize = 0x30600000;

/// Peripheral size for ram device on sram_ctrl_ret_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_RET_AON_RAM_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_RET_AON_RAM_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_RET_AON_RAM_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_RET_AON_RAM_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for regs device on rv_dm in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RV_DM_REGS_BASE_ADDR: usize = 0x21200000;

/// Peripheral size for regs device on rv_dm in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RV_DM_REGS_BASE_ADDR and
/// `TOP_DARJEELING_RV_DM_REGS_BASE_ADDR + TOP_DARJEELING_RV_DM_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_RV_DM_REGS_SIZE_BYTES: usize = 0x4;
/// Peripheral base address for mem device on rv_dm in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RV_DM_MEM_BASE_ADDR: usize = 0x40000;

/// Peripheral size for mem device on rv_dm in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RV_DM_MEM_BASE_ADDR and
/// `TOP_DARJEELING_RV_DM_MEM_BASE_ADDR + TOP_DARJEELING_RV_DM_MEM_SIZE_BYTES`.
pub const TOP_DARJEELING_RV_DM_MEM_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for rv_plic in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RV_PLIC_BASE_ADDR: usize = 0x28000000;

/// Peripheral size for rv_plic in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RV_PLIC_BASE_ADDR and
/// `TOP_DARJEELING_RV_PLIC_BASE_ADDR + TOP_DARJEELING_RV_PLIC_SIZE_BYTES`.
pub const TOP_DARJEELING_RV_PLIC_SIZE_BYTES: usize = 0x8000000;
/// Peripheral base address for aes in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_AES_BASE_ADDR: usize = 0x21100000;

/// Peripheral size for aes in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_AES_BASE_ADDR and
/// `TOP_DARJEELING_AES_BASE_ADDR + TOP_DARJEELING_AES_SIZE_BYTES`.
pub const TOP_DARJEELING_AES_SIZE_BYTES: usize = 0x100;
/// Peripheral base address for hmac in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_HMAC_BASE_ADDR: usize = 0x21110000;

/// Peripheral size for hmac in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_HMAC_BASE_ADDR and
/// `TOP_DARJEELING_HMAC_BASE_ADDR + TOP_DARJEELING_HMAC_SIZE_BYTES`.
pub const TOP_DARJEELING_HMAC_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for kmac in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_KMAC_BASE_ADDR: usize = 0x21120000;

/// Peripheral size for kmac in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_KMAC_BASE_ADDR and
/// `TOP_DARJEELING_KMAC_BASE_ADDR + TOP_DARJEELING_KMAC_SIZE_BYTES`.
pub const TOP_DARJEELING_KMAC_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for otbn in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_OTBN_BASE_ADDR: usize = 0x21130000;

/// Peripheral size for otbn in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_OTBN_BASE_ADDR and
/// `TOP_DARJEELING_OTBN_BASE_ADDR + TOP_DARJEELING_OTBN_SIZE_BYTES`.
pub const TOP_DARJEELING_OTBN_SIZE_BYTES: usize = 0x10000;
/// Peripheral base address for keymgr_dpe in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_KEYMGR_DPE_BASE_ADDR: usize = 0x21140000;

/// Peripheral size for keymgr_dpe in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_KEYMGR_DPE_BASE_ADDR and
/// `TOP_DARJEELING_KEYMGR_DPE_BASE_ADDR + TOP_DARJEELING_KEYMGR_DPE_SIZE_BYTES`.
pub const TOP_DARJEELING_KEYMGR_DPE_SIZE_BYTES: usize = 0x100;
/// Peripheral base address for csrng in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_CSRNG_BASE_ADDR: usize = 0x21150000;

/// Peripheral size for csrng in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_CSRNG_BASE_ADDR and
/// `TOP_DARJEELING_CSRNG_BASE_ADDR + TOP_DARJEELING_CSRNG_SIZE_BYTES`.
pub const TOP_DARJEELING_CSRNG_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for edn0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_EDN0_BASE_ADDR: usize = 0x21170000;

/// Peripheral size for edn0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_EDN0_BASE_ADDR and
/// `TOP_DARJEELING_EDN0_BASE_ADDR + TOP_DARJEELING_EDN0_SIZE_BYTES`.
pub const TOP_DARJEELING_EDN0_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for edn1 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_EDN1_BASE_ADDR: usize = 0x21180000;

/// Peripheral size for edn1 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_EDN1_BASE_ADDR and
/// `TOP_DARJEELING_EDN1_BASE_ADDR + TOP_DARJEELING_EDN1_SIZE_BYTES`.
pub const TOP_DARJEELING_EDN1_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for regs device on sram_ctrl_main in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_MAIN_REGS_BASE_ADDR: usize = 0x211C0000;

/// Peripheral size for regs device on sram_ctrl_main in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_MAIN_REGS_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_MAIN_REGS_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_MAIN_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_MAIN_REGS_SIZE_BYTES: usize = 0x20;
/// Peripheral base address for ram device on sram_ctrl_main in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_MAIN_RAM_BASE_ADDR: usize = 0x10000000;

/// Peripheral size for ram device on sram_ctrl_main in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_MAIN_RAM_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_MAIN_RAM_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_MAIN_RAM_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_MAIN_RAM_SIZE_BYTES: usize = 0x10000;
/// Peripheral base address for regs device on sram_ctrl_mbox in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_MBOX_REGS_BASE_ADDR: usize = 0x211D0000;

/// Peripheral size for regs device on sram_ctrl_mbox in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_MBOX_REGS_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_MBOX_REGS_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_MBOX_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_MBOX_REGS_SIZE_BYTES: usize = 0x20;
/// Peripheral base address for ram device on sram_ctrl_mbox in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_MBOX_RAM_BASE_ADDR: usize = 0x11000000;

/// Peripheral size for ram device on sram_ctrl_mbox in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_MBOX_RAM_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_MBOX_RAM_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_MBOX_RAM_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_MBOX_RAM_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for regs device on rom_ctrl0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ROM_CTRL0_REGS_BASE_ADDR: usize = 0x211E0000;

/// Peripheral size for regs device on rom_ctrl0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ROM_CTRL0_REGS_BASE_ADDR and
/// `TOP_DARJEELING_ROM_CTRL0_REGS_BASE_ADDR + TOP_DARJEELING_ROM_CTRL0_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_ROM_CTRL0_REGS_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for rom device on rom_ctrl0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ROM_CTRL0_ROM_BASE_ADDR: usize = 0x8000;

/// Peripheral size for rom device on rom_ctrl0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ROM_CTRL0_ROM_BASE_ADDR and
/// `TOP_DARJEELING_ROM_CTRL0_ROM_BASE_ADDR + TOP_DARJEELING_ROM_CTRL0_ROM_SIZE_BYTES`.
pub const TOP_DARJEELING_ROM_CTRL0_ROM_SIZE_BYTES: usize = 0x8000;
/// Peripheral base address for regs device on rom_ctrl1 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ROM_CTRL1_REGS_BASE_ADDR: usize = 0x211E1000;

/// Peripheral size for regs device on rom_ctrl1 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ROM_CTRL1_REGS_BASE_ADDR and
/// `TOP_DARJEELING_ROM_CTRL1_REGS_BASE_ADDR + TOP_DARJEELING_ROM_CTRL1_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_ROM_CTRL1_REGS_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for rom device on rom_ctrl1 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ROM_CTRL1_ROM_BASE_ADDR: usize = 0x20000;

/// Peripheral size for rom device on rom_ctrl1 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ROM_CTRL1_ROM_BASE_ADDR and
/// `TOP_DARJEELING_ROM_CTRL1_ROM_BASE_ADDR + TOP_DARJEELING_ROM_CTRL1_ROM_SIZE_BYTES`.
pub const TOP_DARJEELING_ROM_CTRL1_ROM_SIZE_BYTES: usize = 0x10000;
/// Peripheral base address for dma in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_DMA_BASE_ADDR: usize = 0x22010000;

/// Peripheral size for dma in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_DMA_BASE_ADDR and
/// `TOP_DARJEELING_DMA_BASE_ADDR + TOP_DARJEELING_DMA_SIZE_BYTES`.
pub const TOP_DARJEELING_DMA_SIZE_BYTES: usize = 0x200;
/// Peripheral base address for core device on mbx0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_MBX0_CORE_BASE_ADDR: usize = 0x22000000;

/// Peripheral size for core device on mbx0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_MBX0_CORE_BASE_ADDR and
/// `TOP_DARJEELING_MBX0_CORE_BASE_ADDR + TOP_DARJEELING_MBX0_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_MBX0_CORE_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for core device on mbx1 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_MBX1_CORE_BASE_ADDR: usize = 0x22000100;

/// Peripheral size for core device on mbx1 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_MBX1_CORE_BASE_ADDR and
/// `TOP_DARJEELING_MBX1_CORE_BASE_ADDR + TOP_DARJEELING_MBX1_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_MBX1_CORE_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for core device on mbx2 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_MBX2_CORE_BASE_ADDR: usize = 0x22000200;

/// Peripheral size for core device on mbx2 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_MBX2_CORE_BASE_ADDR and
/// `TOP_DARJEELING_MBX2_CORE_BASE_ADDR + TOP_DARJEELING_MBX2_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_MBX2_CORE_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for core device on mbx3 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_MBX3_CORE_BASE_ADDR: usize = 0x22000300;

/// Peripheral size for core device on mbx3 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_MBX3_CORE_BASE_ADDR and
/// `TOP_DARJEELING_MBX3_CORE_BASE_ADDR + TOP_DARJEELING_MBX3_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_MBX3_CORE_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for core device on mbx4 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_MBX4_CORE_BASE_ADDR: usize = 0x22000400;

/// Peripheral size for core device on mbx4 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_MBX4_CORE_BASE_ADDR and
/// `TOP_DARJEELING_MBX4_CORE_BASE_ADDR + TOP_DARJEELING_MBX4_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_MBX4_CORE_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for core device on mbx5 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_MBX5_CORE_BASE_ADDR: usize = 0x22000500;

/// Peripheral size for core device on mbx5 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_MBX5_CORE_BASE_ADDR and
/// `TOP_DARJEELING_MBX5_CORE_BASE_ADDR + TOP_DARJEELING_MBX5_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_MBX5_CORE_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for core device on mbx6 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_MBX6_CORE_BASE_ADDR: usize = 0x22000600;

/// Peripheral size for core device on mbx6 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_MBX6_CORE_BASE_ADDR and
/// `TOP_DARJEELING_MBX6_CORE_BASE_ADDR + TOP_DARJEELING_MBX6_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_MBX6_CORE_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for core device on mbx_jtag in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_MBX_JTAG_CORE_BASE_ADDR: usize = 0x22000800;

/// Peripheral size for core device on mbx_jtag in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_MBX_JTAG_CORE_BASE_ADDR and
/// `TOP_DARJEELING_MBX_JTAG_CORE_BASE_ADDR + TOP_DARJEELING_MBX_JTAG_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_MBX_JTAG_CORE_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for core device on mbx_pcie0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_MBX_PCIE0_CORE_BASE_ADDR: usize = 0x22040000;

/// Peripheral size for core device on mbx_pcie0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_MBX_PCIE0_CORE_BASE_ADDR and
/// `TOP_DARJEELING_MBX_PCIE0_CORE_BASE_ADDR + TOP_DARJEELING_MBX_PCIE0_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_MBX_PCIE0_CORE_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for core device on mbx_pcie1 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_MBX_PCIE1_CORE_BASE_ADDR: usize = 0x22040100;

/// Peripheral size for core device on mbx_pcie1 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_MBX_PCIE1_CORE_BASE_ADDR and
/// `TOP_DARJEELING_MBX_PCIE1_CORE_BASE_ADDR + TOP_DARJEELING_MBX_PCIE1_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_MBX_PCIE1_CORE_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for cfg device on rv_core_ibex in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RV_CORE_IBEX_CFG_BASE_ADDR: usize = 0x211F0000;

/// Peripheral size for cfg device on rv_core_ibex in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RV_CORE_IBEX_CFG_BASE_ADDR and
/// `TOP_DARJEELING_RV_CORE_IBEX_CFG_BASE_ADDR + TOP_DARJEELING_RV_CORE_IBEX_CFG_SIZE_BYTES`.
pub const TOP_DARJEELING_RV_CORE_IBEX_CFG_SIZE_BYTES: usize = 0x800;

/// Memory base address for ctn in top darjeeling.
pub const CTN_BASE_ADDR: usize = 0x40000000;

/// Memory size for ctn in top darjeeling.
pub const CTN_SIZE_BYTES: usize = 0x40000000;

/// Memory base address for ram_ctn in top darjeeling.
pub const RAM_CTN_BASE_ADDR: usize = 0x41000000;

/// Memory size for ram_ctn in top darjeeling.
pub const RAM_CTN_SIZE_BYTES: usize = 0x100000;
/// Memory base address for ram_ret_aon in top darjeeling.
pub const RAM_RET_AON_BASE_ADDR: usize = 0x30600000;

/// Memory size for ram_ret_aon in top darjeeling.
pub const RAM_RET_AON_SIZE_BYTES: usize = 0x1000;

/// Memory base address for ram_main in top darjeeling.
pub const RAM_MAIN_BASE_ADDR: usize = 0x10000000;

/// Memory size for ram_main in top darjeeling.
pub const RAM_MAIN_SIZE_BYTES: usize = 0x10000;

/// Memory base address for ram_mbox in top darjeeling.
pub const RAM_MBOX_BASE_ADDR: usize = 0x11000000;

/// Memory size for ram_mbox in top darjeeling.
pub const RAM_MBOX_SIZE_BYTES: usize = 0x1000;

/// Memory base address for rom0 in top darjeeling.
pub const ROM0_BASE_ADDR: usize = 0x8000;

/// Memory size for rom0 in top darjeeling.
pub const ROM0_SIZE_BYTES: usize = 0x8000;

/// Memory base address for rom1 in top darjeeling.
pub const ROM1_BASE_ADDR: usize = 0x20000;

/// Memory size for rom1 in top darjeeling.
pub const ROM1_SIZE_BYTES: usize = 0x10000;

/// PLIC Interrupt Source Peripheral.
///
/// Enumeration used to determine which peripheral asserted the corresponding
/// interrupt.
#[repr(u32)]
pub enum TopDarjeelingPlicPeripheral {
    /// Unknown Peripheral
    Unknown = 0,
    /// uart0
    Uart0 = 1,
    /// gpio
    Gpio = 2,
    /// spi_device
    SpiDevice = 3,
    /// i2c0
    I2c0 = 4,
    /// rv_timer
    RvTimer = 5,
    /// otp_ctrl
    OtpCtrl = 6,
    /// alert_handler
    AlertHandler = 7,
    /// socdbg_ctrl
    SocdbgCtrl = 8,
    /// spi_host0
    SpiHost0 = 9,
    /// pwrmgr_aon
    PwrmgrAon = 10,
    /// aon_timer_aon
    AonTimerAon = 11,
    /// sensor_ctrl
    SensorCtrl = 12,
    /// soc_proxy
    SocProxy = 13,
    /// hmac
    Hmac = 14,
    /// kmac
    Kmac = 15,
    /// otbn
    Otbn = 16,
    /// keymgr_dpe
    KeymgrDpe = 17,
    /// csrng
    Csrng = 18,
    /// edn0
    Edn0 = 19,
    /// edn1
    Edn1 = 20,
    /// dma
    Dma = 21,
    /// mbx0
    Mbx0 = 22,
    /// mbx1
    Mbx1 = 23,
    /// mbx2
    Mbx2 = 24,
    /// mbx3
    Mbx3 = 25,
    /// mbx4
    Mbx4 = 26,
    /// mbx5
    Mbx5 = 27,
    /// mbx6
    Mbx6 = 28,
    /// mbx_jtag
    MbxJtag = 29,
    /// mbx_pcie0
    MbxPcie0 = 30,
    /// mbx_pcie1
    MbxPcie1 = 31,
}

impl TryFrom<u32> for TopDarjeelingPlicPeripheral {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::Unknown),
            1 => Ok(Self::Uart0),
            2 => Ok(Self::Gpio),
            3 => Ok(Self::SpiDevice),
            4 => Ok(Self::I2c0),
            5 => Ok(Self::RvTimer),
            6 => Ok(Self::OtpCtrl),
            7 => Ok(Self::AlertHandler),
            8 => Ok(Self::SocdbgCtrl),
            9 => Ok(Self::SpiHost0),
            10 => Ok(Self::PwrmgrAon),
            11 => Ok(Self::AonTimerAon),
            12 => Ok(Self::SensorCtrl),
            13 => Ok(Self::SocProxy),
            14 => Ok(Self::Hmac),
            15 => Ok(Self::Kmac),
            16 => Ok(Self::Otbn),
            17 => Ok(Self::KeymgrDpe),
            18 => Ok(Self::Csrng),
            19 => Ok(Self::Edn0),
            20 => Ok(Self::Edn1),
            21 => Ok(Self::Dma),
            22 => Ok(Self::Mbx0),
            23 => Ok(Self::Mbx1),
            24 => Ok(Self::Mbx2),
            25 => Ok(Self::Mbx3),
            26 => Ok(Self::Mbx4),
            27 => Ok(Self::Mbx5),
            28 => Ok(Self::Mbx6),
            29 => Ok(Self::MbxJtag),
            30 => Ok(Self::MbxPcie0),
            31 => Ok(Self::MbxPcie1),
            _ => Err(val),
        }
    }
}

/// PLIC Interrupt Source.
///
/// Enumeration of all PLIC interrupt sources. The interrupt sources belonging to
/// the same peripheral are guaranteed to be consecutive.
#[repr(u32)]
pub enum TopDarjeelingPlicIrqId {
    /// No Interrupt
    None = 0,
    /// uart0_tx_watermark
    Uart0TxWatermark = 1,
    /// uart0_rx_watermark
    Uart0RxWatermark = 2,
    /// uart0_tx_empty
    Uart0TxEmpty = 3,
    /// uart0_rx_overflow
    Uart0RxOverflow = 4,
    /// uart0_rx_frame_err
    Uart0RxFrameErr = 5,
    /// uart0_rx_break_err
    Uart0RxBreakErr = 6,
    /// uart0_rx_timeout
    Uart0RxTimeout = 7,
    /// uart0_rx_parity_err
    Uart0RxParityErr = 8,
    /// gpio_gpio 0
    GpioGpio0 = 9,
    /// gpio_gpio 1
    GpioGpio1 = 10,
    /// gpio_gpio 2
    GpioGpio2 = 11,
    /// gpio_gpio 3
    GpioGpio3 = 12,
    /// gpio_gpio 4
    GpioGpio4 = 13,
    /// gpio_gpio 5
    GpioGpio5 = 14,
    /// gpio_gpio 6
    GpioGpio6 = 15,
    /// gpio_gpio 7
    GpioGpio7 = 16,
    /// gpio_gpio 8
    GpioGpio8 = 17,
    /// gpio_gpio 9
    GpioGpio9 = 18,
    /// gpio_gpio 10
    GpioGpio10 = 19,
    /// gpio_gpio 11
    GpioGpio11 = 20,
    /// gpio_gpio 12
    GpioGpio12 = 21,
    /// gpio_gpio 13
    GpioGpio13 = 22,
    /// gpio_gpio 14
    GpioGpio14 = 23,
    /// gpio_gpio 15
    GpioGpio15 = 24,
    /// gpio_gpio 16
    GpioGpio16 = 25,
    /// gpio_gpio 17
    GpioGpio17 = 26,
    /// gpio_gpio 18
    GpioGpio18 = 27,
    /// gpio_gpio 19
    GpioGpio19 = 28,
    /// gpio_gpio 20
    GpioGpio20 = 29,
    /// gpio_gpio 21
    GpioGpio21 = 30,
    /// gpio_gpio 22
    GpioGpio22 = 31,
    /// gpio_gpio 23
    GpioGpio23 = 32,
    /// gpio_gpio 24
    GpioGpio24 = 33,
    /// gpio_gpio 25
    GpioGpio25 = 34,
    /// gpio_gpio 26
    GpioGpio26 = 35,
    /// gpio_gpio 27
    GpioGpio27 = 36,
    /// gpio_gpio 28
    GpioGpio28 = 37,
    /// gpio_gpio 29
    GpioGpio29 = 38,
    /// gpio_gpio 30
    GpioGpio30 = 39,
    /// gpio_gpio 31
    GpioGpio31 = 40,
    /// spi_device_generic_rx_full
    SpiDeviceGenericRxFull = 41,
    /// spi_device_generic_rx_watermark
    SpiDeviceGenericRxWatermark = 42,
    /// spi_device_generic_tx_watermark
    SpiDeviceGenericTxWatermark = 43,
    /// spi_device_generic_rx_error
    SpiDeviceGenericRxError = 44,
    /// spi_device_generic_rx_overflow
    SpiDeviceGenericRxOverflow = 45,
    /// spi_device_generic_tx_underflow
    SpiDeviceGenericTxUnderflow = 46,
    /// spi_device_upload_cmdfifo_not_empty
    SpiDeviceUploadCmdfifoNotEmpty = 47,
    /// spi_device_upload_payload_not_empty
    SpiDeviceUploadPayloadNotEmpty = 48,
    /// spi_device_upload_payload_overflow
    SpiDeviceUploadPayloadOverflow = 49,
    /// spi_device_readbuf_watermark
    SpiDeviceReadbufWatermark = 50,
    /// spi_device_readbuf_flip
    SpiDeviceReadbufFlip = 51,
    /// spi_device_tpm_header_not_empty
    SpiDeviceTpmHeaderNotEmpty = 52,
    /// i2c0_fmt_threshold
    I2c0FmtThreshold = 53,
    /// i2c0_rx_threshold
    I2c0RxThreshold = 54,
    /// i2c0_fmt_overflow
    I2c0FmtOverflow = 55,
    /// i2c0_rx_overflow
    I2c0RxOverflow = 56,
    /// i2c0_nak
    I2c0Nak = 57,
    /// i2c0_scl_interference
    I2c0SclInterference = 58,
    /// i2c0_sda_interference
    I2c0SdaInterference = 59,
    /// i2c0_stretch_timeout
    I2c0StretchTimeout = 60,
    /// i2c0_sda_unstable
    I2c0SdaUnstable = 61,
    /// i2c0_cmd_complete
    I2c0CmdComplete = 62,
    /// i2c0_tx_stretch
    I2c0TxStretch = 63,
    /// i2c0_tx_overflow
    I2c0TxOverflow = 64,
    /// i2c0_acq_full
    I2c0AcqFull = 65,
    /// i2c0_unexp_stop
    I2c0UnexpStop = 66,
    /// i2c0_host_timeout
    I2c0HostTimeout = 67,
    /// rv_timer_timer_expired_hart0_timer0
    RvTimerTimerExpiredHart0Timer0 = 68,
    /// otp_ctrl_otp_operation_done
    OtpCtrlOtpOperationDone = 69,
    /// otp_ctrl_otp_error
    OtpCtrlOtpError = 70,
    /// alert_handler_classa
    AlertHandlerClassa = 71,
    /// alert_handler_classb
    AlertHandlerClassb = 72,
    /// alert_handler_classc
    AlertHandlerClassc = 73,
    /// alert_handler_classd
    AlertHandlerClassd = 74,
    /// socdbg_ctrl_debug_attention
    SocdbgCtrlDebugAttention = 75,
    /// spi_host0_error
    SpiHost0Error = 76,
    /// spi_host0_spi_event
    SpiHost0SpiEvent = 77,
    /// pwrmgr_aon_wakeup
    PwrmgrAonWakeup = 78,
    /// aon_timer_aon_wkup_timer_expired
    AonTimerAonWkupTimerExpired = 79,
    /// aon_timer_aon_wdog_timer_bark
    AonTimerAonWdogTimerBark = 80,
    /// sensor_ctrl_io_status_change
    SensorCtrlIoStatusChange = 81,
    /// sensor_ctrl_init_status_change
    SensorCtrlInitStatusChange = 82,
    /// soc_proxy_external 0
    SocProxyExternal0 = 83,
    /// soc_proxy_external 1
    SocProxyExternal1 = 84,
    /// soc_proxy_external 2
    SocProxyExternal2 = 85,
    /// soc_proxy_external 3
    SocProxyExternal3 = 86,
    /// soc_proxy_external 4
    SocProxyExternal4 = 87,
    /// soc_proxy_external 5
    SocProxyExternal5 = 88,
    /// soc_proxy_external 6
    SocProxyExternal6 = 89,
    /// soc_proxy_external 7
    SocProxyExternal7 = 90,
    /// soc_proxy_external 8
    SocProxyExternal8 = 91,
    /// soc_proxy_external 9
    SocProxyExternal9 = 92,
    /// soc_proxy_external 10
    SocProxyExternal10 = 93,
    /// soc_proxy_external 11
    SocProxyExternal11 = 94,
    /// soc_proxy_external 12
    SocProxyExternal12 = 95,
    /// soc_proxy_external 13
    SocProxyExternal13 = 96,
    /// soc_proxy_external 14
    SocProxyExternal14 = 97,
    /// soc_proxy_external 15
    SocProxyExternal15 = 98,
    /// soc_proxy_external 16
    SocProxyExternal16 = 99,
    /// soc_proxy_external 17
    SocProxyExternal17 = 100,
    /// soc_proxy_external 18
    SocProxyExternal18 = 101,
    /// soc_proxy_external 19
    SocProxyExternal19 = 102,
    /// soc_proxy_external 20
    SocProxyExternal20 = 103,
    /// soc_proxy_external 21
    SocProxyExternal21 = 104,
    /// soc_proxy_external 22
    SocProxyExternal22 = 105,
    /// soc_proxy_external 23
    SocProxyExternal23 = 106,
    /// soc_proxy_external 24
    SocProxyExternal24 = 107,
    /// soc_proxy_external 25
    SocProxyExternal25 = 108,
    /// soc_proxy_external 26
    SocProxyExternal26 = 109,
    /// soc_proxy_external 27
    SocProxyExternal27 = 110,
    /// soc_proxy_external 28
    SocProxyExternal28 = 111,
    /// soc_proxy_external 29
    SocProxyExternal29 = 112,
    /// soc_proxy_external 30
    SocProxyExternal30 = 113,
    /// soc_proxy_external 31
    SocProxyExternal31 = 114,
    /// hmac_hmac_done
    HmacHmacDone = 115,
    /// hmac_fifo_empty
    HmacFifoEmpty = 116,
    /// hmac_hmac_err
    HmacHmacErr = 117,
    /// kmac_kmac_done
    KmacKmacDone = 118,
    /// kmac_fifo_empty
    KmacFifoEmpty = 119,
    /// kmac_kmac_err
    KmacKmacErr = 120,
    /// otbn_done
    OtbnDone = 121,
    /// keymgr_dpe_op_done
    KeymgrDpeOpDone = 122,
    /// csrng_cs_cmd_req_done
    CsrngCsCmdReqDone = 123,
    /// csrng_cs_entropy_req
    CsrngCsEntropyReq = 124,
    /// csrng_cs_hw_inst_exc
    CsrngCsHwInstExc = 125,
    /// csrng_cs_fatal_err
    CsrngCsFatalErr = 126,
    /// edn0_edn_cmd_req_done
    Edn0EdnCmdReqDone = 127,
    /// edn0_edn_fatal_err
    Edn0EdnFatalErr = 128,
    /// edn1_edn_cmd_req_done
    Edn1EdnCmdReqDone = 129,
    /// edn1_edn_fatal_err
    Edn1EdnFatalErr = 130,
    /// dma_dma_done
    DmaDmaDone = 131,
    /// dma_dma_error
    DmaDmaError = 132,
    /// dma_dma_memory_buffer_limit
    DmaDmaMemoryBufferLimit = 133,
    /// mbx0_mbx_ready
    Mbx0MbxReady = 134,
    /// mbx0_mbx_abort
    Mbx0MbxAbort = 135,
    /// mbx1_mbx_ready
    Mbx1MbxReady = 136,
    /// mbx1_mbx_abort
    Mbx1MbxAbort = 137,
    /// mbx2_mbx_ready
    Mbx2MbxReady = 138,
    /// mbx2_mbx_abort
    Mbx2MbxAbort = 139,
    /// mbx3_mbx_ready
    Mbx3MbxReady = 140,
    /// mbx3_mbx_abort
    Mbx3MbxAbort = 141,
    /// mbx4_mbx_ready
    Mbx4MbxReady = 142,
    /// mbx4_mbx_abort
    Mbx4MbxAbort = 143,
    /// mbx5_mbx_ready
    Mbx5MbxReady = 144,
    /// mbx5_mbx_abort
    Mbx5MbxAbort = 145,
    /// mbx6_mbx_ready
    Mbx6MbxReady = 146,
    /// mbx6_mbx_abort
    Mbx6MbxAbort = 147,
    /// mbx_jtag_mbx_ready
    MbxJtagMbxReady = 148,
    /// mbx_jtag_mbx_abort
    MbxJtagMbxAbort = 149,
    /// mbx_pcie0_mbx_ready
    MbxPcie0MbxReady = 150,
    /// mbx_pcie0_mbx_abort
    MbxPcie0MbxAbort = 151,
    /// mbx_pcie1_mbx_ready
    MbxPcie1MbxReady = 152,
    /// mbx_pcie1_mbx_abort
    MbxPcie1MbxAbort = 153,
}

impl TryFrom<u32> for TopDarjeelingPlicIrqId {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::None),
            1 => Ok(Self::Uart0TxWatermark),
            2 => Ok(Self::Uart0RxWatermark),
            3 => Ok(Self::Uart0TxEmpty),
            4 => Ok(Self::Uart0RxOverflow),
            5 => Ok(Self::Uart0RxFrameErr),
            6 => Ok(Self::Uart0RxBreakErr),
            7 => Ok(Self::Uart0RxTimeout),
            8 => Ok(Self::Uart0RxParityErr),
            9 => Ok(Self::GpioGpio0),
            10 => Ok(Self::GpioGpio1),
            11 => Ok(Self::GpioGpio2),
            12 => Ok(Self::GpioGpio3),
            13 => Ok(Self::GpioGpio4),
            14 => Ok(Self::GpioGpio5),
            15 => Ok(Self::GpioGpio6),
            16 => Ok(Self::GpioGpio7),
            17 => Ok(Self::GpioGpio8),
            18 => Ok(Self::GpioGpio9),
            19 => Ok(Self::GpioGpio10),
            20 => Ok(Self::GpioGpio11),
            21 => Ok(Self::GpioGpio12),
            22 => Ok(Self::GpioGpio13),
            23 => Ok(Self::GpioGpio14),
            24 => Ok(Self::GpioGpio15),
            25 => Ok(Self::GpioGpio16),
            26 => Ok(Self::GpioGpio17),
            27 => Ok(Self::GpioGpio18),
            28 => Ok(Self::GpioGpio19),
            29 => Ok(Self::GpioGpio20),
            30 => Ok(Self::GpioGpio21),
            31 => Ok(Self::GpioGpio22),
            32 => Ok(Self::GpioGpio23),
            33 => Ok(Self::GpioGpio24),
            34 => Ok(Self::GpioGpio25),
            35 => Ok(Self::GpioGpio26),
            36 => Ok(Self::GpioGpio27),
            37 => Ok(Self::GpioGpio28),
            38 => Ok(Self::GpioGpio29),
            39 => Ok(Self::GpioGpio30),
            40 => Ok(Self::GpioGpio31),
            41 => Ok(Self::SpiDeviceGenericRxFull),
            42 => Ok(Self::SpiDeviceGenericRxWatermark),
            43 => Ok(Self::SpiDeviceGenericTxWatermark),
            44 => Ok(Self::SpiDeviceGenericRxError),
            45 => Ok(Self::SpiDeviceGenericRxOverflow),
            46 => Ok(Self::SpiDeviceGenericTxUnderflow),
            47 => Ok(Self::SpiDeviceUploadCmdfifoNotEmpty),
            48 => Ok(Self::SpiDeviceUploadPayloadNotEmpty),
            49 => Ok(Self::SpiDeviceUploadPayloadOverflow),
            50 => Ok(Self::SpiDeviceReadbufWatermark),
            51 => Ok(Self::SpiDeviceReadbufFlip),
            52 => Ok(Self::SpiDeviceTpmHeaderNotEmpty),
            53 => Ok(Self::I2c0FmtThreshold),
            54 => Ok(Self::I2c0RxThreshold),
            55 => Ok(Self::I2c0FmtOverflow),
            56 => Ok(Self::I2c0RxOverflow),
            57 => Ok(Self::I2c0Nak),
            58 => Ok(Self::I2c0SclInterference),
            59 => Ok(Self::I2c0SdaInterference),
            60 => Ok(Self::I2c0StretchTimeout),
            61 => Ok(Self::I2c0SdaUnstable),
            62 => Ok(Self::I2c0CmdComplete),
            63 => Ok(Self::I2c0TxStretch),
            64 => Ok(Self::I2c0TxOverflow),
            65 => Ok(Self::I2c0AcqFull),
            66 => Ok(Self::I2c0UnexpStop),
            67 => Ok(Self::I2c0HostTimeout),
            68 => Ok(Self::RvTimerTimerExpiredHart0Timer0),
            69 => Ok(Self::OtpCtrlOtpOperationDone),
            70 => Ok(Self::OtpCtrlOtpError),
            71 => Ok(Self::AlertHandlerClassa),
            72 => Ok(Self::AlertHandlerClassb),
            73 => Ok(Self::AlertHandlerClassc),
            74 => Ok(Self::AlertHandlerClassd),
            75 => Ok(Self::SocdbgCtrlDebugAttention),
            76 => Ok(Self::SpiHost0Error),
            77 => Ok(Self::SpiHost0SpiEvent),
            78 => Ok(Self::PwrmgrAonWakeup),
            79 => Ok(Self::AonTimerAonWkupTimerExpired),
            80 => Ok(Self::AonTimerAonWdogTimerBark),
            81 => Ok(Self::SensorCtrlIoStatusChange),
            82 => Ok(Self::SensorCtrlInitStatusChange),
            83 => Ok(Self::SocProxyExternal0),
            84 => Ok(Self::SocProxyExternal1),
            85 => Ok(Self::SocProxyExternal2),
            86 => Ok(Self::SocProxyExternal3),
            87 => Ok(Self::SocProxyExternal4),
            88 => Ok(Self::SocProxyExternal5),
            89 => Ok(Self::SocProxyExternal6),
            90 => Ok(Self::SocProxyExternal7),
            91 => Ok(Self::SocProxyExternal8),
            92 => Ok(Self::SocProxyExternal9),
            93 => Ok(Self::SocProxyExternal10),
            94 => Ok(Self::SocProxyExternal11),
            95 => Ok(Self::SocProxyExternal12),
            96 => Ok(Self::SocProxyExternal13),
            97 => Ok(Self::SocProxyExternal14),
            98 => Ok(Self::SocProxyExternal15),
            99 => Ok(Self::SocProxyExternal16),
            100 => Ok(Self::SocProxyExternal17),
            101 => Ok(Self::SocProxyExternal18),
            102 => Ok(Self::SocProxyExternal19),
            103 => Ok(Self::SocProxyExternal20),
            104 => Ok(Self::SocProxyExternal21),
            105 => Ok(Self::SocProxyExternal22),
            106 => Ok(Self::SocProxyExternal23),
            107 => Ok(Self::SocProxyExternal24),
            108 => Ok(Self::SocProxyExternal25),
            109 => Ok(Self::SocProxyExternal26),
            110 => Ok(Self::SocProxyExternal27),
            111 => Ok(Self::SocProxyExternal28),
            112 => Ok(Self::SocProxyExternal29),
            113 => Ok(Self::SocProxyExternal30),
            114 => Ok(Self::SocProxyExternal31),
            115 => Ok(Self::HmacHmacDone),
            116 => Ok(Self::HmacFifoEmpty),
            117 => Ok(Self::HmacHmacErr),
            118 => Ok(Self::KmacKmacDone),
            119 => Ok(Self::KmacFifoEmpty),
            120 => Ok(Self::KmacKmacErr),
            121 => Ok(Self::OtbnDone),
            122 => Ok(Self::KeymgrDpeOpDone),
            123 => Ok(Self::CsrngCsCmdReqDone),
            124 => Ok(Self::CsrngCsEntropyReq),
            125 => Ok(Self::CsrngCsHwInstExc),
            126 => Ok(Self::CsrngCsFatalErr),
            127 => Ok(Self::Edn0EdnCmdReqDone),
            128 => Ok(Self::Edn0EdnFatalErr),
            129 => Ok(Self::Edn1EdnCmdReqDone),
            130 => Ok(Self::Edn1EdnFatalErr),
            131 => Ok(Self::DmaDmaDone),
            132 => Ok(Self::DmaDmaError),
            133 => Ok(Self::DmaDmaMemoryBufferLimit),
            134 => Ok(Self::Mbx0MbxReady),
            135 => Ok(Self::Mbx0MbxAbort),
            136 => Ok(Self::Mbx1MbxReady),
            137 => Ok(Self::Mbx1MbxAbort),
            138 => Ok(Self::Mbx2MbxReady),
            139 => Ok(Self::Mbx2MbxAbort),
            140 => Ok(Self::Mbx3MbxReady),
            141 => Ok(Self::Mbx3MbxAbort),
            142 => Ok(Self::Mbx4MbxReady),
            143 => Ok(Self::Mbx4MbxAbort),
            144 => Ok(Self::Mbx5MbxReady),
            145 => Ok(Self::Mbx5MbxAbort),
            146 => Ok(Self::Mbx6MbxReady),
            147 => Ok(Self::Mbx6MbxAbort),
            148 => Ok(Self::MbxJtagMbxReady),
            149 => Ok(Self::MbxJtagMbxAbort),
            150 => Ok(Self::MbxPcie0MbxReady),
            151 => Ok(Self::MbxPcie0MbxAbort),
            152 => Ok(Self::MbxPcie1MbxReady),
            153 => Ok(Self::MbxPcie1MbxAbort),
            _ => Err(val),
        }
    }
}

/// PLIC Interrupt Target.
///
/// Enumeration used to determine which set of IE, CC, threshold registers to
/// access for a given interrupt target.
#[repr(u32)]
pub enum TopDarjeelingPlicTarget {
    /// Ibex Core 0
    Ibex0 = 0,
}

/// Alert Handler Source Peripheral.
///
/// Enumeration used to determine which peripheral asserted the corresponding
/// alert.
#[repr(u32)]
pub enum TopDarjeelingAlertPeripheral {
    /// uart0
    Uart0 = 0,
    /// gpio
    Gpio = 1,
    /// spi_device
    SpiDevice = 2,
    /// i2c0
    I2c0 = 3,
    /// rv_timer
    RvTimer = 4,
    /// otp_ctrl
    OtpCtrl = 5,
    /// lc_ctrl
    LcCtrl = 6,
    /// socdbg_ctrl
    SocdbgCtrl = 7,
    /// spi_host0
    SpiHost0 = 8,
    /// pwrmgr_aon
    PwrmgrAon = 9,
    /// rstmgr_aon
    RstmgrAon = 10,
    /// clkmgr_aon
    ClkmgrAon = 11,
    /// pinmux_aon
    PinmuxAon = 12,
    /// aon_timer_aon
    AonTimerAon = 13,
    /// sensor_ctrl
    SensorCtrl = 14,
    /// soc_proxy
    SocProxy = 15,
    /// sram_ctrl_ret_aon
    SramCtrlRetAon = 16,
    /// rv_dm
    RvDm = 17,
    /// rv_plic
    RvPlic = 18,
    /// aes
    Aes = 19,
    /// hmac
    Hmac = 20,
    /// kmac
    Kmac = 21,
    /// otbn
    Otbn = 22,
    /// keymgr_dpe
    KeymgrDpe = 23,
    /// csrng
    Csrng = 24,
    /// edn0
    Edn0 = 25,
    /// edn1
    Edn1 = 26,
    /// sram_ctrl_main
    SramCtrlMain = 27,
    /// sram_ctrl_mbox
    SramCtrlMbox = 28,
    /// rom_ctrl0
    RomCtrl0 = 29,
    /// rom_ctrl1
    RomCtrl1 = 30,
    /// dma
    Dma = 31,
    /// mbx0
    Mbx0 = 32,
    /// mbx1
    Mbx1 = 33,
    /// mbx2
    Mbx2 = 34,
    /// mbx3
    Mbx3 = 35,
    /// mbx4
    Mbx4 = 36,
    /// mbx5
    Mbx5 = 37,
    /// mbx6
    Mbx6 = 38,
    /// mbx_jtag
    MbxJtag = 39,
    /// mbx_pcie0
    MbxPcie0 = 40,
    /// mbx_pcie1
    MbxPcie1 = 41,
    /// rv_core_ibex
    RvCoreIbex = 42,
}

/// Alert Handler Alert Source.
///
/// Enumeration of all Alert Handler Alert Sources. The alert sources belonging to
/// the same peripheral are guaranteed to be consecutive.
#[repr(u32)]
pub enum TopDarjeelingAlertId {
    /// uart0_fatal_fault
    Uart0FatalFault = 0,
    /// gpio_fatal_fault
    GpioFatalFault = 1,
    /// spi_device_fatal_fault
    SpiDeviceFatalFault = 2,
    /// i2c0_fatal_fault
    I2c0FatalFault = 3,
    /// rv_timer_fatal_fault
    RvTimerFatalFault = 4,
    /// otp_ctrl_fatal_macro_error
    OtpCtrlFatalMacroError = 5,
    /// otp_ctrl_fatal_check_error
    OtpCtrlFatalCheckError = 6,
    /// otp_ctrl_fatal_bus_integ_error
    OtpCtrlFatalBusIntegError = 7,
    /// otp_ctrl_fatal_prim_otp_alert
    OtpCtrlFatalPrimOtpAlert = 8,
    /// otp_ctrl_recov_prim_otp_alert
    OtpCtrlRecovPrimOtpAlert = 9,
    /// lc_ctrl_fatal_prog_error
    LcCtrlFatalProgError = 10,
    /// lc_ctrl_fatal_state_error
    LcCtrlFatalStateError = 11,
    /// lc_ctrl_fatal_bus_integ_error
    LcCtrlFatalBusIntegError = 12,
    /// socdbg_ctrl_fatal_fault
    SocdbgCtrlFatalFault = 13,
    /// spi_host0_fatal_fault
    SpiHost0FatalFault = 14,
    /// pwrmgr_aon_fatal_fault
    PwrmgrAonFatalFault = 15,
    /// rstmgr_aon_fatal_fault
    RstmgrAonFatalFault = 16,
    /// rstmgr_aon_fatal_cnsty_fault
    RstmgrAonFatalCnstyFault = 17,
    /// clkmgr_aon_recov_fault
    ClkmgrAonRecovFault = 18,
    /// clkmgr_aon_fatal_fault
    ClkmgrAonFatalFault = 19,
    /// pinmux_aon_fatal_fault
    PinmuxAonFatalFault = 20,
    /// aon_timer_aon_fatal_fault
    AonTimerAonFatalFault = 21,
    /// sensor_ctrl_recov_alert
    SensorCtrlRecovAlert = 22,
    /// sensor_ctrl_fatal_alert
    SensorCtrlFatalAlert = 23,
    /// soc_proxy_fatal_alert_intg
    SocProxyFatalAlertIntg = 24,
    /// soc_proxy_fatal_alert_external_0
    SocProxyFatalAlertExternal0 = 25,
    /// soc_proxy_fatal_alert_external_1
    SocProxyFatalAlertExternal1 = 26,
    /// soc_proxy_fatal_alert_external_2
    SocProxyFatalAlertExternal2 = 27,
    /// soc_proxy_fatal_alert_external_3
    SocProxyFatalAlertExternal3 = 28,
    /// soc_proxy_fatal_alert_external_4
    SocProxyFatalAlertExternal4 = 29,
    /// soc_proxy_fatal_alert_external_5
    SocProxyFatalAlertExternal5 = 30,
    /// soc_proxy_fatal_alert_external_6
    SocProxyFatalAlertExternal6 = 31,
    /// soc_proxy_fatal_alert_external_7
    SocProxyFatalAlertExternal7 = 32,
    /// soc_proxy_fatal_alert_external_8
    SocProxyFatalAlertExternal8 = 33,
    /// soc_proxy_fatal_alert_external_9
    SocProxyFatalAlertExternal9 = 34,
    /// soc_proxy_fatal_alert_external_10
    SocProxyFatalAlertExternal10 = 35,
    /// soc_proxy_fatal_alert_external_11
    SocProxyFatalAlertExternal11 = 36,
    /// soc_proxy_fatal_alert_external_12
    SocProxyFatalAlertExternal12 = 37,
    /// soc_proxy_fatal_alert_external_13
    SocProxyFatalAlertExternal13 = 38,
    /// soc_proxy_fatal_alert_external_14
    SocProxyFatalAlertExternal14 = 39,
    /// soc_proxy_fatal_alert_external_15
    SocProxyFatalAlertExternal15 = 40,
    /// soc_proxy_fatal_alert_external_16
    SocProxyFatalAlertExternal16 = 41,
    /// soc_proxy_fatal_alert_external_17
    SocProxyFatalAlertExternal17 = 42,
    /// soc_proxy_fatal_alert_external_18
    SocProxyFatalAlertExternal18 = 43,
    /// soc_proxy_fatal_alert_external_19
    SocProxyFatalAlertExternal19 = 44,
    /// soc_proxy_fatal_alert_external_20
    SocProxyFatalAlertExternal20 = 45,
    /// soc_proxy_fatal_alert_external_21
    SocProxyFatalAlertExternal21 = 46,
    /// soc_proxy_fatal_alert_external_22
    SocProxyFatalAlertExternal22 = 47,
    /// soc_proxy_fatal_alert_external_23
    SocProxyFatalAlertExternal23 = 48,
    /// soc_proxy_recov_alert_external_0
    SocProxyRecovAlertExternal0 = 49,
    /// soc_proxy_recov_alert_external_1
    SocProxyRecovAlertExternal1 = 50,
    /// soc_proxy_recov_alert_external_2
    SocProxyRecovAlertExternal2 = 51,
    /// soc_proxy_recov_alert_external_3
    SocProxyRecovAlertExternal3 = 52,
    /// sram_ctrl_ret_aon_fatal_error
    SramCtrlRetAonFatalError = 53,
    /// rv_dm_fatal_fault
    RvDmFatalFault = 54,
    /// rv_plic_fatal_fault
    RvPlicFatalFault = 55,
    /// aes_recov_ctrl_update_err
    AesRecovCtrlUpdateErr = 56,
    /// aes_fatal_fault
    AesFatalFault = 57,
    /// hmac_fatal_fault
    HmacFatalFault = 58,
    /// kmac_recov_operation_err
    KmacRecovOperationErr = 59,
    /// kmac_fatal_fault_err
    KmacFatalFaultErr = 60,
    /// otbn_fatal
    OtbnFatal = 61,
    /// otbn_recov
    OtbnRecov = 62,
    /// keymgr_dpe_recov_operation_err
    KeymgrDpeRecovOperationErr = 63,
    /// keymgr_dpe_fatal_fault_err
    KeymgrDpeFatalFaultErr = 64,
    /// csrng_recov_alert
    CsrngRecovAlert = 65,
    /// csrng_fatal_alert
    CsrngFatalAlert = 66,
    /// edn0_recov_alert
    Edn0RecovAlert = 67,
    /// edn0_fatal_alert
    Edn0FatalAlert = 68,
    /// edn1_recov_alert
    Edn1RecovAlert = 69,
    /// edn1_fatal_alert
    Edn1FatalAlert = 70,
    /// sram_ctrl_main_fatal_error
    SramCtrlMainFatalError = 71,
    /// sram_ctrl_mbox_fatal_error
    SramCtrlMboxFatalError = 72,
    /// rom_ctrl0_fatal
    RomCtrl0Fatal = 73,
    /// rom_ctrl1_fatal
    RomCtrl1Fatal = 74,
    /// dma_fatal_fault
    DmaFatalFault = 75,
    /// mbx0_fatal_fault
    Mbx0FatalFault = 76,
    /// mbx0_recov_fault
    Mbx0RecovFault = 77,
    /// mbx1_fatal_fault
    Mbx1FatalFault = 78,
    /// mbx1_recov_fault
    Mbx1RecovFault = 79,
    /// mbx2_fatal_fault
    Mbx2FatalFault = 80,
    /// mbx2_recov_fault
    Mbx2RecovFault = 81,
    /// mbx3_fatal_fault
    Mbx3FatalFault = 82,
    /// mbx3_recov_fault
    Mbx3RecovFault = 83,
    /// mbx4_fatal_fault
    Mbx4FatalFault = 84,
    /// mbx4_recov_fault
    Mbx4RecovFault = 85,
    /// mbx5_fatal_fault
    Mbx5FatalFault = 86,
    /// mbx5_recov_fault
    Mbx5RecovFault = 87,
    /// mbx6_fatal_fault
    Mbx6FatalFault = 88,
    /// mbx6_recov_fault
    Mbx6RecovFault = 89,
    /// mbx_jtag_fatal_fault
    MbxJtagFatalFault = 90,
    /// mbx_jtag_recov_fault
    MbxJtagRecovFault = 91,
    /// mbx_pcie0_fatal_fault
    MbxPcie0FatalFault = 92,
    /// mbx_pcie0_recov_fault
    MbxPcie0RecovFault = 93,
    /// mbx_pcie1_fatal_fault
    MbxPcie1FatalFault = 94,
    /// mbx_pcie1_recov_fault
    MbxPcie1RecovFault = 95,
    /// rv_core_ibex_fatal_sw_err
    RvCoreIbexFatalSwErr = 96,
    /// rv_core_ibex_recov_sw_err
    RvCoreIbexRecovSwErr = 97,
    /// rv_core_ibex_fatal_hw_err
    RvCoreIbexFatalHwErr = 98,
    /// rv_core_ibex_recov_hw_err
    RvCoreIbexRecovHwErr = 99,
}

impl TryFrom<u32> for TopDarjeelingAlertId {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::Uart0FatalFault),
            1 => Ok(Self::GpioFatalFault),
            2 => Ok(Self::SpiDeviceFatalFault),
            3 => Ok(Self::I2c0FatalFault),
            4 => Ok(Self::RvTimerFatalFault),
            5 => Ok(Self::OtpCtrlFatalMacroError),
            6 => Ok(Self::OtpCtrlFatalCheckError),
            7 => Ok(Self::OtpCtrlFatalBusIntegError),
            8 => Ok(Self::OtpCtrlFatalPrimOtpAlert),
            9 => Ok(Self::OtpCtrlRecovPrimOtpAlert),
            10 => Ok(Self::LcCtrlFatalProgError),
            11 => Ok(Self::LcCtrlFatalStateError),
            12 => Ok(Self::LcCtrlFatalBusIntegError),
            13 => Ok(Self::SocdbgCtrlFatalFault),
            14 => Ok(Self::SpiHost0FatalFault),
            15 => Ok(Self::PwrmgrAonFatalFault),
            16 => Ok(Self::RstmgrAonFatalFault),
            17 => Ok(Self::RstmgrAonFatalCnstyFault),
            18 => Ok(Self::ClkmgrAonRecovFault),
            19 => Ok(Self::ClkmgrAonFatalFault),
            20 => Ok(Self::PinmuxAonFatalFault),
            21 => Ok(Self::AonTimerAonFatalFault),
            22 => Ok(Self::SensorCtrlRecovAlert),
            23 => Ok(Self::SensorCtrlFatalAlert),
            24 => Ok(Self::SocProxyFatalAlertIntg),
            25 => Ok(Self::SocProxyFatalAlertExternal0),
            26 => Ok(Self::SocProxyFatalAlertExternal1),
            27 => Ok(Self::SocProxyFatalAlertExternal2),
            28 => Ok(Self::SocProxyFatalAlertExternal3),
            29 => Ok(Self::SocProxyFatalAlertExternal4),
            30 => Ok(Self::SocProxyFatalAlertExternal5),
            31 => Ok(Self::SocProxyFatalAlertExternal6),
            32 => Ok(Self::SocProxyFatalAlertExternal7),
            33 => Ok(Self::SocProxyFatalAlertExternal8),
            34 => Ok(Self::SocProxyFatalAlertExternal9),
            35 => Ok(Self::SocProxyFatalAlertExternal10),
            36 => Ok(Self::SocProxyFatalAlertExternal11),
            37 => Ok(Self::SocProxyFatalAlertExternal12),
            38 => Ok(Self::SocProxyFatalAlertExternal13),
            39 => Ok(Self::SocProxyFatalAlertExternal14),
            40 => Ok(Self::SocProxyFatalAlertExternal15),
            41 => Ok(Self::SocProxyFatalAlertExternal16),
            42 => Ok(Self::SocProxyFatalAlertExternal17),
            43 => Ok(Self::SocProxyFatalAlertExternal18),
            44 => Ok(Self::SocProxyFatalAlertExternal19),
            45 => Ok(Self::SocProxyFatalAlertExternal20),
            46 => Ok(Self::SocProxyFatalAlertExternal21),
            47 => Ok(Self::SocProxyFatalAlertExternal22),
            48 => Ok(Self::SocProxyFatalAlertExternal23),
            49 => Ok(Self::SocProxyRecovAlertExternal0),
            50 => Ok(Self::SocProxyRecovAlertExternal1),
            51 => Ok(Self::SocProxyRecovAlertExternal2),
            52 => Ok(Self::SocProxyRecovAlertExternal3),
            53 => Ok(Self::SramCtrlRetAonFatalError),
            54 => Ok(Self::RvDmFatalFault),
            55 => Ok(Self::RvPlicFatalFault),
            56 => Ok(Self::AesRecovCtrlUpdateErr),
            57 => Ok(Self::AesFatalFault),
            58 => Ok(Self::HmacFatalFault),
            59 => Ok(Self::KmacRecovOperationErr),
            60 => Ok(Self::KmacFatalFaultErr),
            61 => Ok(Self::OtbnFatal),
            62 => Ok(Self::OtbnRecov),
            63 => Ok(Self::KeymgrDpeRecovOperationErr),
            64 => Ok(Self::KeymgrDpeFatalFaultErr),
            65 => Ok(Self::CsrngRecovAlert),
            66 => Ok(Self::CsrngFatalAlert),
            67 => Ok(Self::Edn0RecovAlert),
            68 => Ok(Self::Edn0FatalAlert),
            69 => Ok(Self::Edn1RecovAlert),
            70 => Ok(Self::Edn1FatalAlert),
            71 => Ok(Self::SramCtrlMainFatalError),
            72 => Ok(Self::SramCtrlMboxFatalError),
            73 => Ok(Self::RomCtrl0Fatal),
            74 => Ok(Self::RomCtrl1Fatal),
            75 => Ok(Self::DmaFatalFault),
            76 => Ok(Self::Mbx0FatalFault),
            77 => Ok(Self::Mbx0RecovFault),
            78 => Ok(Self::Mbx1FatalFault),
            79 => Ok(Self::Mbx1RecovFault),
            80 => Ok(Self::Mbx2FatalFault),
            81 => Ok(Self::Mbx2RecovFault),
            82 => Ok(Self::Mbx3FatalFault),
            83 => Ok(Self::Mbx3RecovFault),
            84 => Ok(Self::Mbx4FatalFault),
            85 => Ok(Self::Mbx4RecovFault),
            86 => Ok(Self::Mbx5FatalFault),
            87 => Ok(Self::Mbx5RecovFault),
            88 => Ok(Self::Mbx6FatalFault),
            89 => Ok(Self::Mbx6RecovFault),
            90 => Ok(Self::MbxJtagFatalFault),
            91 => Ok(Self::MbxJtagRecovFault),
            92 => Ok(Self::MbxPcie0FatalFault),
            93 => Ok(Self::MbxPcie0RecovFault),
            94 => Ok(Self::MbxPcie1FatalFault),
            95 => Ok(Self::MbxPcie1RecovFault),
            96 => Ok(Self::RvCoreIbexFatalSwErr),
            97 => Ok(Self::RvCoreIbexRecovSwErr),
            98 => Ok(Self::RvCoreIbexFatalHwErr),
            99 => Ok(Self::RvCoreIbexRecovHwErr),
            _ => Err(val),
        }
    }
}

/// PLIC Interrupt Source to Peripheral Map
///
/// This array is a mapping from `TopDarjeelingPlicIrqId` to
/// `TopDarjeelingPlicPeripheral`.
pub const TOP_DARJEELING_PLIC_INTERRUPT_FOR_PERIPHERAL: [TopDarjeelingPlicPeripheral; 154] = [
    // None -> TopDarjeelingPlicPeripheral::Unknown
    TopDarjeelingPlicPeripheral::Unknown,
    // Uart0TxWatermark -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxWatermark -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0TxEmpty -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxOverflow -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxFrameErr -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxBreakErr -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxTimeout -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxParityErr -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // GpioGpio0 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio1 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio2 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio3 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio4 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio5 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio6 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio7 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio8 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio9 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio10 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio11 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio12 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio13 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio14 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio15 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio16 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio17 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio18 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio19 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio20 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio21 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio22 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio23 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio24 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio25 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio26 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio27 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio28 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio29 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio30 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio31 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // SpiDeviceGenericRxFull -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceGenericRxWatermark -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceGenericTxWatermark -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceGenericRxError -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceGenericRxOverflow -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceGenericTxUnderflow -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceUploadCmdfifoNotEmpty -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceUploadPayloadNotEmpty -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceUploadPayloadOverflow -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceReadbufWatermark -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceReadbufFlip -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceTpmHeaderNotEmpty -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // I2c0FmtThreshold -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0RxThreshold -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0FmtOverflow -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0RxOverflow -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0Nak -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0SclInterference -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0SdaInterference -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0StretchTimeout -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0SdaUnstable -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0CmdComplete -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0TxStretch -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0TxOverflow -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0AcqFull -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0UnexpStop -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0HostTimeout -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // RvTimerTimerExpiredHart0Timer0 -> TopDarjeelingPlicPeripheral::RvTimer
    TopDarjeelingPlicPeripheral::RvTimer,
    // OtpCtrlOtpOperationDone -> TopDarjeelingPlicPeripheral::OtpCtrl
    TopDarjeelingPlicPeripheral::OtpCtrl,
    // OtpCtrlOtpError -> TopDarjeelingPlicPeripheral::OtpCtrl
    TopDarjeelingPlicPeripheral::OtpCtrl,
    // AlertHandlerClassa -> TopDarjeelingPlicPeripheral::AlertHandler
    TopDarjeelingPlicPeripheral::AlertHandler,
    // AlertHandlerClassb -> TopDarjeelingPlicPeripheral::AlertHandler
    TopDarjeelingPlicPeripheral::AlertHandler,
    // AlertHandlerClassc -> TopDarjeelingPlicPeripheral::AlertHandler
    TopDarjeelingPlicPeripheral::AlertHandler,
    // AlertHandlerClassd -> TopDarjeelingPlicPeripheral::AlertHandler
    TopDarjeelingPlicPeripheral::AlertHandler,
    // SocdbgCtrlDebugAttention -> TopDarjeelingPlicPeripheral::SocdbgCtrl
    TopDarjeelingPlicPeripheral::SocdbgCtrl,
    // SpiHost0Error -> TopDarjeelingPlicPeripheral::SpiHost0
    TopDarjeelingPlicPeripheral::SpiHost0,
    // SpiHost0SpiEvent -> TopDarjeelingPlicPeripheral::SpiHost0
    TopDarjeelingPlicPeripheral::SpiHost0,
    // PwrmgrAonWakeup -> TopDarjeelingPlicPeripheral::PwrmgrAon
    TopDarjeelingPlicPeripheral::PwrmgrAon,
    // AonTimerAonWkupTimerExpired -> TopDarjeelingPlicPeripheral::AonTimerAon
    TopDarjeelingPlicPeripheral::AonTimerAon,
    // AonTimerAonWdogTimerBark -> TopDarjeelingPlicPeripheral::AonTimerAon
    TopDarjeelingPlicPeripheral::AonTimerAon,
    // SensorCtrlIoStatusChange -> TopDarjeelingPlicPeripheral::SensorCtrl
    TopDarjeelingPlicPeripheral::SensorCtrl,
    // SensorCtrlInitStatusChange -> TopDarjeelingPlicPeripheral::SensorCtrl
    TopDarjeelingPlicPeripheral::SensorCtrl,
    // SocProxyExternal0 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal1 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal2 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal3 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal4 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal5 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal6 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal7 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal8 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal9 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal10 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal11 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal12 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal13 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal14 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal15 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal16 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal17 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal18 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal19 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal20 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal21 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal22 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal23 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal24 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal25 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal26 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal27 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal28 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal29 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal30 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // SocProxyExternal31 -> TopDarjeelingPlicPeripheral::SocProxy
    TopDarjeelingPlicPeripheral::SocProxy,
    // HmacHmacDone -> TopDarjeelingPlicPeripheral::Hmac
    TopDarjeelingPlicPeripheral::Hmac,
    // HmacFifoEmpty -> TopDarjeelingPlicPeripheral::Hmac
    TopDarjeelingPlicPeripheral::Hmac,
    // HmacHmacErr -> TopDarjeelingPlicPeripheral::Hmac
    TopDarjeelingPlicPeripheral::Hmac,
    // KmacKmacDone -> TopDarjeelingPlicPeripheral::Kmac
    TopDarjeelingPlicPeripheral::Kmac,
    // KmacFifoEmpty -> TopDarjeelingPlicPeripheral::Kmac
    TopDarjeelingPlicPeripheral::Kmac,
    // KmacKmacErr -> TopDarjeelingPlicPeripheral::Kmac
    TopDarjeelingPlicPeripheral::Kmac,
    // OtbnDone -> TopDarjeelingPlicPeripheral::Otbn
    TopDarjeelingPlicPeripheral::Otbn,
    // KeymgrDpeOpDone -> TopDarjeelingPlicPeripheral::KeymgrDpe
    TopDarjeelingPlicPeripheral::KeymgrDpe,
    // CsrngCsCmdReqDone -> TopDarjeelingPlicPeripheral::Csrng
    TopDarjeelingPlicPeripheral::Csrng,
    // CsrngCsEntropyReq -> TopDarjeelingPlicPeripheral::Csrng
    TopDarjeelingPlicPeripheral::Csrng,
    // CsrngCsHwInstExc -> TopDarjeelingPlicPeripheral::Csrng
    TopDarjeelingPlicPeripheral::Csrng,
    // CsrngCsFatalErr -> TopDarjeelingPlicPeripheral::Csrng
    TopDarjeelingPlicPeripheral::Csrng,
    // Edn0EdnCmdReqDone -> TopDarjeelingPlicPeripheral::Edn0
    TopDarjeelingPlicPeripheral::Edn0,
    // Edn0EdnFatalErr -> TopDarjeelingPlicPeripheral::Edn0
    TopDarjeelingPlicPeripheral::Edn0,
    // Edn1EdnCmdReqDone -> TopDarjeelingPlicPeripheral::Edn1
    TopDarjeelingPlicPeripheral::Edn1,
    // Edn1EdnFatalErr -> TopDarjeelingPlicPeripheral::Edn1
    TopDarjeelingPlicPeripheral::Edn1,
    // DmaDmaDone -> TopDarjeelingPlicPeripheral::Dma
    TopDarjeelingPlicPeripheral::Dma,
    // DmaDmaError -> TopDarjeelingPlicPeripheral::Dma
    TopDarjeelingPlicPeripheral::Dma,
    // DmaDmaMemoryBufferLimit -> TopDarjeelingPlicPeripheral::Dma
    TopDarjeelingPlicPeripheral::Dma,
    // Mbx0MbxReady -> TopDarjeelingPlicPeripheral::Mbx0
    TopDarjeelingPlicPeripheral::Mbx0,
    // Mbx0MbxAbort -> TopDarjeelingPlicPeripheral::Mbx0
    TopDarjeelingPlicPeripheral::Mbx0,
    // Mbx1MbxReady -> TopDarjeelingPlicPeripheral::Mbx1
    TopDarjeelingPlicPeripheral::Mbx1,
    // Mbx1MbxAbort -> TopDarjeelingPlicPeripheral::Mbx1
    TopDarjeelingPlicPeripheral::Mbx1,
    // Mbx2MbxReady -> TopDarjeelingPlicPeripheral::Mbx2
    TopDarjeelingPlicPeripheral::Mbx2,
    // Mbx2MbxAbort -> TopDarjeelingPlicPeripheral::Mbx2
    TopDarjeelingPlicPeripheral::Mbx2,
    // Mbx3MbxReady -> TopDarjeelingPlicPeripheral::Mbx3
    TopDarjeelingPlicPeripheral::Mbx3,
    // Mbx3MbxAbort -> TopDarjeelingPlicPeripheral::Mbx3
    TopDarjeelingPlicPeripheral::Mbx3,
    // Mbx4MbxReady -> TopDarjeelingPlicPeripheral::Mbx4
    TopDarjeelingPlicPeripheral::Mbx4,
    // Mbx4MbxAbort -> TopDarjeelingPlicPeripheral::Mbx4
    TopDarjeelingPlicPeripheral::Mbx4,
    // Mbx5MbxReady -> TopDarjeelingPlicPeripheral::Mbx5
    TopDarjeelingPlicPeripheral::Mbx5,
    // Mbx5MbxAbort -> TopDarjeelingPlicPeripheral::Mbx5
    TopDarjeelingPlicPeripheral::Mbx5,
    // Mbx6MbxReady -> TopDarjeelingPlicPeripheral::Mbx6
    TopDarjeelingPlicPeripheral::Mbx6,
    // Mbx6MbxAbort -> TopDarjeelingPlicPeripheral::Mbx6
    TopDarjeelingPlicPeripheral::Mbx6,
    // MbxJtagMbxReady -> TopDarjeelingPlicPeripheral::MbxJtag
    TopDarjeelingPlicPeripheral::MbxJtag,
    // MbxJtagMbxAbort -> TopDarjeelingPlicPeripheral::MbxJtag
    TopDarjeelingPlicPeripheral::MbxJtag,
    // MbxPcie0MbxReady -> TopDarjeelingPlicPeripheral::MbxPcie0
    TopDarjeelingPlicPeripheral::MbxPcie0,
    // MbxPcie0MbxAbort -> TopDarjeelingPlicPeripheral::MbxPcie0
    TopDarjeelingPlicPeripheral::MbxPcie0,
    // MbxPcie1MbxReady -> TopDarjeelingPlicPeripheral::MbxPcie1
    TopDarjeelingPlicPeripheral::MbxPcie1,
    // MbxPcie1MbxAbort -> TopDarjeelingPlicPeripheral::MbxPcie1
    TopDarjeelingPlicPeripheral::MbxPcie1,
];

/// Alert Handler Alert Source to Peripheral Map
///
/// This array is a mapping from `TopDarjeelingAlertId` to
/// `TopDarjeelingAlertPeripheral`.
pub const TOP_DARJEELING_ALERT_FOR_PERIPHERAL: [TopDarjeelingAlertPeripheral; 100] = [
    // Uart0FatalFault -> TopDarjeelingAlertPeripheral::Uart0
    TopDarjeelingAlertPeripheral::Uart0,
    // GpioFatalFault -> TopDarjeelingAlertPeripheral::Gpio
    TopDarjeelingAlertPeripheral::Gpio,
    // SpiDeviceFatalFault -> TopDarjeelingAlertPeripheral::SpiDevice
    TopDarjeelingAlertPeripheral::SpiDevice,
    // I2c0FatalFault -> TopDarjeelingAlertPeripheral::I2c0
    TopDarjeelingAlertPeripheral::I2c0,
    // RvTimerFatalFault -> TopDarjeelingAlertPeripheral::RvTimer
    TopDarjeelingAlertPeripheral::RvTimer,
    // OtpCtrlFatalMacroError -> TopDarjeelingAlertPeripheral::OtpCtrl
    TopDarjeelingAlertPeripheral::OtpCtrl,
    // OtpCtrlFatalCheckError -> TopDarjeelingAlertPeripheral::OtpCtrl
    TopDarjeelingAlertPeripheral::OtpCtrl,
    // OtpCtrlFatalBusIntegError -> TopDarjeelingAlertPeripheral::OtpCtrl
    TopDarjeelingAlertPeripheral::OtpCtrl,
    // OtpCtrlFatalPrimOtpAlert -> TopDarjeelingAlertPeripheral::OtpCtrl
    TopDarjeelingAlertPeripheral::OtpCtrl,
    // OtpCtrlRecovPrimOtpAlert -> TopDarjeelingAlertPeripheral::OtpCtrl
    TopDarjeelingAlertPeripheral::OtpCtrl,
    // LcCtrlFatalProgError -> TopDarjeelingAlertPeripheral::LcCtrl
    TopDarjeelingAlertPeripheral::LcCtrl,
    // LcCtrlFatalStateError -> TopDarjeelingAlertPeripheral::LcCtrl
    TopDarjeelingAlertPeripheral::LcCtrl,
    // LcCtrlFatalBusIntegError -> TopDarjeelingAlertPeripheral::LcCtrl
    TopDarjeelingAlertPeripheral::LcCtrl,
    // SocdbgCtrlFatalFault -> TopDarjeelingAlertPeripheral::SocdbgCtrl
    TopDarjeelingAlertPeripheral::SocdbgCtrl,
    // SpiHost0FatalFault -> TopDarjeelingAlertPeripheral::SpiHost0
    TopDarjeelingAlertPeripheral::SpiHost0,
    // PwrmgrAonFatalFault -> TopDarjeelingAlertPeripheral::PwrmgrAon
    TopDarjeelingAlertPeripheral::PwrmgrAon,
    // RstmgrAonFatalFault -> TopDarjeelingAlertPeripheral::RstmgrAon
    TopDarjeelingAlertPeripheral::RstmgrAon,
    // RstmgrAonFatalCnstyFault -> TopDarjeelingAlertPeripheral::RstmgrAon
    TopDarjeelingAlertPeripheral::RstmgrAon,
    // ClkmgrAonRecovFault -> TopDarjeelingAlertPeripheral::ClkmgrAon
    TopDarjeelingAlertPeripheral::ClkmgrAon,
    // ClkmgrAonFatalFault -> TopDarjeelingAlertPeripheral::ClkmgrAon
    TopDarjeelingAlertPeripheral::ClkmgrAon,
    // PinmuxAonFatalFault -> TopDarjeelingAlertPeripheral::PinmuxAon
    TopDarjeelingAlertPeripheral::PinmuxAon,
    // AonTimerAonFatalFault -> TopDarjeelingAlertPeripheral::AonTimerAon
    TopDarjeelingAlertPeripheral::AonTimerAon,
    // SensorCtrlRecovAlert -> TopDarjeelingAlertPeripheral::SensorCtrl
    TopDarjeelingAlertPeripheral::SensorCtrl,
    // SensorCtrlFatalAlert -> TopDarjeelingAlertPeripheral::SensorCtrl
    TopDarjeelingAlertPeripheral::SensorCtrl,
    // SocProxyFatalAlertIntg -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal0 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal1 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal2 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal3 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal4 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal5 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal6 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal7 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal8 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal9 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal10 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal11 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal12 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal13 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal14 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal15 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal16 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal17 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal18 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal19 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal20 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal21 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal22 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyFatalAlertExternal23 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyRecovAlertExternal0 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyRecovAlertExternal1 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyRecovAlertExternal2 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SocProxyRecovAlertExternal3 -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SramCtrlRetAonFatalError -> TopDarjeelingAlertPeripheral::SramCtrlRetAon
    TopDarjeelingAlertPeripheral::SramCtrlRetAon,
    // RvDmFatalFault -> TopDarjeelingAlertPeripheral::RvDm
    TopDarjeelingAlertPeripheral::RvDm,
    // RvPlicFatalFault -> TopDarjeelingAlertPeripheral::RvPlic
    TopDarjeelingAlertPeripheral::RvPlic,
    // AesRecovCtrlUpdateErr -> TopDarjeelingAlertPeripheral::Aes
    TopDarjeelingAlertPeripheral::Aes,
    // AesFatalFault -> TopDarjeelingAlertPeripheral::Aes
    TopDarjeelingAlertPeripheral::Aes,
    // HmacFatalFault -> TopDarjeelingAlertPeripheral::Hmac
    TopDarjeelingAlertPeripheral::Hmac,
    // KmacRecovOperationErr -> TopDarjeelingAlertPeripheral::Kmac
    TopDarjeelingAlertPeripheral::Kmac,
    // KmacFatalFaultErr -> TopDarjeelingAlertPeripheral::Kmac
    TopDarjeelingAlertPeripheral::Kmac,
    // OtbnFatal -> TopDarjeelingAlertPeripheral::Otbn
    TopDarjeelingAlertPeripheral::Otbn,
    // OtbnRecov -> TopDarjeelingAlertPeripheral::Otbn
    TopDarjeelingAlertPeripheral::Otbn,
    // KeymgrDpeRecovOperationErr -> TopDarjeelingAlertPeripheral::KeymgrDpe
    TopDarjeelingAlertPeripheral::KeymgrDpe,
    // KeymgrDpeFatalFaultErr -> TopDarjeelingAlertPeripheral::KeymgrDpe
    TopDarjeelingAlertPeripheral::KeymgrDpe,
    // CsrngRecovAlert -> TopDarjeelingAlertPeripheral::Csrng
    TopDarjeelingAlertPeripheral::Csrng,
    // CsrngFatalAlert -> TopDarjeelingAlertPeripheral::Csrng
    TopDarjeelingAlertPeripheral::Csrng,
    // Edn0RecovAlert -> TopDarjeelingAlertPeripheral::Edn0
    TopDarjeelingAlertPeripheral::Edn0,
    // Edn0FatalAlert -> TopDarjeelingAlertPeripheral::Edn0
    TopDarjeelingAlertPeripheral::Edn0,
    // Edn1RecovAlert -> TopDarjeelingAlertPeripheral::Edn1
    TopDarjeelingAlertPeripheral::Edn1,
    // Edn1FatalAlert -> TopDarjeelingAlertPeripheral::Edn1
    TopDarjeelingAlertPeripheral::Edn1,
    // SramCtrlMainFatalError -> TopDarjeelingAlertPeripheral::SramCtrlMain
    TopDarjeelingAlertPeripheral::SramCtrlMain,
    // SramCtrlMboxFatalError -> TopDarjeelingAlertPeripheral::SramCtrlMbox
    TopDarjeelingAlertPeripheral::SramCtrlMbox,
    // RomCtrl0Fatal -> TopDarjeelingAlertPeripheral::RomCtrl0
    TopDarjeelingAlertPeripheral::RomCtrl0,
    // RomCtrl1Fatal -> TopDarjeelingAlertPeripheral::RomCtrl1
    TopDarjeelingAlertPeripheral::RomCtrl1,
    // DmaFatalFault -> TopDarjeelingAlertPeripheral::Dma
    TopDarjeelingAlertPeripheral::Dma,
    // Mbx0FatalFault -> TopDarjeelingAlertPeripheral::Mbx0
    TopDarjeelingAlertPeripheral::Mbx0,
    // Mbx0RecovFault -> TopDarjeelingAlertPeripheral::Mbx0
    TopDarjeelingAlertPeripheral::Mbx0,
    // Mbx1FatalFault -> TopDarjeelingAlertPeripheral::Mbx1
    TopDarjeelingAlertPeripheral::Mbx1,
    // Mbx1RecovFault -> TopDarjeelingAlertPeripheral::Mbx1
    TopDarjeelingAlertPeripheral::Mbx1,
    // Mbx2FatalFault -> TopDarjeelingAlertPeripheral::Mbx2
    TopDarjeelingAlertPeripheral::Mbx2,
    // Mbx2RecovFault -> TopDarjeelingAlertPeripheral::Mbx2
    TopDarjeelingAlertPeripheral::Mbx2,
    // Mbx3FatalFault -> TopDarjeelingAlertPeripheral::Mbx3
    TopDarjeelingAlertPeripheral::Mbx3,
    // Mbx3RecovFault -> TopDarjeelingAlertPeripheral::Mbx3
    TopDarjeelingAlertPeripheral::Mbx3,
    // Mbx4FatalFault -> TopDarjeelingAlertPeripheral::Mbx4
    TopDarjeelingAlertPeripheral::Mbx4,
    // Mbx4RecovFault -> TopDarjeelingAlertPeripheral::Mbx4
    TopDarjeelingAlertPeripheral::Mbx4,
    // Mbx5FatalFault -> TopDarjeelingAlertPeripheral::Mbx5
    TopDarjeelingAlertPeripheral::Mbx5,
    // Mbx5RecovFault -> TopDarjeelingAlertPeripheral::Mbx5
    TopDarjeelingAlertPeripheral::Mbx5,
    // Mbx6FatalFault -> TopDarjeelingAlertPeripheral::Mbx6
    TopDarjeelingAlertPeripheral::Mbx6,
    // Mbx6RecovFault -> TopDarjeelingAlertPeripheral::Mbx6
    TopDarjeelingAlertPeripheral::Mbx6,
    // MbxJtagFatalFault -> TopDarjeelingAlertPeripheral::MbxJtag
    TopDarjeelingAlertPeripheral::MbxJtag,
    // MbxJtagRecovFault -> TopDarjeelingAlertPeripheral::MbxJtag
    TopDarjeelingAlertPeripheral::MbxJtag,
    // MbxPcie0FatalFault -> TopDarjeelingAlertPeripheral::MbxPcie0
    TopDarjeelingAlertPeripheral::MbxPcie0,
    // MbxPcie0RecovFault -> TopDarjeelingAlertPeripheral::MbxPcie0
    TopDarjeelingAlertPeripheral::MbxPcie0,
    // MbxPcie1FatalFault -> TopDarjeelingAlertPeripheral::MbxPcie1
    TopDarjeelingAlertPeripheral::MbxPcie1,
    // MbxPcie1RecovFault -> TopDarjeelingAlertPeripheral::MbxPcie1
    TopDarjeelingAlertPeripheral::MbxPcie1,
    // RvCoreIbexFatalSwErr -> TopDarjeelingAlertPeripheral::RvCoreIbex
    TopDarjeelingAlertPeripheral::RvCoreIbex,
    // RvCoreIbexRecovSwErr -> TopDarjeelingAlertPeripheral::RvCoreIbex
    TopDarjeelingAlertPeripheral::RvCoreIbex,
    // RvCoreIbexFatalHwErr -> TopDarjeelingAlertPeripheral::RvCoreIbex
    TopDarjeelingAlertPeripheral::RvCoreIbex,
    // RvCoreIbexRecovHwErr -> TopDarjeelingAlertPeripheral::RvCoreIbex
    TopDarjeelingAlertPeripheral::RvCoreIbex,
];

// PERIPH_INSEL ranges from 0 to TOP_DARJEELING_NUM_MIO_PADS + 2 -1}
//  0 and 1 are tied to value 0 and 1
pub const TOP_DARJEELING_NUM_MIO_PADS: usize = 12;
pub const TOP_DARJEELING_NUM_DIO_PADS: usize = 73;

pub const TOP_DARJEELING_PINMUX_MIO_PERIPH_INSEL_IDX_OFFSET: usize = 2;
pub const TOP_DARJEELING_PINMUX_PERIPH_OUTSEL_IDX_OFFSET: usize = 3;

/// Pinmux Peripheral Input.
#[repr(u32)]
pub enum TopDarjeelingPinmuxPeripheralIn {
    /// Peripheral Input 0
    SocProxySocGpi12 = 0,
    /// Peripheral Input 1
    SocProxySocGpi13 = 1,
    /// Peripheral Input 2
    SocProxySocGpi14 = 2,
    /// Peripheral Input 3
    SocProxySocGpi15 = 3,
}

impl TryFrom<u32> for TopDarjeelingPinmuxPeripheralIn {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::SocProxySocGpi12),
            1 => Ok(Self::SocProxySocGpi13),
            2 => Ok(Self::SocProxySocGpi14),
            3 => Ok(Self::SocProxySocGpi15),
            _ => Err(val),
        }
    }
}

/// Pinmux MIO Input Selector.
#[repr(u32)]
pub enum TopDarjeelingPinmuxInsel {
    /// Tie constantly to zero
    ConstantZero = 0,
    /// Tie constantly to one
    ConstantOne = 1,
    /// MIO Pad 0
    Mio0 = 2,
    /// MIO Pad 1
    Mio1 = 3,
    /// MIO Pad 2
    Mio2 = 4,
    /// MIO Pad 3
    Mio3 = 5,
    /// MIO Pad 4
    Mio4 = 6,
    /// MIO Pad 5
    Mio5 = 7,
    /// MIO Pad 6
    Mio6 = 8,
    /// MIO Pad 7
    Mio7 = 9,
    /// MIO Pad 8
    Mio8 = 10,
    /// MIO Pad 9
    Mio9 = 11,
    /// MIO Pad 10
    Mio10 = 12,
    /// MIO Pad 11
    Mio11 = 13,
}

impl TryFrom<u32> for TopDarjeelingPinmuxInsel {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::ConstantZero),
            1 => Ok(Self::ConstantOne),
            2 => Ok(Self::Mio0),
            3 => Ok(Self::Mio1),
            4 => Ok(Self::Mio2),
            5 => Ok(Self::Mio3),
            6 => Ok(Self::Mio4),
            7 => Ok(Self::Mio5),
            8 => Ok(Self::Mio6),
            9 => Ok(Self::Mio7),
            10 => Ok(Self::Mio8),
            11 => Ok(Self::Mio9),
            12 => Ok(Self::Mio10),
            13 => Ok(Self::Mio11),
            _ => Err(val),
        }
    }
}

/// Pinmux MIO Output.
#[repr(u32)]
pub enum TopDarjeelingPinmuxMioOut {
    /// MIO Pad 0
    Mio0 = 0,
    /// MIO Pad 1
    Mio1 = 1,
    /// MIO Pad 2
    Mio2 = 2,
    /// MIO Pad 3
    Mio3 = 3,
    /// MIO Pad 4
    Mio4 = 4,
    /// MIO Pad 5
    Mio5 = 5,
    /// MIO Pad 6
    Mio6 = 6,
    /// MIO Pad 7
    Mio7 = 7,
    /// MIO Pad 8
    Mio8 = 8,
    /// MIO Pad 9
    Mio9 = 9,
    /// MIO Pad 10
    Mio10 = 10,
    /// MIO Pad 11
    Mio11 = 11,
}

impl TryFrom<u32> for TopDarjeelingPinmuxMioOut {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::Mio0),
            1 => Ok(Self::Mio1),
            2 => Ok(Self::Mio2),
            3 => Ok(Self::Mio3),
            4 => Ok(Self::Mio4),
            5 => Ok(Self::Mio5),
            6 => Ok(Self::Mio6),
            7 => Ok(Self::Mio7),
            8 => Ok(Self::Mio8),
            9 => Ok(Self::Mio9),
            10 => Ok(Self::Mio10),
            11 => Ok(Self::Mio11),
            _ => Err(val),
        }
    }
}

/// Pinmux Peripheral Output Selector.
#[repr(u32)]
pub enum TopDarjeelingPinmuxOutsel {
    /// Tie constantly to zero
    ConstantZero = 0,
    /// Tie constantly to one
    ConstantOne = 1,
    /// Tie constantly to high-Z
    ConstantHighZ = 2,
    /// Peripheral Output 0
    SocProxySocGpo12 = 3,
    /// Peripheral Output 1
    SocProxySocGpo13 = 4,
    /// Peripheral Output 2
    SocProxySocGpo14 = 5,
    /// Peripheral Output 3
    SocProxySocGpo15 = 6,
    /// Peripheral Output 4
    OtpCtrlTest0 = 7,
}

impl TryFrom<u32> for TopDarjeelingPinmuxOutsel {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::ConstantZero),
            1 => Ok(Self::ConstantOne),
            2 => Ok(Self::ConstantHighZ),
            3 => Ok(Self::SocProxySocGpo12),
            4 => Ok(Self::SocProxySocGpo13),
            5 => Ok(Self::SocProxySocGpo14),
            6 => Ok(Self::SocProxySocGpo15),
            7 => Ok(Self::OtpCtrlTest0),
            _ => Err(val),
        }
    }
}

/// Dedicated Pad Selects
#[repr(u32)]
pub enum TopDarjeelingDirectPads {
    SpiHost0Sd0 = 0,
    SpiHost0Sd1 = 1,
    SpiHost0Sd2 = 2,
    SpiHost0Sd3 = 3,
    SpiDeviceSd0 = 4,
    SpiDeviceSd1 = 5,
    SpiDeviceSd2 = 6,
    SpiDeviceSd3 = 7,
    I2c0Scl = 8,
    I2c0Sda = 9,
    GpioGpio0 = 10,
    GpioGpio1 = 11,
    GpioGpio2 = 12,
    GpioGpio3 = 13,
    GpioGpio4 = 14,
    GpioGpio5 = 15,
    GpioGpio6 = 16,
    GpioGpio7 = 17,
    GpioGpio8 = 18,
    GpioGpio9 = 19,
    GpioGpio10 = 20,
    GpioGpio11 = 21,
    GpioGpio12 = 22,
    GpioGpio13 = 23,
    GpioGpio14 = 24,
    GpioGpio15 = 25,
    GpioGpio16 = 26,
    GpioGpio17 = 27,
    GpioGpio18 = 28,
    GpioGpio19 = 29,
    GpioGpio20 = 30,
    GpioGpio21 = 31,
    GpioGpio22 = 32,
    GpioGpio23 = 33,
    GpioGpio24 = 34,
    GpioGpio25 = 35,
    GpioGpio26 = 36,
    GpioGpio27 = 37,
    GpioGpio28 = 38,
    GpioGpio29 = 39,
    GpioGpio30 = 40,
    GpioGpio31 = 41,
    SpiDeviceSck = 42,
    SpiDeviceCsb = 43,
    SpiDeviceTpmCsb = 44,
    Uart0Rx = 45,
    SocProxySocGpi0 = 46,
    SocProxySocGpi1 = 47,
    SocProxySocGpi2 = 48,
    SocProxySocGpi3 = 49,
    SocProxySocGpi4 = 50,
    SocProxySocGpi5 = 51,
    SocProxySocGpi6 = 52,
    SocProxySocGpi7 = 53,
    SocProxySocGpi8 = 54,
    SocProxySocGpi9 = 55,
    SocProxySocGpi10 = 56,
    SocProxySocGpi11 = 57,
    SpiHost0Sck = 58,
    SpiHost0Csb = 59,
    Uart0Tx = 60,
    SocProxySocGpo0 = 61,
    SocProxySocGpo1 = 62,
    SocProxySocGpo2 = 63,
    SocProxySocGpo3 = 64,
    SocProxySocGpo4 = 65,
    SocProxySocGpo5 = 66,
    SocProxySocGpo6 = 67,
    SocProxySocGpo7 = 68,
    SocProxySocGpo8 = 69,
    SocProxySocGpo9 = 70,
    SocProxySocGpo10 = 71,
    SocProxySocGpo11 = 72,
}

impl TryFrom<u32> for TopDarjeelingDirectPads {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::SpiHost0Sd0),
            1 => Ok(Self::SpiHost0Sd1),
            2 => Ok(Self::SpiHost0Sd2),
            3 => Ok(Self::SpiHost0Sd3),
            4 => Ok(Self::SpiDeviceSd0),
            5 => Ok(Self::SpiDeviceSd1),
            6 => Ok(Self::SpiDeviceSd2),
            7 => Ok(Self::SpiDeviceSd3),
            8 => Ok(Self::I2c0Scl),
            9 => Ok(Self::I2c0Sda),
            10 => Ok(Self::GpioGpio0),
            11 => Ok(Self::GpioGpio1),
            12 => Ok(Self::GpioGpio2),
            13 => Ok(Self::GpioGpio3),
            14 => Ok(Self::GpioGpio4),
            15 => Ok(Self::GpioGpio5),
            16 => Ok(Self::GpioGpio6),
            17 => Ok(Self::GpioGpio7),
            18 => Ok(Self::GpioGpio8),
            19 => Ok(Self::GpioGpio9),
            20 => Ok(Self::GpioGpio10),
            21 => Ok(Self::GpioGpio11),
            22 => Ok(Self::GpioGpio12),
            23 => Ok(Self::GpioGpio13),
            24 => Ok(Self::GpioGpio14),
            25 => Ok(Self::GpioGpio15),
            26 => Ok(Self::GpioGpio16),
            27 => Ok(Self::GpioGpio17),
            28 => Ok(Self::GpioGpio18),
            29 => Ok(Self::GpioGpio19),
            30 => Ok(Self::GpioGpio20),
            31 => Ok(Self::GpioGpio21),
            32 => Ok(Self::GpioGpio22),
            33 => Ok(Self::GpioGpio23),
            34 => Ok(Self::GpioGpio24),
            35 => Ok(Self::GpioGpio25),
            36 => Ok(Self::GpioGpio26),
            37 => Ok(Self::GpioGpio27),
            38 => Ok(Self::GpioGpio28),
            39 => Ok(Self::GpioGpio29),
            40 => Ok(Self::GpioGpio30),
            41 => Ok(Self::GpioGpio31),
            42 => Ok(Self::SpiDeviceSck),
            43 => Ok(Self::SpiDeviceCsb),
            44 => Ok(Self::SpiDeviceTpmCsb),
            45 => Ok(Self::Uart0Rx),
            46 => Ok(Self::SocProxySocGpi0),
            47 => Ok(Self::SocProxySocGpi1),
            48 => Ok(Self::SocProxySocGpi2),
            49 => Ok(Self::SocProxySocGpi3),
            50 => Ok(Self::SocProxySocGpi4),
            51 => Ok(Self::SocProxySocGpi5),
            52 => Ok(Self::SocProxySocGpi6),
            53 => Ok(Self::SocProxySocGpi7),
            54 => Ok(Self::SocProxySocGpi8),
            55 => Ok(Self::SocProxySocGpi9),
            56 => Ok(Self::SocProxySocGpi10),
            57 => Ok(Self::SocProxySocGpi11),
            58 => Ok(Self::SpiHost0Sck),
            59 => Ok(Self::SpiHost0Csb),
            60 => Ok(Self::Uart0Tx),
            61 => Ok(Self::SocProxySocGpo0),
            62 => Ok(Self::SocProxySocGpo1),
            63 => Ok(Self::SocProxySocGpo2),
            64 => Ok(Self::SocProxySocGpo3),
            65 => Ok(Self::SocProxySocGpo4),
            66 => Ok(Self::SocProxySocGpo5),
            67 => Ok(Self::SocProxySocGpo6),
            68 => Ok(Self::SocProxySocGpo7),
            69 => Ok(Self::SocProxySocGpo8),
            70 => Ok(Self::SocProxySocGpo9),
            71 => Ok(Self::SocProxySocGpo10),
            72 => Ok(Self::SocProxySocGpo11),
            _ => Err(val),
        }
    }
}

/// Muxed Pad Selects
#[repr(u32)]
pub enum TopDarjeelingMuxedPads {
    Mio0 = 0,
    Mio1 = 1,
    Mio2 = 2,
    Mio3 = 3,
    Mio4 = 4,
    Mio5 = 5,
    Mio6 = 6,
    Mio7 = 7,
    Mio8 = 8,
    Mio9 = 9,
    Mio10 = 10,
    Mio11 = 11,
}

impl TryFrom<u32> for TopDarjeelingMuxedPads {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::Mio0),
            1 => Ok(Self::Mio1),
            2 => Ok(Self::Mio2),
            3 => Ok(Self::Mio3),
            4 => Ok(Self::Mio4),
            5 => Ok(Self::Mio5),
            6 => Ok(Self::Mio6),
            7 => Ok(Self::Mio7),
            8 => Ok(Self::Mio8),
            9 => Ok(Self::Mio9),
            10 => Ok(Self::Mio10),
            11 => Ok(Self::Mio11),
            _ => Err(val),
        }
    }
}

/// Power Manager Wakeup Signals
#[repr(u32)]
pub enum TopDarjeelingPowerManagerWakeUps {
    PinmuxAonPinWkupReq = 0,
    PinmuxAonUsbWkupReq = 1,
    AonTimerAonWkupReq = 2,
    SensorCtrlWkupReq = 3,
    SocProxyWkupInternalReq = 4,
    SocProxyWkupExternalReq = 5,
}

/// Reset Manager Software Controlled Resets
#[repr(u32)]
pub enum TopDarjeelingResetManagerSwResets {
    SpiDevice = 0,
    SpiHost0 = 1,
    I2c0 = 2,
}

/// Power Manager Reset Request Signals
#[repr(u32)]
pub enum TopDarjeelingPowerManagerResetRequests {
    AonTimerAonAonTimerRstReq = 0,
    SocProxyRstReqExternal = 1,
}

/// Clock Manager Software-Controlled ("Gated") Clocks.
///
/// The Software has full control over these clocks.
#[repr(u32)]
pub enum TopDarjeelingGateableClocks {
    /// Clock clk_io_div4_peri in group peri
    IoDiv4Peri = 0,
    /// Clock clk_io_div2_peri in group peri
    IoDiv2Peri = 1,
    /// Clock clk_io_peri in group peri
    IoPeri = 2,
    /// Clock clk_usb_peri in group peri
    UsbPeri = 3,
}

/// Clock Manager Software-Hinted Clocks.
///
/// The Software has partial control over these clocks. It can ask them to stop,
/// but the clock manager is in control of whether the clock actually is stopped.
#[repr(u32)]
pub enum TopDarjeelingHintableClocks {
    /// Clock clk_main_aes in group trans
    MainAes = 0,
    /// Clock clk_main_hmac in group trans
    MainHmac = 1,
    /// Clock clk_main_kmac in group trans
    MainKmac = 2,
    /// Clock clk_main_otbn in group trans
    MainOtbn = 3,
}

/// MMIO Region
///
/// MMIO region excludes any memory that is separate from the module
/// configuration space, i.e. ROM, main SRAM, and flash are excluded but
/// retention SRAM, spi_device memory, or usbdev memory are included.
pub const TOP_DARJEELING_MMIO_BASE_ADDR: usize = 0x21100000;
pub const TOP_DARJEELING_MMIO_SIZE_BYTES: usize = 0xF400020;
