Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 30 19:46:19 2023
| Host         : DESKTOP-ILB2V0D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   109 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             140 |           45 |
| Yes          | No                    | No                     |             169 |           56 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             141 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |                           Enable Signal                          |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  clkdv/clkout0_BUFG |                                                                  |                                                     |                1 |              3 |         3.00 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Cnt_Num_Reads[3]_i_2_n_0                | accel/accel/ADXL_Control/Reset_Cnt_Num_Reads        |                1 |              4 |         4.00 |
|  clkdv/clk100       | keyb/bits                                                        | keyb/count0                                         |                1 |              4 |         4.00 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Cmd_Reg[0]_4                            | accel/accel/ADXL_Control/Cmd_Reg[0][6]_i_1_n_0      |                1 |              4 |         4.00 |
|  clkdv/clk12        | mips/dp/pc[31]_i_1_n_0                                           | reset_IBUF                                          |                1 |              4 |         4.00 |
|  clkdv/clk100       | accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0 | accel/accel/RESET_INT_reg_n_0                       |                2 |              4 |         2.00 |
|  clkdv/clk100       | keyb/keyb_char[13]_i_1_n_0                                       | keyb/keyb_char[29]_i_1_n_0                          |                2 |              5 |         2.50 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Cmd_Reg[1][6]_i_2_n_0                   | accel/accel/ADXL_Control/Cmd_Reg[1]0_in[7]          |                1 |              5 |         5.00 |
|  clkdv/clk100       |                                                                  | accel/accel/RESET_INT_reg_n_0                       |                2 |              6 |         3.00 |
|  clkdv/clk100       |                                                                  | accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV0 |                2 |              6 |         3.00 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Cmd_Reg[2]_2                            | accel/accel/ADXL_Control/Cmd_Reg[2]_3[7]            |                1 |              6 |         6.00 |
|  clkdv/clk100       | accel/accel/ADXL_Control/D_Send[6]_i_1_n_0                       | accel/accel/RESET_INT_reg_n_0                       |                2 |              7 |         3.50 |
|  clkdv/clk100       | accel/accel/ADXL_Control/SPI_Interface/EN_LOAD_DOUT              |                                                     |                2 |              8 |         4.00 |
|  clkdv/clk100       | accel/accel/ADXL_Control/SPI_Interface/SHIFT_TICK_IN             |                                                     |                3 |              8 |         2.67 |
|  clkdv/clk100       | accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[7]_i_1_n_0       |                                                     |                1 |              8 |         8.00 |
|  clkdv/clk100       | keyb/keyb_char[13]_i_1_n_0                                       |                                                     |                3 |              9 |         3.00 |
|  clkdv/clk100       |                                                                  | accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]       |                3 |              9 |         3.00 |
|  clkdv/clk100       |                                                                  | accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]       |                3 |              9 |         3.00 |
|  clkdv/clk12        | mips/dp/rf/mem_reg_0_31_0_0_i_3_0                                |                                                     |                2 |             10 |         5.00 |
|  clkdv/clk100       |                                                                  | accel/accel/ADXL_Control/Cnt_SS_Inactive0           |                3 |             10 |         3.33 |
|  clkdv/clk12        | mips/dp/rf/rf_reg_r1_0_31_6_11_i_14_0                            |                                                     |                2 |             10 |         5.00 |
|  clkdv/clk100       | keyb/bits[9]_i_1_n_0                                             |                                                     |                3 |             10 |         3.33 |
|  clkdv/clk100       | display/myvgatimer/xy/y[9]_i_2_n_0                               | display/myvgatimer/xy/y[9]_i_1_n_0                  |                4 |             10 |         2.50 |
|  clkdv/clk100       | display/myvgatimer/xy/x[9]_i_2_n_0                               | display/myvgatimer/xy/x[9]_i_1_n_0                  |                4 |             10 |         2.50 |
|  clkdv/clk100       | keyb/count0                                                      |                                                     |                2 |             12 |         6.00 |
|  clkdv/clk12        | mips/dp/rf/seg_val[31]_i_3_0[0]                                  |                                                     |                9 |             16 |         1.78 |
|  clkdv/clk100       |                                                                  | accel/accel/ADXL_Control/Reset_Sample_Rate_Div      |                5 |             20 |         4.00 |
|  clkdv/clk100       |                                                                  | keyb/clear                                          |                5 |             20 |         4.00 |
|  clkdv/clk100       | accel/accel/ADXL_Control/E[0]                                    | accel/accel/RESET_INT_reg_n_0                       |                7 |             22 |         3.14 |
|  clkdv/clk12        | mips/dp/rf/mem_reg_0_127_0_0_i_10_1                              |                                                     |                6 |             24 |         4.00 |
|  clkdv/clk12        | mips/dp/rf/mem_reg_0_127_0_0_i_10_0                              |                                                     |                6 |             24 |         4.00 |
|  clkdv/clk12        | mips/dp/rf/rf_reg_r1_0_31_12_17_i_10_0                           |                                                     |                6 |             24 |         4.00 |
|  clkdv/clk12        | mips/dp/rf/rf_reg_r1_0_31_6_11_i_16_5                            |                                                     |                6 |             24 |         4.00 |
|  clkdv/clk12        | mips/dp/rf/rf_reg_r1_0_31_6_11_i_16_1                            |                                                     |                6 |             24 |         4.00 |
|  clkdv/clk12        | mips/dp/rf/rf_reg_r1_0_31_6_11_i_16_0                            |                                                     |                6 |             24 |         4.00 |
|  clkdv/clk12        | mips/dp/rf/rf_reg_r1_0_31_6_11_i_16_3                            |                                                     |                6 |             24 |         4.00 |
|  clkdv/clk12        | mips/dp/rf/rf_reg_r1_0_31_6_11_i_16_4                            |                                                     |                6 |             24 |         4.00 |
|  clkdv/clk100       | accel/accel/ADXL_Control/StC_Adxl_Ctrl[3]                        | accel/accel/RESET_INT_reg_n_0                       |                6 |             24 |         4.00 |
|  clkdv/clk12        | mips/dp/rf/rf_reg_r1_0_31_6_11_i_16_2                            |                                                     |                6 |             24 |         4.00 |
|  clkdv/clk12        |                                                                  | reset_IBUF                                          |               14 |             28 |         2.00 |
|  clkdv/clk100       |                                                                  | sound/clear                                         |                8 |             32 |         4.00 |
|  clkdv/clk12        | mips/dp/rf/E[0]                                                  |                                                     |               11 |             32 |         2.91 |
|  clkdv/clk12        | mips/dp/rf/period[31]_i_2_0[0]                                   |                                                     |               13 |             32 |         2.46 |
|  clkdv/clk100       | accel/accel/ADXL_Control/Cnt_Num_Reads[3]_i_2_n_0                | accel/accel/ADXL_Control/ACCEL_X_SUM0               |                8 |             32 |         4.00 |
|  clkdv/clk100       | accel/accel/ADXL_Control/SPI_Interface/Shift_Data_Reg            |                                                     |                9 |             42 |         4.67 |
|  clkdv/clk100       |                                                                  |                                                     |               19 |             54 |         2.84 |
|  clkdv/clk12        | mips/dp/rf/c/controls[9]                                         |                                                     |               12 |             96 |         8.00 |
|  clkdv/clk12        | memIO/__0/mem_reg_0_255_0_0_i_1_n_0                              |                                                     |               32 |            128 |         4.00 |
|  clkdv/clk12        | memIO/__0/mem_reg_256_511_0_0_i_1_n_0                            |                                                     |               32 |            128 |         4.00 |
|  clkdv/clk12        | memIO/__0/mem_reg_512_767_0_0_i_1_n_0                            |                                                     |               32 |            128 |         4.00 |
|  clkdv/clk12        | memIO/__0/mem_reg_768_1023_0_0_i_1_n_0                           |                                                     |               32 |            128 |         4.00 |
+---------------------+------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


