# compile verilog/system verilog design source files
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/music_rom_1/music_rom_1_sim_netlist.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/music_rom_0/music_rom_0_sim_netlist.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/VGA_display.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/vs1003b_top.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/bluetooth.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/Game.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/display.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/Top.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/top_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
