
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: r2921a01
#     Report Created on:  Sat Oct 21 17:18:09 2023
#     Working Directory: /home/raid7_2/user12/r2921a01/hw/hw3/1121_hw3/01_RTL
#     SpyGlass Version : SpyGlass_vT-2022.06
#     Policy Name      : SpyGlass(SpyGlass_vT-2022.06)
#
#     Total Number of Generated Messages :          5
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :          5
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Blackbox Resolution ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule               Alias              Severity    File                        Line    Wt    Message
======================================================================================
[4]      WarnAnalyzeBBox    WarnAnalyzeBBox    Warning     ./memoryManagementUnit.v    58      10    Design Unit 'sram_256x8' does not have functional view in any of the given sglib files; only .lib interface available
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                                               Line    Wt      Message
======================================================================================
[3]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ./core.v                                                                                           1       2       Module core is a top level design unit
[1]      WRN_38                  WRN_38                  Warning     ./convolutionEngine.v                                                                              231     1000    Output connection ( sobel_degree ) in instantiation should not be reg type as simulators do not support this. The IEEE 1364-1995/2001/2005 Verilog standards do not support it either
[0]      AutoGenerateSglib       AutoGenerateSglib       Info        ./spyglass-1/spyglass_cache/autogenerated_sglib/lc/spyglass_lc_aggregate_reports/moresimple.rpt    0       2       Sglib './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib' has been auto-generated successfully
[2]      ElabSummary             ElabSummary             Info        ./spyglass-1/core/Design_Read/spyglass_reports/SpyGlass/elab_summary.rpt                           0       2       Please refer file './spyglass-1/core/Design_Read/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
