<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>Conv_sysarr</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>Conv_sysarr</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>5.546</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>undef</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_73_1>
<Name>VITIS_LOOP_73_1</Name>
<TripCount>
<range>
<min>0</min>
<max>255</max>
</range>
</TripCount>
<Latency>0 ~ 255</Latency>
<AbsoluteTimeLatency>0 ns ~ 2.550 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_73_1>
<VITIS_LOOP_76_2>
<Name>VITIS_LOOP_76_2</Name>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_76_2>
<VITIS_LOOP_79_3>
<Name>VITIS_LOOP_79_3</Name>
<TripCount>
<range>
<min>0</min>
<max>16581375</max>
</range>
</TripCount>
<Latency>0 ~ 16581375</Latency>
<AbsoluteTimeLatency>0 ns ~ 0.166 sec</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_79_3>
<VITIS_LOOP_83_4_VITIS_LOOP_85_5>
<Name>VITIS_LOOP_83_4_VITIS_LOOP_85_5</Name>
<TripCount>
<range>
<min>0</min>
<max>3969</max>
</range>
</TripCount>
<Latency>0 ~ 100842797858670</Latency>
<AbsoluteTimeLatency>0 ns ~ 1.0e+06 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>22</min>
<max>25407608430</max>
</range>
</IterationLatency>
<PipelineDepth>22 ~ 25407608430</PipelineDepth>
<VITIS_LOOP_92_8>
<Name>VITIS_LOOP_92_8</Name>
<TripCount>4</TripCount>
<Latency>16 ~ 260124</Latency>
<AbsoluteTimeLatency>0.160 us ~ 2.601 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>65031</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 65031</PipelineDepth>
<VITIS_LOOP_94_9_VITIS_LOOP_95_10>
<Name>VITIS_LOOP_94_9_VITIS_LOOP_95_10</Name>
<TripCount>
<range>
<min>0</min>
<max>65025</max>
</range>
</TripCount>
<Latency>0 ~ 65027</Latency>
<AbsoluteTimeLatency>0 ns ~ 0.650 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</VITIS_LOOP_94_9_VITIS_LOOP_95_10>
</VITIS_LOOP_92_8>
<VITIS_LOOP_103_11_VITIS_LOOP_105_12>
<Name>VITIS_LOOP_103_11_VITIS_LOOP_105_12</Name>
<TripCount>
<range>
<min>0</min>
<max>65025</max>
</range>
</TripCount>
<Latency>0 ~ 25407348300</Latency>
<AbsoluteTimeLatency>0 ns ~ 254.073 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>72</min>
<max>390732</max>
</range>
</IterationLatency>
<PipelineDepth>72 ~ 390732</PipelineDepth>
<VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19>
<Name>VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19</Name>
<TripCount>
<range>
<min>0</min>
<max>260100</max>
</range>
</TripCount>
<Latency>4 ~ 260104</Latency>
<AbsoluteTimeLatency>40.000 ns ~ 2.601 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>6</PipelineDepth>
</VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19>
<VITIS_LOOP_161_23>
<Name>VITIS_LOOP_161_23</Name>
<TripCount>
<range>
<min>6</min>
<max>65286</max>
</range>
</TripCount>
<Latency>55 ~ 130615</Latency>
<AbsoluteTimeLatency>0.550 us ~ 1.306 ms</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>46</PipelineDepth>
</VITIS_LOOP_161_23>
</VITIS_LOOP_103_11_VITIS_LOOP_105_12>
</VITIS_LOOP_83_4_VITIS_LOOP_85_5>
<VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29>
<Name>VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29</Name>
<TripCount>
<range>
<min>0</min>
<max>16386300</max>
</range>
</TripCount>
<Latency>2 ~ 16386303</Latency>
<AbsoluteTimeLatency>20.000 ns ~ 0.164 sec</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>21</BRAM_18K>
<AVAIL_BRAM>4320</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>47</DSP>
<AVAIL_DSP>6840</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>4222</FF>
<AVAIL_FF>2364480</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>6060</LUT>
<AVAIL_LUT>1182240</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>960</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Conv_sysarr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Conv_sysarr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Conv_sysarr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Conv_sysarr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Conv_sysarr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Conv_sysarr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_dout</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_empty_n</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_read</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_dout</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_empty_n</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_read</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_dout</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_empty_n</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_read</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_din</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_full_n</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_write</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
