m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s12c _opt1
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
Z1 !s12c _opt
R0
R1
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/UVM/UVM_MAIN_PROJECT/testrun
T_opt
Z3 !s11d mem_ctrl_pkg D:/UVM/UVM_MAIN_PROJECT/testrun/work 1 mem_ctrl_if 1 D:/UVM/UVM_MAIN_PROJECT/testrun/work 
Z4 !s11d uvm_pkg C:/questasim64_2024.1/uvm-1.1d 1 mem_ctrl_if 1 D:/UVM/UVM_MAIN_PROJECT/testrun/work 
!s110 1743445134
V7k^kNoSn4gF[2XUWi?O]I3
Z5 04 6 4 work tb_top fast 0
=1-c8940283264f-67eadc8c-239-4c20
R0
Z6 !s12f OEM100
Z7 !s12b OEM100
Z8 !s124 OEM100
Z9 o-quiet -auto_acc_if_foreign -work work
Z10 tCvgOpt 0
n@_opt
Z11 OL;O;2024.1;79
R2
T_opt1
R3
R4
!s110 1744178527
V=>5Igg^Qo31jhJz8ITLD50
R5
=1-c8940283264f-67f60d5c-259-864
R0
R6
R7
R8
R9
R10
n@_opt1
R11
R2
vmem_ctrl
Z12 2tb_top.sv
Z13 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z14 DXx6 mtiUvm 7 uvm_pkg 0 22 MiVhEBb9cnBN5^J=<XBKI2
Z15 DXx4 work 12 mem_ctrl_pkg 0 22 YnOETnAV1LoCM3Oa[2IFK1
Z16 DXx4 work 14 tb_top_sv_unit 0 22 WcROf6Y_b@1;33i1ZVX<W1
Z17 !s110 1744192516
Z18 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 YD@EJ6MBE4@`cERfM5NB^3
I9hGP8YlIP6czAL[GzLj>Y0
Z19 !s105 tb_top_sv_unit
S1
R2
Z20 w1744192302
8dut_1.1.sv
Z21 Fdut_1.1.sv
!i122 782
L0 1 374
Z22 OL;L;2024.1;79
31
Z23 !s108 1744192516.000000
Z24 !s107 interface.sv|dut_1.1.sv|test.sv|env.sv|scoreboard.sv|agent.sv|monitor.sv|driver.sv|wr_sequence.sv|randomize_sequence.sv|wr_invld_sequence.sv|rst_sequence.sv|rd_sequence.sv|cmd_n_sequence.sv|transaction.sv|mem_ctrl_pkg.sv|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|tb_top.sv|
Z25 !s90 tb_top.sv|-work|./work|-statslog|qrun.out/stats_log|-writesessionid|+qrun.out/top_dus|-csession=incr|-csessionid=7|
!i113 0
Z26 o-work ./work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R10
Ymem_ctrl_if
R12
R13
R14
R15
R16
R17
R18
r1
!s85 0
!i10b 1
!s100 1DN^2W7WP0Q2a?9j@<4`H1
I>J8FgLU@=UGY?J[5YZ7>Q3
R19
S1
R2
w1743502482
8interface.sv
Z27 Finterface.sv
!i122 782
Z28 L0 1 0
R22
31
R23
R24
R25
!i113 0
R26
R10
Xmem_ctrl_pkg
!i114 1
R12
!s115 mem_ctrl_if
R13
R14
R17
VYnOETnAV1LoCM3Oa[2IFK1
r1
!s85 0
!i10b 1
!s100 dd7_ZUCM`i^[e;enl^BV83
IYnOETnAV1LoCM3Oa[2IFK1
S1
R2
w1744192514
Z29 Fmem_ctrl_pkg.sv
Z30 FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Ftransaction.sv
Fcmd_n_sequence.sv
Frd_sequence.sv
Frst_sequence.sv
Fwr_invld_sequence.sv
Frandomize_sequence.sv
Fwr_sequence.sv
Fdriver.sv
Fmonitor.sv
Fagent.sv
Fscoreboard.sv
Fenv.sv
Ftest.sv
!i122 782
R28
R22
31
R23
R24
R25
!i113 0
R26
R10
Tmem_ctrl_tb_opt
R3
R4
!s110 1743444277
Vj7dbkY2cEl::<DMSd1UaO2
Z31 04 11 4 work mem_ctrl_tb fast 0
!s102 +cover=bcfst
R0
R6
R7
R8
o+cover=bcfst
R10
nmem_ctrl_tb_opt
R11
R2
Tqrun_opt
R3
!s11d uvm_pkg D:/SV/uvm-1.1d 1 mem_ctrl_if 1 D:/UVM/UVM_MAIN_PROJECT/testrun/work 
!s110 1743342713
VAGFZ2b]mnfc9`NJ]:[Gee1
R31
R0
R6
R7
R8
Z32 o-work ./work
R10
nqrun_opt
R11
R2
Tqrun_opt_1
R3
R4
!s110 1744192519
VCh9Nz94@2HdLeCl=UzzTd2
R5
R0
R6
R7
R8
R32
R10
nqrun_opt_1
R11
Tqrun_opt_2
R3
!s11d ref_model_sv_unit D:/UVM/UVM_MAIN_PROJECT/testrun/work 1 mem_ctrl_if 1 D:/UVM/UVM_MAIN_PROJECT/testrun/work 
R4
!s110 1743678001
V:bAaZkCecRiZhUPUXh3:`2
04 2 4 work tb fast 0
R0
R6
R7
R8
R32
R10
nqrun_opt_2
R11
R2
vtb_top
R12
R13
R14
R15
R16
R17
R18
r1
!s85 0
!i10b 1
!s100 U9DKVTgbRB[m^n;A3W3<Z3
IINSnaRWVGe]eLdX>dWPZh1
R19
S1
R2
w1744191951
Z33 8tb_top.sv
Z34 Ftb_top.sv
!i122 782
L0 12 40
R22
31
R23
R24
R25
!i113 0
R26
R10
Xtb_top_sv_unit
R12
R13
R14
R15
R17
VWcROf6Y_b@1;33i1ZVX<W1
r1
!s85 0
!i10b 1
!s100 o7doIG9FNc<2b:UcYHEI40
IWcROf6Y_b@1;33i1ZVX<W1
!i103 1
S1
R2
R20
R33
R34
R30
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
R29
R21
R27
!i122 782
L0 3 0
R22
31
R23
R24
R25
!i113 0
R26
R10
