$date
	Fri Feb 13 23:35:16 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 1 ! zero_tb $end
$var wire 32 " result_tb [31:0] $end
$var reg 32 # a_tb [31:0] $end
$var reg 3 $ alu_control_tb [2:0] $end
$var reg 32 % b_tb [31:0] $end
$scope module dut $end
$var wire 32 & a [31:0] $end
$var wire 3 ' alu_control [2:0] $end
$var wire 32 ( b [31:0] $end
$var wire 1 ! zero $end
$var reg 32 ) result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11110 )
b10100 (
b0 '
b1010 &
b10100 %
b0 $
b1010 #
b11110 "
0!
$end
#10000
b1010 "
b1010 )
b1 $
b1 '
b1010 %
b1010 (
b10100 #
b10100 &
#20000
b11111111111111111111111111110110 "
b11111111111111111111111111110110 )
b10100 %
b10100 (
b1010 #
b1010 &
#30000
b101 "
b101 )
b10 $
b10 '
b1010101 %
b1010101 (
b1111 #
b1111 &
#40000
b1011111 "
b1011111 )
b11 $
b11 '
#50000
b1 "
b1 )
b101 $
b101 '
b10100 %
b10100 (
b1010 #
b1010 &
#60000
1!
b0 "
b0 )
b1010 %
b1010 (
b10100 #
b10100 &
#70000
b1 $
b1 '
b110010 %
b110010 (
b110010 #
b110010 &
#80000
