Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 21:27:14 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.063        0.000                      0                   17        0.192        0.000                      0                   17        1.280        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.780}        3.560           280.899         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.063        0.000                      0                   17        0.192        0.000                      0                   17        1.280        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.560ns  (clk rise@3.560ns - clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.904ns (26.165%)  route 2.551ns (73.835%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 7.593 - 3.560 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.379     4.745 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.444     5.189    Xn_reg_n_0_[5][0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I3_O)        0.105     5.294 r  Y[2]_i_17/O
                         net (fo=3, routed)           0.715     6.009    Y[2]_i_17_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I1_O)        0.105     6.114 r  Y[2]_i_7/O
                         net (fo=2, routed)           0.409     6.523    Y[2]_i_7_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I1_O)        0.105     6.628 r  Y[4]_i_10/O
                         net (fo=1, routed)           0.466     7.094    Y[4]_i_10_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.105     7.199 r  Y[4]_i_3/O
                         net (fo=1, routed)           0.518     7.716    Y[4]_i_3_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.105     7.821 r  Y[4]_i_2/O
                         net (fo=1, routed)           0.000     7.821    Y0[4]
    SLICE_X1Y108         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.560     3.560 r  
    L22                                               0.000     3.560 r  CLK (IN)
                         net (fo=0)                   0.000     3.560    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.322 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.056    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.133 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     7.593    CLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.294     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.033     7.884    Y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.560ns  (clk rise@3.560ns - clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.904ns (26.690%)  route 2.483ns (73.310%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.590 - 3.560 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.379     4.745 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.410     5.155    Xn_reg_n_0_[5][0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I3_O)        0.105     5.260 r  Y[2]_i_19/O
                         net (fo=5, routed)           0.543     5.804    Y[2]_i_19_n_0
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.105     5.909 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.539     6.447    Y[2]_i_9_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.105     6.552 r  Y[2]_i_2/O
                         net (fo=3, routed)           0.516     7.069    Y[2]_i_2_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I0_O)        0.105     7.174 r  Y[4]_i_8/O
                         net (fo=2, routed)           0.475     7.648    Y[4]_i_8_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I0_O)        0.105     7.753 r  Y[3]_i_1/O
                         net (fo=1, routed)           0.000     7.753    Y0[3]
    SLICE_X4Y108         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.560     3.560 r  
    L22                                               0.000     3.560 r  CLK (IN)
                         net (fo=0)                   0.000     3.560    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.322 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.056    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.133 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.457     7.590    CLK_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.309     7.898    
                         clock uncertainty           -0.035     7.863    
    SLICE_X4Y108         FDRE (Setup_fdre_C_D)        0.032     7.895    Y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.560ns  (clk rise@3.560ns - clk rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.819ns (28.968%)  route 2.008ns (71.032%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 7.593 - 3.560 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.379     4.745 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.410     5.155    Xn_reg_n_0_[5][0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I3_O)        0.105     5.260 r  Y[2]_i_19/O
                         net (fo=5, routed)           0.543     5.804    Y[2]_i_19_n_0
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.105     5.909 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.539     6.447    Y[2]_i_9_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.105     6.552 r  Y[2]_i_2/O
                         net (fo=3, routed)           0.516     7.069    Y[2]_i_2_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I0_O)        0.125     7.194 r  Y[2]_i_1/O
                         net (fo=1, routed)           0.000     7.194    Y0[2]
    SLICE_X1Y108         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.560     3.560 r  
    L22                                               0.000     3.560 r  CLK (IN)
                         net (fo=0)                   0.000     3.560    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.322 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.056    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.133 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     7.593    CLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.294     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.069     7.920    Y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.560ns  (clk rise@3.560ns - clk rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.799ns (29.589%)  route 1.901ns (70.411%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 7.593 - 3.560 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.379     4.745 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.410     5.155    Xn_reg_n_0_[5][0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I3_O)        0.105     5.260 r  Y[2]_i_19/O
                         net (fo=5, routed)           0.543     5.804    Y[2]_i_19_n_0
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.105     5.909 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.705     6.614    Y[2]_i_9_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I2_O)        0.105     6.719 r  Y[1]_i_2/O
                         net (fo=1, routed)           0.243     6.962    Y[1]_i_2_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.105     7.067 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     7.067    Y0[1]
    SLICE_X0Y108         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.560     3.560 r  
    L22                                               0.000     3.560 r  CLK (IN)
                         net (fo=0)                   0.000     3.560    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.322 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.056    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.133 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     7.593    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.294     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)        0.032     7.883    Y_reg[1]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.560ns  (clk rise@3.560ns - clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.694ns (33.125%)  route 1.401ns (66.875%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 7.593 - 3.560 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.379     4.745 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.362     5.107    Xn_reg_n_0_[5][0]
    SLICE_X5Y107         LUT6 (Prop_lut6_I5_O)        0.105     5.212 r  Y[1]_i_5/O
                         net (fo=6, routed)           0.708     5.920    Y[1]_i_5_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.105     6.025 r  Y[0]_i_2/O
                         net (fo=1, routed)           0.332     6.356    Y[0]_i_2_n_0
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.105     6.461 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     6.461    Y0[0]
    SLICE_X0Y108         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.560     3.560 r  
    L22                                               0.000     3.560 r  CLK (IN)
                         net (fo=0)                   0.000     3.560    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.322 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.056    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.133 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     7.593    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.294     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)        0.032     7.883    Y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.560ns  (clk rise@3.560ns - clk rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.379ns (26.418%)  route 1.056ns (73.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.594 - 3.560 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 r  Xn_reg[4][1]/Q
                         net (fo=6, routed)           1.056     5.802    Xn_reg[4]__0[1]
    SLICE_X3Y107         FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.560     3.560 r  
    L22                                               0.000     3.560 r  CLK (IN)
                         net (fo=0)                   0.000     3.560    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.322 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.056    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.133 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.594    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism              0.308     7.901    
                         clock uncertainty           -0.035     7.866    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)       -0.039     7.827    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -5.802    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.560ns  (clk rise@3.560ns - clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.379ns (34.643%)  route 0.715ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.594 - 3.560 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.715     5.462    Xn_reg[1]__0[1]
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.560     3.560 r  
    L22                                               0.000     3.560 r  CLK (IN)
                         net (fo=0)                   0.000     3.560    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.322 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.056    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.133 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.594    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism              0.308     7.901    
                         clock uncertainty           -0.035     7.866    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.039     7.827    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.560ns  (clk rise@3.560ns - clk rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.379ns (36.044%)  route 0.672ns (63.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.590 - 3.560 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[2][1]/Q
                         net (fo=5, routed)           0.672     5.420    Xn_reg[2]__0[1]
    SLICE_X5Y108         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.560     3.560 r  
    L22                                               0.000     3.560 r  CLK (IN)
                         net (fo=0)                   0.000     3.560    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.322 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.056    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.133 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.457     7.590    CLK_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism              0.294     7.883    
                         clock uncertainty           -0.035     7.848    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)       -0.047     7.801    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.560ns  (clk rise@3.560ns - clk rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.379ns (35.849%)  route 0.678ns (64.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 7.591 - 3.560 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     4.366    CLK_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.379     4.745 r  Xn_reg[3][2]/Q
                         net (fo=4, routed)           0.678     5.424    Xn_reg[3]__0[2]
    SLICE_X5Y107         FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.560     3.560 r  
    L22                                               0.000     3.560 r  CLK (IN)
                         net (fo=0)                   0.000     3.560    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.322 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.056    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.133 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.458     7.591    CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism              0.312     7.902    
                         clock uncertainty           -0.035     7.867    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)       -0.042     7.825    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.560ns  (clk rise@3.560ns - clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.379ns (36.043%)  route 0.673ns (63.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.594 - 3.560 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[1][2]/Q
                         net (fo=4, routed)           0.673     5.420    Xn_reg[1]__0[2]
    SLICE_X1Y107         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.560     3.560 r  
    L22                                               0.000     3.560 r  CLK (IN)
                         net (fo=0)                   0.000     3.560    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.322 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.056    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.133 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.594    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism              0.311     7.904    
                         clock uncertainty           -0.035     7.869    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.042     7.827    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.451%)  route 0.133ns (48.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.133     1.833    Xn_reg[1]__0[0]
    SLICE_X3Y107         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.066     1.641    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.529%)  route 0.168ns (47.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.168     1.868    Xn_reg[1]__0[0]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.045     1.913 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.913    Y0[0]
    SLICE_X0Y108         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Y_reg[0]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.092     1.667    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.132%)  route 0.219ns (60.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[3][0]/Q
                         net (fo=11, routed)          0.219     1.919    Xn_reg[3]__0[0]
    SLICE_X5Y106         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.070     1.645    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.112%)  route 0.249ns (63.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[2][2]/Q
                         net (fo=4, routed)           0.249     1.950    Xn_reg[2]__0[2]
    SLICE_X4Y107         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.485     1.598    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.070     1.668    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.875%)  route 0.263ns (65.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[3][1]/Q
                         net (fo=7, routed)           0.263     1.963    Xn_reg[3]__0[1]
    SLICE_X3Y108         FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism             -0.485     1.599    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.070     1.669    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.538%)  route 0.292ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[2][0]/Q
                         net (fo=8, routed)           0.292     1.993    Xn_reg[2]__0[0]
    SLICE_X5Y107         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.485     1.598    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.072     1.670    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.024%)  route 0.273ns (65.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[4][2]/Q
                         net (fo=5, routed)           0.273     1.973    Xn_reg[4]__0[2]
    SLICE_X5Y108         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.072     1.646    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.671%)  route 0.266ns (65.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.266     1.966    Xn_reg[4]__0[0]
    SLICE_X5Y106         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.525     1.559    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.072     1.631    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.887%)  route 0.315ns (69.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[2][1]/Q
                         net (fo=5, routed)           0.315     2.016    Xn_reg[2]__0[1]
    SLICE_X5Y108         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism             -0.485     1.598    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.070     1.668    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.780ns period=3.560ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.315%)  route 0.275ns (59.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.275     1.976    Xn_reg[1]__0[0]
    SLICE_X0Y108         LUT6 (Prop_lut6_I5_O)        0.045     2.021 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     2.021    Y0[1]
    SLICE_X0Y108         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Y_reg[1]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.092     1.667    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.780 }
Period(ns):         3.560
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         3.560       1.968      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.560       2.560      SLICE_X1Y107   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.560       2.560      SLICE_X0Y106   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.560       2.560      SLICE_X0Y107   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.560       2.560      SLICE_X3Y107   Xn_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.560       2.560      SLICE_X0Y107   Xn_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.560       2.560      SLICE_X1Y107   Xn_reg[2][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.560       2.560      SLICE_X5Y107   Xn_reg[3][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.560       2.560      SLICE_X5Y108   Xn_reg[3][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.560       2.560      SLICE_X4Y107   Xn_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X1Y107   Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X0Y106   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X0Y107   Xn_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X3Y107   Xn_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X0Y107   Xn_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X1Y107   Xn_reg[2][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X3Y107   Xn_reg[5][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X3Y108   Xn_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X0Y108   Y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X0Y108   Y_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X1Y107   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X0Y106   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X0Y107   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X3Y107   Xn_reg[2][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X0Y107   Xn_reg[2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X1Y107   Xn_reg[2][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X5Y107   Xn_reg[3][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X5Y108   Xn_reg[3][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X4Y107   Xn_reg[3][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.780       1.280      SLICE_X5Y106   Xn_reg[4][0]/C



