-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.11
-- input : test.ari
-- input : a_ent.vhd

architecture rtl of test is

  signal data_i :   std_logic_vector(31 downto 0);
  component a
    port (
          clk : in std_logic;
          reset_n : in std_logic;
          data : in std_logic_vector ( 31 downto 0 )
         );
  end component;


begin
  a_0 : a
    port map (
      clk => clk,
      reset_n => reset_n,
      data  ( (13+3)*2 - 1 downto 0 ) => data_i);

end rtl;
