00100293 // [0] addi x5, x0, 1 --> 1
00200313 // [4] addi x6, x0, 2 --> 2
00300393 // [8] addi x7, x0, 3 --> 3
00400413 // [c] addi x8, x0, 4 --> 4
00500493 // [10] addi x9, x0, 5 --> 5
------------------------------------------------- data_bank1[0] (cold miss)
00502023 // [14] sw x5, 0(x0)
00602223 // [18] sw x6, 4(x0)
00702423 // [1c] sw x7, 8(x0)
00802623 // [20] sw x8, 12(x0)
-------------------------------------------------
00b00293 // [24] addi x5, x0, 11
00c00313 // [28] addi x6, x0, 12
00d00393 // [2c] addi x7, x0, 13
00e00413 // [30] addi x8, x0, 14
00f00493 // [34] addi x9, x0, 15
------------------------------------------------- data_bank2[0] (cold miss)
08502023 // [38] sw x5, 128(x0)
08602223 // [3c] sw x6, 132(x0)
08702423 // [40] sw x7, 136(x0)
08802623 // [44] sw x8, 140(x0)
------------------------------------------------- data_bank1[0] (cache hit)
00002503 // [48] lw x10, 0(x0) --> GPR[x10] = 0x1
00402583 // [4c] lw x11, 4(x0) --> GPR[x11] = 0x2
00802603 // [50] lw x12, 8(x0) --> GPR[x12] = 0x3
00c02683 // [54] lw x13, 12(x0) --> GPR[x13] = 0x4
-------------------------------------------------
01000293 // [58] addi x5, x0, 16
01100313 // [5c] addi x6, x0, 17
01200393 // [60] addi x7, x0, 18
01300413 // [64] addi x8, x0, 19
01400493 // [68] addi x9, x0, 20
------------------------------------------------- data_bank2[0] (conflict miss)
10502023 // [6c] sw x5, 256(x0) --> this should replace bank2
10602223 // [70] sw x6, 260(x0)
10702423 // [74] sw x7, 264(x0)
10802623 // [78] sw x8, 268(x0)
------------------------------------------------- data_bank2[0] (conflict miss)
08002a03 // [7c] lw x20, 128(x0) --> GPR[x20] = 11 = 0xb --> this should replace bank1
08402a83 // [80] lw x21, 132(x0) --> GPR[x21] = 12 = 0xc
08802b03 // [84] lw x22, 136(x0) --> GPR[x22] = 13 = 0xd
08c02b83 // [88] lw x23, 140(x0) --> GPR[x23] = 14 = 0xe
-------------------------------------------------
00a00893 // [8c] addi x17, x0, 10
00000073 // [90] ecall