// Library
-v /tools/dk/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v

../../syn/2_Output/mapped/fir_filter.v

../tb/tb_fir_filter.v
