### Hi there ðŸ‘‹

```SystemVerilog
module computerEngineer
  #(
    parameter NAME      = "Josiah Mendes",
              INTERESTS = "Computer Architecture, Hardware Design, App Design",
              SKILLS    = "SystemVerilog, C++, Rust, Dart/Flutter",
              LANGUAGES = "EN, CN";
 ) (
 inout  [2019:2023] ImperialCollege_EIE,
 inout  [2020:-] Arm,
 
 output [2018:2019] StuCoManagement,
 output [2019:2020] intelligentlyBuiltMicroprocessors,
 output [2020:2021] mipsCPU,
 output [2020:2021] autonomousMARSrover,
 
);
```
