<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Performing Simulation with Cadence NC-VHDL</title><link rel="Prev" href="Performing_Simulation_with_Cadence_NC_Verilog.htm" title="Previous" /><link rel="Next" href="Performing%20Mixed-Language_with_Cadence_NC_Sim.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/simulation.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pxAOD80_002fQhIzo41UTHipBBg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Simulation/Performing_Simulation_with_Cadence_NC_VHDL.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="simulating_the_design.htm#1025363">Simulating the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Third_Party_Simulators.htm#1025363">Third-Party Simulators</a> &gt; Performing Simulation with Cadence NC-VHDL</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1025363" class="Heading2"><span></span>Performing Simulation with Cadence NC-VHDL</h3><p id="ww1025364" class="BodyAfterHead"><span></span>This section explains how to perform simulation with Cadence NC-VHDL.</p><h5 id="ww1025365" class="HeadingRunIn"><span></span>Setting Lattice Semiconductor Libraries</h5><p id="ww1025366" class="BodyAfterHead"><span></span>Before simulating Lattice Semiconductor FPGA designs in the Cadence NC-VHDL simulator, you must perform the following steps to set the Lattice Semiconductor simulation libraries.</p><h5 id="ww1025367" class="HeadingRunIn"><span></span>Creating Library Definition Files</h5><p id="ww1025368" class="BodyAfterHead"><span></span>Before using the Cadence NC-VHDL simulator to simulate your design project, you must first create two library definition files named hdl.var and cds.lib in your project folder. The hdl.var and cds.lib files define which libraries are accessible and where they are located. The hdl.var file contains optional statements that can be used to define variables such as the default work library, and the cds.lib file contains statements that map logical library names to their physical directory paths.</p><p id="ww1025369" class="Body"><span></span>For example, your local hdl.var file can include the following:</p><pre id="ww1025370" class="Code">DEFINE work work</pre><p id="ww1025371" class="Body"><span></span>Your local cds.lib file may include the following:</p><pre id="ww1034461" class="Code">DEFINE ecp5u &lt;<code class="CodeVariable">compile_dir</code>&gt;/ecp5u_vhdl</pre><pre id="ww1035051" class="Code">DEFINE ecp5um &lt;<code class="CodeVariable">compile_dir</code>&gt;/ecp5u_vhdl</pre><pre id="ww1034457" class="Code">DEFINE ec &lt;<code class="CodeVariable">compile_dir</code>&gt;/ec_vhdl</pre><pre id="ww1025373" class="Code">DEFINE ecp &lt;<code class="CodeVariable">compile_dir</code>&gt;/ecp_vhdl</pre><pre id="ww1027270" class="Code"><code class="Code">DEFINE ecp2 &lt;c</code><code class="Code" style="font-style: italic">ompile_dir</code><code class="Code" style="font-style: normal">&gt;/ecp2_vhdl</code></pre><pre id="ww1027271" class="Code">DEFINE ecp2m &lt;<span style="font-style: italic">compile_dir</span>&gt;/ecp2_vhdl</pre><pre id="ww1027289" class="Code">DEFINE ecp3 &lt;<span style="font-style: italic">compile_dir</span>&gt;/ecp3_vhdl</pre><pre id="ww1027291" class="Code">DEFINE xp &lt;<code class="CodeVariable">compile_dir</code>&gt;/xp_vhdl</pre><pre id="ww1027296" class="Code">DEFINE xp2 &lt;<span style="font-style: italic">compile_dir</span>&gt;/xp2_vhdl</pre><pre id="ww1025375" class="Code">DEFINE machxo &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo_vhdl</pre><pre id="ww1027259" class="Code">DEFINE machxo2 &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo2_vhdl</pre><pre id="ww1043578" class="Code">DEFINE machxo3d &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo3d_vhdl</pre><pre id="ww1034485" class="Code">DEFINE machxo3l &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo3l_vhdl</pre><pre id="ww1034505" class="Code">DEFINE lptm &lt;<code class="CodeVariable">compile_dir</code>&gt;/lptm_vhdl</pre><pre id="ww1034520" class="Code">DEFINE lptm2 &lt;<code class="CodeVariable">compile_dir</code>&gt;/lptm2_vhdl</pre><pre id="ww1042690" class="Code">DEFINE lifmd &lt;<code class="CodeVariable">compile_dir</code>&gt;/lifmd_vhdl</pre><pre id="ww1046155" class="Code">DEFINE lifmdf &lt;<code class="CodeVariable">compile_dir</code>&gt;/lifmdf_vhdl</pre><pre id="ww1047183" class="Code">DEFINE lfmnx &lt;<code class="CodeVariable">compile_dir</code>&gt;/lfmnx_vhdl</pre><pre id="ww1025376" class="Code">DEFINE sc &lt;<span style="font-style: italic">compile_dir</span>&gt;/sc_vhdl</pre><pre id="ww1025377" class="Code"><code class="Code">DEFINE scm &lt;</code><code class="Code" style="font-style: italic">compile_dir</code><code class="Code" style="font-style: normal">&gt;/sc_vhdl</code></pre><pre id="ww1025386" class="Code">DEFINE work ./work</pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1025383" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1025385" class="CellBody"><span></span> &lt;<span style="font-style: italic">compile_</span>dir&gt; refers to the location of the compiled device libraries.</div></td></tr></table></div><p id="ww1025387" class="Body"><span></span>Cadence provides a utility called NCLaunch to set up the necessary initialization files and to compile the VHDL source libraries. NCLaunch is available as part of the 2.1 and later releases. Otherwise, setting up the initialization files and compiling the VHDL source libraries is a manual process.</p><p id="ww1025388" class="Body"><span></span>You can create the hdl.var and cds.lib files with any text editor. You must map the physical locations to the logical names before you proceed to the next step. On the Linux platform, you can create these names by using the mkdir command as follows:</p><pre id="ww1025389" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/ecp5u_vhdl</pre><pre id="ww1034584" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/ec_vhdl</pre><pre id="ww1025390" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/ecp_vhdl</pre><pre id="ww1027319" class="Code">mkdir -p &lt;<span style="font-style: italic">compile_dir</span>&gt;/ecp2_vhdl</pre><pre id="ww1027323" class="Code">mkdir -p &lt;<span style="font-style: italic">compile_dir</span>&gt;/ecp3_vhdl</pre><pre id="ww1025391" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/xp_vhdl</pre><pre id="ww1027332" class="Code">mkdir -p &lt;<span style="font-style: italic">compile_dir</span>&gt;/xp2_vhdl</pre><pre id="ww1025392" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo_vhdl</pre><pre id="ww1027308" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo2_vhdl</pre><pre id="ww1043621" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo3d_vhdl</pre><pre id="ww1034606" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/machxo3l_vhdl</pre><pre id="ww1034621" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/lptm_vhdl</pre><pre id="ww1034636" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/lptm2_vhdl</pre><pre id="ww1042695" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/lifmd_vhdl</pre><pre id="ww1046160" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/lifmdf_vhdl</pre><pre id="ww1047210" class="Code">mkdir -p &lt;<code class="CodeVariable">compile_dir</code>&gt;/lfmnx_vhdl</pre><pre id="ww1025393" class="Code">mkdir -p &lt;<span style="font-style: italic">compile_dir</span>&gt;/sc_vhdl</pre><p id="ww1025396" class="Body"><span></span>If you want the logical library names to be available for all designs, use INCLUDE or SOFTINCLUDE in the location of your master hdl.var and cds.lib files.</p><p id="ww1025397" class="Body"><span></span>For example, you can add the following line to your master cds.lib file:</p><pre id="ww1025403" class="Code">INCLUDE $<code class="CodeVariable">path</code>/cds.lib</pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1025400" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1025402" class="CellBody"><span></span>The<span style="font-style: italic"> path</span> variable specifies the location of your own cds.lib file.</div></td></tr></table></div><p id="ww1025404" class="Body"><span></span>Or, you can directly include the library definitions in the master hdl.var and cds.lib files.</p><p id="ww1025405" class="Body"><span></span>Now the master hdl.var and cds.lib files include the Lattice Semiconductor library definitions. The next time that you want to simulate Lattice Semiconductor designs in the NC-VHDL simulator, you do not need to create you own hdl.var and cds.lib files again.</p><p id="ww1025406" class="Body"><span></span>In addition to defining Lattice Semiconductor VHDL libraries, you must map the vital2000 logical library to the IEEE library location by adding the following line to your cds.lib file:</p><pre id="ww1025412" class="Code">DEFINE vital2000 &lt;<code class="CodeVariable">NC_VHDL_Libraries_Folder</code>&gt;/IEEE</pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1025409" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1025411" class="CellBody"><span></span>The &lt;<span style="font-style: italic">NC_VHDL_libraries_folder</span>&gt; variable specifies the folder containing the NC- VHDL libraries.</div></td></tr></table></div><h5 id="ww1025413" class="HeadingRunIn"><span></span>Parsing and Analyzing Lattice Semiconductor Simulation Libraries</h5><p id="ww1025414" class="BodyAfterHead"><span></span>After creating your own hdl.var and cds.lib files, you must parse and analyze the Lattice Semiconductor simulation libraries by using the NC-VHDL simulator. These libraries must be parsed and analyzed only once.</p><p id="ww1025415" class="Body"><span></span>To parse and analyze Lattice Semiconductor VHDL simulation libraries, run the following commands in NC-VHDL simulator.</p><div id="ww1034672" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>ECP5U VHDL:</div><pre id="ww1034673" class="CodeIndented">ncvhdl -messages -work ecp5u -smartorder</pre><pre id="ww1034674" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/ecp5u/src/*.vhd</pre><pre id="ww1038712" class="CodeIndented">&nbsp;</pre><pre id="ww1038718" class="CodeIndented">ncvlog -messages -work ecp5u $<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/ecp5u/src/*.v</pre><div id="ww1034668" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeEC VHDL:</div><pre id="ww1025417" class="CodeIndented">ncvhdl -messages -work ec -smartorder</pre><pre id="ww1025418" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/ec/src/*.vhd</pre><div id="ww1025419" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP VHDL:</div><pre id="ww1025420" class="CodeIndented">ncvhdl -messages -work ecp -smartorder</pre><pre id="ww1025421" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/ecp/src/*.vhd</pre><div id="ww1025422" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP2 VHDL:</div><pre id="ww1025423" class="CodeIndented">ncvhdl -messages -work ecp2 -smartorder</pre><pre id="ww1025424" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/ecp2/src/*.vhd</pre><div id="ww1027357" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP3 VHDL:</div><pre id="ww1027358" class="CodeIndented">ncvhdl -messages -work ecp3 -smartorder</pre><pre id="ww1027359" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/ecp3/src/*.vhd</pre><div id="ww1029497" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeXP VHDL:</div><pre id="ww1025426" class="CodeIndented">ncvhdl -messages -work xp -smartorder</pre><pre id="ww1025427" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/xp/src/*.vhd</pre><div id="ww1025428" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeXP2 VHDL:</div><pre id="ww1025429" class="CodeIndented">ncvhdl -messages -work xp2 -smartorder</pre><pre id="ww1025430" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/xp2/src/*.vhd</pre><div id="ww1042700" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LIFMD VHDL:</div><pre id="ww1042701" class="CodeIndented">ncvhdl -messages -work lifmd-smartorder</pre><pre id="ww1042702" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/lifmd/src/*.vhd</pre><div id="ww1046165" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LIFMDF VHDL:</div><pre id="ww1046166" class="CodeIndented">ncvhdl -messages -work lifmdf-smartorder</pre><pre id="ww1046167" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/lifmdf/src/*.vhd</pre><div id="ww1047235" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LFMNX VHDL:</div><pre id="ww1047236" class="CodeIndented">ncvhdl -messages -work lfmnx-smartorder</pre><pre id="ww1047237" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/lfmnx/src/*.vhd</pre><div id="ww1025431" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO VHDL:</div><pre id="ww1025432" class="CodeIndented">ncvhdl -messages -work machxo -smartorder</pre><pre id="ww1025433" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/machxo/src/*.vhd</pre><div id="ww1027344" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO2 VHDL:</div><pre id="ww1027345" class="CodeIndented">ncvhdl -messages -work machxo2 -smartorder</pre><pre id="ww1027346" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/machxo2/src/*.vhd</pre><div id="ww1043659" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO3D VHDL:</div><pre id="ww1043660" class="CodeIndented">ncvhdl -messages -work machxo3d -smartorder</pre><pre id="ww1043661" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/machxo3d/src/*.vhd</pre><div id="ww1046247" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO3H VHDL:</div><pre id="ww1046248" class="CodeIndented">ncvhdl -messages -work machxo3h -smartorder</pre><pre id="ww1046249" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/machxo3h/src/*.vhd</pre><div id="ww1034721" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO3L VHDL:</div><pre id="ww1034722" class="CodeIndented">ncvhdl -messages -work machxo3l -smartorder</pre><pre id="ww1034723" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/machxo3l/src/*.vhd</pre><div id="ww1034741" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Platform Manager VHDL:</div><pre id="ww1034742" class="CodeIndented">ncvhdl -messages -work lptm -smartorder</pre><pre id="ww1034743" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/lptm/src/*.vhd</pre><div id="ww1034789" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Platform Manager 2 VHDL:</div><pre id="ww1034790" class="CodeIndented">ncvhdl -messages -work lptm2 -smartorder</pre><pre id="ww1034791" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/lptm2/src/*.vhd</pre><div id="ww1034717" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeSC VHDL:</div><pre id="ww1025435" class="CodeIndented">ncvhdl -messages -work sc -smartorder</pre><pre id="ww1025436" class="CodeIndented">$<code class="CodeVariable">Diamond_install_path</code>/cae_library/simulation/vhdl/sc/src/*.vhd</pre><h5 id="ww1025437" class="HeadingRunIn"><span></span>Functional RTL Simulation</h5><p id="ww1025438" class="BodyAfterHead"><span></span>Use the following commands to perform a functional RTL simulation with one of the libraries shown in Table 2:</p><pre id="ww1025439" class="Code">rm –rf work</pre><pre id="ww1025440" class="Code">mkdir work</pre><pre id="ww1025441" class="Code">ncvhdl -work work <span style="font-style: italic">&lt;</span><code class="CodeVariable">design_name</code><span style="font-style: italic">&gt;</span>.vhd <span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span>.vhd</pre><pre id="ww1025442" class="Code">ncelab -lib_binding –access +rwc work.<span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span></pre><pre id="ww1025448" class="Code">ncsim –GUI work.<span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span></pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1025445" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1025447" class="CellBody"><span></span>If you are using NCSim version 5.4 or older, remove the –lib_binding option from the ncelab command.</div></td></tr></table></div><p id="ww1025451" class="Body"><span></span>If you receive warning messages during compilation, see <span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Cadence_NC_VHDL.htm#ww1025483" title="Performing Simulation with Cadence NC-VHDL">Warning Messages Caused by Std_Logic Declarations</a></span>.</p><h5 id="ww1025453" class="HeadingRunIn"><span></span>Post-Map and Place-and-Route Gate-Level Simulation</h5><p id="ww1025454" class="BodyAfterHead"><span></span>Use the following commands to perform post-map and place-and-route gate-level simulation:</p><pre id="ww1025455" class="Code">rm –rf work</pre><pre id="ww1025456" class="Code">mkdir work</pre><pre id="ww1025457" class="Code">ncvhdl -work work <span style="font-style: italic">&lt;</span><code class="CodeVariable">design_name</code><span style="font-style: italic">&gt;</span>.vho <span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span>.vhd</pre><pre id="ww1025458" class="Code">ncelab -lib_binding –access +rwc work.<span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span></pre><pre id="ww1025459" class="Code">ncsim –GUI work.<span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span></pre><p id="ww1025462" class="Body"><span></span>If you receive warning messages during compilation, see <span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Cadence_NC_VHDL.htm#ww1025483" title="Performing Simulation with Cadence NC-VHDL">Warning Messages Caused by Std_Logic Declarations</a></span>.</p><h5 id="ww1025464" class="HeadingRunIn"><span></span>Post-Map and Place-and-Route Gate-Level Simulation with Timing</h5><p id="ww1025465" class="BodyAfterHead"><span></span>Use the following procedure to perform post-map and place-and-route gate-level simulation with timing:</p><div id="ww1025466" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>Compile the SDF file:</div><pre id="ww1025467" class="CodeIndented">ncsdfc &lt;<code class="CodeVariable">design_name</code>&gt;.sdf</pre><div id="ww1025468" class="Indented">This command generates the compiled SDF file, &lt;<span style="font-style: italic">design_name</span>&gt;.sdf.X.</div><div id="ww1025469" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Create an &lt;<span style="font-style: italic">sdf_cmd</span>&gt; file with the following contents:</div><pre id="ww1025470" class="CodeIndented">COMPILED_SDF_FILE = “&lt;<code class="CodeVariable">design_name</code>&gt;.sdf.X”, SCOPE = :&lt;<code class="CodeVariable">instance_name</code>&gt;,</pre><pre id="ww1025471" class="CodeIndented">LOG_FILE = “&lt;<code class="CodeVariable">sdf_log</code><span style="font-style: italic">&gt;”,</span> MTM_CONTROL = "MAXIMUM";</pre><div id="ww1025472" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>Use the following commands to perform the simulation:</div><pre id="ww1025473" class="CodeIndented">rm –rf work</pre><pre id="ww1025474" class="CodeIndented">mkdir work</pre><pre id="ww1025475" class="CodeIndented">ncvhdl -work work <span style="font-style: italic">&lt;</span><code class="CodeVariable">design_name</code><span style="font-style: italic">&gt;</span>.vho <span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span>.vhd</pre><pre id="ww1025476" class="CodeIndented">ncelab -lib_binding –access +rwc –sdf_cmd_file &lt;<code class="CodeVariable">sdf_cmd</code>&gt; work.<span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span></pre><pre id="ww1025477" class="CodeIndented">ncsim –GUI work.<span style="font-style: italic">&lt;</span><code class="CodeVariable">test_bench</code><span style="font-style: italic">&gt;</span></pre><p id="ww1025480" class="Body"><span></span>If you receive warning messages during compilation, see <span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Cadence_NC_VHDL.htm#ww1025483" title="Performing Simulation with Cadence NC-VHDL">Warning Messages Caused by Std_Logic Declarations</a></span>.</p><h5 id="ww1025483" class="HeadingRunIn"><span></span>Warning Messages Caused by Std_Logic Declarations</h5><p id="ww1025484" class="BodyAfterHead"><span></span>When you set vital_level1 as an attribute for the architecture, Cadence NC-VHDL issues several warning messages during compilation about an unapproved type in the vital2000 library models. These messages are caused by Cadence NC-VHDL’s strict interpretion of std_logic signal declarations in the architecture as signal types. You can make this interpretation less strict by using the following option:</p><pre id="ww1025485" class="Code">ncvhdl -relax</pre><p id="ww1025486" class="Body"><span></span>This option does not affect the actual simulation.</p><h5 id="ww1029266" class="HeadingRunIn"><span></span>See Also</h5><p id="ww1029270" class="Body" style="vertical-align: baseline"><span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Third_Party_Simulators.htm#ww1028923" title="Third-Party Simulators">Third-Party Simulators</a></span></p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>