// Seed: 3690182219
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
  initial id_3 = 1;
  assign id_5 = 1;
  module_0(
      id_3, id_1, id_3, id_2, id_3, id_3
  );
  wire id_7;
  wire id_8;
  id_9(
      1'b0, id_3
  );
  wire id_10;
endmodule
