#ignore for other part of program
verilog/*
!verilog/src
verilog/src/*
!verilog/src/*.v
verilog/output_files/

.vscode

