Running: xsim.dir/SR_latch_dataflow_tb_behav/xsimk -simmode gui -wdb SR_latch_dataflow_tb_behav.wdb -simrunnum 0 -socket 56818
Design successfully loaded
Design Loading Memory Usage: 94152 KB (Peak: 94172 KB)
Design Loading CPU Usage: 10 ms
Simulation completed
Simulation Memory Usage: 167888 KB (Peak: 233424 KB)
Simulation CPU Usage: 20 ms
