<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/lpcxpresso54114/RTE_Device.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_311984c7c6eeb5b62dd470fcd53a1b8f.html">lpcxpresso54114</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RTE_Device.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="a04681.png" border="0" usemap="#boardkit_2lpcxpresso54114_2_r_t_e___device_8hdep" alt=""/></div>
<map name="boardkit_2lpcxpresso54114_2_r_t_e___device_8hdep" id="boardkit_2lpcxpresso54114_2_r_t_e___device_8hdep">
<area shape="rect" id="node2" href="a00641.html" title="The lpc54114.h file defines GPIO pin mappings for LPCXpresso54114 board. " alt="" coords="5,95,176,136"/>
</map>
</div>
</div>
<p><a href="a04679_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aaefd2724bd50bf611680b12680c5cd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#aaefd2724bd50bf611680b12680c5cd47">RTE_I2C4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aaefd2724bd50bf611680b12680c5cd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0881b5c0250fd24034d35a0db8e81d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#ad0881b5c0250fd24034d35a0db8e81d6">RTE_I2C4_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad0881b5c0250fd24034d35a0db8e81d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34a2837397fb473c1a29f942886f20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#af34a2837397fb473c1a29f942886f20a">RTE_I2C5</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af34a2837397fb473c1a29f942886f20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fcca5364c2c59d91dcd1024a3741cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a11fcca5364c2c59d91dcd1024a3741cd">RTE_I2C5_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a11fcca5364c2c59d91dcd1024a3741cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78a035aaa73a024f3e9ad91e3d28c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#aa78a035aaa73a024f3e9ad91e3d28c18">RTE_SPI3</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa78a035aaa73a024f3e9ad91e3d28c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262ea23b85408aacef35d7dea979abfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a262ea23b85408aacef35d7dea979abfd">RTE_SPI3_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a262ea23b85408aacef35d7dea979abfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9df7e872c3d3fe6576c2c22b77bd81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a2f9df7e872c3d3fe6576c2c22b77bd81">RTE_SPI5</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2f9df7e872c3d3fe6576c2c22b77bd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa9a5f5a97226220d95a9ecd3a6b51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#abfa9a5f5a97226220d95a9ecd3a6b51d">RTE_SPI5_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abfa9a5f5a97226220d95a9ecd3a6b51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b2c1002dc50e01a17a2ce94a628133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a17b2c1002dc50e01a17a2ce94a628133">RTE_USART0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a17b2c1002dc50e01a17a2ce94a628133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3071e002a5a0ce4ac87de6dcc87bb3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a3071e002a5a0ce4ac87de6dcc87bb3da">RTE_USART0_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3071e002a5a0ce4ac87de6dcc87bb3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c0f3151f3f65559aec155908ac5804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a43c0f3151f3f65559aec155908ac5804">USART_RX_BUFFER_LEN</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:a43c0f3151f3f65559aec155908ac5804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe7d31cfa21c989ae68c212c8823e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#adfe7d31cfa21c989ae68c212c8823e21">USART0_RX_BUFFER_ENABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:adfe7d31cfa21c989ae68c212c8823e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea064b10335b5fbf54dea436d1cffb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a5ea064b10335b5fbf54dea436d1cffb6">RTE_I2C4_Master_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a5ea064b10335b5fbf54dea436d1cffb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b6c4d7a69c4717587a78f2947fc7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#ae4b6c4d7a69c4717587a78f2947fc7e6">RTE_I2C4_Master_DMA_CH</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ae4b6c4d7a69c4717587a78f2947fc7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ed914e64edd7000817cbb5eda1c5e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a3ed914e64edd7000817cbb5eda1c5e2c">RTE_I2C5_Master_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a3ed914e64edd7000817cbb5eda1c5e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fa4f050b527d7f1d577c156cbd3caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a23fa4f050b527d7f1d577c156cbd3caf">RTE_I2C5_Master_DMA_CH</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a23fa4f050b527d7f1d577c156cbd3caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad172b156ee70236732ae9a521d233544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#ad172b156ee70236732ae9a521d233544">RTE_SPI0_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:ad172b156ee70236732ae9a521d233544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07db38aa07d8f53247d9f336a103614e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a07db38aa07d8f53247d9f336a103614e">RTE_SPI0_DMA_TX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a07db38aa07d8f53247d9f336a103614e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaede0b9427131087577590433607449d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#aaede0b9427131087577590433607449d">RTE_SPI0_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aaede0b9427131087577590433607449d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02289057d22141bdfd1d02cfca6d6e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a02289057d22141bdfd1d02cfca6d6e9c">RTE_SPI0_DMA_RX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02289057d22141bdfd1d02cfca6d6e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7c2438e156f00d87ea9edbff1192f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a0c7c2438e156f00d87ea9edbff1192f2">RTE_SPI0_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0c7c2438e156f00d87ea9edbff1192f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962cb0c84a18aed8b10afd0d14835863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a962cb0c84a18aed8b10afd0d14835863">RTE_SPI1_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:a962cb0c84a18aed8b10afd0d14835863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7837804201c3faa8cb122bafb79b78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#af7837804201c3faa8cb122bafb79b78a">RTE_SPI1_DMA_TX_CH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:af7837804201c3faa8cb122bafb79b78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2510e3e47782aa110b9863228c6b20ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a2510e3e47782aa110b9863228c6b20ff">RTE_SPI1_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a2510e3e47782aa110b9863228c6b20ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237cd1f72122246b424ced52d44d7374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a237cd1f72122246b424ced52d44d7374">RTE_SPI1_DMA_RX_CH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a237cd1f72122246b424ced52d44d7374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08060b8c17ac92da6cde2af7d67ee095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a08060b8c17ac92da6cde2af7d67ee095">RTE_SPI1_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a08060b8c17ac92da6cde2af7d67ee095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26b321ea05340be63b4a3672e735dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#ae26b321ea05340be63b4a3672e735dfd">RTE_SPI2_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:ae26b321ea05340be63b4a3672e735dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f55409f83ccf9410d19a06c89592cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a2f55409f83ccf9410d19a06c89592cf7">RTE_SPI2_DMA_TX_CH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a2f55409f83ccf9410d19a06c89592cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c8040af8a79e4d3817c130ac28df6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#ad2c8040af8a79e4d3817c130ac28df6d">RTE_SPI2_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ad2c8040af8a79e4d3817c130ac28df6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">RTE_SPI2_DMA_RX_CH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14cfbbd7990b4e16da76447fd0f71d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#ae14cfbbd7990b4e16da76447fd0f71d0">RTE_SPI2_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ae14cfbbd7990b4e16da76447fd0f71d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a10663a019f3235678265e731234f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a4a10663a019f3235678265e731234f6d">RTE_SPI3_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel2</td></tr>
<tr class="separator:a4a10663a019f3235678265e731234f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede43b66781471d6f7824e1d8a5d678a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#aede43b66781471d6f7824e1d8a5d678a">RTE_SPI3_DMA_TX_CH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aede43b66781471d6f7824e1d8a5d678a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9237e29a834083e9cff82ba51800ec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a9237e29a834083e9cff82ba51800ec0d">RTE_SPI3_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a9237e29a834083e9cff82ba51800ec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5a87ba91d16c71a803610ffbf40c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#adb5a87ba91d16c71a803610ffbf40c13">RTE_SPI3_DMA_RX_CH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:adb5a87ba91d16c71a803610ffbf40c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad946150307e0a2d3f1e4e030550dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#aad946150307e0a2d3f1e4e030550dc68">RTE_SPI3_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aad946150307e0a2d3f1e4e030550dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad176300e079101ee7d5c3addcddf513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#aad176300e079101ee7d5c3addcddf513">RTE_SPI4_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:aad176300e079101ee7d5c3addcddf513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956855c142636770f6a7debe2aa013e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a956855c142636770f6a7debe2aa013e6">RTE_SPI4_DMA_TX_CH</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a956855c142636770f6a7debe2aa013e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ec0db7635e3be6822ac3d6b522aed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#aa3ec0db7635e3be6822ac3d6b522aed9">RTE_SPI4_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:aa3ec0db7635e3be6822ac3d6b522aed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd6e0050f362bd1bfd3a07a7e86b57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a7dd6e0050f362bd1bfd3a07a7e86b57a">RTE_SPI4_DMA_RX_CH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a7dd6e0050f362bd1bfd3a07a7e86b57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968c662515159592bfb826495d2d3c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a968c662515159592bfb826495d2d3c5d">RTE_SPI4_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a968c662515159592bfb826495d2d3c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8838d6b769f9909c272f601c521a6ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a8838d6b769f9909c272f601c521a6ff6">RTE_SPI5_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel2</td></tr>
<tr class="separator:a8838d6b769f9909c272f601c521a6ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1041985ad6bcd91b3bb3cccd837aaaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a1041985ad6bcd91b3bb3cccd837aaaae">RTE_SPI5_DMA_TX_CH</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a1041985ad6bcd91b3bb3cccd837aaaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d306bb116961953c118532b719cc5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a8d306bb116961953c118532b719cc5a9">RTE_SPI5_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a8d306bb116961953c118532b719cc5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa0bdc35c2121855560c7a6455dbddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a6aa0bdc35c2121855560c7a6455dbddf">RTE_SPI5_DMA_RX_CH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a6aa0bdc35c2121855560c7a6455dbddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab382c8c01e5955ace12e26b487622a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#ab382c8c01e5955ace12e26b487622a05">RTE_SPI5_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:ab382c8c01e5955ace12e26b487622a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab938dd461accb54aaff905e2a9856116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#ab938dd461accb54aaff905e2a9856116">RTE_SPI6_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:ab938dd461accb54aaff905e2a9856116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500837b546f2c5c5d340c70b8316cd75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a500837b546f2c5c5d340c70b8316cd75">RTE_SPI6_DMA_TX_CH</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a500837b546f2c5c5d340c70b8316cd75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562a146c7a128d2087eb47d8e19a2b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a562a146c7a128d2087eb47d8e19a2b2a">RTE_SPI6_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a562a146c7a128d2087eb47d8e19a2b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb61b6c3e30ad9a0877b9931b6d6904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#acdb61b6c3e30ad9a0877b9931b6d6904">RTE_SPI6_DMA_RX_CH</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:acdb61b6c3e30ad9a0877b9931b6d6904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab2a9b0b3033d3425ac33918ec17c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#acab2a9b0b3033d3425ac33918ec17c03">RTE_SPI6_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:acab2a9b0b3033d3425ac33918ec17c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4897861b19db34e9dcb77dd7b535be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#ace4897861b19db34e9dcb77dd7b535be">RTE_SPI7_SSEL_NUM</a>&#160;&#160;&#160;kSPI_Ssel0</td></tr>
<tr class="separator:ace4897861b19db34e9dcb77dd7b535be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955a3930137e53ba18d1064db3d7d00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a955a3930137e53ba18d1064db3d7d00f">RTE_SPI7_DMA_TX_CH</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a955a3930137e53ba18d1064db3d7d00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af6867a8a82614eb056471010c528d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a8af6867a8a82614eb056471010c528d2">RTE_SPI7_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a8af6867a8a82614eb056471010c528d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8c81d666165a47d1424e1d5d07a1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#acb8c81d666165a47d1424e1d5d07a1c0">RTE_SPI7_DMA_RX_CH</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:acb8c81d666165a47d1424e1d5d07a1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524ee076ce0446eb86f44751430a1fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a524ee076ce0446eb86f44751430a1fd3">RTE_SPI7_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a524ee076ce0446eb86f44751430a1fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81ac610cf7c74e61a85f1a3740fb22b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#af81ac610cf7c74e61a85f1a3740fb22b">RTE_USART0_DMA_TX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af81ac610cf7c74e61a85f1a3740fb22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d00eb7202289c47577da7ae83527ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a0d00eb7202289c47577da7ae83527ee2">RTE_USART0_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0d00eb7202289c47577da7ae83527ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e834b0e165260ad32db0d6586e00abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a1e834b0e165260ad32db0d6586e00abd">RTE_USART0_DMA_RX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1e834b0e165260ad32db0d6586e00abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0764b3d48022468f836aa1ab0c6fe8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04679.html#a0764b3d48022468f836aa1ab0c6fe8e0">RTE_USART0_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA0</td></tr>
<tr class="separator:a0764b3d48022468f836aa1ab0c6fe8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aaefd2724bd50bf611680b12680c5cd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefd2724bd50bf611680b12680c5cd47">&#9670;&nbsp;</a></span>RTE_I2C4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00012">12</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad0881b5c0250fd24034d35a0db8e81d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0881b5c0250fd24034d35a0db8e81d6">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00013">13</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5ea064b10335b5fbf54dea436d1cffb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea064b10335b5fbf54dea436d1cffb6">&#9670;&nbsp;</a></span>RTE_I2C4_Master_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_Master_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00030">30</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae4b6c4d7a69c4717587a78f2947fc7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b6c4d7a69c4717587a78f2947fc7e6">&#9670;&nbsp;</a></span>RTE_I2C4_Master_DMA_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_Master_DMA_CH&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00031">31</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af34a2837397fb473c1a29f942886f20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34a2837397fb473c1a29f942886f20a">&#9670;&nbsp;</a></span>RTE_I2C5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00014">14</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a11fcca5364c2c59d91dcd1024a3741cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11fcca5364c2c59d91dcd1024a3741cd">&#9670;&nbsp;</a></span>RTE_I2C5_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00015">15</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3ed914e64edd7000817cbb5eda1c5e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ed914e64edd7000817cbb5eda1c5e2c">&#9670;&nbsp;</a></span>RTE_I2C5_Master_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5_Master_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00033">33</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a23fa4f050b527d7f1d577c156cbd3caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23fa4f050b527d7f1d577c156cbd3caf">&#9670;&nbsp;</a></span>RTE_I2C5_Master_DMA_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5_Master_DMA_CH&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00034">34</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a02289057d22141bdfd1d02cfca6d6e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02289057d22141bdfd1d02cfca6d6e9c">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_RX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00040">40</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0c7c2438e156f00d87ea9edbff1192f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7c2438e156f00d87ea9edbff1192f2">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00041">41</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a07db38aa07d8f53247d9f336a103614e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07db38aa07d8f53247d9f336a103614e">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_TX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00038">38</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaede0b9427131087577590433607449d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaede0b9427131087577590433607449d">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00039">39</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad172b156ee70236732ae9a521d233544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad172b156ee70236732ae9a521d233544">&#9670;&nbsp;</a></span>RTE_SPI0_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00037">37</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a237cd1f72122246b424ced52d44d7374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237cd1f72122246b424ced52d44d7374">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_CH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00046">46</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a08060b8c17ac92da6cde2af7d67ee095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08060b8c17ac92da6cde2af7d67ee095">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00047">47</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af7837804201c3faa8cb122bafb79b78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7837804201c3faa8cb122bafb79b78a">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_CH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00044">44</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2510e3e47782aa110b9863228c6b20ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2510e3e47782aa110b9863228c6b20ff">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00045">45</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a962cb0c84a18aed8b10afd0d14835863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962cb0c84a18aed8b10afd0d14835863">&#9670;&nbsp;</a></span>RTE_SPI1_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00043">43</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2e9a89fc7b4cd0e7b9ddbd9dc747ea84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_CH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00052">52</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae14cfbbd7990b4e16da76447fd0f71d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14cfbbd7990b4e16da76447fd0f71d0">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00053">53</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2f55409f83ccf9410d19a06c89592cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f55409f83ccf9410d19a06c89592cf7">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_CH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00050">50</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad2c8040af8a79e4d3817c130ac28df6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c8040af8a79e4d3817c130ac28df6d">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00051">51</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae26b321ea05340be63b4a3672e735dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26b321ea05340be63b4a3672e735dfd">&#9670;&nbsp;</a></span>RTE_SPI2_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00049">49</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa78a035aaa73a024f3e9ad91e3d28c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78a035aaa73a024f3e9ad91e3d28c18">&#9670;&nbsp;</a></span>RTE_SPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00017">17</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a262ea23b85408aacef35d7dea979abfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262ea23b85408aacef35d7dea979abfd">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00018">18</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adb5a87ba91d16c71a803610ffbf40c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5a87ba91d16c71a803610ffbf40c13">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_RX_CH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00058">58</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aad946150307e0a2d3f1e4e030550dc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad946150307e0a2d3f1e4e030550dc68">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00059">59</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aede43b66781471d6f7824e1d8a5d678a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede43b66781471d6f7824e1d8a5d678a">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_TX_CH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00056">56</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a9237e29a834083e9cff82ba51800ec0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9237e29a834083e9cff82ba51800ec0d">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00057">57</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4a10663a019f3235678265e731234f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a10663a019f3235678265e731234f6d">&#9670;&nbsp;</a></span>RTE_SPI3_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00055">55</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7dd6e0050f362bd1bfd3a07a7e86b57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd6e0050f362bd1bfd3a07a7e86b57a">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_RX_CH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00064">64</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a968c662515159592bfb826495d2d3c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968c662515159592bfb826495d2d3c5d">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00065">65</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a956855c142636770f6a7debe2aa013e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a956855c142636770f6a7debe2aa013e6">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_TX_CH&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00062">62</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa3ec0db7635e3be6822ac3d6b522aed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3ec0db7635e3be6822ac3d6b522aed9">&#9670;&nbsp;</a></span>RTE_SPI4_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00063">63</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aad176300e079101ee7d5c3addcddf513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad176300e079101ee7d5c3addcddf513">&#9670;&nbsp;</a></span>RTE_SPI4_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI4_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00061">61</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2f9df7e872c3d3fe6576c2c22b77bd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9df7e872c3d3fe6576c2c22b77bd81">&#9670;&nbsp;</a></span>RTE_SPI5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00019">19</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="abfa9a5f5a97226220d95a9ecd3a6b51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa9a5f5a97226220d95a9ecd3a6b51d">&#9670;&nbsp;</a></span>RTE_SPI5_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00020">20</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a6aa0bdc35c2121855560c7a6455dbddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aa0bdc35c2121855560c7a6455dbddf">&#9670;&nbsp;</a></span>RTE_SPI5_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_DMA_RX_CH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00070">70</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab382c8c01e5955ace12e26b487622a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab382c8c01e5955ace12e26b487622a05">&#9670;&nbsp;</a></span>RTE_SPI5_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00071">71</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1041985ad6bcd91b3bb3cccd837aaaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1041985ad6bcd91b3bb3cccd837aaaae">&#9670;&nbsp;</a></span>RTE_SPI5_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_DMA_TX_CH&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00068">68</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a8d306bb116961953c118532b719cc5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d306bb116961953c118532b719cc5a9">&#9670;&nbsp;</a></span>RTE_SPI5_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00069">69</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a8838d6b769f9909c272f601c521a6ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8838d6b769f9909c272f601c521a6ff6">&#9670;&nbsp;</a></span>RTE_SPI5_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI5_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00067">67</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="acdb61b6c3e30ad9a0877b9931b6d6904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb61b6c3e30ad9a0877b9931b6d6904">&#9670;&nbsp;</a></span>RTE_SPI6_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI6_DMA_RX_CH&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00076">76</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="acab2a9b0b3033d3425ac33918ec17c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab2a9b0b3033d3425ac33918ec17c03">&#9670;&nbsp;</a></span>RTE_SPI6_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI6_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00077">77</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a500837b546f2c5c5d340c70b8316cd75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500837b546f2c5c5d340c70b8316cd75">&#9670;&nbsp;</a></span>RTE_SPI6_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI6_DMA_TX_CH&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00074">74</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a562a146c7a128d2087eb47d8e19a2b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562a146c7a128d2087eb47d8e19a2b2a">&#9670;&nbsp;</a></span>RTE_SPI6_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI6_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00075">75</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab938dd461accb54aaff905e2a9856116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab938dd461accb54aaff905e2a9856116">&#9670;&nbsp;</a></span>RTE_SPI6_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI6_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00073">73</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="acb8c81d666165a47d1424e1d5d07a1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8c81d666165a47d1424e1d5d07a1c0">&#9670;&nbsp;</a></span>RTE_SPI7_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI7_DMA_RX_CH&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00082">82</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a524ee076ce0446eb86f44751430a1fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524ee076ce0446eb86f44751430a1fd3">&#9670;&nbsp;</a></span>RTE_SPI7_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI7_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00083">83</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a955a3930137e53ba18d1064db3d7d00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955a3930137e53ba18d1064db3d7d00f">&#9670;&nbsp;</a></span>RTE_SPI7_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI7_DMA_TX_CH&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00080">80</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a8af6867a8a82614eb056471010c528d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8af6867a8a82614eb056471010c528d2">&#9670;&nbsp;</a></span>RTE_SPI7_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI7_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00081">81</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ace4897861b19db34e9dcb77dd7b535be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4897861b19db34e9dcb77dd7b535be">&#9670;&nbsp;</a></span>RTE_SPI7_SSEL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI7_SSEL_NUM&#160;&#160;&#160;kSPI_Ssel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00079">79</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a17b2c1002dc50e01a17a2ce94a628133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b2c1002dc50e01a17a2ce94a628133">&#9670;&nbsp;</a></span>RTE_USART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00022">22</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3071e002a5a0ce4ac87de6dcc87bb3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3071e002a5a0ce4ac87de6dcc87bb3da">&#9670;&nbsp;</a></span>RTE_USART0_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00023">23</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1e834b0e165260ad32db0d6586e00abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e834b0e165260ad32db0d6586e00abd">&#9670;&nbsp;</a></span>RTE_USART0_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_RX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00088">88</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0764b3d48022468f836aa1ab0c6fe8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0764b3d48022468f836aa1ab0c6fe8e0">&#9670;&nbsp;</a></span>RTE_USART0_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00089">89</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af81ac610cf7c74e61a85f1a3740fb22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af81ac610cf7c74e61a85f1a3740fb22b">&#9670;&nbsp;</a></span>RTE_USART0_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_TX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00086">86</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0d00eb7202289c47577da7ae83527ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d00eb7202289c47577da7ae83527ee2">&#9670;&nbsp;</a></span>RTE_USART0_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00087">87</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adfe7d31cfa21c989ae68c212c8823e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe7d31cfa21c989ae68c212c8823e21">&#9670;&nbsp;</a></span>USART0_RX_BUFFER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART0_RX_BUFFER_ENABLE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00027">27</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a43c0f3151f3f65559aec155908ac5804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c0f3151f3f65559aec155908ac5804">&#9670;&nbsp;</a></span>USART_RX_BUFFER_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RX_BUFFER_LEN&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04679_source.html#l00026">26</a> of file <a class="el" href="a04679_source.html">RTE_Device.h</a>.</p>

</div>
</div>
</div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
