<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/tracers/tarmac_record.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_88f6b1e4e61391f7d15711af8861e8d3.html">tracers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tarmac_record.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tarmac__record_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Giacomo Travaglini</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="tarmac__record_8hh.html">arch/arm/tracers/tarmac_record.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2insts_2static__inst_8hh.html">arch/arm/insts/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="tarmac__tracer_8hh.html">tarmac_tracer.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceTrace.html">Trace</a> {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// TARMAC Instruction Record static variables</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;uint64_t <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a482e95983128d76397dab693bdf195c0">TarmacTracerRecord::TraceInstEntry::instCount</a> = 0;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;std::string</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespaceTrace.html#a5ae0626feed05b6bfdf89296c3f07e9f">   51</a></span>&#160;<a class="code" href="namespaceTrace.html#a5ae0626feed05b6bfdf89296c3f07e9f">iSetStateToStr</a>(<a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122">TarmacBaseRecord::ISetState</a> isetstate)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;{</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">switch</span> (isetstate) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122a189c5581b87bb37b261507aeb791bef5">TarmacBaseRecord::ISET_ARM</a>:</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;A&quot;</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122a02a3c091b639e0b60e6ab75be4622d98">TarmacBaseRecord::ISET_THUMB</a>:</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;T&quot;</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122ac434e29d25c44a9f0db42cb6b2f930ed">TarmacBaseRecord::ISET_A64</a>:</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;O&quot;</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;Unsupported&quot;</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    }</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;std::string</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespaceTrace.html#a63985baf65711ca61563b48d08a6197f">   66</a></span>&#160;<a class="code" href="namespaceTrace.html#a63985baf65711ca61563b48d08a6197f">opModeToStr</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> opMode)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">switch</span> (opMode) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59">MODE_EL0T</a>:</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;EL0t&quot;</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa5fc68351f8134ae978ff8c3d1a8860b5">MODE_EL1T</a>:</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;EL1t&quot;</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0">MODE_EL1H</a>:</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;EL1h&quot;</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0">MODE_EL2T</a>:</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;EL2t&quot;</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d">MODE_EL2H</a>:</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;EL2h&quot;</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72">MODE_EL3T</a>:</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;EL3t&quot;</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b">MODE_EL3H</a>:</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;EL3h&quot;</span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>:</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;usr&quot;</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>:</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;fiq&quot;</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">MODE_IRQ</a>:</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;irq&quot;</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>:</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;svc&quot;</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>:</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;mon&quot;</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">MODE_ABORT</a>:</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;abt&quot;</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>:</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;hyp&quot;</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">MODE_UNDEFINED</a>:</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;und&quot;</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9">MODE_SYSTEM</a>:</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;sys&quot;</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;Unsupported&quot;</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// TarmacTracerRecord ctor</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#ae804cf021df80e0411fc40c00e934672">  107</a></span>&#160;<a class="code" href="classTrace_1_1TarmacTracerRecord.html#ae804cf021df80e0411fc40c00e934672">TarmacTracerRecord::TarmacTracerRecord</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> _when, <a class="code" href="classThreadContext.html">ThreadContext</a> *_thread,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> _staticInst,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> _pc,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                     <a class="code" href="classTrace_1_1TarmacTracer.html">TarmacTracer</a>&amp; _tracer,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> _macroStaticInst)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    : <a class="code" href="classTrace_1_1TarmacBaseRecord.html">TarmacBaseRecord</a>(_when, _thread, _staticInst,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                       _pc,  _macroStaticInst),</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      tracer(_tracer)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a70540552bd16c0a00e0c8def65a940a7">  118</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a70540552bd16c0a00e0c8def65a940a7">TarmacTracerRecord::TraceInstEntry::TraceInstEntry</a>(</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classTrace_1_1InstRecord.html#ac9fcd4626e6b05644fc0fcb411b97058">predicate</a>)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      : <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1InstEntry.html">InstEntry</a>(tarmCtx.<a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>, tarmCtx.<a class="code" href="classTrace_1_1InstRecord.html#a7eba1c34d0568ac3691ffaa305a44536">pc</a>, tarmCtx.<a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>, predicate)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;{</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a20afe8f6b50a5c6c36280bafc7e3e201">secureMode</a> = <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">thread</a>);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keyword">auto</span> arm_inst = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>*<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#a969e664d693482f4cacf24bb98796200">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>()</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    );</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">// Get the instruction size as a number of bits:</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="comment">// (multiply byte size by 8)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#acd051066405f480926faec770eab3383">instSize</a> = (arm_inst-&gt;instSize() &lt;&lt; 3);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// Mask the opcode using the instruction size: the</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">// opcode field will otherwise be 32 bit wide even</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">// for 16bit (Thumb) instruction.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="namespaceArmISA.html#a7e6ae5d5e0561c3c3948cb6089b73eb0">opcode</a> = arm_inst-&gt;encoding();</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">// Update the instruction count: number of executed</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="comment">// instructions.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a482e95983128d76397dab693bdf195c0">instCount</a>++;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html#ac36dfade15d43f5e2cdbdd9e1ce8f614">  143</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html#ac36dfade15d43f5e2cdbdd9e1ce8f614">TarmacTracerRecord::TraceMemEntry::TraceMemEntry</a>(</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    uint8_t _size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> _addr, uint64_t _data)</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      :  <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1MemEntry.html">MemEntry</a>(_size, _addr, _data),</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;         loadAccess(tarmCtx.<a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>-&gt;isLoad())</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a6ad78ce1d1b367b5798e6284d4f3e015">  151</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a6ad78ce1d1b367b5798e6284d4f3e015">TarmacTracerRecord::TraceRegEntry::TraceRegEntry</a>(</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      : <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html">RegEntry</a>(tarmCtx.<a class="code" href="classTrace_1_1InstRecord.html#a7eba1c34d0568ac3691ffaa305a44536">pc</a>),</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <a class="code" href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">regValid</a>(false),</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        regClass(reg.classValue()),</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        regRel(reg.<a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>())</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a7a7023dcf1b8bd9b09b808586a538b42">  162</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a7a7023dcf1b8bd9b09b808586a538b42">TarmacTracerRecord::TraceRegEntry::update</a>(</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// Fill the register entry data, according to register</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">// class.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#afabef8fe3ea7d63c4e28f8cdcc8573b5">regClass</a>) {</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a>:</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a517a300e9df15a069e280d231784d9d9">updateCC</a>(tarmCtx, <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a666fe8fc3a67dd8cfb0a4c65bd311c57">regRel</a>);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>:</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a2b3e9571998b75f7631c936ba6883bc3">updateFloat</a>(tarmCtx, <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a666fe8fc3a67dd8cfb0a4c65bd311c57">regRel</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>:</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#adf0fc55f6542b8e33b7be2e4371856d6">updateInt</a>(tarmCtx, <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a666fe8fc3a67dd8cfb0a4c65bd311c57">regRel</a>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>:</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a3efa7af0b226538b4a912a2965c138a3">updateMisc</a>(tarmCtx, <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a666fe8fc3a67dd8cfb0a4c65bd311c57">regRel</a>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>:</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a4eba7290ff70268e80449e97d0ccf83a">updateVec</a>(tarmCtx, <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a666fe8fc3a67dd8cfb0a4c65bd311c57">regRel</a>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a>:</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a26616d9bd0dec19b06aeb07dc1596292">updatePred</a>(tarmCtx, <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a666fe8fc3a67dd8cfb0a4c65bd311c57">regRel</a>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="comment">// If unsupported format, do nothing: non updating</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="comment">// the register will prevent it to be printed.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;}</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a3efa7af0b226538b4a912a2965c138a3">  195</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a3efa7af0b226538b4a912a2965c138a3">TarmacTracerRecord::TraceRegEntry::updateMisc</a>(</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;)</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keyword">auto</span> <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a> = tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">thread</a>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#ac7d7049b17bf7414b5cef0235d36009c">regValid</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">regName</a> = <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[regRelIdx];</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a426c9c1615c323002e414732abd37c79">values</a>[<a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a17d9e4aba890c4cdd105d8751205b0fda43ed99967d0cbe79c956a62347e137ae">Lo</a>] = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(regRelIdx);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// If it is the CPSR:</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">// update the value of the CPSR register and add</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// the CC flags on top of the value</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">if</span> (regRelIdx == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        CPSR cpsr = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        cpsr.nz = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">CCREG_NZ</a>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        cpsr.c = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">CCREG_C</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        cpsr.v = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">CCREG_V</a>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        cpsr.ge = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317">CCREG_GE</a>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="comment">// update the entry value</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a426c9c1615c323002e414732abd37c79">values</a>[<a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a17d9e4aba890c4cdd105d8751205b0fda43ed99967d0cbe79c956a62347e137ae">Lo</a>] = cpsr;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;}</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a517a300e9df15a069e280d231784d9d9">  222</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a517a300e9df15a069e280d231784d9d9">TarmacTracerRecord::TraceRegEntry::updateCC</a>(</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keyword">auto</span> <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a> = tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">thread</a>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#ac7d7049b17bf7414b5cef0235d36009c">regValid</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">regName</a> = <a class="code" href="namespaceArmISA.html#aede31f577faadaee6841f8cbb2ba0bde">ccRegName</a>[regRelIdx];</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a426c9c1615c323002e414732abd37c79">values</a>[<a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a17d9e4aba890c4cdd105d8751205b0fda43ed99967d0cbe79c956a62347e137ae">Lo</a>] = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(regRelIdx);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a2b3e9571998b75f7631c936ba6883bc3">  235</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a2b3e9571998b75f7631c936ba6883bc3">TarmacTracerRecord::TraceRegEntry::updateFloat</a>(</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;)</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keyword">auto</span> <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a> = tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">thread</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#ac7d7049b17bf7414b5cef0235d36009c">regValid</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">regName</a>  = <span class="stringliteral">&quot;f&quot;</span> + <a class="code" href="namespacesc__dt.html#acfe1beffdda4afa09e04790b737f4aab">std::to_string</a>(regRelIdx);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a426c9c1615c323002e414732abd37c79">values</a>[<a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a17d9e4aba890c4cdd105d8751205b0fda43ed99967d0cbe79c956a62347e137ae">Lo</a>] = <a class="code" href="base_2types_8hh.html#ab1d8447d78e22d036381bd879c5c01bb">bitsToFloat32</a>(<a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(regRelIdx));</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#adf0fc55f6542b8e33b7be2e4371856d6">  248</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#adf0fc55f6542b8e33b7be2e4371856d6">TarmacTracerRecord::TraceRegEntry::updateInt</a>(</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;)</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keyword">auto</span> <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a> = tarmCtx.<a class="code" href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">thread</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="comment">// Reading operating mode from CPSR.</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="comment">// This is needed when printing the register name in case</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">// of banked register (e.g. lr_svc)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    CPSR cpsr = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = (<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>)(uint8_t)cpsr.mode;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    std::string reg_suffix;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordflow">if</span> (mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>) {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        reg_suffix = <span class="stringliteral">&quot;_&quot;</span>  + <a class="code" href="namespaceTrace.html#a63985baf65711ca61563b48d08a6197f">opModeToStr</a>(mode);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#ac7d7049b17bf7414b5cef0235d36009c">regValid</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">switch</span> (regRelIdx) {</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a36afeec57f9529c30ce7dc2e6d7b41c1">PCReg</a>:</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">regName</a> = <span class="stringliteral">&quot;pc&quot;</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">StackPointerReg</a>:</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">regName</a> = <span class="stringliteral">&quot;sp&quot;</span> + reg_suffix ;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a8c7767b5b88c4099221c5ab33a1c67ca">FramePointerReg</a>:</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">regName</a> = <span class="stringliteral">&quot;fp&quot;</span> + reg_suffix;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">ReturnAddressReg</a>:</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">regName</a> = <span class="stringliteral">&quot;lr&quot;</span> + reg_suffix;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">regName</a>  = <span class="stringliteral">&quot;r&quot;</span> + <a class="code" href="namespacesc__dt.html#acfe1beffdda4afa09e04790b737f4aab">std::to_string</a>(regRelIdx);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a426c9c1615c323002e414732abd37c79">values</a>[<a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a17d9e4aba890c4cdd105d8751205b0fda43ed99967d0cbe79c956a62347e137ae">Lo</a>] = <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(regRelIdx);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#a38c4185dffb9147992d9c5156d5e11f5">  288</a></span>&#160;<a class="code" href="classTrace_1_1TarmacTracerRecord.html#a38c4185dffb9147992d9c5156d5e11f5">TarmacTracerRecord::addInstEntry</a>(<a class="code" href="classstd_1_1vector.html">std::vector&lt;InstPtr&gt;</a>&amp; queue,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;{</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="comment">// Generate an instruction entry in the record and</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">// add it to the Instruction Queue</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    queue.push_back(</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        m5::make_unique&lt;TraceInstEntry&gt;(tarmCtx, <a class="code" href="classTrace_1_1InstRecord.html#ac9fcd4626e6b05644fc0fcb411b97058">predicate</a>)</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    );</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;}</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#a0118f3ce1e7786ada65629cfae515ad6">  299</a></span>&#160;<a class="code" href="classTrace_1_1TarmacTracerRecord.html#a0118f3ce1e7786ada65629cfae515ad6">TarmacTracerRecord::addMemEntry</a>(<a class="code" href="classstd_1_1vector.html">std::vector&lt;MemPtr&gt;</a>&amp; queue,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx)</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;{</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">// Generate a memory entry in the record if the record</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="comment">// implies a valid memory access, and add it to the</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="comment">// Memory Queue</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classTrace_1_1InstRecord.html#a138cc35b71c75806933daccea7bc23cc">getMemValid</a>()) {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        queue.push_back(</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            m5::make_unique&lt;TraceMemEntry&gt;(tarmCtx,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                           static_cast&lt;uint8_t&gt;(<a class="code" href="classTrace_1_1InstRecord.html#aea839cee5958048daa68da2c086681b6">getSize</a>()),</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                           <a class="code" href="classTrace_1_1InstRecord.html#a4f1f348424aaec5611bda714eb50aef4">getAddr</a>(), <a class="code" href="classTrace_1_1InstRecord.html#a823d37c5bedfaca2049d015be39a7c4e">getIntData</a>())</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        );</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;}</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#a26b345018e65a051262c1b6735c322db">  315</a></span>&#160;<a class="code" href="classTrace_1_1TarmacTracerRecord.html#a26b345018e65a051262c1b6735c322db">TarmacTracerRecord::addRegEntry</a>(<a class="code" href="classstd_1_1vector.html">std::vector&lt;RegPtr&gt;</a>&amp; queue,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx)</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">// Generate an entry for every ARM register being</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">// written by the current instruction</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = 0; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> &lt; <a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">numDestRegs</a>(); ++<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="classRegId.html">RegId</a> reg_id = <a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="comment">// Creating a single register change entry</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="keyword">auto</span> single_reg = genRegister&lt;TraceRegEntry&gt;(tarmCtx, reg_id);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="comment">// Copying the entry and adding it to the &quot;list&quot;</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="comment">// of entries to be dumped to trace.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        queue.push_back(</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;            m5::make_unique&lt;TraceRegEntry&gt;(single_reg)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        );</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="comment">// Gem5 is treating CPSR flags as separate registers (CC registers),</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="comment">// in contrast with Tarmac specification: we need to merge the gem5 CC</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="comment">// entries altogether with the CPSR register and produce a single entry.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    mergeCCEntry&lt;TraceRegEntry&gt;(queue, tarmCtx);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#ae9e87d8852d9c1d1e64d53bd10b8ec0a">  341</a></span>&#160;<a class="code" href="classTrace_1_1TarmacTracerRecord.html#ae9e87d8852d9c1d1e64d53bd10b8ec0a">TarmacTracerRecord::dump</a>()</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;{</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="comment">// Generate and print all the record&#39;s entries.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keyword">auto</span> &amp;instQueue = <a class="code" href="classTrace_1_1TarmacTracerRecord.html#ab52be4e4926fb9e2cc6af7a54a29b56e">tracer</a>.<a class="code" href="classTrace_1_1TarmacTracer.html#ad287fb77566301b988262f413ec64d94">instQueue</a>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keyword">auto</span> &amp;memQueue = <a class="code" href="classTrace_1_1TarmacTracerRecord.html#ab52be4e4926fb9e2cc6af7a54a29b56e">tracer</a>.<a class="code" href="classTrace_1_1TarmacTracer.html#a83ef6c9870298bf0c8842a9fb3c5c205">memQueue</a>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keyword">auto</span> &amp;regQueue = <a class="code" href="classTrace_1_1TarmacTracerRecord.html#ab52be4e4926fb9e2cc6af7a54a29b56e">tracer</a>.<a class="code" href="classTrace_1_1TarmacTracer.html#aee5cfb5505662005c722362ce35ba145">regQueue</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a> tarmCtx(</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a0b24c76e188c3d64e3024c3217247856">isMicroop</a>()? <a class="code" href="classTrace_1_1InstRecord.html#a2f12d366bc1cf735601427efe800cad7">macroStaticInst</a> : <a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        <a class="code" href="classTrace_1_1InstRecord.html#a7eba1c34d0568ac3691ffaa305a44536">pc</a></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    );</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a0b24c76e188c3d64e3024c3217247856">isMicroop</a>()) {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="comment">// Current instruction is NOT a micro-instruction:</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <span class="comment">// Generate Tarmac entries and dump them immediately</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <span class="comment">// Generate Tarmac entries and add them to the respective</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        <span class="comment">// queues.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a38c4185dffb9147992d9c5156d5e11f5">addInstEntry</a>(instQueue, tarmCtx);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a0118f3ce1e7786ada65629cfae515ad6">addMemEntry</a>(memQueue, tarmCtx);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a26b345018e65a051262c1b6735c322db">addRegEntry</a>(regQueue, tarmCtx);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <span class="comment">// Flush (print) any queued entry.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <a class="code" href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">flushQueues</a>(instQueue, memQueue, regQueue);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="comment">// Current instruction is a micro-instruction:</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        <span class="comment">// save micro entries into dedicated queues and flush them</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <span class="comment">// into the tracefile only when the MACRO-instruction</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <span class="comment">// has completed.</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a7010a5c413ff04c635dad6e296b1532b">isFirstMicroop</a>()) {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a38c4185dffb9147992d9c5156d5e11f5">addInstEntry</a>(instQueue, tarmCtx);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a26b345018e65a051262c1b6735c322db">addRegEntry</a>(regQueue, tarmCtx);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a0118f3ce1e7786ada65629cfae515ad6">addMemEntry</a>(memQueue, tarmCtx);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>()) {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;            <span class="comment">// Flush (print) any queued entry.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;            <a class="code" href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">flushQueues</a>(instQueue, memQueue, regQueue);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;}</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> Queue&gt;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">  389</a></span>&#160;<a class="code" href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">TarmacTracerRecord::flushQueues</a>(<a class="code" href="classQueue.html">Queue</a>&amp; queue)</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;{</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    std::ostream &amp;outs = <a class="code" href="namespaceTrace.html#a604438fe47a1056d94a6cc66ba252d8e">Trace::output</a>();</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;single_entry : queue) {</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        single_entry-&gt;print(outs);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    queue.clear();</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;}</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> <a class="code" href="classQueue.html">Queue</a>, <span class="keyword">typename</span>... Args&gt;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#abf6297e72e8e934cb988ff3788ba5712">  402</a></span>&#160;<a class="code" href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">TarmacTracerRecord::flushQueues</a>(<a class="code" href="classQueue.html">Queue</a>&amp; queue, Args &amp; ... args)</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;{</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <a class="code" href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">flushQueues</a>(queue);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <a class="code" href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">flushQueues</a>(args...);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;}</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#aaabf9e173df6e8279f4163d166e557a2">  409</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#aaabf9e173df6e8279f4163d166e557a2">TarmacTracerRecord::TraceInstEntry::print</a>(</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    std::ostream&amp; outs,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordtype">int</span> verbosity,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keyword">const</span> std::string &amp;prefix)<span class="keyword"> const</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="comment">// Pad the opcode</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    std::string opcode_str = <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%0*x&quot;</span>, instSize &gt;&gt; 2, <a class="code" href="namespaceArmISA.html#a7e6ae5d5e0561c3c3948cb6089b73eb0">opcode</a>);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// Print the instruction record formatted according</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">// to the Tarmac specification</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(outs, <span class="stringliteral">&quot;%s clk %s (%u) %08x %s %s %s_%s : %s\n&quot;</span>,</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;             <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(),                   <span class="comment">/* Tick time */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;             taken? <span class="stringliteral">&quot;IT&quot;</span> : <span class="stringliteral">&quot;IS&quot;</span>,          <span class="comment">/* Instruction taken/skipped */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;             instCount,                   <span class="comment">/* Instruction count */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;             <a class="code" href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">addr</a>,                        <span class="comment">/* Instruction address */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;             opcode_str,                  <span class="comment">/* Instruction opcode */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;             <a class="code" href="namespaceTrace.html#a5ae0626feed05b6bfdf89296c3f07e9f">iSetStateToStr</a>(<a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a880aa11aa7b0728ba096f9b96a31b824">isetstate</a>),   <span class="comment">/* Instruction Set */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;             <a class="code" href="namespaceTrace.html#a63985baf65711ca61563b48d08a6197f">opModeToStr</a>(<a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>),           <span class="comment">/* Exception level */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;             secureMode? <span class="stringliteral">&quot;s&quot;</span> : <span class="stringliteral">&quot;ns&quot;</span>,      <span class="comment">/* Security */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;             disassemble);                <span class="comment">/* Instruction disass */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;}</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html#ac3f42d905f557e4df7f386c65597eaf3">  432</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html#ac3f42d905f557e4df7f386c65597eaf3">TarmacTracerRecord::TraceMemEntry::print</a>(</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    std::ostream&amp; outs,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordtype">int</span> verbosity,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keyword">const</span> std::string &amp;prefix)<span class="keyword"> const</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="comment">// Print the memory record formatted according</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="comment">// to the Tarmac specification</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(outs, <span class="stringliteral">&quot;%s clk M%s%d %08x %0*x\n&quot;</span>,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;             <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(),                 <span class="comment">/* Tick time */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;             loadAccess? <span class="stringliteral">&quot;R&quot;</span> : <span class="stringliteral">&quot;W&quot;</span>,     <span class="comment">/* Access type */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;             <a class="code" href="classTrace_1_1InstRecord.html#a62fada8fcc40f91067ce98545eddf75c">size</a>,                      <span class="comment">/* Access size */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;             <a class="code" href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">addr</a>,                      <span class="comment">/* Memory address */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;             <a class="code" href="classTrace_1_1InstRecord.html#a62fada8fcc40f91067ce98545eddf75c">size</a>*2,                    <span class="comment">/* Padding with access size */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;             <a class="code" href="classTrace_1_1InstRecord.html#a95a0d10ca917d33e117348b70fa51b33">data</a>);                     <span class="comment">/* Memory data */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a52d7692906582fb0a70663692508a0e3">  449</a></span>&#160;<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a52d7692906582fb0a70663692508a0e3">TarmacTracerRecord::TraceRegEntry::print</a>(</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    std::ostream&amp; outs,</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordtype">int</span> verbosity,</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keyword">const</span> std::string &amp;prefix)<span class="keyword"> const</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="comment">// Print the register record formatted according</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">// to the Tarmac specification</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#ac7d7049b17bf7414b5cef0235d36009c">regValid</a>)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(outs, <span class="stringliteral">&quot;%s clk R %s %08x\n&quot;</span>,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                 <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(),                 <span class="comment">/* Tick time */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                 <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">regName</a>,                   <span class="comment">/* Register name */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                 <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a426c9c1615c323002e414732abd37c79">values</a>[<a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a17d9e4aba890c4cdd105d8751205b0fda43ed99967d0cbe79c956a62347e137ae">Lo</a>]);                  <span class="comment">/* Register value */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;}</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;} <span class="comment">// namespace Trace</span></div><div class="ttc" id="cprintf_8hh_html_a7f1c26b4a52f0946577f75295bb2488f"><div class="ttname"><a href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a></div><div class="ttdeci">void ccprintf(cp::Print &amp;print)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00131">cprintf.hh:131</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry_html_ac36dfade15d43f5e2cdbdd9e1ce8f614"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html#ac36dfade15d43f5e2cdbdd9e1ce8f614">Trace::TarmacTracerRecord::TraceMemEntry::TraceMemEntry</a></div><div class="ttdeci">TraceMemEntry(const TarmacContext &amp;tarmCtx, uint8_t _size, Addr _addr, uint64_t _data)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00143">tarmac_record.cc:143</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_ab52be4e4926fb9e2cc6af7a54a29b56e"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#ab52be4e4926fb9e2cc6af7a54a29b56e">Trace::TarmacTracerRecord::tracer</a></div><div class="ttdeci">TarmacTracer &amp; tracer</div><div class="ttdoc">Reference to tracer. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00266">tarmac_record.hh:266</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html_a70540552bd16c0a00e0c8def65a940a7"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a70540552bd16c0a00e0c8def65a940a7">Trace::TarmacTracerRecord::TraceInstEntry::TraceInstEntry</a></div><div class="ttdeci">TraceInstEntry(const TarmacContext &amp;tarmCtx, bool predicate)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00118">tarmac_record.cc:118</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a7eba1c34d0568ac3691ffaa305a44536"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a7eba1c34d0568ac3691ffaa305a44536">Trace::InstRecord::pc</a></div><div class="ttdeci">TheISA::PCState pc</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00069">insttracer.hh:69</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a81ac3927ed8b713c40def816a761e141"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">Trace::TarmacTracerRecord::TraceRegEntry::regName</a></div><div class="ttdeci">std::string regName</div><div class="ttdoc">Register name to be printed. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00166">tarmac_record.hh:166</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a></div><div class="ttdoc">Floating-point register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00058">reg_class.hh:58</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_a1b833e8261e13789a4c8532e56233122"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122">Trace::TarmacBaseRecord::ISetState</a></div><div class="ttdeci">ISetState</div><div class="ttdoc">ARM instruction set state. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00077">tarmac_base.hh:77</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracer_html"><div class="ttname"><a href="classTrace_1_1TarmacTracer.html">Trace::TarmacTracer</a></div><div class="ttdoc">Tarmac Tracer: this tracer generates a new Tarmac Record for every instruction being executed in gem5...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00084">tarmac_tracer.hh:84</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_ac9fcd4626e6b05644fc0fcb411b97058"><div class="ttname"><a href="classTrace_1_1InstRecord.html#ac9fcd4626e6b05644fc0fcb411b97058">Trace::InstRecord::predicate</a></div><div class="ttdeci">bool predicate</div><div class="ttdoc">is the predicate for execution this inst true or false (not execed)? </div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00147">insttracer.hh:147</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a823d37c5bedfaca2049d015be39a7c4e"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a823d37c5bedfaca2049d015be39a7c4e">Trace::InstRecord::getIntData</a></div><div class="ttdeci">uint64_t getIntData() const</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00238">insttracer.hh:238</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracer_html_ad287fb77566301b988262f413ec64d94"><div class="ttname"><a href="classTrace_1_1TarmacTracer.html#ad287fb77566301b988262f413ec64d94">Trace::TarmacTracer::instQueue</a></div><div class="ttdeci">std::vector&lt; InstPtr &gt; instQueue</div><div class="ttdoc">Collection of heterogeneous printable entries: could be representing either instructions, register or memory entries. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00125">tarmac_tracer.hh:125</a></div></div>
<div class="ttc" id="tarmac__tracer_8hh_html"><div class="ttname"><a href="tarmac__tracer_8hh.html">tarmac_tracer.hh</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_aea839cee5958048daa68da2c086681b6"><div class="ttname"><a href="classTrace_1_1InstRecord.html#aea839cee5958048daa68da2c086681b6">Trace::InstRecord::getSize</a></div><div class="ttdeci">Addr getSize() const</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00234">insttracer.hh:234</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0">ArmISA::MODE_EL2T</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00596">types.hh:596</a></div></div>
<div class="ttc" id="namespaceTrace_html_a63985baf65711ca61563b48d08a6197f"><div class="ttname"><a href="namespaceTrace.html#a63985baf65711ca61563b48d08a6197f">Trace::opModeToStr</a></div><div class="ttdeci">std::string opModeToStr(OperatingMode opMode)</div><div class="ttdoc">Returns the string representation of the ARM Operating Mode (CPSR.M[3:0] field) according to the Tarm...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00066">tarmac_record.cc:66</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1RegEntry_html_a426c9c1615c323002e414732abd37c79"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a426c9c1615c323002e414732abd37c79">Trace::TarmacBaseRecord::RegEntry::values</a></div><div class="ttdeci">std::vector&lt; uint64_t &gt; values</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00116">tarmac_base.hh:116</a></div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a></div><div class="ttdoc">Control (misc) register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00065">reg_class.hh:65</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacContext_html"><div class="ttname"><a href="classTrace_1_1TarmacContext.html">Trace::TarmacContext</a></div><div class="ttdoc">This object type is encapsulating the informations needed by a Tarmac record to generate it&amp;#39;s own ent...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00061">tarmac_tracer.hh:61</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a3efa7af0b226538b4a912a2965c138a3"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a3efa7af0b226538b4a912a2965c138a3">Trace::TarmacTracerRecord::TraceRegEntry::updateMisc</a></div><div class="ttdeci">virtual void updateMisc(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx)</div><div class="ttdoc">Register update functions. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00195">tarmac_record.cc:195</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a37f1aeba98ee278c9bc070f0f6d27803"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">Trace::InstRecord::thread</a></div><div class="ttdeci">ThreadContext * thread</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00065">insttracer.hh:65</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_ae804cf021df80e0411fc40c00e934672"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#ae804cf021df80e0411fc40c00e934672">Trace::TarmacTracerRecord::TarmacTracerRecord</a></div><div class="ttdeci">TarmacTracerRecord(Tick _when, ThreadContext *_thread, const StaticInstPtr _staticInst, ArmISA::PCState _pc, TarmacTracer &amp;_tracer, const StaticInstPtr _macroStaticInst=NULL)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00107">tarmac_record.cc:107</a></div></div>
<div class="ttc" id="classStaticInst_html_a00777dee9811b02022022d0339b7154f"><div class="ttname"><a href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">StaticInst::numDestRegs</a></div><div class="ttdeci">int8_t numDestRegs() const</div><div class="ttdoc">Number of destination registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00135">static_inst.hh:135</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html_a20afe8f6b50a5c6c36280bafc7e3e201"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a20afe8f6b50a5c6c36280bafc7e3e201">Trace::TarmacTracerRecord::TraceInstEntry::secureMode</a></div><div class="ttdeci">bool secureMode</div><div class="ttdoc">True if instruction is executed in secure mode. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00108">tarmac_record.hh:108</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a62fada8fcc40f91067ce98545eddf75c"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a62fada8fcc40f91067ce98545eddf75c">Trace::InstRecord::size</a></div><div class="ttdeci">Addr size</div><div class="ttdoc">The size of the memory request. </div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00084">insttracer.hh:84</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990ca"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></div><div class="ttdeci">OperatingMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00592">types.hh:592</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html_a482e95983128d76397dab693bdf195c0"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a482e95983128d76397dab693bdf195c0">Trace::TarmacTracerRecord::TraceInstEntry::instCount</a></div><div class="ttdeci">static uint64_t instCount</div><div class="ttdoc">Number of instructions being traced. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00105">tarmac_record.hh:105</a></div></div>
<div class="ttc" id="tarmac__record_8hh_html"><div class="ttname"><a href="tarmac__record_8hh.html">tarmac_record.hh</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html_acd051066405f480926faec770eab3383"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#acd051066405f480926faec770eab3383">Trace::TarmacTracerRecord::TraceInstEntry::instSize</a></div><div class="ttdeci">uint8_t instSize</div><div class="ttdoc">Instruction size: 16 for 16-bit Thumb Instruction 32 otherwise (ARM and BigThumb) ...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00114">tarmac_record.hh:114</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab1d8447d78e22d036381bd879c5c01bb"><div class="ttname"><a href="base_2types_8hh.html#ab1d8447d78e22d036381bd879c5c01bb">bitsToFloat32</a></div><div class="ttdeci">static float bitsToFloat32(uint32_t val)</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00198">types.hh:198</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">ArmISA::CCREG_V</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00048">ccregs.hh:48</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a2b3e9571998b75f7631c936ba6883bc3"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a2b3e9571998b75f7631c936ba6883bc3">Trace::TarmacTracerRecord::TraceRegEntry::updateFloat</a></div><div class="ttdeci">virtual void updateFloat(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00235">tarmac_record.cc:235</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a86b05be1092b70a38660616b2b7e6793"><div class="ttname"><a href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">ArmISA::miscRegName</a></div><div class="ttdeci">const char *const miscRegName[]</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l01003">miscregs.hh:1003</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_a0118f3ce1e7786ada65629cfae515ad6"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#a0118f3ce1e7786ada65629cfae515ad6">Trace::TarmacTracerRecord::addMemEntry</a></div><div class="ttdeci">virtual void addMemEntry(std::vector&lt; MemPtr &gt; &amp;queue, const TarmacContext &amp;ptr)</div><div class="ttdoc">Generates an Entry for every triggered memory access. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00299">tarmac_record.cc:299</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d">ArmISA::MODE_EL2H</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00597">types.hh:597</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_abad2a67bcc03b1913a84dc3901195306"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">Trace::TarmacTracerRecord::flushQueues</a></div><div class="ttdeci">void flushQueues(Queue &amp;queue)</div><div class="ttdoc">Flush queues to the trace output. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00389">tarmac_record.cc:389</a></div></div>
<div class="ttc" id="classThreadContext_html_a5f5b790ae209abd004a5b2b02c1bd855"><div class="ttname"><a href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">ThreadContext::readCCReg</a></div><div class="ttdeci">virtual RegVal readCCReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">ArmISA::CCREG_NZ</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00046">ccregs.hh:46</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classQueue_html"><div class="ttname"><a href="classQueue.html">Queue</a></div><div class="ttdoc">A high-level queue interface, to be used by both the MSHR queue and the write buffer. </div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00070">queue.hh:70</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_afabef8fe3ea7d63c4e28f8cdcc8573b5"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#afabef8fe3ea7d63c4e28f8cdcc8573b5">Trace::TarmacTracerRecord::TraceRegEntry::regClass</a></div><div class="ttdeci">RegClass regClass</div><div class="ttdoc">Register class. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00162">tarmac_record.hh:162</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracer_html_aee5cfb5505662005c722362ce35ba145"><div class="ttname"><a href="classTrace_1_1TarmacTracer.html#aee5cfb5505662005c722362ce35ba145">Trace::TarmacTracer::regQueue</a></div><div class="ttdeci">std::vector&lt; RegPtr &gt; regQueue</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00127">tarmac_tracer.hh:127</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">ArmISA::MODE_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00602">types.hh:602</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; InstPtr &gt;</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a666fe8fc3a67dd8cfb0a4c65bd311c57"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a666fe8fc3a67dd8cfb0a4c65bd311c57">Trace::TarmacTracerRecord::TraceRegEntry::regRel</a></div><div class="ttdeci">RegIndex regRel</div><div class="ttdoc">Register arch number. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00164">tarmac_record.hh:164</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab824a95cd5bb12d08b73a52bde8c1dfc"><div class="ttname"><a href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">AlphaISA::ReturnAddressReg</a></div><div class="ttdeci">const RegIndex ReturnAddressReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00080">registers.hh:80</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1InstEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1InstEntry.html">Trace::TarmacBaseRecord::InstEntry</a></div><div class="ttdoc">TARMAC instruction trace record. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00084">tarmac_base.hh:84</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a4eba7290ff70268e80449e97d0ccf83a"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a4eba7290ff70268e80449e97d0ccf83a">Trace::TarmacTracerRecord::TraceRegEntry::updateVec</a></div><div class="ttdeci">virtual void updateVec(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00153">tarmac_record.hh:153</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317">ArmISA::CCREG_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00049">ccregs.hh:49</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a52d7692906582fb0a70663692508a0e3"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a52d7692906582fb0a70663692508a0e3">Trace::TarmacTracerRecord::TraceRegEntry::print</a></div><div class="ttdeci">virtual void print(std::ostream &amp;outs, int verbosity=0, const std::string &amp;prefix=&quot;&quot;) const override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00449">tarmac_record.cc:449</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a></div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00063">reg_class.hh:63</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracer_html_a83ef6c9870298bf0c8842a9fb3c5c205"><div class="ttname"><a href="classTrace_1_1TarmacTracer.html#a83ef6c9870298bf0c8842a9fb3c5c205">Trace::TarmacTracer::memQueue</a></div><div class="ttdeci">std::vector&lt; MemPtr &gt; memQueue</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00126">tarmac_tracer.hh:126</a></div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="classThreadContext_html_a585fb09e81d5aa91955cc6c84948af97"><div class="ttname"><a href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg</a></div><div class="ttdeci">virtual RegVal readFloatReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="arch_2arm_2insts_2static__inst_8hh_html"><div class="ttname"><a href="arch_2arm_2insts_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html_aaabf9e173df6e8279f4163d166e557a2"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#aaabf9e173df6e8279f4163d166e557a2">Trace::TarmacTracerRecord::TraceInstEntry::print</a></div><div class="ttdeci">virtual void print(std::ostream &amp;outs, int verbosity=0, const std::string &amp;prefix=&quot;&quot;) const override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00409">tarmac_record.cc:409</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aede31f577faadaee6841f8cbb2ba0bde"><div class="ttname"><a href="namespaceArmISA.html#aede31f577faadaee6841f8cbb2ba0bde">ArmISA::ccRegName</a></div><div class="ttdeci">const char *const ccRegName[NUM_CCREGS]</div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00055">ccregs.hh:55</a></div></div>
<div class="ttc" id="namespaceSinic_html_af92abee16113e5012fa829e4935d917a"><div class="ttname"><a href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">Sinic::regValid</a></div><div class="ttdeci">bool regValid(Addr daddr)</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00226">sinicreg.hh:226</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a36afeec57f9529c30ce7dc2e6d7b41c1"><div class="ttname"><a href="namespaceArmISA.html#a36afeec57f9529c30ce7dc2e6d7b41c1">ArmISA::PCReg</a></div><div class="ttdeci">const int PCReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00123">registers.hh:123</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_a26b345018e65a051262c1b6735c322db"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#a26b345018e65a051262c1b6735c322db">Trace::TarmacTracerRecord::addRegEntry</a></div><div class="ttdeci">virtual void addRegEntry(std::vector&lt; RegPtr &gt; &amp;queue, const TarmacContext &amp;ptr)</div><div class="ttdoc">Generate an Entry for every register being written. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00315">tarmac_record.cc:315</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a></div><div class="ttdoc">Condition-code register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00064">reg_class.hh:64</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a2f12d366bc1cf735601427efe800cad7"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a2f12d366bc1cf735601427efe800cad7">Trace::InstRecord::macroStaticInst</a></div><div class="ttdeci">StaticInstPtr macroStaticInst</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00070">insttracer.hh:70</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab95f1cbe7234a4f6726f4b82e42fe30e"><div class="ttname"><a href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">AlphaISA::StackPointerReg</a></div><div class="ttdeci">const RegIndex StackPointerReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00077">registers.hh:77</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a95a0d10ca917d33e117348b70fa51b33"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a95a0d10ca917d33e117348b70fa51b33">Trace::InstRecord::data</a></div><div class="ttdeci">union Trace::InstRecord::@120 data</div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry_html_ac3f42d905f557e4df7f386c65597eaf3"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html#ac3f42d905f557e4df7f386c65597eaf3">Trace::TarmacTracerRecord::TraceMemEntry::print</a></div><div class="ttdeci">virtual void print(std::ostream &amp;outs, int verbosity=0, const std::string &amp;prefix=&quot;&quot;) const override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00432">tarmac_record.cc:432</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">ArmISA::MODE_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00601">types.hh:601</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1RegEntry_html_a17d9e4aba890c4cdd105d8751205b0fda43ed99967d0cbe79c956a62347e137ae"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a17d9e4aba890c4cdd105d8751205b0fda43ed99967d0cbe79c956a62347e137ae">Trace::TarmacBaseRecord::RegEntry::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00104">tarmac_base.hh:104</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">ArmISA::CCREG_C</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00047">ccregs.hh:47</a></div></div>
<div class="ttc" id="namespaceTrace_html_a604438fe47a1056d94a6cc66ba252d8e"><div class="ttname"><a href="namespaceTrace.html#a604438fe47a1056d94a6cc66ba252d8e">Trace::output</a></div><div class="ttdeci">std::ostream &amp; output()</div><div class="ttdoc">Get the ostream from the current global logger. </div><div class="ttdef"><b>Definition:</b> <a href="trace_8cc_source.html#l00076">trace.cc:76</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">ArmISA::MODE_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00603">types.hh:603</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a7a7023dcf1b8bd9b09b808586a538b42"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a7a7023dcf1b8bd9b09b808586a538b42">Trace::TarmacTracerRecord::TraceRegEntry::update</a></div><div class="ttdeci">void update(const TarmacContext &amp;tarmCtx)</div><div class="ttdoc">This updates the register entry using the update table. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00162">tarmac_record.cc:162</a></div></div>
<div class="ttc" id="classStaticInst_html_a7010a5c413ff04c635dad6e296b1532b"><div class="ttname"><a href="classStaticInst.html#a7010a5c413ff04c635dad6e296b1532b">StaticInst::isFirstMicroop</a></div><div class="ttdeci">bool isFirstMicroop() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00200">static_inst.hh:200</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b">ArmISA::MODE_EL3H</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00599">types.hh:599</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1RegEntry_html_a880aa11aa7b0728ba096f9b96a31b824"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a880aa11aa7b0728ba096f9b96a31b824">Trace::TarmacBaseRecord::RegEntry::isetstate</a></div><div class="ttdeci">ISetState isetstate</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00115">tarmac_base.hh:115</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9">ArmISA::MODE_SYSTEM</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00608">types.hh:608</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a6ad78ce1d1b367b5798e6284d4f3e015"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a6ad78ce1d1b367b5798e6284d4f3e015">Trace::TarmacTracerRecord::TraceRegEntry::TraceRegEntry</a></div><div class="ttdeci">TraceRegEntry(const TarmacContext &amp;tarmCtx, const RegId &amp;reg)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00151">tarmac_record.cc:151</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_ac7d7049b17bf7414b5cef0235d36009c"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#ac7d7049b17bf7414b5cef0235d36009c">Trace::TarmacTracerRecord::TraceRegEntry::regValid</a></div><div class="ttdeci">bool regValid</div><div class="ttdoc">True if register entry is valid. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00156">tarmac_record.hh:156</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1RegEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html">Trace::TarmacBaseRecord::RegEntry</a></div><div class="ttdoc">TARMAC register trace record. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00101">tarmac_base.hh:101</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacContext_html_a969e664d693482f4cacf24bb98796200"><div class="ttname"><a href="classTrace_1_1TarmacContext.html#a969e664d693482f4cacf24bb98796200">Trace::TarmacContext::staticInst</a></div><div class="ttdeci">const StaticInstPtr staticInst</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00074">tarmac_tracer.hh:74</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1MemEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1MemEntry.html">Trace::TarmacBaseRecord::MemEntry</a></div><div class="ttdoc">TARMAC memory access trace record (stores only). </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00120">tarmac_base.hh:120</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_a1b833e8261e13789a4c8532e56233122a189c5581b87bb37b261507aeb791bef5"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122a189c5581b87bb37b261507aeb791bef5">Trace::TarmacBaseRecord::ISET_ARM</a></div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00077">tarmac_base.hh:77</a></div></div>
<div class="ttc" id="namespaceTrace_html_a5ae0626feed05b6bfdf89296c3f07e9f"><div class="ttname"><a href="namespaceTrace.html#a5ae0626feed05b6bfdf89296c3f07e9f">Trace::iSetStateToStr</a></div><div class="ttdeci">std::string iSetStateToStr(TarmacBaseRecord::ISetState isetstate)</div><div class="ttdoc">Returns the string representation of the instruction set being currently run according to the Tarmac ...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00051">tarmac_record.cc:51</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7e6ae5d5e0561c3c3948cb6089b73eb0"><div class="ttname"><a href="namespaceArmISA.html#a7e6ae5d5e0561c3c3948cb6089b73eb0">ArmISA::opcode</a></div><div class="ttdeci">Bitfield&lt; 24, 21 &gt; opcode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00102">types.hh:102</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a4f1f348424aaec5611bda714eb50aef4"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a4f1f348424aaec5611bda714eb50aef4">Trace::InstRecord::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00233">insttracer.hh:233</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a138cc35b71c75806933daccea7bc23cc"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a138cc35b71c75806933daccea7bc23cc">Trace::InstRecord::getMemValid</a></div><div class="ttdeci">bool getMemValid() const</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00236">insttracer.hh:236</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_adf0fc55f6542b8e33b7be2e4371856d6"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#adf0fc55f6542b8e33b7be2e4371856d6">Trace::TarmacTracerRecord::TraceRegEntry::updateInt</a></div><div class="ttdeci">virtual void updateInt(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00248">tarmac_record.cc:248</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a4636e0aa5d3d66918da6cc8cdf440ca5"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">Trace::InstRecord::staticInst</a></div><div class="ttdeci">StaticInstPtr staticInst</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00068">insttracer.hh:68</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_a1b833e8261e13789a4c8532e56233122ac434e29d25c44a9f0db42cb6b2f930ed"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122ac434e29d25c44a9f0db42cb6b2f930ed">Trace::TarmacBaseRecord::ISET_A64</a></div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00077">tarmac_base.hh:77</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0">ArmISA::MODE_EL1H</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00595">types.hh:595</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a8c7767b5b88c4099221c5ab33a1c67ca"><div class="ttname"><a href="namespaceAlphaISA.html#a8c7767b5b88c4099221c5ab33a1c67ca">AlphaISA::FramePointerReg</a></div><div class="ttdeci">const RegIndex FramePointerReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00082">registers.hh:82</a></div></div>
<div class="ttc" id="classStaticInst_html_a0b9c8811a17861a0986b300777326564"><div class="ttname"><a href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">StaticInst::destRegIdx</a></div><div class="ttdeci">const RegId &amp; destRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th destination reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00216">static_inst.hh:216</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html">Trace::TarmacBaseRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00065">tarmac_base.hh:65</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a></div><div class="ttdoc">Integer register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00057">reg_class.hh:57</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa5fc68351f8134ae978ff8c3d1a8860b5"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa5fc68351f8134ae978ff8c3d1a8860b5">ArmISA::MODE_EL1T</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00594">types.hh:594</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">ArmISA::MODE_ABORT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00605">types.hh:605</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a517a300e9df15a069e280d231784d9d9"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a517a300e9df15a069e280d231784d9d9">Trace::TarmacTracerRecord::TraceRegEntry::updateCC</a></div><div class="ttdeci">virtual void updateCC(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00222">tarmac_record.cc:222</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a26616d9bd0dec19b06aeb07dc1596292"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a26616d9bd0dec19b06aeb07dc1596292">Trace::TarmacTracerRecord::TraceRegEntry::updatePred</a></div><div class="ttdeci">virtual void updatePred(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00156">tarmac_record.hh:156</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">ArmISA::MODE_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00600">types.hh:600</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">ArmISA::MODE_UNDEFINED</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00607">types.hh:607</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a></div><div class="ttdoc">Vector Register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00060">reg_class.hh:60</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72">ArmISA::MODE_EL3T</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00598">types.hh:598</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abb263f4ec2a2852ac26b5c33c6f5897b"><div class="ttname"><a href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState</a></div><div class="ttdeci">bool inSecureState(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00205">utility.cc:205</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">ArmISA::MODE_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00604">types.hh:604</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_ae9e87d8852d9c1d1e64d53bd10b8ec0a"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#ae9e87d8852d9c1d1e64d53bd10b8ec0a">Trace::TarmacTracerRecord::dump</a></div><div class="ttdeci">virtual void dump() override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00341">tarmac_record.cc:341</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_a38c4185dffb9147992d9c5156d5e11f5"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#a38c4185dffb9147992d9c5156d5e11f5">Trace::TarmacTracerRecord::addInstEntry</a></div><div class="ttdeci">virtual void addInstEntry(std::vector&lt; InstPtr &gt; &amp;queue, const TarmacContext &amp;ptr)</div><div class="ttdoc">Generates an Entry for the executed instruction. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00288">tarmac_record.cc:288</a></div></div>
<div class="ttc" id="classRefCountingPtr_html_a6ba1e6ea7f4c729f327cd72d2b39d7a3"><div class="ttname"><a href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">RefCountingPtr::get</a></div><div class="ttdeci">T * get() const</div><div class="ttdoc">Directly access the pointer itself without taking a reference. </div><div class="ttdef"><b>Definition:</b> <a href="refcnt_8hh_source.html#l00221">refcnt.hh:221</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacContext_html_aac1919da1bb3eb9c2725164990a5364f"><div class="ttname"><a href="classTrace_1_1TarmacContext.html#aac1919da1bb3eb9c2725164990a5364f">Trace::TarmacContext::thread</a></div><div class="ttdeci">ThreadContext * thread</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00073">tarmac_tracer.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_ac32c558d526727f6a3e79882360caced"><div class="ttname"><a href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">Trace::InstRecord::addr</a></div><div class="ttdeci">Addr addr</div><div class="ttdoc">The address that was accessed. </div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00083">insttracer.hh:83</a></div></div>
<div class="ttc" id="classStaticInst_html_a0b24c76e188c3d64e3024c3217247856"><div class="ttname"><a href="classStaticInst.html#a0b24c76e188c3d64e3024c3217247856">StaticInst::isMicroop</a></div><div class="ttdeci">bool isMicroop() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00197">static_inst.hh:197</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59">ArmISA::MODE_EL0T</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00593">types.hh:593</a></div></div>
<div class="ttc" id="namespacesc__dt_html_acfe1beffdda4afa09e04790b737f4aab"><div class="ttname"><a href="namespacesc__dt.html#acfe1beffdda4afa09e04790b737f4aab">sc_dt::to_string</a></div><div class="ttdeci">const std::string to_string(sc_enc enc)</div><div class="ttdef"><b>Definition:</b> <a href="sc__fxdefs_8cc_source.html#l00060">sc_fxdefs.cc:60</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_a1b833e8261e13789a4c8532e56233122a02a3c091b639e0b60e6ab75be4622d98"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122a02a3c091b639e0b60e6ab75be4622d98">Trace::TarmacBaseRecord::ISET_THUMB</a></div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00077">tarmac_base.hh:77</a></div></div>
<div class="ttc" id="classStaticInst_html_a18e7b6deb3d16ae3a8a807422c937a55"><div class="ttname"><a href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">StaticInst::isLastMicroop</a></div><div class="ttdeci">bool isLastMicroop() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00199">static_inst.hh:199</a></div></div>
<div class="ttc" id="namespaceTrace_html"><div class="ttname"><a href="namespaceTrace.html">Trace</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2nativetrace_8cc_source.html#l00052">nativetrace.cc:52</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">ArmISA::MODE_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00606">types.hh:606</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
