./Designs/CPU/branch_resolver_v2.sv
./Designs/CPU/interrupt_handler.sv
./Designs/CPU/rv32_alu_add_sub.sv
./Designs/CPU/rv32_alu_comp.sv
./Designs/CPU/rv32_alu_logical.sv
./Designs/CPU/rv32_barrel_shifter.sv
./Designs/CPU/rv32_alu_v2.sv
./Designs/CPU/rv32_cu_v2.sv
./Designs/CPU/rv32_if_id_queue.sv
./Designs/CPU/rv32_id_ex_queue.sv
./Designs/CPU/rv32_ex_mem_queue.sv
./Designs/CPU/rv32_mem_wb_queue.sv
./Designs/CPU/write_back.sv
./Designs/CPU/rv32_pc_v2.sv
./Designs/CPU/rv32_register_file.sv
./Designs/CPU/forwarding_unit_v2.sv
./Designs/CPU/hazard_detection.sv

./Designs/IO/i_cache_v1.sv
./Designs/IO/saduvssd8ULTRALOW1p256x8m4b1w0c0p0d0l0rm3sdrw01_core.v
./Designs/IO/saduvssd8ULTRALOW1p256x32m8b1w0c0p0d0l0rm3sdrw01_core.v
./Designs/IO/d_cache_v1.sv
./Designs/IO/cache_controller_v1.sv
./Designs/IO/spiflash.v
./Designs/IO/spimemio.v
./Designs/IO/UART_rx.sv
./Designs/IO/UART_tx.sv
./Designs/IO/UART.sv
./Designs/IO/UART_v1.sv
./Designs/IO/mmio_decoder_v1.sv

# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/accumulator.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/Adder_tree.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/carry_processing.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/FindMax_tree.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/fp8_Decoder.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/Split_decoder.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/Timing.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/CIM_Compute.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/CIM_FP.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/CIM_Input.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/CIM.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/CIM_TOP_reconstruct.sv
# ./../RISC-V-Core/IVM_SoC/V2/Designs/CIM/CIM_TOP_WRAPPER.sv

./Designs/ivm_soc_v1.v
./Designs/icebreaker_v1.v
./Testbenches/soc_tb_v1.sv
