
	code for sm_35
		Function : bench
	.headerflags    @"EF_CUDA_SM35 EF_CUDA_PTX_SM(EF_CUDA_SM35)"
                                                                                      /* 0x088000b800a01000 */
        /*0008*/                   MOV R1, c[0x0][0x44];                              /* 0x64c03c00089c0006 */
        /*0010*/                   MOV R6, c[0x0][0x140];                             /* 0x64c03c00281c001a */
        /*0018*/                   MOV R7, c[0x0][0x144];                             /* 0x64c03c00289c001e */
        /*0020*/                   LD.E R4, [R6];                                     /* 0xc4800000001c1810 */
        /*0028*/                   CAL 0x50;                                          /* 0x1300000010000100 */
        /*0030*/                   ST.E [R6], R4;                                     /* 0xe4800000001c1810 */
        /*0038*/                   MOV RZ, RZ;                                        /* 0xe4c03c007f9c03fe */
                                                                                      /* 0x08a0b8b800b0a0b8 */
        /*0048*/                   EXIT;                                              /* 0x18000000001c003c */
        /*0050*/                   IADD32I R0, R4, -0xd000000;                        /* 0x40798000001c1001 */
        /*0058*/                   ISETP.LE.U32.AND P0, PT, R0, c[0x2][0x0], PT;      /* 0x5b301c40001c001e */
        /*0060*/               @P0 BRA 0x78;                                          /* 0x120000000800003c */
        /*0068*/                   CAL 0xb8;                                          /* 0x1300000024000100 */
        /*0070*/                   BRA 0xb0;                                          /* 0x120000001c1c003c */
        /*0078*/                   MUFU.RSQ R0, R4;                                   /* 0x84000000029c1002 */
                                                                                      /* 0x08b0b800a0a0a010 */
        /*0088*/                   FMUL.FTZ R2, R0, R4;                               /* 0xe3408000021c000a */
        /*0090*/                   FMUL.FTZ R5, R0, 0.5;                              /* 0xc34081f8001c0015 */
        /*0098*/                   F2F.FTZ.F32.F32 R3, -R2;                           /* 0xe5418000011c280e */
        /*00a0*/                   FFMA R3, R3, R2, R4;                               /* 0xcc001000011c0c0e */
        /*00a8*/                   FFMA R4, R3, R5, R2;                               /* 0xcc000800029c0c12 */
        /*00b0*/                   RET;                                               /* 0x19000000001c003c */
        /*00b8*/                   FSETP.EQ.FTZ.AND P0, PT, R4, RZ, PT;               /* 0xdd941c007f9c101e */
                                                                                      /* 0x08b81000b0b81000 */
        /*00c8*/              @!P0 BRA 0xe0;                                          /* 0x120000000820003c */
        /*00d0*/                   F2F.FTZ.F32.F32 R4, R4;                            /* 0xe5408000021c2812 */
        /*00d8*/                   BRA 0x180;                                         /* 0x12000000501c003c */
        /*00e0*/                   FSETP.LT.FTZ.AND P0, PT, R4, RZ, PT;               /* 0xdd8c1c007f9c101e */
        /*00e8*/              @!P0 BRA 0x100;                                         /* 0x120000000820003c */
        /*00f0*/                   MOV32I R4, 0x7fffffff;                             /* 0x743fffffff9fc012 */
        /*00f8*/                   BRA 0x180;                                         /* 0x12000000401c003c */
                                                                                      /* 0x08a000b0b81000b0 */
        /*0108*/                   FSETP.LE.FTZ.AND P0, PT, |R4|, +INF , PT;          /* 0xb59c1ffc001c121d */
        /*0110*/               @P0 BRA 0x128;                                         /* 0x120000000800003c */
        /*0118*/                   FADD.FTZ R4, R4, 1;                                /* 0xc2c081fc001c1011 */
        /*0120*/                   BRA 0x180;                                         /* 0x120000002c1c003c */
        /*0128*/                   FSETP.EQ.FTZ.AND P0, PT, |R4|, +INF , PT;          /* 0xb5941ffc001c121d */
        /*0130*/               @P0 BRA.U 0x180;                                       /* 0x120000002400023c */
        /*0138*/              @!P0 FMUL.FTZ R0, R4, 1.84467440737095516160e+19;       /* 0xc34082fc00201001 */
                                                                                      /* 0x0800a0a0a0a010a0 */
        /*0148*/              @!P0 MUFU.RSQ R3, R0;                                   /* 0x8400000002a0000e */
        /*0150*/              @!P0 FMUL.FTZ R4, R3, R0;                               /* 0xe340800000200c12 */
        /*0158*/              @!P0 FMUL.FTZ R3, R3, 0.5;                              /* 0xc34081f800200c0d */
        /*0160*/              @!P0 F2F.FTZ.F32.F32 R5, -R4;                           /* 0xe541800002202816 */
        /*0168*/              @!P0 FFMA R0, R5, R4, R0;                               /* 0xcc00000002201402 */
        /*0170*/              @!P0 FFMA R0, R0, R3, R4;                               /* 0xcc00100001a00002 */
        /*0178*/              @!P0 FMUL.FTZ R4, R0, 2.3283064365386962891e-10;        /* 0xc340817c00200011 */
                                                                                      /* 0x08000000000000b8 */
        /*0188*/                   RET;                                               /* 0x19000000001c003c */
        /*0190*/                   BRA 0x190;                                         /* 0x12007ffffc1c003c */
        /*0198*/                   NOP;                                               /* 0x85800000001c3c02 */
        /*01a0*/                   NOP;                                               /* 0x85800000001c3c02 */
        /*01a8*/                   NOP;                                               /* 0x85800000001c3c02 */
        /*01b0*/                   NOP;                                               /* 0x85800000001c3c02 */
        /*01b8*/                   NOP;                                               /* 0x85800000001c3c02 */
		......................


